/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.17
Hash     : 7566e6a
Date     : Mar 20 2024
Type     : Engineering
Log Time   : Wed Mar 20 07:56:52 2024 GMT

INFO: Created design: lut_ff_mux. Project type: rtl
INFO: Target device: GEMINI_COMPACT_10x8
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./clk_constraint.sdc
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: lut_ff_mux
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: ##################################################
INFO: SYN: Analysis for design: lut_ff_mux
INFO: SYN: ##################################################
INFO: SYN: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/analysis/lut_ff_mux_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/analysis/lut_ff_mux_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/analysis/lut_ff_mux_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v' to AST representation.
Generating RTLIL representation for module `\lut_ff_mux'.
Generating RTLIL representation for module `\flip_flop'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top lut_ff_mux' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \lut_ff_mux
Used module:     \flip_flop

3.2. Analyzing design hierarchy..
Top module:  \lut_ff_mux
Used module:     \flip_flop
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "flip_flop"
Dumping file port_info.json ...

End of script. Logfile hash: 521896d2c6, CPU: user 0.05s system 0.01s, MEM: 15.54 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: SYN: Design lut_ff_mux is analyzed
INFO: SYN: Top Modules: lut_ff_mux

INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s lut_ff_mux.ys -l lut_ff_mux_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s lut_ff_mux.ys -l lut_ff_mux_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `lut_ff_mux.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v' to AST representation.
Generating RTLIL representation for module `\lut_ff_mux'.
Generating RTLIL representation for module `\flip_flop'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \lut_ff_mux
Used module:     \flip_flop

3.2. Analyzing design hierarchy..
Top module:  \lut_ff_mux
Used module:     \flip_flop
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \lut_ff_mux
Used module:     \flip_flop

4.17.2. Analyzing design hierarchy..
Top module:  \lut_ff_mux
Used module:     \flip_flop
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:42$4 in module flip_flop.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:14$3 in module lut_ff_mux.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:14$3 in module lut_ff_mux.
Removed a total of 1 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~1 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\flip_flop.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:42$4'.
     1/1: $0\Q[0:0]
Creating decoders for process `\lut_ff_mux.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:14$3'.
     1/1: $1\lut_out[0:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\lut_ff_mux.\lut_out' from process `\lut_ff_mux.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:14$3'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\flip_flop.\Q' using process `\flip_flop.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:42$4'.
  created $dff cell `$procdff$13' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\flip_flop.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:42$4'.
Removing empty process `flip_flop.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:42$4'.
Found and cleaned up 1 empty switch in `\lut_ff_mux.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:14$3'.
Removing empty process `lut_ff_mux.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/lut_ff_mux.v:14$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module flip_flop.
Optimizing module lut_ff_mux.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).
Deleting now unused module flip_flop.
<suppressed ~1 debug messages>

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module lut_ff_mux...
Found and reported 0 problems.

4.28. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 13
   Number of wire bits:             16
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $logic_not                      1
     $meminit                        1
     $memrd_v2                       1
     $mux                            2

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port lut_ff_mux.$auto$mem.cc:319:emit$8 ($auto$proc_rom.cc:150:do_switch$6).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\ff_inst.$procdff$13 ($dff) from module lut_ff_mux (D = \ff_inst.D, Q = \ff_inst.Q, rval = 1'0).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=1, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.80. Executing DEMUXMAP pass.

4.81. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 12
   Number of wire bits:             15
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:                  5
     $logic_not                      1
     $meminit                        1
     $memrd_v2                       1
     $mux                            1
     $sdff                           1

4.82. Executing RS_DSP_MULTADD pass.

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing RS_DSP_MACC pass.

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 12
   Number of wire bits:             15
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:                  5
     $logic_not                      1
     $meminit                        1
     $memrd_v2                       1
     $mux                            1
     $sdff                           1

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 12
   Number of wire bits:             15
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:                  5
     $logic_not                      1
     $meminit                        1
     $memrd_v2                       1
     $mux                            1
     $sdff                           1

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing RS_DSP_SIMD pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Executing rs_pack_dsp_regs pass.

4.97. Executing RS_DSP_IO_REGS pass.

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.100. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 12
   Number of wire bits:             15
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:                  5
     $logic_not                      1
     $meminit                        1
     $memrd_v2                       1
     $mux                            1
     $sdff                           1

4.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module lut_ff_mux:
  created 0 $alu and 0 $macc cells.

4.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.107. Executing OPT_SHARE pass.

4.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.111. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 12
   Number of wire bits:             15
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:                  5
     $logic_not                      1
     $meminit                        1
     $memrd_v2                       1
     $mux                            1
     $sdff                           1

4.112. Executing MEMORY pass.

4.112.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.112.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.112.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.112.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.112.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$6'[0] in module `\lut_ff_mux': no output FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$6'[0] in module `\lut_ff_mux': no address FF found.

4.112.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.112.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.112.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.112.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.112.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.113. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 12
   Number of wire bits:             15
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_not                      1
     $mem_v2                         1
     $mux                            1
     $sdff                           1

4.114. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.116. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory lut_ff_mux.$auto$proc_rom.cc:150:do_switch$6
<suppressed ~6 debug messages>

4.118. Executing Rs_BRAM_Split pass.

4.119. Executing TECHMAP pass (map to technology primitives).

4.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.121. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.127. Executing OPT_SHARE pass.

4.128. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.131. Executing PMUXTREE pass.

4.132. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~2 debug messages>

4.133. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$6 in module \lut_ff_mux:
  created 16 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

4.134. Executing TECHMAP pass (map to technology primitives).

4.134.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.134.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.134.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~106 debug messages>

4.135. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 75
   Number of wire bits:             78
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $_DFF_P_                       17
     $_MUX_                         17
     $_NOT_                          1

4.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.141. Executing OPT_SHARE pass.

4.142. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[0]_224 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[1]_210 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[2]_204 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[3]_198 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[4]_203 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[5]_202 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[6]_205 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[7]_200 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[8]_207 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[9]_206 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[10]_208 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[11]_209 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[12]_215 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[13]_217 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[14]_219 ($_DFF_P_) from module lut_ff_mux (removing D path).
Handling const CLK on lut_ff_mux:$auto$proc_rom.cc:150:do_switch$6[15]_222 ($_DFF_P_) from module lut_ff_mux (removing D path).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.
<suppressed ~4 debug messages>

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.148. Executing OPT_SHARE pass.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.
<suppressed ~1 debug messages>

4.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.155. Executing OPT_SHARE pass.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 3

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.160. Executing TECHMAP pass (map to technology primitives).

4.160.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.160.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

Dumping port properties into 'port_info.json' file.

4.161. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 17
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_P_                        1
     $_MUX_                          6
     $_NOT_                          2

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.165. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.167. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.175. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.183. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.187. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 17
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_P_                        1
     $_MUX_                          6
     $_NOT_                          2

   Number of Generic REGs:          1

ABC-DFF iteration : 1

4.188. Executing ABC pass (technology mapping using ABC).

4.188.1. Summary of detected clock domains:
  9 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.188.2. Extracting gate netlist of module `\lut_ff_mux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 9 gates and 17 wires to a netlist network with 6 inputs and 1 outputs (dfl=1).

4.188.2.1. Executing ABC.
[Time = 0.06 sec.]

4.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.192. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.194. Executing OPT_SHARE pass.

4.195. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.196. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 17 unused wires.
<suppressed ~4 debug messages>

4.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.198. Executing ABC pass (technology mapping using ABC).

4.198.1. Summary of detected clock domains:
  7 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.198.2. Extracting gate netlist of module `\lut_ff_mux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 1 outputs (dfl=1).

4.198.2.1. Executing ABC.
[Time = 0.06 sec.]

4.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.204. Executing OPT_SHARE pass.

4.205. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

4.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.208. Executing ABC pass (technology mapping using ABC).

4.208.1. Summary of detected clock domains:
  7 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.208.2. Extracting gate netlist of module `\lut_ff_mux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 1 outputs (dfl=2).

4.208.2.1. Executing ABC.
[Time = 0.07 sec.]

4.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.212. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.214. Executing OPT_SHARE pass.

4.215. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.216. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

4.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.218. Executing ABC pass (technology mapping using ABC).

4.218.1. Summary of detected clock domains:
  10 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.218.2. Extracting gate netlist of module `\lut_ff_mux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 1 outputs (dfl=2).

4.218.2.1. Executing ABC.
[Time = 0.05 sec.]

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.228. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.231. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.232. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.234. Executing OPT_SHARE pass.

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.240. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.241. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.243. Executing OPT_SHARE pass.

4.244. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.245. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.248. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.249. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.250. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.252. Executing OPT_SHARE pass.

4.253. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.257. Executing BMUXMAP pass.

4.258. Executing DEMUXMAP pass.

4.259. Executing ABC pass (technology mapping using ABC).

4.259.1. Extracting gate netlist of module `\lut_ff_mux' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 1 outputs (dfl=1).

4.259.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 2]{map}[9]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.54 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.24 sec. at Pass 4]{map}[54]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.89 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.81 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.71 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.72 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.66 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    5.07 sec.
[Time = 7.14 sec.]

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.265. Executing OPT_SHARE pass.

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.269. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.273. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.275. Executing OPT_SHARE pass.

4.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.281. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.282. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.284. Executing OPT_SHARE pass.

4.285. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.286. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.287. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.289. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                  9
   Number of wire bits:             12
   Number of public wires:           8
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_DFF_P_                        1
     $lut                            1

4.290. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.291. Executing RS_DFFSR_CONV pass.

4.292. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                  9
   Number of wire bits:             12
   Number of public wires:           8
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_DFF_P_                        1
     $lut                            1

4.293. Executing TECHMAP pass (map to technology primitives).

4.293.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.293.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.293.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~122 debug messages>

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.
<suppressed ~50 debug messages>

4.295. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.298. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.299. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.305. Executing OPT_SHARE pass.

4.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.309. Executing TECHMAP pass (map to technology primitives).

4.309.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.309.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.310. Executing ABC pass (technology mapping using ABC).

4.310.1. Extracting gate netlist of module `\lut_ff_mux' to `<abc-temp-dir>/input.blif'..
Extracted 13 gates and 21 wires to a netlist network with 6 inputs and 1 outputs (dfl=1).

4.310.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.14 sec. at Pass 2]{map}[9]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.27 sec. at Pass 4]{map}[54]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.73 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.63 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.69 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.66 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   6  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.61 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.22 sec.
[Time = 6.31 sec.]

4.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

4.312. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.313. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lut_ff_mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.314. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lut_ff_mux.
Performed a total of 0 changes.

4.315. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lut_ff_mux'.
Removed a total of 0 cells.

4.316. Executing OPT_SHARE pass.

4.317. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.318. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module lut_ff_mux.

RUN-OPT ITERATIONS DONE : 1

4.320. Executing HIERARCHY pass (managing design hierarchy).

4.320.1. Analyzing design hierarchy..
Top module:  \lut_ff_mux

4.320.2. Analyzing design hierarchy..
Top module:  \lut_ff_mux
Removed 0 unused modules.

4.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lut_ff_mux..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.322. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.323. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-274.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.1-296.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.1-313.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-334.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.1-362.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.1-378.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.1-394.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-480.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:490.1-502.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-546.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:556.1-563.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-584.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-610.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-654.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.1-678.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.1-705.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.1-754.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.1-803.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.1-819.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.1-835.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.1-853.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.1-871.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.1-934.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.1-973.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.1-995.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.1-1023.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1037.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1072.1-1122.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.1-1161.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.1-1212.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.324. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on lut_ff_mux.clk[0].

4.325. Executing TECHMAP pass (map to technology primitives).

4.325.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.325.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.326. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port lut_ff_mux.clk using rs__I_BUF.
Mapping port lut_ff_mux.Q using rs__O_BUF.
Mapping port lut_ff_mux.in using rs__I_BUF.
Mapping port lut_ff_mux.mux_sel using rs__I_BUF.
Mapping port lut_ff_mux.rst using rs__I_BUF.

4.327. Executing TECHMAP pass (map to technology primitives).

4.327.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.327.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.328. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 41
   Number of wire bits:             47
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $lut                            1
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                           7
     O_BUF                           1

4.329. Executing TECHMAP pass (map to technology primitives).

4.329.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.329.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~17 debug messages>

4.330. Printing statistics.

=== lut_ff_mux ===

   Number of wires:                 43
   Number of wire bits:             54
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                           7
     LUT6                            1
     O_BUF                           1

   Number of LUTs:                   1
   Number of REGs:                   1
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\lut_ff_mux'.

6. Executing BLIF backend.

7. Executing Verilog backend.
Dumping module `\lut_ff_mux'.
Dumping module `\interface_lut_ff_mux'.

8. Executing BLIF backend.
Run Script

9. Executing Verilog backend.
Dumping module `\interface_lut_ff_mux'.
Dumping module `\lut_ff_mux'.

10. Executing BLIF backend.

11. Executing Verilog backend.
Dumping module `\fabric_lut_ff_mux'.

12. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f0ef70f6f2, CPU: user 0.52s system 0.05s, MEM: 21.27 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (223 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design lut_ff_mux is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: lut_ff_mux
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: lut_ff_mux
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: lut_ff_mux, skipping analysis.
INFO: PAC: Top Modules: lut_ff_mux

INFO: PAC: Constraint: create_clock -period 5 $auto$clkbufmap.cc:294:execute$638 
INFO: PAC: Constraint: set_input_delay 1 -clock clk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 1 -clock clk [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report lut_ff_mux_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top lut_ff_mux --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report lut_ff_mux_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top lut_ff_mux --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_lut_ff_mux_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 16.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.1 MiB, delta_rss +1.5 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 4
Swept block(s)      : 4
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 11
    .input :       7
    .output:       1
    0-LUT  :       1
    6-LUT  :       1
    dffre  :       1
  Nets  : 10
    Avg Fanout:     1.1
    Max Fanout:     2.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 21
  Timing Graph Edges: 21
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$638' Fanout: 1 pins (4.8%), 1 blocks (9.1%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$Q'
Warning 168: set_output_delay command matched but was not applied to primary input '$iopadmap$mux_sel'
Warning 169: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:294:execute$638'
Warning 170: set_output_delay command matched but was not applied to primary input '$iopadmap$rst'
Warning 171: set_output_delay command matched but was not applied to primary input '$iopadmap$in[0]'
Warning 172: set_output_delay command matched but was not applied to primary input '$iopadmap$in[1]'
Warning 173: set_output_delay command matched but was not applied to primary input '$iopadmap$in[2]'
Warning 174: set_output_delay command matched but was not applied to primary input '$iopadmap$in[3]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$638' Source: '$auto$clkbufmap.cc:294:execute$638.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.4 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif'.

After removing unused inputs...
	total blocks: 11, total nets: 10, total inputs: 7, total outputs: 1
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 2
  LEs used for logic and registers    : 0
  LEs used for logic only             : 2
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.023e-06 sec
Full Max Req/Worst Slack updates 1 in 4.78e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.193e-06 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.03 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          8                                  0.125                        0.875   
       clb          1                                      8                            2   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1 out of 10 nets, 9 nets not absorbed.

Netlist conversion complete.

# Packing took 0.01 seconds (max_rss 20.2 MiB, delta_rss +1.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.03 seconds).
# Load packing took 0.05 seconds (max_rss 58.4 MiB, delta_rss +38.2 MiB)
Warning 175: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 9
Netlist num_blocks: 9
Netlist EMPTY blocks: 0.
Netlist io blocks: 8.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 7
Netlist output pins: 1

Pb types usage...
  io             : 8
   io_output     : 1
    outpad       : 1
   io_input      : 7
    inpad        : 7
  clb            : 1
   clb_lr        : 1
    fle          : 2
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 1
      lut5       : 1
       lut       : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		8	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
Warning 176: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 177: Sized nonsensical R=0 transistor to minimum width
Warning 178: Sized nonsensical R=0 transistor to minimum width
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.50 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.51 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00305822 seconds (0.00303209 STA, 2.6128e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.80 seconds (max_rss 58.5 MiB)
INFO: PAC: Design lut_ff_mux is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: lut_ff_mux
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/lut_ff_mux_post_synth.eblif --output lut_ff_mux_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/config.json

    pin_c
    PID: 89057   parentPID: 85381
      self-path: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/pin_c
    parent-path: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/raptor.exe
    CWD: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement
    argc= 11
    |0| /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/pin_c
    |1| --csv
    |2| /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
    |3| --blif
    |4| /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/lut_ff_mux_post_synth.eblif
    |5| --output
    |6| lut_ff_mux_pin_loc.place
    |7| --assign_unconstrained_pins
    |8| in_define_order
    |9| --edits
    |10| /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/config.json

Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/lut_ff_mux_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/config.json
	--output	lut_ff_mux_pin_loc.place
pinc_main()

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/lut_ff_mux_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : lut_ff_mux_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
RapidCsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv )  check:0
MReader::makeLines() OK:  lines_.size()= 553  num_lines_= 550
_csv:  #nonEmptyLines= 550  len(headLine_)= 1034
  headLine_: Group,Bump/Pin Name,Customer Name,Ball ID,Bump center_x,Bump center_y,Ball center_x,Ball center_y,IO_tile_pin,IO_tile_pin_x,IO_tile_pin_y,IO_tile_pin_z,EFPGA_PIN,Fullchip_NAME,MODE_BP_DIR_A_TX,MODE_BP_SDR_A_TX,MODE_BP_DDR_A_TX,MODE_RATE_3_A_TX,MODE_RATE_4_A_TX,MODE_RATE_5_A_TX,MODE_RATE_6_A_TX,MODE_RATE_7_A_TX,MODE_RATE_8_A_TX,MODE_RATE_9_A_TX,MODE_RATE_10_A_TX,MODE_BP_DIR_B_TX,MODE_BP_SDR_B_TX,MODE_BP_DDR_B_TX,MODE_RATE_3_B_TX,MODE_RATE_4_B_TX,MODE_RATE_5_B_TX,MODE_BP_DIR_A_RX,MODE_BP_SDR_A_RX,MODE_BP_DDR_A_RX,MODE_RATE_3_A_RX,MODE_RATE_4_A_RX,MODE_RATE_5_A_RX,MODE_RATE_6_A_RX,MODE_RATE_7_A_RX,MODE_RATE_8_A_RX,MODE_RATE_9_A_RX,MODE_RATE_10_A_RX,MODE_BP_DIR_B_RX,MODE_BP_SDR_B_RX,MODE_BP_DDR_B_RX,MODE_RATE_3_B_RX,MODE_RATE_4_B_RX,MODE_RATE_5_B_RX,MODE_MIPI,MODE_GPIO,MODE_UART0,MODE_UART1,MODE_I2C,MODE_SPI0,MODE_PWM,MODE_DDR,MODE_USB,MODE_ETH,Ref clock,BANK,ALT Function,Debug Mode,Scan Mode,Mbist Mode,Type,Direction,Voltage,Power Pad,Discription,Voltage2,Remark,Identifier,Customer Internal Name,Main Function,IS_FPGA_GPIO
CReader::parse()  nr_= 549  nc_= 75
lcnt= 549
lcnt= 549
  fname: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
    fsz_ 105114  sz_= 105114  num_lines_= 550  num_commas_=40700  nr_=549  nc_=75
    valid_csv_: 1
    headLine_: Group,Bump/Pin Name,Customer Name,Ball ID,Bump center_x,Bump center_y,Ball center_x,Ball center_y,IO_tile_pin,IO_tile_pin_x,IO_tile_pin_y,IO_tile_pin_z,EFPGA_PIN,Fullchip_NAME,MODE_BP_DIR_A_TX,MODE_BP_SDR_A_TX,MODE_BP_DDR_A_TX,MODE_RATE_3_A_TX,MODE_RATE_4_A_TX,MODE_RATE_5_A_TX,MODE_RATE_6_A_TX,MODE_RATE_7_A_TX,MODE_RATE_8_A_TX,MODE_RATE_9_A_TX,MODE_RATE_10_A_TX,MODE_BP_DIR_B_TX,MODE_BP_SDR_B_TX,MODE_BP_DDR_B_TX,MODE_RATE_3_B_TX,MODE_RATE_4_B_TX,MODE_RATE_5_B_TX,MODE_BP_DIR_A_RX,MODE_BP_SDR_A_RX,MODE_BP_DDR_A_RX,MODE_RATE_3_A_RX,MODE_RATE_4_A_RX,MODE_RATE_5_A_RX,MODE_RATE_6_A_RX,MODE_RATE_7_A_RX,MODE_RATE_8_A_RX,MODE_RATE_9_A_RX,MODE_RATE_10_A_RX,MODE_BP_DIR_B_RX,MODE_BP_SDR_B_RX,MODE_BP_DDR_B_RX,MODE_RATE_3_B_RX,MODE_RATE_4_B_RX,MODE_RATE_5_B_RX,MODE_MIPI,MODE_GPIO,MODE_UART0,MODE_UART1,MODE_I2C,MODE_SPI0,MODE_PWM,MODE_DDR,MODE_USB,MODE_ETH,Ref clock,BANK,ALT Function,Debug Mode,Scan Mode,Mbist Mode,Type,Direction,Voltage,Power Pad,Discription,Voltage2,Remark,Identifier,Customer Internal Name,Main Function,IS_FPGA_GPIO
    header_.size()= 75
    header_: Group Bump/Pin Name Customer Name Ball ID Bump center_x Bump center_y Ball center_x Ball center_y IO_tile_pin IO_tile_pin_x IO_tile_pin_y IO_tile_pin_z EFPGA_PIN Fullchip_NAME MODE_BP_DIR_A_TX MODE_BP_SDR_A_TX MODE_BP_DDR_A_TX MODE_RATE_3_A_TX MODE_RATE_4_A_TX MODE_RATE_5_A_TX MODE_RATE_6_A_TX MODE_RATE_7_A_TX MODE_RATE_8_A_TX MODE_RATE_9_A_TX MODE_RATE_10_A_TX MODE_BP_DIR_B_TX MODE_BP_SDR_B_TX MODE_BP_DDR_B_TX MODE_RATE_3_B_TX MODE_RATE_4_B_TX MODE_RATE_5_B_TX MODE_BP_DIR_A_RX MODE_BP_SDR_A_RX MODE_BP_DDR_A_RX MODE_RATE_3_A_RX MODE_RATE_4_A_RX MODE_RATE_5_A_RX MODE_RATE_6_A_RX MODE_RATE_7_A_RX MODE_RATE_8_A_RX MODE_RATE_9_A_RX MODE_RATE_10_A_RX MODE_BP_DIR_B_RX MODE_BP_SDR_B_RX MODE_BP_DDR_B_RX MODE_RATE_3_B_RX MODE_RATE_4_B_RX MODE_RATE_5_B_RX MODE_MIPI MODE_GPIO MODE_UART0 MODE_UART1 MODE_I2C MODE_SPI0 MODE_PWM MODE_DDR MODE_USB MODE_ETH Ref clock BANK ALT Function Debug Mode Scan Mode Mbist Mode Type Direction Voltage Power Pad Discription Voltage2 Remark Identifier Customer Internal Name Main Function IS_FPGA_GPIO

    lowHeader_: group bump/pin name customer name ball id bump center_x bump center_y ball center_x ball center_y io_tile_pin io_tile_pin_x io_tile_pin_y io_tile_pin_z efpga_pin fullchip_name mode_bp_dir_a_tx mode_bp_sdr_a_tx mode_bp_ddr_a_tx mode_rate_3_a_tx mode_rate_4_a_tx mode_rate_5_a_tx mode_rate_6_a_tx mode_rate_7_a_tx mode_rate_8_a_tx mode_rate_9_a_tx mode_rate_10_a_tx mode_bp_dir_b_tx mode_bp_sdr_b_tx mode_bp_ddr_b_tx mode_rate_3_b_tx mode_rate_4_b_tx mode_rate_5_b_tx mode_bp_dir_a_rx mode_bp_sdr_a_rx mode_bp_ddr_a_rx mode_rate_3_a_rx mode_rate_4_a_rx mode_rate_5_a_rx mode_rate_6_a_rx mode_rate_7_a_rx mode_rate_8_a_rx mode_rate_9_a_rx mode_rate_10_a_rx mode_bp_dir_b_rx mode_bp_sdr_b_rx mode_bp_ddr_b_rx mode_rate_3_b_rx mode_rate_4_b_rx mode_rate_5_b_rx mode_mipi mode_gpio mode_uart0 mode_uart1 mode_i2c mode_spi0 mode_pwm mode_ddr mode_usb mode_eth ref clock bank alt function debug mode scan mode mbist mode type direction voltage power pad discription voltage2 remark identifier customer internal name main function is_fpga_gpio

    lines_.size()= 553
    lines_[2]  GPIO,GPIO_A_0,BOOT_CONFIG_DONE_GPIO_0,D5,6150,5967.8,21000,21000,FPGA_2_8_32,2,8,32,F2A_8240,fpga_pad_i[0],,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,,,,,sys_clk,,,dbg_fcb_icb_clk_o,,,RS_HVIO_DIF_*,Inout,1.8/2.5/3.3V,N,General Purpose I/O,1.8V-3.3V,,GPIO0,SOC_GPIO0_O,SoC GPIO[0],Y
  col_headers_.size()= 75  [Group ... IS_FPGA_GPIO]
--- 0-A  hdr_i= Group
--- 1-B  hdr_i= Bump/Pin Name
--- 2-C  hdr_i= Customer Name
--- 3-D  hdr_i= Ball ID
--- 4-E  hdr_i= Bump center_x
--- 5-F  hdr_i= Bump center_y
--- 6-G  hdr_i= Ball center_x
--- 7-H  hdr_i= Ball center_y
--- 8-I  hdr_i= IO_tile_pin
--- 9-J  hdr_i= IO_tile_pin_x
--- 10-K  hdr_i= IO_tile_pin_y
--- 11-L  hdr_i= IO_tile_pin_z
--- 12-M  hdr_i= EFPGA_PIN
--- 13-N  hdr_i= Fullchip_NAME
--- 14-O  hdr_i= MODE_BP_DIR_A_TX
--- 15-P  hdr_i= MODE_BP_SDR_A_TX
--- 16-Q  hdr_i= MODE_BP_DDR_A_TX
--- 17-R  hdr_i= MODE_RATE_3_A_TX
--- 18-S  hdr_i= MODE_RATE_4_A_TX
--- 19-T  hdr_i= MODE_RATE_5_A_TX
--- 20-U  hdr_i= MODE_RATE_6_A_TX
--- 21-V  hdr_i= MODE_RATE_7_A_TX
--- 22-W  hdr_i= MODE_RATE_8_A_TX
--- 23-X  hdr_i= MODE_RATE_9_A_TX
--- 24-Y  hdr_i= MODE_RATE_10_A_TX
--- 25-Z  hdr_i= MODE_BP_DIR_B_TX
--- 26-AA  hdr_i= MODE_BP_SDR_B_TX
--- 27-AB  hdr_i= MODE_BP_DDR_B_TX
--- 28-AC  hdr_i= MODE_RATE_3_B_TX
--- 29-AD  hdr_i= MODE_RATE_4_B_TX
--- 30-AE  hdr_i= MODE_RATE_5_B_TX
--- 31-AF  hdr_i= MODE_BP_DIR_A_RX
--- 32-AG  hdr_i= MODE_BP_SDR_A_RX
--- 33-AH  hdr_i= MODE_BP_DDR_A_RX
--- 34-AI  hdr_i= MODE_RATE_3_A_RX
--- 35-AJ  hdr_i= MODE_RATE_4_A_RX
--- 36-AK  hdr_i= MODE_RATE_5_A_RX
--- 37-AL  hdr_i= MODE_RATE_6_A_RX
--- 38-AM  hdr_i= MODE_RATE_7_A_RX
--- 39-AN  hdr_i= MODE_RATE_8_A_RX
--- 40-AO  hdr_i= MODE_RATE_9_A_RX
--- 41-AP  hdr_i= MODE_RATE_10_A_RX
--- 42-AQ  hdr_i= MODE_BP_DIR_B_RX
--- 43-AR  hdr_i= MODE_BP_SDR_B_RX
--- 44-AS  hdr_i= MODE_BP_DDR_B_RX
--- 45-AT  hdr_i= MODE_RATE_3_B_RX
--- 46-AU  hdr_i= MODE_RATE_4_B_RX
--- 47-AV  hdr_i= MODE_RATE_5_B_RX
--- 48-AW  hdr_i= MODE_MIPI
--- 49-AX  hdr_i= MODE_GPIO
--- 50-AY  hdr_i= MODE_UART0
--- 51-AZ  hdr_i= MODE_UART1
--- 52-BA  hdr_i= MODE_I2C
--- 53-BB  hdr_i= MODE_SPI0
--- 54-BC  hdr_i= MODE_PWM
--- 55-BD  hdr_i= MODE_DDR
--- 56-BE  hdr_i= MODE_USB
--- 57-BF  hdr_i= MODE_ETH
--- 58-BG  hdr_i= Ref clock
--- 59-BH  hdr_i= BANK
--- 60-BI  hdr_i= ALT Function
--- 61-BJ  hdr_i= Debug Mode
--- 62-BK  hdr_i= Scan Mode
--- 63-BL  hdr_i= Mbist Mode
--- 64-BM  hdr_i= Type
--- 65-BN  hdr_i= Direction
--- 66-BO  hdr_i= Voltage
--- 67-BP  hdr_i= Power Pad
--- 68-BQ  hdr_i= Discription
--- 69-BR  hdr_i= Voltage2
--- 70-BS  hdr_i= Remark
--- 71-BT  hdr_i= Identifier
--- 72-BU  hdr_i= Customer Internal Name
--- 73-BV  hdr_i= Main Function
--- 74-BW  hdr_i= IS_FPGA_GPIO

  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 549  num_cols= 75  start_GBOX_GPIO_row_= 136

  (ModeID) 14 --- O  hdr_i= MODE_BP_DIR_A_TX
  (ModeID) 15 --- P  hdr_i= MODE_BP_SDR_A_TX
  (ModeID) 16 --- Q  hdr_i= MODE_BP_DDR_A_TX
  (ModeID) 17 --- R  hdr_i= MODE_RATE_3_A_TX
  (ModeID) 18 --- S  hdr_i= MODE_RATE_4_A_TX
  (ModeID) 19 --- T  hdr_i= MODE_RATE_5_A_TX
  (ModeID) 20 --- U  hdr_i= MODE_RATE_6_A_TX
  (ModeID) 21 --- V  hdr_i= MODE_RATE_7_A_TX
  (ModeID) 22 --- W  hdr_i= MODE_RATE_8_A_TX
  (ModeID) 23 --- X  hdr_i= MODE_RATE_9_A_TX
  (ModeID) 24 --- Y  hdr_i= MODE_RATE_10_A_TX
  (ModeID) 25 --- Z  hdr_i= MODE_BP_DIR_B_TX
  (ModeID) 26 --- AA  hdr_i= MODE_BP_SDR_B_TX
  (ModeID) 27 --- AB  hdr_i= MODE_BP_DDR_B_TX
  (ModeID) 28 --- AC  hdr_i= MODE_RATE_3_B_TX
  (ModeID) 29 --- AD  hdr_i= MODE_RATE_4_B_TX
  (ModeID) 30 --- AE  hdr_i= MODE_RATE_5_B_TX
  (ModeID) 31 --- AF  hdr_i= MODE_BP_DIR_A_RX
  (ModeID) 32 --- AG  hdr_i= MODE_BP_SDR_A_RX
  (ModeID) 33 --- AH  hdr_i= MODE_BP_DDR_A_RX
  (ModeID) 34 --- AI  hdr_i= MODE_RATE_3_A_RX
  (ModeID) 35 --- AJ  hdr_i= MODE_RATE_4_A_RX
  (ModeID) 36 --- AK  hdr_i= MODE_RATE_5_A_RX
  (ModeID) 37 --- AL  hdr_i= MODE_RATE_6_A_RX
  (ModeID) 38 --- AM  hdr_i= MODE_RATE_7_A_RX
  (ModeID) 39 --- AN  hdr_i= MODE_RATE_8_A_RX
  (ModeID) 40 --- AO  hdr_i= MODE_RATE_9_A_RX
  (ModeID) 41 --- AP  hdr_i= MODE_RATE_10_A_RX
  (ModeID) 42 --- AQ  hdr_i= MODE_BP_DIR_B_RX
  (ModeID) 43 --- AR  hdr_i= MODE_BP_SDR_B_RX
  (ModeID) 44 --- AS  hdr_i= MODE_BP_DDR_B_RX
  (ModeID) 45 --- AT  hdr_i= MODE_RATE_3_B_RX
  (ModeID) 46 --- AU  hdr_i= MODE_RATE_4_B_RX
  (ModeID) 47 --- AV  hdr_i= MODE_RATE_5_B_RX
  (ModeID) 48 --- AW  hdr_i= MODE_MIPI
  (ModeID) 49 --- AX  hdr_i= MODE_GPIO
  (ModeID) 50 --- AY  hdr_i= MODE_UART0
  (ModeID) 51 --- AZ  hdr_i= MODE_UART1
  (ModeID) 52 --- BA  hdr_i= MODE_I2C
  (ModeID) 53 --- BB  hdr_i= MODE_SPI0
  (ModeID) 54 --- BC  hdr_i= MODE_PWM
  (ModeID) 55 --- BD  hdr_i= MODE_DDR
  (ModeID) 56 --- BE  hdr_i= MODE_USB
  (ModeID) 57 --- BF  hdr_i= MODE_ETH

  mode_names_.size()= 44
  mode_names_  MODE_BP_DIR_A_TX MODE_BP_SDR_A_TX MODE_BP_DDR_A_TX MODE_RATE_3_A_TX MODE_RATE_4_A_TX MODE_RATE_5_A_TX MODE_RATE_6_A_TX MODE_RATE_7_A_TX MODE_RATE_8_A_TX MODE_RATE_9_A_TX MODE_RATE_10_A_TX MODE_BP_DIR_B_TX MODE_BP_SDR_B_TX MODE_BP_DDR_B_TX MODE_RATE_3_B_TX MODE_RATE_4_B_TX MODE_RATE_5_B_TX MODE_BP_DIR_A_RX MODE_BP_SDR_A_RX MODE_BP_DDR_A_RX MODE_RATE_3_A_RX MODE_RATE_4_A_RX MODE_RATE_5_A_RX MODE_RATE_6_A_RX MODE_RATE_7_A_RX MODE_RATE_8_A_RX MODE_RATE_9_A_RX MODE_RATE_10_A_RX MODE_BP_DIR_B_RX MODE_BP_SDR_B_RX MODE_BP_DDR_B_RX MODE_RATE_3_B_RX MODE_RATE_4_B_RX MODE_RATE_5_B_RX MODE_MIPI MODE_GPIO MODE_UART0 MODE_UART1 MODE_I2C MODE_SPI0 MODE_PWM MODE_DDR MODE_USB MODE_ETH

 ==        first row with Customer Internal Name : 2  (bcd-0   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_8240  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:0)
 == first row with unique Customer Internal Name : 2  (bcd-0   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_8240  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:0)
 ==   first row with only Customer Internal Name : 2  (bcd-0   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_8240  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:0)
 ==         last row with Customer Internal Name : 121  (bcd-119   grp:GPIO    SOC_GPIO31_39    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_8327  fc:fpga_pad_oen[39]  ci:SOC_GPIO39_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:119)
  num_rows= 549  num_cols= 75  start_GBOX_GPIO_row_= 136  start_CustomerInternal_row_= 0  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 350  bcd_AXI_.size()= 0

 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 120
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 121
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 122
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 123
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 124
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 125
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 126
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 127
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 128
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 129
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 130
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 131
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 132
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 133
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 134
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 135
ROW-0 | GPIO | GPIO_A_0 | BOOT_CONFIG_DONE_GPIO_0 | D5 | 6150 | 5967.8 | 21000 | 21000 | FPGA_2_8_32 | 2 | 8 | 32 | F2A_8240 | fpga_pad_i[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_clk_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO0 | SOC_GPIO0_O | SoC GPIO[0] | Y |
ROW-1 | GPIO | GPIO_A_1 | BOOT_CONFIG_ERROR_GPIO_1 | C3 | 6280 | 5967.8 | 22000 | 21000 | FPGA_2_8_33 | 2 | 8 | 33 | F2A_8241 | fpga_pad_i[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_data_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO1 | SOC_GPIO1_O | SoC GPIO[1] | Y |
ROW-2 | GPIO | GPIO_A_2 | BOOT_UART_TX_GPIO_2 | D6 | 5825 | 5855.2 | 23000 | 21000 | FPGA_2_8_34 | 2 | 8 | 34 | F2A_8242 | fpga_pad_i[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_cmd_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO2 | SOC_GPIO2_O | SoC GPIO[2] | Y |
ROW-3 | GPIO | GPIO_A_3 | BOOT_UART_RX_GPIO_3 | C5 | 5955 | 5855.2 | 24000 | 21000 | FPGA_2_8_35 | 2 | 8 | 35 | F2A_8243 | fpga_pad_i[3] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_clk_i |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO3 | SOC_GPIO3_O | SoC GPIO[3] | Y |
ROW-4 | GPIO | GPIO_A_4 | BOOT_SPI_CS_GPIO_4 | C4 | 6085 | 5855.2 | 25000 | 21000 | FPGA_2_8_36 | 2 | 8 | 36 | F2A_8244 | fpga_pad_i[4] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_data_i |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO4 | SOC_GPIO4_O | SoC GPIO[4] | Y |
ROW-5 | GPIO | GPIO_A_5 | BOOT_SPI_MOSI_DQ0_GPIO_5 | C7 | 6215 | 5855.2 | 26000 | 21000 | FPGA_2_8_37 | 2 | 8 | 37 | F2A_8245 | fpga_pad_i[5] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_rst_n |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO5 | SOC_GPIO5_O | SoC GPIO[5] | Y |
ROW-6 | GPIO | GPIO_A_6 | BOOT_SPI_MISO_DQ1_GPIO_6 | D8 | 6345 | 5855.2 | 27000 | 21000 | FPGA_2_8_38 | 2 | 8 | 38 | F2A_8246 | fpga_pad_i[6] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  | CONFIG_DONE | CONFIG_DONE |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO6_CONFIG_DONE | SOC_GPIO6_O | SoC GPIO[6] | Y |
ROW-7 | GPIO | GPIO_A_7 | BOOT_SPI_DQ2_GPIO_7 | C6 | 5760 | 5742.6 | 18000 | 22000 | FPGA_2_8_39 | 2 | 8 | 39 | F2A_8247 | fpga_pad_i[7] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  | CONFIG_ERROR | CONFIG_ERROR |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO7_CONFIG_ERROR | SOC_GPIO7_O | SoC GPIO[7] | Y |
ROW-8 | GPIO | GPIO_B_0 | SOC_UART0_TX_8 | F4 | 6345 | 5630 | 27000 | 22000 | FPGA_2_8_40 | 2 | 8 | 40 | F2A_8248 | fpga_pad_i[8] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  |  |  |  | sys_clk |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | UART0_TX | SOC_GPIO8_O | UART0_TX | Y |
ROW-9 | GPIO | GPIO_B_1 | SOC_UART0_RX_9 | F5 | 5760 | 5517.4 | 18000 | 23000 | FPGA_2_8_41 | 2 | 8 | 41 | F2A_8249 | fpga_pad_i[9] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  |  |  |  | sys_clk |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | UART0_RX | SOC_GPIO9_O | UART0_RX | Y |
ROW-10 | GPIO | GPIO_B_2 | SOC_GPIO8_UART1_TX_10 | E7 | 5890 | 5517.4 | 19000 | 23000 | FPGA_2_8_42 | 2 | 8 | 42 | F2A_8250 | fpga_pad_i[10] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  | Y |  |  |  |  |  |  | sys_clk |  | UART1_TX | Debug_0(AFReady) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO8_UART1_TX | SOC_GPIO10_O | SoC GPIO[8] | Y |
ROW-11 | GPIO | GPIO_B_3 | SOC_GPIO9_UART1_RX_11 | E6 | 6020 | 5517.4 | 20000 | 23000 | FPGA_2_8_43 | 2 | 8 | 43 | F2A_8251 | fpga_pad_i[11] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  | Y |  |  |  |  |  |  | sys_clk |  | UART1_RX | Debug_1(AFValid) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO9_UART1_RX | SOC_GPIO11_O | SoC GPIO[9] | Y |
ROW-12 | GPIO | GPIO_B_4 | SOC_SPI_CS_12 | E5 | 6150 | 5517.4 | 21000 | 23000 | FPGA_2_8_44 | 2 | 8 | 44 | F2A_8252 | fpga_pad_i[12] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_2(ATBytes) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_CS | SOC_GPIO12_O | SPI_CS | Y |
ROW-13 | GPIO | GPIO_B_5 | SOC_GPIO10_13 | E4 | 6280 | 5517.4 | 22000 | 23000 | FPGA_2_8_45 | 2 | 8 | 45 | F2A_8253 | fpga_pad_i[13] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_3(ATData[0]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO10 | SOC_GPIO13_O | SoC GPIO[10] | Y |
ROW-14 | GPIO | GPIO_B_6 | SOC_SPI_MOSI_14 | E3 | 5825 | 5404.8 | 23000 | 23000 | FPGA_2_8_46 | 2 | 8 | 46 | F2A_8254 | fpga_pad_i[14] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_4(ATData[1]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_MOSI | SOC_GPIO14_O | SPI_MOSI (DQ0) | Y |
ROW-15 | GPIO | GPIO_B_7 | SOC_SPI_MISO_15 | F3 | 5955 | 5404.8 | 24000 | 23000 | FPGA_2_8_47 | 2 | 8 | 47 | F2A_8255 | fpga_pad_i[15] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_5(ATData[2]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_MISO | SOC_GPIO15_O | SPI_MISO (DQ1) | Y |
ROW-16 | GPIO | GPIO_B_8 | SOC_SPI_DQ2_16 | D3 | 6085 | 5404.8 | 25000 | 23000 | FPGA_3_8_24 | 3 | 8 | 24 | F2A_8088 | fpga_pad_i[16] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_6(ATData[3]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_DQ2 | SOC_GPIO16_O | SPI_DQ2 | Y |
ROW-17 | GPIO | GPIO_B_9 | SOC_SPI_DQ3_17 | E2 | 6215 | 5404.8 | 26000 | 23000 | FPGA_3_8_25 | 3 | 8 | 25 | F2A_8089 | fpga_pad_i[17] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_7(ATData[4]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_DQ3 | SOC_GPIO17_O | SPI_DQ3 | Y |
ROW-18 | GPIO | GPIO_B_10 | SOC_GPIO11_18 | F6 | 6345 | 5404.8 | 27000 | 23000 | FPGA_3_8_26 | 3 | 8 | 26 | F2A_8090 | fpga_pad_i[18] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_8(ATData[5]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO11 | SOC_GPIO18_O | SoC GPIO[11] | Y |
ROW-19 | GPIO | GPIO_B_11 | SOC_I2C_SDA_19 | F7 | 5760 | 5292.2 | 18000 | 24000 | FPGA_3_8_27 | 3 | 8 | 27 | F2A_8091 | fpga_pad_i[19] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  | Y |  |  |  |  |  | sys_clk |  |  | Debug_9(ATData[6]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | I2C_SDA | SOC_GPIO19_O | I2C_SDA | Y |
ROW-20 | GPIO | GPIO_B_12 | SOC_GPIO12_20 | F8 | 5890 | 5292.2 | 19000 | 24000 | FPGA_3_8_28 | 3 | 8 | 28 | F2A_8092 | fpga_pad_i[20] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_10(ATData[7]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO12 | SOC_GPIO20_O | SoC GPIO[12] (SW0) | Y |
ROW-21 | GPIO | GPIO_B_13 | SOC_GPIO13_21 | D2 | 6020 | 5292.2 | 20000 | 24000 | FPGA_3_8_29 | 3 | 8 | 29 | F2A_8093 | fpga_pad_i[21] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_11(ATData[8]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO13 | SOC_GPIO21_O | SoC GPIO[13] (SW1) | Y |
ROW-22 | GPIO | GPIO_B_14 | SOC_GPIO14_22 | G8 | 6150 | 5292.2 | 21000 | 24000 | FPGA_3_8_30 | 3 | 8 | 30 | F2A_8094 | fpga_pad_i[22] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_12(ATData[9]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO14 | SOC_GPIO22_O | SoC GPIO[14] (SW2) | Y |
ROW-23 | GPIO | GPIO_B_15 | SOC_GPIO15_23 | E8 | 6280 | 5292.2 | 22000 | 24000 | FPGA_3_8_31 | 3 | 8 | 31 | F2A_8095 | fpga_pad_i[23] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_13(ATData[10]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO15 | SOC_GPIO23_O | SoC GPIO[15] (SW3) | Y |
ROW-24 | GPIO | GPIO_C_0 | SOC_GPIO16_PWM0_24 | H8 | 5825 | 5179.6 | 23000 | 24000 | FPGA_3_8_32 | 3 | 8 | 32 | F2A_8096 | fpga_pad_i[24] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  | sys_clk |  | gpt_pwm_0 | Debug_14(ATData[11]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO16_PWM0 | SOC_GPIO24_O | SoC GPIO[16] | Y |
ROW-25 | GPIO | GPIO_C_1 | SOC_GPIO17_PWM1_25 | E1 | 5955 | 5179.6 | 24000 | 24000 | FPGA_3_8_33 | 3 | 8 | 33 | F2A_8097 | fpga_pad_i[25] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_1 | Debug_15(ATData[12]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO17_PWM1 | SOC_GPIO25_O | SoC GPIO[17] | Y |
ROW-26 | GPIO | GPIO_C_2 | SOC_GPIO18_PWM2_26 | H3 | 6085 | 5179.6 | 25000 | 24000 | FPGA_3_8_34 | 3 | 8 | 34 | F2A_8098 | fpga_pad_i[26] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_2 | Debug_16(ATData[13]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO18_PWM2 | SOC_GPIO26_O | SoC GPIO[18] | Y |
ROW-27 | GPIO | GPIO_C_3 | SOC_GPIO19_PWM3_27 | H4 | 6215 | 5179.6 | 26000 | 24000 | FPGA_3_8_35 | 3 | 8 | 35 | F2A_8099 | fpga_pad_i[27] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_3 | Debug_17(ATData[14]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO19_PWM3 | SOC_GPIO27_O | SoC GPIO[19] | Y |
ROW-28 | GPIO | GPIO_C_4 | SOC_GPIO20_UART0_CTS_28 | G3 | 6345 | 5179.6 | 27000 | 24000 | FPGA_3_8_36 | 3 | 8 | 36 | F2A_8100 | fpga_pad_i[28] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART0_CTS | Debug_18(ATData[15]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO20_UART0_CTS | SOC_GPIO28_O | SoC GPIO[20] | Y |
ROW-29 | GPIO | GPIO_C_5 | SOC_GPIO21_UART0_RTS_29 | H7 | 5760 | 5067 | 18000 | 25000 | FPGA_3_8_37 | 3 | 8 | 37 | F2A_8101 | fpga_pad_i[29] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART0_RTS | Debug_19(ATId[0]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO21_UART0_RTS | SOC_GPIO29_O | SoC GPIO[21] | Y |
ROW-30 | GPIO | GPIO_C_6 | SOC_GPIO22_UART1_CTS_30 | G2 | 5890 | 5067 | 19000 | 25000 | FPGA_3_8_38 | 3 | 8 | 38 | F2A_8102 | fpga_pad_i[30] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART1_CTS | Debug_20(ATId[1]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO22_UART1_CTS | SOC_GPIO30_O | SoC GPIO[22] | Y |
ROW-31 | GPIO | GPIO_C_7 | SOC_GPIO23_UART1_RTS_31 | H6 | 6020 | 5067 | 20000 | 25000 | FPGA_3_8_39 | 3 | 8 | 39 | F2A_8103 | fpga_pad_i[31] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART1_RTS | Debug_21(ATId[2]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO23_UART1_RTS | SOC_GPIO31_O | SoC GPIO[23] | Y |
ROW-32 | GPIO | GPIO_C_8 | SOC_GPIO24_32 | H1 | 6150 | 5067 | 21000 | 25000 | FPGA_3_8_40 | 3 | 8 | 40 | F2A_8104 | fpga_pad_i[32] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_22(ATId[3]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO24 | SOC_GPIO32_O | SoC GPIO[24] | Y |
ROW-33 | GPIO | GPIO_C_9 | SOC_GPIO25_33 | H5 | 6280 | 5067 | 22000 | 25000 | FPGA_3_8_41 | 3 | 8 | 41 | F2A_8105 | fpga_pad_i[33] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_23(ATId[4]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO25 | SOC_GPIO33_O | SoC GPIO[25]  | Y |
ROW-34 | GPIO | GPIO_C_10 | SOC_GPIO26_34 | G6 | 5825 | 4954.4 | 23000 | 25000 | FPGA_3_8_42 | 3 | 8 | 42 | F2A_8106 | fpga_pad_i[34] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_24(ATId[5]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO26 | SOC_GPIO34_O | SoC GPIO[26] | Y |
ROW-35 | GPIO | GPIO_C_11 | SOC_GPIO27_35 | J8 | 5955 | 4954.4 | 24000 | 25000 | FPGA_3_8_43 | 3 | 8 | 43 | F2A_8107 | fpga_pad_i[35] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_25(ATId[6]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO27 | SOC_GPIO35_O | SoC GPIO[27] | Y |
ROW-36 | GPIO | GPIO_C_12 | SOC_GPIO28_36 | F2 | 6085 | 4954.4 | 25000 | 25000 | FPGA_3_8_44 | 3 | 8 | 44 | F2A_8108 | fpga_pad_i[36] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_26(ATReady) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO28 | SOC_GPIO36_O | SoC GPIO[28] | Y |
ROW-37 | GPIO | GPIO_C_13 | SOC_GPIO29_37 | G5 | 6215 | 4954.4 | 26000 | 25000 | FPGA_3_8_45 | 3 | 8 | 45 | F2A_8109 | fpga_pad_i[37] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_27(ATValid) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO29 | SOC_GPIO37_O | SoC GPIO[29] | Y |
ROW-38 | GPIO | GPIO_C_14 | SOC_GPIO30_38 | F1 | 6345 | 4954.4 | 27000 | 25000 | FPGA_3_8_46 | 3 | 8 | 46 | F2A_8110 | fpga_pad_i[38] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO30 | SOC_GPIO38_O | SoC GPIO[30] | Y |
ROW-39 | GPIO | GPIO_C_15 | SOC_GPIO31_39 | H2 | 5760 | 4841.8 | 18000 | 26000 | FPGA_3_8_47 | 3 | 8 | 47 | F2A_8111 | fpga_pad_i[39] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO31 | SOC_GPIO39_O | SoC GPIO[31] | Y |
ROW-40 | GPIO | GPIO_A_0 | BOOT_CONFIG_DONE_GPIO_0 | D5 | 6150 | 5967.8 | 21000 | 21000 | FPGA_5_8_0 | 5 | 8 | 0 | A2F_8576 | fpga_pad_c[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_clk_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO0 | SOC_GPIO0_I | SoC GPIO[0] | Y |
ROW-41 | GPIO | GPIO_A_1 | BOOT_CONFIG_ERROR_GPIO_1 | C3 | 6280 | 5967.8 | 22000 | 21000 | FPGA_5_8_1 | 5 | 8 | 1 | A2F_8577 | fpga_pad_c[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_data_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO1 | SOC_GPIO1_I | SoC GPIO[1] | Y |
ROW-42 | GPIO | GPIO_A_2 | BOOT_UART_TX_GPIO_2 | D6 | 5825 | 5855.2 | 23000 | 21000 | FPGA_5_8_2 | 5 | 8 | 2 | A2F_8578 | fpga_pad_c[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_cmd_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO2 | SOC_GPIO2_I | SoC GPIO[2] | Y |
ROW-43 | GPIO | GPIO_A_3 | BOOT_UART_RX_GPIO_3 | C5 | 5955 | 5855.2 | 24000 | 21000 | FPGA_5_8_3 | 5 | 8 | 3 | A2F_8579 | fpga_pad_c[3] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_clk_i |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO3 | SOC_GPIO3_I | SoC GPIO[3] | Y |
ROW-44 | GPIO | GPIO_A_4 | BOOT_SPI_CS_GPIO_4 | C4 | 6085 | 5855.2 | 25000 | 21000 | FPGA_5_8_4 | 5 | 8 | 4 | A2F_8496 | fpga_pad_c[4] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_data_i |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO4 | SOC_GPIO4_I | SoC GPIO[4] | Y |
ROW-45 | GPIO | GPIO_A_5 | BOOT_SPI_MOSI_DQ0_GPIO_5 | C7 | 6215 | 5855.2 | 26000 | 21000 | FPGA_5_8_5 | 5 | 8 | 5 | A2F_8497 | fpga_pad_c[5] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_rst_n |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO5 | SOC_GPIO5_I | SoC GPIO[5] | Y |
ROW-46 | GPIO | GPIO_A_6 | BOOT_SPI_MISO_DQ1_GPIO_6 | D8 | 6345 | 5855.2 | 27000 | 21000 | FPGA_5_8_6 | 5 | 8 | 6 | A2F_8498 | fpga_pad_c[6] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  | CONFIG_DONE | CONFIG_DONE |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO6_CONFIG_DONE | SOC_GPIO6_I | SoC GPIO[6] | Y |
ROW-47 | GPIO | GPIO_A_7 | BOOT_SPI_DQ2_GPIO_7 | C6 | 5760 | 5742.6 | 18000 | 22000 | FPGA_5_8_7 | 5 | 8 | 7 | A2F_8499 | fpga_pad_c[7] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  | CONFIG_ERROR | CONFIG_ERROR |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO7_CONFIG_ERROR | SOC_GPIO7_I | SoC GPIO[7] | Y |
ROW-48 | GPIO | GPIO_B_0 | SOC_UART0_TX_8 | F4 | 6345 | 5630 | 27000 | 22000 | FPGA_5_8_8 | 5 | 8 | 8 | A2F_8500 | fpga_pad_c[8] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  |  |  |  | sys_clk |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | UART0_TX | SOC_GPIO8_I | UART0_TX | Y |
ROW-49 | GPIO | GPIO_B_1 | SOC_UART0_RX_9 | F5 | 5760 | 5517.4 | 18000 | 23000 | FPGA_5_8_9 | 5 | 8 | 9 | A2F_8501 | fpga_pad_c[9] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  |  |  |  | sys_clk |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | UART0_RX | SOC_GPIO9_I | UART0_RX | Y |
ROW-50 | GPIO | GPIO_B_2 | SOC_GPIO8_UART1_TX_10 | E7 | 5890 | 5517.4 | 19000 | 23000 | FPGA_5_8_10 | 5 | 8 | 10 | A2F_8502 | fpga_pad_c[10] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  | Y |  |  |  |  |  |  | sys_clk |  | UART1_TX | Debug_0(AFReady) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO8_UART1_TX | SOC_GPIO10_I | SoC GPIO[8] | Y |
ROW-51 | GPIO | GPIO_B_3 | SOC_GPIO9_UART1_RX_11 | E6 | 6020 | 5517.4 | 20000 | 23000 | FPGA_5_8_11 | 5 | 8 | 11 | A2F_8503 | fpga_pad_c[11] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  | Y |  |  |  |  |  |  | sys_clk |  | UART1_RX | Debug_1(AFValid) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO9_UART1_RX | SOC_GPIO11_I | SoC GPIO[9] | Y |
ROW-52 | GPIO | GPIO_B_4 | SOC_SPI_CS_12 | E5 | 6150 | 5517.4 | 21000 | 23000 | FPGA_5_8_12 | 5 | 8 | 12 | A2F_8504 | fpga_pad_c[12] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_2(ATBytes) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_CS | SOC_GPIO12_I | SPI_CS | Y |
ROW-53 | GPIO | GPIO_B_5 | SOC_GPIO10_13 | E4 | 6280 | 5517.4 | 22000 | 23000 | FPGA_5_8_13 | 5 | 8 | 13 | A2F_8505 | fpga_pad_c[13] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_3(ATData[0]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO10 | SOC_GPIO13_I | SoC GPIO[10] | Y |
ROW-54 | GPIO | GPIO_B_6 | SOC_SPI_MOSI_14 | E3 | 5825 | 5404.8 | 23000 | 23000 | FPGA_5_8_14 | 5 | 8 | 14 | A2F_8506 | fpga_pad_c[14] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_4(ATData[1]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_MOSI | SOC_GPIO14_I | SPI_MOSI (DQ0) | Y |
ROW-55 | GPIO | GPIO_B_7 | SOC_SPI_MISO_15 | F3 | 5955 | 5404.8 | 24000 | 23000 | FPGA_5_8_15 | 5 | 8 | 15 | A2F_8507 | fpga_pad_c[15] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_5(ATData[2]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_MISO | SOC_GPIO15_I | SPI_MISO (DQ1) | Y |
ROW-56 | GPIO | GPIO_B_8 | SOC_SPI_DQ2_16 | D3 | 6085 | 5404.8 | 25000 | 23000 | FPGA_6_8_0 | 6 | 8 | 0 | A2F_8352 | fpga_pad_c[16] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_6(ATData[3]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_DQ2 | SOC_GPIO16_I | SPI_DQ2 | Y |
ROW-57 | GPIO | GPIO_B_9 | SOC_SPI_DQ3_17 | E2 | 6215 | 5404.8 | 26000 | 23000 | FPGA_6_8_1 | 6 | 8 | 1 | A2F_8353 | fpga_pad_c[17] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_7(ATData[4]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_DQ3 | SOC_GPIO17_I | SPI_DQ3 | Y |
ROW-58 | GPIO | GPIO_B_10 | SOC_GPIO11_18 | F6 | 6345 | 5404.8 | 27000 | 23000 | FPGA_6_8_2 | 6 | 8 | 2 | A2F_8354 | fpga_pad_c[18] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_8(ATData[5]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO11 | SOC_GPIO18_I | SoC GPIO[11] | Y |
ROW-59 | GPIO | GPIO_B_11 | SOC_I2C_SDA_19 | F7 | 5760 | 5292.2 | 18000 | 24000 | FPGA_6_8_3 | 6 | 8 | 3 | A2F_8355 | fpga_pad_c[19] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  | Y |  |  |  |  |  | sys_clk |  |  | Debug_9(ATData[6]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | I2C_SDA | SOC_GPIO19_I | I2C_SDA | Y |
ROW-60 | GPIO | GPIO_B_12 | SOC_GPIO12_20 | F8 | 5890 | 5292.2 | 19000 | 24000 | FPGA_6_8_4 | 6 | 8 | 4 | A2F_8356 | fpga_pad_c[20] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_10(ATData[7]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO12 | SOC_GPIO20_I | SoC GPIO[12] (SW0) | Y |
ROW-61 | GPIO | GPIO_B_13 | SOC_GPIO13_21 | D2 | 6020 | 5292.2 | 20000 | 24000 | FPGA_6_8_5 | 6 | 8 | 5 | A2F_8357 | fpga_pad_c[21] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_11(ATData[8]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO13 | SOC_GPIO21_I | SoC GPIO[13] (SW1) | Y |
ROW-62 | GPIO | GPIO_B_14 | SOC_GPIO14_22 | G8 | 6150 | 5292.2 | 21000 | 24000 | FPGA_6_8_6 | 6 | 8 | 6 | A2F_8358 | fpga_pad_c[22] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_12(ATData[9]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO14 | SOC_GPIO22_I | SoC GPIO[14] (SW2) | Y |
ROW-63 | GPIO | GPIO_B_15 | SOC_GPIO15_23 | E8 | 6280 | 5292.2 | 22000 | 24000 | FPGA_6_8_7 | 6 | 8 | 7 | A2F_8359 | fpga_pad_c[23] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_13(ATData[10]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO15 | SOC_GPIO23_I | SoC GPIO[15] (SW3) | Y |
ROW-64 | GPIO | GPIO_C_0 | SOC_GPIO16_PWM0_24 | H8 | 5825 | 5179.6 | 23000 | 24000 | FPGA_6_8_8 | 6 | 8 | 8 | A2F_8360 | fpga_pad_c[24] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  | sys_clk |  | gpt_pwm_0 | Debug_14(ATData[11]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO16_PWM0 | SOC_GPIO24_I | SoC GPIO[16] | Y |
ROW-65 | GPIO | GPIO_C_1 | SOC_GPIO17_PWM1_25 | E1 | 5955 | 5179.6 | 24000 | 24000 | FPGA_6_8_9 | 6 | 8 | 9 | A2F_8361 | fpga_pad_c[25] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_1 | Debug_15(ATData[12]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO17_PWM1 | SOC_GPIO25_I | SoC GPIO[17] | Y |
ROW-66 | GPIO | GPIO_C_2 | SOC_GPIO18_PWM2_26 | H3 | 6085 | 5179.6 | 25000 | 24000 | FPGA_6_8_10 | 6 | 8 | 10 | A2F_8362 | fpga_pad_c[26] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_2 | Debug_16(ATData[13]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO18_PWM2 | SOC_GPIO26_I | SoC GPIO[18] | Y |
ROW-67 | GPIO | GPIO_C_3 | SOC_GPIO19_PWM3_27 | H4 | 6215 | 5179.6 | 26000 | 24000 | FPGA_6_8_11 | 6 | 8 | 11 | A2F_8363 | fpga_pad_c[27] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_3 | Debug_17(ATData[14]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO19_PWM3 | SOC_GPIO27_I | SoC GPIO[19] | Y |
ROW-68 | GPIO | GPIO_C_4 | SOC_GPIO20_UART0_CTS_28 | G3 | 6345 | 5179.6 | 27000 | 24000 | FPGA_6_8_12 | 6 | 8 | 12 | A2F_8280 | fpga_pad_c[28] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART0_CTS | Debug_18(ATData[15]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO20_UART0_CTS | SOC_GPIO28_I | SoC GPIO[20] | Y |
ROW-69 | GPIO | GPIO_C_5 | SOC_GPIO21_UART0_RTS_29 | H7 | 5760 | 5067 | 18000 | 25000 | FPGA_6_8_13 | 6 | 8 | 13 | A2F_8281 | fpga_pad_c[29] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART0_RTS | Debug_19(ATId[0]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO21_UART0_RTS | SOC_GPIO29_I | SoC GPIO[21] | Y |
ROW-70 | GPIO | GPIO_C_6 | SOC_GPIO22_UART1_CTS_30 | G2 | 5890 | 5067 | 19000 | 25000 | FPGA_6_8_14 | 6 | 8 | 14 | A2F_8282 | fpga_pad_c[30] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART1_CTS | Debug_20(ATId[1]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO22_UART1_CTS | SOC_GPIO30_I | SoC GPIO[22] | Y |
ROW-71 | GPIO | GPIO_C_7 | SOC_GPIO23_UART1_RTS_31 | H6 | 6020 | 5067 | 20000 | 25000 | FPGA_6_8_15 | 6 | 8 | 15 | A2F_8283 | fpga_pad_c[31] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART1_RTS | Debug_21(ATId[2]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO23_UART1_RTS | SOC_GPIO31_I | SoC GPIO[23] | Y |
ROW-72 | GPIO | GPIO_C_8 | SOC_GPIO24_32 | H1 | 6150 | 5067 | 21000 | 25000 | FPGA_8_8_0 | 8 | 8 | 0 | A2F_8284 | fpga_pad_c[32] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_22(ATId[3]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO24 | SOC_GPIO32_I | SoC GPIO[24] | Y |
ROW-73 | GPIO | GPIO_C_9 | SOC_GPIO25_33 | H5 | 6280 | 5067 | 22000 | 25000 | FPGA_8_8_1 | 8 | 8 | 1 | A2F_8285 | fpga_pad_c[33] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_23(ATId[4]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO25 | SOC_GPIO33_I | SoC GPIO[25]  | Y |
ROW-74 | GPIO | GPIO_C_10 | SOC_GPIO26_34 | G6 | 5825 | 4954.4 | 23000 | 25000 | FPGA_8_8_2 | 8 | 8 | 2 | A2F_8286 | fpga_pad_c[34] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_24(ATId[5]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO26 | SOC_GPIO34_I | SoC GPIO[26] | Y |
ROW-75 | GPIO | GPIO_C_11 | SOC_GPIO27_35 | J8 | 5955 | 4954.4 | 24000 | 25000 | FPGA_8_8_3 | 8 | 8 | 3 | A2F_8287 | fpga_pad_c[35] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_25(ATId[6]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO27 | SOC_GPIO35_I | SoC GPIO[27] | Y |
ROW-76 | GPIO | GPIO_C_12 | SOC_GPIO28_36 | F2 | 6085 | 4954.4 | 25000 | 25000 | FPGA_8_8_4 | 8 | 8 | 4 | A2F_8288 | fpga_pad_c[36] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_26(ATReady) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO28 | SOC_GPIO36_I | SoC GPIO[28] | Y |
ROW-77 | GPIO | GPIO_C_13 | SOC_GPIO29_37 | G5 | 6215 | 4954.4 | 26000 | 25000 | FPGA_8_8_5 | 8 | 8 | 5 | A2F_8289 | fpga_pad_c[37] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_27(ATValid) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO29 | SOC_GPIO37_I | SoC GPIO[29] | Y |
ROW-78 | GPIO | GPIO_C_14 | SOC_GPIO30_38 | F1 | 6345 | 4954.4 | 27000 | 25000 | FPGA_8_8_6 | 8 | 8 | 6 | A2F_8290 | fpga_pad_c[38] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO30 | SOC_GPIO38_I | SoC GPIO[30] | Y |
ROW-79 | GPIO | GPIO_C_15 | SOC_GPIO31_39 | H2 | 5760 | 4841.8 | 18000 | 26000 | FPGA_8_8_7 | 8 | 8 | 7 | A2F_8291 | fpga_pad_c[39] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO31 | SOC_GPIO39_I | SoC GPIO[31] | Y |
ROW-80 | GPIO | GPIO_A_0 | BOOT_CONFIG_DONE_GPIO_0 | D5 | 6150 | 5967.8 | 21000 | 21000 | FPGA_9_8_24 | 9 | 8 | 24 | F2A_8384 | fpga_pad_oen[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_clk_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO0 | SOC_GPIO0_OE | SoC GPIO[0] | Y |
ROW-81 | GPIO | GPIO_A_1 | BOOT_CONFIG_ERROR_GPIO_1 | C3 | 6280 | 5967.8 | 22000 | 21000 | FPGA_9_8_25 | 9 | 8 | 25 | F2A_8385 | fpga_pad_oen[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_data_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO1 | SOC_GPIO1_OE | SoC GPIO[1] | Y |
ROW-82 | GPIO | GPIO_A_2 | BOOT_UART_TX_GPIO_2 | D6 | 5825 | 5855.2 | 23000 | 21000 | FPGA_9_8_26 | 9 | 8 | 26 | F2A_8386 | fpga_pad_oen[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_cmd_o |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO2 | SOC_GPIO2_OE | SoC GPIO[2] | Y |
ROW-83 | GPIO | GPIO_A_3 | BOOT_UART_RX_GPIO_3 | C5 | 5955 | 5855.2 | 24000 | 21000 | FPGA_9_8_27 | 9 | 8 | 27 | F2A_8387 | fpga_pad_oen[3] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_clk_i |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO3 | SOC_GPIO3_OE | SoC GPIO[3] | Y |
ROW-84 | GPIO | GPIO_A_4 | BOOT_SPI_CS_GPIO_4 | C4 | 6085 | 5855.2 | 25000 | 21000 | FPGA_9_8_28 | 9 | 8 | 28 | F2A_8388 | fpga_pad_oen[4] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_data_i |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO4 | SOC_GPIO4_OE | SoC GPIO[4] | Y |
ROW-85 | GPIO | GPIO_A_5 | BOOT_SPI_MOSI_DQ0_GPIO_5 | C7 | 6215 | 5855.2 | 26000 | 21000 | FPGA_9_8_29 | 9 | 8 | 29 | F2A_8389 | fpga_pad_oen[5] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | dbg_fcb_icb_rst_n |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO5 | SOC_GPIO5_OE | SoC GPIO[5] | Y |
ROW-86 | GPIO | GPIO_A_6 | BOOT_SPI_MISO_DQ1_GPIO_6 | D8 | 6345 | 5855.2 | 27000 | 21000 | FPGA_9_8_30 | 9 | 8 | 30 | F2A_8390 | fpga_pad_oen[6] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  | CONFIG_DONE | CONFIG_DONE |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO6_CONFIG_DONE | SOC_GPIO6_OE | SoC GPIO[6] | Y |
ROW-87 | GPIO | GPIO_A_7 | BOOT_SPI_DQ2_GPIO_7 | C6 | 5760 | 5742.6 | 18000 | 22000 | FPGA_9_8_31 | 9 | 8 | 31 | F2A_8391 | fpga_pad_oen[7] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  | CONFIG_ERROR | CONFIG_ERROR |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO7_CONFIG_ERROR | SOC_GPIO7_OE | SoC GPIO[7] | Y |
ROW-88 | GPIO | GPIO_B_0 | SOC_UART0_TX_8 | F4 | 6345 | 5630 | 27000 | 22000 | FPGA_9_8_32 | 9 | 8 | 32 | F2A_8392 | fpga_pad_oen[8] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  |  |  |  | sys_clk |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | UART0_TX | SOC_GPIO8_OE | UART0_TX | Y |
ROW-89 | GPIO | GPIO_B_1 | SOC_UART0_RX_9 | F5 | 5760 | 5517.4 | 18000 | 23000 | FPGA_9_8_33 | 9 | 8 | 33 | F2A_8393 | fpga_pad_oen[9] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  |  |  |  | sys_clk |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | UART0_RX | SOC_GPIO9_OE | UART0_RX | Y |
ROW-90 | GPIO | GPIO_B_2 | SOC_GPIO8_UART1_TX_10 | E7 | 5890 | 5517.4 | 19000 | 23000 | FPGA_9_8_34 | 9 | 8 | 34 | F2A_8394 | fpga_pad_oen[10] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  | Y |  |  |  |  |  |  | sys_clk |  | UART1_TX | Debug_0(AFReady) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO8_UART1_TX | SOC_GPIO10_OE | SoC GPIO[8] | Y |
ROW-91 | GPIO | GPIO_B_3 | SOC_GPIO9_UART1_RX_11 | E6 | 6020 | 5517.4 | 20000 | 23000 | FPGA_9_8_35 | 9 | 8 | 35 | F2A_8395 | fpga_pad_oen[11] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  | Y |  |  |  |  |  |  | sys_clk |  | UART1_RX | Debug_1(AFValid) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO9_UART1_RX | SOC_GPIO11_OE | SoC GPIO[9] | Y |
ROW-92 | GPIO | GPIO_B_4 | SOC_SPI_CS_12 | E5 | 6150 | 5517.4 | 21000 | 23000 | FPGA_9_8_36 | 9 | 8 | 36 | F2A_8396 | fpga_pad_oen[12] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_2(ATBytes) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_CS | SOC_GPIO12_OE | SPI_CS | Y |
ROW-93 | GPIO | GPIO_B_5 | SOC_GPIO10_13 | E4 | 6280 | 5517.4 | 22000 | 23000 | FPGA_9_8_37 | 9 | 8 | 37 | F2A_8397 | fpga_pad_oen[13] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_3(ATData[0]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO10 | SOC_GPIO13_OEN | SoC GPIO[10] | Y |
ROW-94 | GPIO | GPIO_B_6 | SOC_SPI_MOSI_14 | E3 | 5825 | 5404.8 | 23000 | 23000 | FPGA_9_8_38 | 9 | 8 | 38 | F2A_8398 | fpga_pad_oen[14] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_4(ATData[1]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_MOSI | SOC_GPIO14_OEN | SPI_MOSI (DQ0) | Y |
ROW-95 | GPIO | GPIO_B_7 | SOC_SPI_MISO_15 | F3 | 5955 | 5404.8 | 24000 | 23000 | FPGA_9_8_39 | 9 | 8 | 39 | F2A_8399 | fpga_pad_oen[15] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_5(ATData[2]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_MISO | SOC_GPIO15_OEN | SPI_MISO (DQ1) | Y |
ROW-96 | GPIO | GPIO_B_8 | SOC_SPI_DQ2_16 | D3 | 6085 | 5404.8 | 25000 | 23000 | FPGA_9_8_40 | 9 | 8 | 40 | F2A_8304 | fpga_pad_oen[16] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_6(ATData[3]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_DQ2 | SOC_GPIO16_OEN | SPI_DQ2 | Y |
ROW-97 | GPIO | GPIO_B_9 | SOC_SPI_DQ3_17 | E2 | 6215 | 5404.8 | 26000 | 23000 | FPGA_9_8_41 | 9 | 8 | 41 | F2A_8305 | fpga_pad_oen[17] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  | Y |  |  |  |  | sys_clk |  |  | Debug_7(ATData[4]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | SPI_DQ3 | SOC_GPIO17_OEN | SPI_DQ3 | Y |
ROW-98 | GPIO | GPIO_B_10 | SOC_GPIO11_18 | F6 | 6345 | 5404.8 | 27000 | 23000 | FPGA_9_8_42 | 9 | 8 | 42 | F2A_8306 | fpga_pad_oen[18] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_8(ATData[5]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO11 | SOC_GPIO18_OEN | SoC GPIO[11] | Y |
ROW-99 | GPIO | GPIO_B_11 | SOC_I2C_SDA_19 | F7 | 5760 | 5292.2 | 18000 | 24000 | FPGA_9_8_43 | 9 | 8 | 43 | F2A_8307 | fpga_pad_oen[19] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  | Y |  |  |  |  |  | sys_clk |  |  | Debug_9(ATData[6]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | I2C_SDA | SOC_GPIO19_OEN | I2C_SDA | Y |
ROW-100 | GPIO | GPIO_B_12 | SOC_GPIO12_20 | F8 | 5890 | 5292.2 | 19000 | 24000 | FPGA_9_8_44 | 9 | 8 | 44 | F2A_8308 | fpga_pad_oen[20] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_10(ATData[7]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO12 | SOC_GPIO20_OEN | SoC GPIO[12] (SW0) | Y |
ROW-101 | GPIO | GPIO_B_13 | SOC_GPIO13_21 | D2 | 6020 | 5292.2 | 20000 | 24000 | FPGA_9_8_45 | 9 | 8 | 45 | F2A_8309 | fpga_pad_oen[21] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_11(ATData[8]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO13 | SOC_GPIO21_OEN | SoC GPIO[13] (SW1) | Y |
ROW-102 | GPIO | GPIO_B_14 | SOC_GPIO14_22 | G8 | 6150 | 5292.2 | 21000 | 24000 | FPGA_9_8_46 | 9 | 8 | 46 | F2A_8310 | fpga_pad_oen[22] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_12(ATData[9]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO14 | SOC_GPIO22_OEN | SoC GPIO[14] (SW2) | Y |
ROW-103 | GPIO | GPIO_B_15 | SOC_GPIO15_23 | E8 | 6280 | 5292.2 | 22000 | 24000 | FPGA_9_8_47 | 9 | 8 | 47 | F2A_8311 | fpga_pad_oen[23] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  | sys_clk |  |  | Debug_13(ATData[10]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO15 | SOC_GPIO23_OEN | SoC GPIO[15] (SW3) | Y |
ROW-104 | GPIO | GPIO_C_0 | SOC_GPIO16_PWM0_24 | H8 | 5825 | 5179.6 | 23000 | 24000 | FPGA_2_8_24 | 2 | 8 | 24 | F2A_8312 | fpga_pad_oen[24] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  | sys_clk |  | gpt_pwm_0 | Debug_14(ATData[11]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO16_PWM0 | SOC_GPIO24_OEN | SoC GPIO[16] | Y |
ROW-105 | GPIO | GPIO_C_1 | SOC_GPIO17_PWM1_25 | E1 | 5955 | 5179.6 | 24000 | 24000 | FPGA_2_8_25 | 2 | 8 | 25 | F2A_8313 | fpga_pad_oen[25] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_1 | Debug_15(ATData[12]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO17_PWM1 | SOC_GPIO25_OEN | SoC GPIO[17] | Y |
ROW-106 | GPIO | GPIO_C_2 | SOC_GPIO18_PWM2_26 | H3 | 6085 | 5179.6 | 25000 | 24000 | FPGA_2_8_26 | 2 | 8 | 26 | F2A_8314 | fpga_pad_oen[26] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_2 | Debug_16(ATData[13]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO18_PWM2 | SOC_GPIO26_OEN | SoC GPIO[18] | Y |
ROW-107 | GPIO | GPIO_C_3 | SOC_GPIO19_PWM3_27 | H4 | 6215 | 5179.6 | 26000 | 24000 | FPGA_2_8_27 | 2 | 8 | 27 | F2A_8315 | fpga_pad_oen[27] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  | Y |  |  |  |  |  | gpt_pwm_3 | Debug_17(ATData[14]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO19_PWM3 | SOC_GPIO27_OEN | SoC GPIO[19] | Y |
ROW-108 | GPIO | GPIO_C_4 | SOC_GPIO20_UART0_CTS_28 | G3 | 6345 | 5179.6 | 27000 | 24000 | FPGA_2_8_28 | 2 | 8 | 28 | F2A_8316 | fpga_pad_oen[28] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART0_CTS | Debug_18(ATData[15]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO20_UART0_CTS | SOC_GPIO28_OEN | SoC GPIO[20] | Y |
ROW-109 | GPIO | GPIO_C_5 | SOC_GPIO21_UART0_RTS_29 | H7 | 5760 | 5067 | 18000 | 25000 | FPGA_2_8_29 | 2 | 8 | 29 | F2A_8317 | fpga_pad_oen[29] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART0_RTS | Debug_19(ATId[0]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO21_UART0_RTS | SOC_GPIO29_OEN | SoC GPIO[21] | Y |
ROW-110 | GPIO | GPIO_C_6 | SOC_GPIO22_UART1_CTS_30 | G2 | 5890 | 5067 | 19000 | 25000 | FPGA_2_8_30 | 2 | 8 | 30 | F2A_8318 | fpga_pad_oen[30] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART1_CTS | Debug_20(ATId[1]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO22_UART1_CTS | SOC_GPIO30_OEN | SoC GPIO[22] | Y |
ROW-111 | GPIO | GPIO_C_7 | SOC_GPIO23_UART1_RTS_31 | H6 | 6020 | 5067 | 20000 | 25000 | FPGA_2_8_31 | 2 | 8 | 31 | F2A_8319 | fpga_pad_oen[31] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  | UART1_RTS | Debug_21(ATId[2]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO23_UART1_RTS | SOC_GPIO31_OEN | SoC GPIO[23] | Y |
ROW-112 | GPIO | GPIO_C_8 | SOC_GPIO24_32 | H1 | 6150 | 5067 | 21000 | 25000 | FPGA_5_8_24 | 5 | 8 | 24 | F2A_8320 | fpga_pad_oen[32] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_22(ATId[3]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO24 | SOC_GPIO32_OEN | SoC GPIO[24] | Y |
ROW-113 | GPIO | GPIO_C_9 | SOC_GPIO25_33 | H5 | 6280 | 5067 | 22000 | 25000 | FPGA_5_8_25 | 5 | 8 | 25 | F2A_8321 | fpga_pad_oen[33] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_23(ATId[4]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO25 | SOC_GPIO33_OEN | SoC GPIO[25]  | Y |
ROW-114 | GPIO | GPIO_C_10 | SOC_GPIO26_34 | G6 | 5825 | 4954.4 | 23000 | 25000 | FPGA_5_8_26 | 5 | 8 | 26 | F2A_8322 | fpga_pad_oen[34] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_24(ATId[5]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO26 | SOC_GPIO34_OEN | SoC GPIO[26] | Y |
ROW-115 | GPIO | GPIO_C_11 | SOC_GPIO27_35 | J8 | 5955 | 4954.4 | 24000 | 25000 | FPGA_5_8_27 | 5 | 8 | 27 | F2A_8323 | fpga_pad_oen[35] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_25(ATId[6]) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO27 | SOC_GPIO35_OEN | SoC GPIO[27] | Y |
ROW-116 | GPIO | GPIO_C_12 | SOC_GPIO28_36 | F2 | 6085 | 4954.4 | 25000 | 25000 | FPGA_5_8_28 | 5 | 8 | 28 | F2A_8324 | fpga_pad_oen[36] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_26(ATReady) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO28 | SOC_GPIO36_OEN | SoC GPIO[28] | Y |
ROW-117 | GPIO | GPIO_C_13 | SOC_GPIO29_37 | G5 | 6215 | 4954.4 | 26000 | 25000 | FPGA_5_8_29 | 5 | 8 | 29 | F2A_8325 | fpga_pad_oen[37] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  | Debug_27(ATValid) |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO29 | SOC_GPIO37_OEN | SoC GPIO[29] | Y |
ROW-118 | GPIO | GPIO_C_14 | SOC_GPIO30_38 | F1 | 6345 | 4954.4 | 27000 | 25000 | FPGA_5_8_30 | 5 | 8 | 30 | F2A_8326 | fpga_pad_oen[38] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO30 | SOC_GPIO38_OEN | SoC GPIO[30] | Y |
ROW-119 | GPIO | GPIO_C_15 | SOC_GPIO31_39 | H2 | 5760 | 4841.8 | 18000 | 26000 | FPGA_5_8_31 | 5 | 8 | 31 | F2A_8327 | fpga_pad_oen[39] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  | RS_HVIO_DIF_* | Inout | 1.8/2.5/3.3V | N | General Purpose I/O | 1.8V-3.3V |  | GPIO31 | SOC_GPIO39_OEN | SoC GPIO[31] | Y |
ROW-120 | FABRIC_CLK |  |  |  |  |  |  |  | clk[0] | 0 | 1 | -1 | CLK2F | clk0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-121 | FABRIC_CLK |  |  |  |  |  |  |  | clk[1] | 1 | 1 | -1 | CLK2F | clk1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-122 | FABRIC_CLK |  |  |  |  |  |  |  | clk[2] | 2 | 1 | -1 | CLK2F | clk2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-123 | FABRIC_CLK |  |  |  |  |  |  |  | clk[3] | 3 | 1 | -1 | CLK2F | clk3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-124 | FABRIC_CLK |  |  |  |  |  |  |  | clk[4] | 4 | 1 | -1 | CLK2F | clk4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-125 | FABRIC_CLK |  |  |  |  |  |  |  | clk[5] | 5 | 1 | -1 | CLK2F | clk5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-126 | FABRIC_CLK |  |  |  |  |  |  |  | clk[6] | 6 | 1 | -1 | CLK2F | clk6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-127 | FABRIC_CLK |  |  |  |  |  |  |  | clk[7] | 7 | 1 | -1 | CLK2F | clk7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-128 | FABRIC_CLK |  |  |  |  |  |  |  | clk[8] | 8 | 1 | -1 | CLK2F | clk8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-129 | FABRIC_CLK |  |  |  |  |  |  |  | clk[9] | 9 | 1 | -1 | CLK2F | clk9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-130 | FABRIC_CLK |  |  |  |  |  |  |  | clk[10] | 10 | 1 | -1 | CLK2F | clk10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-131 | FABRIC_CLK |  |  |  |  |  |  |  | clk[11] | 11 | 1 | -1 | CLK2F | clk11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-132 | FABRIC_CLK |  |  |  |  |  |  |  | clk[12] | 12 | 1 | -1 | CLK2F | clk12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-133 | FABRIC_CLK |  |  |  |  |  |  |  | clk[13] | 13 | 1 | -1 | CLK2F | clk13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-134 | FABRIC_CLK |  |  |  |  |  |  |  | clk[14] | 14 | 1 | -1 | CLK2F | clk14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-135 | FABRIC_CLK |  |  |  |  |  |  |  | clk[15] | 15 | 1 | -1 | CLK2F | clk15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-136 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_2_0 | 1 | 2 | 0 | A2F_72 | g2f_trx_dly_tap[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-137 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_2_1 | 1 | 2 | 1 | A2F_73 | g2f_trx_dly_tap[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-138 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_2_2 | 1 | 2 | 2 | A2F_74 | g2f_trx_dly_tap[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-139 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_2_3 | 1 | 2 | 3 | A2F_75 | g2f_trx_dly_tap[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-140 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_2_4 | 1 | 2 | 4 | A2F_76 | g2f_trx_dly_tap[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-141 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_2_5 | 1 | 2 | 5 | A2F_77 | g2f_trx_dly_tap[5] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-142 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 460 | 40 | 1000 | 4000 | FPGA_1_2_6 | 1 | 2 | 6 | A2F_78 | g2f_rx_dpa_lock |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-143 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 460 | 40 | 1000 | 4000 | FPGA_1_2_7 | 1 | 2 | 7 | A2F_79 | g2f_rx_dpa_error |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-144 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 460 | 40 | 1000 | 4000 | FPGA_1_2_8 | 1 | 2 | 8 | A2F_80 | g2f_rx_dpa_phase[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-145 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 460 | 40 | 1000 | 4000 | FPGA_1_2_9 | 1 | 2 | 9 | A2F_81 | g2f_rx_dpa_phase[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-146 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 460 | 40 | 1000 | 4000 | FPGA_1_2_10 | 1 | 2 | 10 | A2F_82 | g2f_rx_dpa_phase[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-147 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_24 | 1 | 2 | 24 | F2A_96 | f2g_addr[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-148 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_25 | 1 | 2 | 25 | F2A_97 | f2g_addr[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-149 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_26 | 1 | 2 | 26 | F2A_98 | f2g_addr[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-150 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_27 | 1 | 2 | 27 | F2A_99 | f2g_addr[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-151 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_28 | 1 | 2 | 28 | F2A_100 | f2g_addr[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-152 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_29 | 1 | 2 | 29 | F2A_101 | f2g_trx_dly_ld | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-153 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_30 | 1 | 2 | 30 | F2A_102 | f2g_trx_dly_adj | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-154 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_31 | 1 | 2 | 31 | F2A_103 | f2g_trx_dly_inc | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-155 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_2_32 | 1 | 2 | 32 | F2A_104 | f2g_rx_bitslip_adj |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  | . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-156 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 460 | 40 | 1000 | 4000 | FPGA_1_3_0 | 1 | 3 | 0 | A2F_144 | g2f_rx_dvalid_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-157 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 460 | 40 | 1000 | 4000 | FPGA_1_3_1 | 1 | 3 | 1 | A2F_145 | g2f_rx_in[0]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-158 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 460 | 40 | 1000 | 4000 | FPGA_1_3_2 | 1 | 3 | 2 | A2F_146 | g2f_rx_in[1]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-159 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_3 | 1 | 3 | 3 | A2F_147 | g2f_rx_in[2]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-160 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_4 | 1 | 3 | 4 | A2F_148 | g2f_rx_in[3]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-161 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_5 | 1 | 3 | 5 | A2F_149 | g2f_rx_in[4]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-162 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_6 | 1 | 3 | 6 | A2F_150 | g2f_rx_in[5]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-163 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_7 | 1 | 3 | 7 | A2F_151 | g2f_rx_in[6]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-164 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_8 | 1 | 3 | 8 | A2F_152 | g2f_rx_in[7]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-165 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_9 | 1 | 3 | 9 | A2F_153 | g2f_rx_in[8]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-166 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_10 | 1 | 3 | 10 | A2F_154 | g2f_rx_in[9]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-167 | GBOX GPIO | Bank_VL_1_2 | HR_1_1_0N | J22 | 980 | 40 | 2000 | 1000 | FPGA_1_3_11 | 1 | 3 | 11 | A2F_155 | g2f_rx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-168 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 70 | 40 | 1000 | 1000 | FPGA_1_3_24 | 1 | 3 | 24 | F2A_168 | f2g_rx_sfifo_reset_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-169 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_25 | 1 | 3 | 25 | F2A_169 | f2g_rx_dpa_restart_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-170 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_26 | 1 | 3 | 26 | F2A_170 | f2g_trx_reset_n_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-171 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_27 | 1 | 3 | 27 | F2A_171 | f2g_in_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-172 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_28 | 1 | 3 | 28 | F2A_172 | f2g_tx_oe_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-173 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_29 | 1 | 3 | 29 | F2A_173 | f2g_tx_dvalid_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-174 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_30 | 1 | 3 | 30 | F2A_174 | f2g_tx_out[0]_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-175 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_31 | 1 | 3 | 31 | F2A_175 | f2g_tx_out[1]_A |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-176 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_32 | 1 | 3 | 32 | F2A_176 | f2g_tx_out[2]_A |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-177 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 200 | 40 | 1000 | 2000 | FPGA_1_3_33 | 1 | 3 | 33 | F2A_177 | f2g_tx_out[3]_A |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-178 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_3_34 | 1 | 3 | 34 | F2A_178 | f2g_tx_out[4]_A |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-179 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_3_35 | 1 | 3 | 35 | F2A_179 | f2g_tx_out[5]_A |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-180 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_3_36 | 1 | 3 | 36 | F2A_180 | f2g_tx_out[6]_A |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-181 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 330 | 40 | 1000 | 3000 | FPGA_1_3_37 | 1 | 3 | 37 | F2A_181 | f2g_tx_out[7]_A |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-182 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_38 | 1 | 3 | 38 | F2A_182 | f2g_tx_out[8]_A |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-183 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_39 | 1 | 3 | 39 | F2A_183 | f2g_tx_out[9]_A |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-184 | GBOX GPIO | Bank_VL_1_1 | HR_1_0_0P | P23 | 590 | 40 | 1000 | 5000 | FPGA_1_3_40 | 1 | 3 | 40 | F2A_184 | f2g_tx_clk_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-185 | GBOX GPIO | Bank_VL_1_2 | HR_1_1_0N | J22 | 720 | 40 | 1000 | 6000 | FPGA_1_3_41 | 1 | 3 | 41 | F2A_185 | f2g_rx_sfifo_reset_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-186 | GBOX GPIO | Bank_VL_1_2 | HR_1_1_0N | J22 | 720 | 40 | 1000 | 6000 | FPGA_1_3_42 | 1 | 3 | 42 | F2A_186 | f2g_rx_dpa_restart_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-187 | GBOX GPIO | Bank_VL_1_2 | HR_1_1_0N | J22 | 720 | 40 | 1000 | 6000 | FPGA_1_3_43 | 1 | 3 | 43 | F2A_187 | f2g_trx_reset_n_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-188 | GBOX GPIO | Bank_VL_1_2 | HR_1_1_0N | J22 | 720 | 40 | 1000 | 6000 | FPGA_1_3_44 | 1 | 3 | 44 | F2A_188 | f2g_in_en_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-189 | GBOX GPIO | Bank_VL_1_2 | HR_1_1_0N | J22 | 720 | 40 | 1000 | 6000 | FPGA_1_3_45 | 1 | 3 | 45 | F2A_189 | f2g_tx_oe_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-190 | GBOX GPIO | Bank_VL_1_2 | HR_1_1_0N | J22 | 720 | 40 | 1000 | 6000 | FPGA_1_3_46 | 1 | 3 | 46 | F2A_190 | f2g_tx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-191 | GBOX GPIO | Bank_VL_1_2 | HR_1_1_0N | J22 | 720 | 40 | 1000 | 6000 | FPGA_1_3_47 | 1 | 3 | 47 | F2A_191 | f2g_tx_clk_en_B | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-192 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_4_0 | 1 | 4 | 0 | A2F_216 | g2f_trx_dly_tap[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-193 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_4_1 | 1 | 4 | 1 | A2F_217 | g2f_trx_dly_tap[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-194 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_4_2 | 1 | 4 | 2 | A2F_218 | g2f_trx_dly_tap[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-195 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_4_3 | 1 | 4 | 3 | A2F_219 | g2f_trx_dly_tap[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-196 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_4_4 | 1 | 4 | 4 | A2F_220 | g2f_trx_dly_tap[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-197 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_4_5 | 1 | 4 | 5 | A2F_221 | g2f_trx_dly_tap[5] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-198 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 460 | 40 | 1000 | 4000 | FPGA_1_4_6 | 1 | 4 | 6 | A2F_222 | g2f_rx_dpa_lock |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-199 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 460 | 40 | 1000 | 4000 | FPGA_1_4_7 | 1 | 4 | 7 | A2F_223 | g2f_rx_dpa_error |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-200 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 460 | 40 | 1000 | 4000 | FPGA_1_4_8 | 1 | 4 | 8 | A2F_224 | g2f_rx_dpa_phase[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-201 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 460 | 40 | 1000 | 4000 | FPGA_1_4_9 | 1 | 4 | 9 | A2F_225 | g2f_rx_dpa_phase[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-202 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 460 | 40 | 1000 | 4000 | FPGA_1_4_10 | 1 | 4 | 10 | A2F_226 | g2f_rx_dpa_phase[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-203 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_24 | 1 | 4 | 24 | F2A_240 | f2g_addr[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-204 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_25 | 1 | 4 | 25 | F2A_241 | f2g_addr[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-205 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_26 | 1 | 4 | 26 | F2A_242 | f2g_addr[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-206 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_27 | 1 | 4 | 27 | F2A_243 | f2g_addr[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-207 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_28 | 1 | 4 | 28 | F2A_244 | f2g_addr[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-208 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_29 | 1 | 4 | 29 | F2A_245 | f2g_trx_dly_ld | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-209 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_30 | 1 | 4 | 30 | F2A_246 | f2g_trx_dly_adj | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-210 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_31 | 1 | 4 | 31 | F2A_247 | f2g_trx_dly_inc | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-211 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_4_32 | 1 | 4 | 32 | F2A_248 | f2g_rx_bitslip_adj |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  | . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-212 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 460 | 40 | 1000 | 4000 | FPGA_1_5_0 | 1 | 5 | 0 | A2F_288 | g2f_rx_dvalid_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-213 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 460 | 40 | 1000 | 4000 | FPGA_1_5_1 | 1 | 5 | 1 | A2F_289 | g2f_rx_in[0]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-214 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 460 | 40 | 1000 | 4000 | FPGA_1_5_2 | 1 | 5 | 2 | A2F_290 | g2f_rx_in[1]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-215 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_3 | 1 | 5 | 3 | A2F_291 | g2f_rx_in[2]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-216 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_4 | 1 | 5 | 4 | A2F_292 | g2f_rx_in[3]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-217 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_5 | 1 | 5 | 5 | A2F_293 | g2f_rx_in[4]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-218 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_6 | 1 | 5 | 6 | A2F_294 | g2f_rx_in[5]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-219 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_7 | 1 | 5 | 7 | A2F_295 | g2f_rx_in[6]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-220 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_8 | 1 | 5 | 8 | A2F_296 | g2f_rx_in[7]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-221 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_9 | 1 | 5 | 9 | A2F_297 | g2f_rx_in[8]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-222 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_10 | 1 | 5 | 10 | A2F_298 | g2f_rx_in[9]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-223 | GBOX GPIO | Bank_VL_2_2 | HR_2_1_0N | U23 | 980 | 40 | 2000 | 1000 | FPGA_1_5_11 | 1 | 5 | 11 | A2F_299 | g2f_rx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-224 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 70 | 40 | 1000 | 1000 | FPGA_1_5_24 | 1 | 5 | 24 | F2A_312 | f2g_rx_sfifo_reset_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-225 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_25 | 1 | 5 | 25 | F2A_313 | f2g_rx_dpa_restart_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-226 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_26 | 1 | 5 | 26 | F2A_314 | f2g_trx_reset_n_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-227 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_27 | 1 | 5 | 27 | F2A_315 | f2g_in_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-228 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_28 | 1 | 5 | 28 | F2A_316 | f2g_tx_oe_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-229 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_29 | 1 | 5 | 29 | F2A_317 | f2g_tx_dvalid_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-230 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_30 | 1 | 5 | 30 | F2A_318 | f2g_tx_out[0]_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-231 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_31 | 1 | 5 | 31 | F2A_319 | f2g_tx_out[1]_A |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-232 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_32 | 1 | 5 | 32 | F2A_320 | f2g_tx_out[2]_A |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-233 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 200 | 40 | 1000 | 2000 | FPGA_1_5_33 | 1 | 5 | 33 | F2A_321 | f2g_tx_out[3]_A |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-234 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_5_34 | 1 | 5 | 34 | F2A_322 | f2g_tx_out[4]_A |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-235 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_5_35 | 1 | 5 | 35 | F2A_323 | f2g_tx_out[5]_A |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-236 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_5_36 | 1 | 5 | 36 | F2A_324 | f2g_tx_out[6]_A |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-237 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 330 | 40 | 1000 | 3000 | FPGA_1_5_37 | 1 | 5 | 37 | F2A_325 | f2g_tx_out[7]_A |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-238 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_38 | 1 | 5 | 38 | F2A_326 | f2g_tx_out[8]_A |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-239 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_39 | 1 | 5 | 39 | F2A_327 | f2g_tx_out[9]_A |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-240 | GBOX GPIO | Bank_VL_2_1 | HR_2_0_0P | T24 | 590 | 40 | 1000 | 5000 | FPGA_1_5_40 | 1 | 5 | 40 | F2A_328 | f2g_tx_clk_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-241 | GBOX GPIO | Bank_VL_2_2 | HR_2_1_0N | U23 | 720 | 40 | 1000 | 6000 | FPGA_1_5_41 | 1 | 5 | 41 | F2A_329 | f2g_rx_sfifo_reset_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-242 | GBOX GPIO | Bank_VL_2_2 | HR_2_1_0N | U23 | 720 | 40 | 1000 | 6000 | FPGA_1_5_42 | 1 | 5 | 42 | F2A_330 | f2g_rx_dpa_restart_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-243 | GBOX GPIO | Bank_VL_2_2 | HR_2_1_0N | U23 | 720 | 40 | 1000 | 6000 | FPGA_1_5_43 | 1 | 5 | 43 | F2A_331 | f2g_trx_reset_n_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-244 | GBOX GPIO | Bank_VL_2_2 | HR_2_1_0N | U23 | 720 | 40 | 1000 | 6000 | FPGA_1_5_44 | 1 | 5 | 44 | F2A_332 | f2g_in_en_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-245 | GBOX GPIO | Bank_VL_2_2 | HR_2_1_0N | U23 | 720 | 40 | 1000 | 6000 | FPGA_1_5_45 | 1 | 5 | 45 | F2A_333 | f2g_tx_oe_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-246 | GBOX GPIO | Bank_VL_2_2 | HR_2_1_0N | U23 | 720 | 40 | 1000 | 6000 | FPGA_1_5_46 | 1 | 5 | 46 | F2A_334 | f2g_tx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-247 | GBOX GPIO | Bank_VL_2_2 | HR_2_1_0N | U23 | 720 | 40 | 1000 | 6000 | FPGA_1_5_47 | 1 | 5 | 47 | F2A_335 | f2g_tx_clk_en_B | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-248 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_2_0 | 10 | 2 | 0 | A2F_15396 | g2f_trx_dly_tap[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-249 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_2_1 | 10 | 2 | 1 | A2F_15397 | g2f_trx_dly_tap[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-250 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_2_2 | 10 | 2 | 2 | A2F_15398 | g2f_trx_dly_tap[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-251 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_2_3 | 10 | 2 | 3 | A2F_15399 | g2f_trx_dly_tap[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-252 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_2_4 | 10 | 2 | 4 | A2F_15400 | g2f_trx_dly_tap[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-253 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_2_5 | 10 | 2 | 5 | A2F_15401 | g2f_trx_dly_tap[5] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-254 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 460 | 40 | 1000 | 4000 | FPGA_10_2_6 | 10 | 2 | 6 | A2F_15402 | g2f_rx_dpa_lock |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-255 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 460 | 40 | 1000 | 4000 | FPGA_10_2_7 | 10 | 2 | 7 | A2F_15403 | g2f_rx_dpa_error |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-256 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 460 | 40 | 1000 | 4000 | FPGA_10_2_8 | 10 | 2 | 8 | A2F_15404 | g2f_rx_dpa_phase[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-257 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 460 | 40 | 1000 | 4000 | FPGA_10_2_9 | 10 | 2 | 9 | A2F_15405 | g2f_rx_dpa_phase[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-258 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 460 | 40 | 1000 | 4000 | FPGA_10_2_10 | 10 | 2 | 10 | A2F_15406 | g2f_rx_dpa_phase[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-259 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_24 | 10 | 2 | 24 | F2A_15420 | f2g_addr[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-260 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_25 | 10 | 2 | 25 | F2A_15421 | f2g_addr[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-261 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_26 | 10 | 2 | 26 | F2A_15422 | f2g_addr[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-262 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_27 | 10 | 2 | 27 | F2A_15423 | f2g_addr[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-263 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_28 | 10 | 2 | 28 | F2A_15424 | f2g_addr[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-264 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_29 | 10 | 2 | 29 | F2A_15425 | f2g_trx_dly_ld | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-265 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_30 | 10 | 2 | 30 | F2A_15426 | f2g_trx_dly_adj | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-266 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_31 | 10 | 2 | 31 | F2A_15427 | f2g_trx_dly_inc | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-267 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_2_32 | 10 | 2 | 32 | F2A_15428 | f2g_rx_bitslip_adj |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  | . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-268 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 460 | 40 | 1000 | 4000 | FPGA_10_3_0 | 10 | 3 | 0 | A2F_15324 | g2f_rx_dvalid_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-269 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 460 | 40 | 1000 | 4000 | FPGA_10_3_1 | 10 | 3 | 1 | A2F_15325 | g2f_rx_in[0]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-270 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 460 | 40 | 1000 | 4000 | FPGA_10_3_2 | 10 | 3 | 2 | A2F_15326 | g2f_rx_in[1]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-271 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_3 | 10 | 3 | 3 | A2F_15327 | g2f_rx_in[2]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-272 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_4 | 10 | 3 | 4 | A2F_15328 | g2f_rx_in[3]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-273 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_5 | 10 | 3 | 5 | A2F_15329 | g2f_rx_in[4]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-274 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_6 | 10 | 3 | 6 | A2F_15330 | g2f_rx_in[5]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-275 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_7 | 10 | 3 | 7 | A2F_15331 | g2f_rx_in[6]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-276 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_8 | 10 | 3 | 8 | A2F_15332 | g2f_rx_in[7]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-277 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_9 | 10 | 3 | 9 | A2F_15333 | g2f_rx_in[8]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-278 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_10 | 10 | 3 | 10 | A2F_15334 | g2f_rx_in[9]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-279 | GBOX GPIO | Bank_VR_1_2 | HR_3_1_0N | L7 | 980 | 40 | 2000 | 1000 | FPGA_10_3_11 | 10 | 3 | 11 | A2F_15335 | g2f_rx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-280 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 70 | 40 | 1000 | 1000 | FPGA_10_3_24 | 10 | 3 | 24 | F2A_15348 | f2g_rx_sfifo_reset_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-281 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_25 | 10 | 3 | 25 | F2A_15349 | f2g_rx_dpa_restart_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-282 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_26 | 10 | 3 | 26 | F2A_15350 | f2g_trx_reset_n_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-283 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_27 | 10 | 3 | 27 | F2A_15351 | f2g_in_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-284 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_28 | 10 | 3 | 28 | F2A_15352 | f2g_tx_oe_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-285 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_29 | 10 | 3 | 29 | F2A_15353 | f2g_tx_dvalid_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-286 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_30 | 10 | 3 | 30 | F2A_15354 | f2g_tx_out[0]_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-287 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_31 | 10 | 3 | 31 | F2A_15355 | f2g_tx_out[1]_A |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-288 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_32 | 10 | 3 | 32 | F2A_15356 | f2g_tx_out[2]_A |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-289 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 200 | 40 | 1000 | 2000 | FPGA_10_3_33 | 10 | 3 | 33 | F2A_15357 | f2g_tx_out[3]_A |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-290 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_3_34 | 10 | 3 | 34 | F2A_15358 | f2g_tx_out[4]_A |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-291 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_3_35 | 10 | 3 | 35 | F2A_15359 | f2g_tx_out[5]_A |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-292 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_3_36 | 10 | 3 | 36 | F2A_15360 | f2g_tx_out[6]_A |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-293 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 330 | 40 | 1000 | 3000 | FPGA_10_3_37 | 10 | 3 | 37 | F2A_15361 | f2g_tx_out[7]_A |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-294 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_38 | 10 | 3 | 38 | F2A_15362 | f2g_tx_out[8]_A |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-295 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_39 | 10 | 3 | 39 | F2A_15363 | f2g_tx_out[9]_A |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-296 | GBOX GPIO | Bank_VR_1_1 | HR_3_0_0P | M3 | 590 | 40 | 1000 | 5000 | FPGA_10_3_40 | 10 | 3 | 40 | F2A_15364 | f2g_tx_clk_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-297 | GBOX GPIO | Bank_VR_1_2 | HR_3_1_0N | L7 | 720 | 40 | 1000 | 6000 | FPGA_10_3_41 | 10 | 3 | 41 | F2A_15365 | f2g_rx_sfifo_reset_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-298 | GBOX GPIO | Bank_VR_1_2 | HR_3_1_0N | L7 | 720 | 40 | 1000 | 6000 | FPGA_10_3_42 | 10 | 3 | 42 | F2A_15366 | f2g_rx_dpa_restart_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-299 | GBOX GPIO | Bank_VR_1_2 | HR_3_1_0N | L7 | 720 | 40 | 1000 | 6000 | FPGA_10_3_43 | 10 | 3 | 43 | F2A_15367 | f2g_trx_reset_n_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-300 | GBOX GPIO | Bank_VR_1_2 | HR_3_1_0N | L7 | 720 | 40 | 1000 | 6000 | FPGA_10_3_44 | 10 | 3 | 44 | F2A_15368 | f2g_in_en_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-301 | GBOX GPIO | Bank_VR_1_2 | HR_3_1_0N | L7 | 720 | 40 | 1000 | 6000 | FPGA_10_3_45 | 10 | 3 | 45 | F2A_15369 | f2g_tx_oe_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-302 | GBOX GPIO | Bank_VR_1_2 | HR_3_1_0N | L7 | 720 | 40 | 1000 | 6000 | FPGA_10_3_46 | 10 | 3 | 46 | F2A_15370 | f2g_tx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-303 | GBOX GPIO | Bank_VR_1_2 | HR_3_1_0N | L7 | 720 | 40 | 1000 | 6000 | FPGA_10_3_47 | 10 | 3 | 47 | F2A_15371 | f2g_tx_clk_en_B | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-304 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_4_0 | 10 | 4 | 0 | A2F_15252 | g2f_trx_dly_tap[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-305 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_4_1 | 10 | 4 | 1 | A2F_15253 | g2f_trx_dly_tap[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-306 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_4_2 | 10 | 4 | 2 | A2F_15254 | g2f_trx_dly_tap[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-307 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_4_3 | 10 | 4 | 3 | A2F_15255 | g2f_trx_dly_tap[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-308 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_4_4 | 10 | 4 | 4 | A2F_15256 | g2f_trx_dly_tap[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-309 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_4_5 | 10 | 4 | 5 | A2F_15257 | g2f_trx_dly_tap[5] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-310 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 460 | 40 | 1000 | 4000 | FPGA_10_4_6 | 10 | 4 | 6 | A2F_15258 | g2f_rx_dpa_lock |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-311 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 460 | 40 | 1000 | 4000 | FPGA_10_4_7 | 10 | 4 | 7 | A2F_15259 | g2f_rx_dpa_error |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-312 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 460 | 40 | 1000 | 4000 | FPGA_10_4_8 | 10 | 4 | 8 | A2F_15260 | g2f_rx_dpa_phase[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-313 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 460 | 40 | 1000 | 4000 | FPGA_10_4_9 | 10 | 4 | 9 | A2F_15261 | g2f_rx_dpa_phase[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-314 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 460 | 40 | 1000 | 4000 | FPGA_10_4_10 | 10 | 4 | 10 | A2F_15262 | g2f_rx_dpa_phase[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-315 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_24 | 10 | 4 | 24 | F2A_15276 | f2g_addr[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-316 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_25 | 10 | 4 | 25 | F2A_15277 | f2g_addr[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-317 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_26 | 10 | 4 | 26 | F2A_15278 | f2g_addr[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-318 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_27 | 10 | 4 | 27 | F2A_15279 | f2g_addr[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-319 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_28 | 10 | 4 | 28 | F2A_15280 | f2g_addr[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-320 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_29 | 10 | 4 | 29 | F2A_15281 | f2g_trx_dly_ld | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-321 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_30 | 10 | 4 | 30 | F2A_15282 | f2g_trx_dly_adj | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-322 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_31 | 10 | 4 | 31 | F2A_15283 | f2g_trx_dly_inc | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-323 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_4_32 | 10 | 4 | 32 | F2A_15284 | f2g_rx_bitslip_adj |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  | . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-324 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 460 | 40 | 1000 | 4000 | FPGA_10_5_0 | 10 | 5 | 0 | A2F_15180 | g2f_rx_dvalid_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-325 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 460 | 40 | 1000 | 4000 | FPGA_10_5_1 | 10 | 5 | 1 | A2F_15181 | g2f_rx_in[0]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-326 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 460 | 40 | 1000 | 4000 | FPGA_10_5_2 | 10 | 5 | 2 | A2F_15182 | g2f_rx_in[1]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-327 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_3 | 10 | 5 | 3 | A2F_15183 | g2f_rx_in[2]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-328 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_4 | 10 | 5 | 4 | A2F_15184 | g2f_rx_in[3]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-329 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_5 | 10 | 5 | 5 | A2F_15185 | g2f_rx_in[4]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-330 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_6 | 10 | 5 | 6 | A2F_15186 | g2f_rx_in[5]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-331 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_7 | 10 | 5 | 7 | A2F_15187 | g2f_rx_in[6]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-332 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_8 | 10 | 5 | 8 | A2F_15188 | g2f_rx_in[7]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-333 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_9 | 10 | 5 | 9 | A2F_15189 | g2f_rx_in[8]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-334 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_10 | 10 | 5 | 10 | A2F_15190 | g2f_rx_in[9]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-335 | GBOX GPIO | Bank_VR_2_2 | HR_5_1_0N | W8 | 980 | 40 | 2000 | 1000 | FPGA_10_5_11 | 10 | 5 | 11 | A2F_15191 | g2f_rx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-336 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 70 | 40 | 1000 | 1000 | FPGA_10_5_24 | 10 | 5 | 24 | F2A_15204 | f2g_rx_sfifo_reset_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-337 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_25 | 10 | 5 | 25 | F2A_15205 | f2g_rx_dpa_restart_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-338 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_26 | 10 | 5 | 26 | F2A_15206 | f2g_trx_reset_n_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-339 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_27 | 10 | 5 | 27 | F2A_15207 | f2g_in_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-340 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_28 | 10 | 5 | 28 | F2A_15208 | f2g_tx_oe_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-341 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_29 | 10 | 5 | 29 | F2A_15209 | f2g_tx_dvalid_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-342 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_30 | 10 | 5 | 30 | F2A_15210 | f2g_tx_out[0]_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-343 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_31 | 10 | 5 | 31 | F2A_15211 | f2g_tx_out[1]_A |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-344 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_32 | 10 | 5 | 32 | F2A_15212 | f2g_tx_out[2]_A |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-345 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 200 | 40 | 1000 | 2000 | FPGA_10_5_33 | 10 | 5 | 33 | F2A_15213 | f2g_tx_out[3]_A |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-346 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_5_34 | 10 | 5 | 34 | F2A_15214 | f2g_tx_out[4]_A |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-347 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_5_35 | 10 | 5 | 35 | F2A_15215 | f2g_tx_out[5]_A |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-348 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_5_36 | 10 | 5 | 36 | F2A_15216 | f2g_tx_out[6]_A |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-349 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 330 | 40 | 1000 | 3000 | FPGA_10_5_37 | 10 | 5 | 37 | F2A_15217 | f2g_tx_out[7]_A |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-350 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_38 | 10 | 5 | 38 | F2A_15218 | f2g_tx_out[8]_A |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-351 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_39 | 10 | 5 | 39 | F2A_15219 | f2g_tx_out[9]_A |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-352 | GBOX GPIO | Bank_VR_2_1 | HR_5_0_0P | V2 | 590 | 40 | 1000 | 5000 | FPGA_10_5_40 | 10 | 5 | 40 | F2A_15220 | f2g_tx_clk_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-353 | GBOX GPIO | Bank_VR_2_2 | HR_5_1_0N | W8 | 720 | 40 | 1000 | 6000 | FPGA_10_5_41 | 10 | 5 | 41 | F2A_15221 | f2g_rx_sfifo_reset_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-354 | GBOX GPIO | Bank_VR_2_2 | HR_5_1_0N | W8 | 720 | 40 | 1000 | 6000 | FPGA_10_5_42 | 10 | 5 | 42 | F2A_15222 | f2g_rx_dpa_restart_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-355 | GBOX GPIO | Bank_VR_2_2 | HR_5_1_0N | W8 | 720 | 40 | 1000 | 6000 | FPGA_10_5_43 | 10 | 5 | 43 | F2A_15223 | f2g_trx_reset_n_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-356 | GBOX GPIO | Bank_VR_2_2 | HR_5_1_0N | W8 | 720 | 40 | 1000 | 6000 | FPGA_10_5_44 | 10 | 5 | 44 | F2A_15224 | f2g_in_en_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-357 | GBOX GPIO | Bank_VR_2_2 | HR_5_1_0N | W8 | 720 | 40 | 1000 | 6000 | FPGA_10_5_45 | 10 | 5 | 45 | F2A_15225 | f2g_tx_oe_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-358 | GBOX GPIO | Bank_VR_2_2 | HR_5_1_0N | W8 | 720 | 40 | 1000 | 6000 | FPGA_10_5_46 | 10 | 5 | 46 | F2A_15226 | f2g_tx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-359 | GBOX GPIO | Bank_VR_2_2 | HR_5_1_0N | W8 | 720 | 40 | 1000 | 6000 | FPGA_10_5_47 | 10 | 5 | 47 | F2A_15227 | f2g_tx_clk_en_B | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-360 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_2_1_0 | 2 | 1 | 0 | A2F_21216 | g2f_trx_dly_tap[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-361 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_2_1_1 | 2 | 1 | 1 | A2F_21217 | g2f_trx_dly_tap[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-362 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_2_1_2 | 2 | 1 | 2 | A2F_21218 | g2f_trx_dly_tap[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-363 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_2_1_3 | 2 | 1 | 3 | A2F_21219 | g2f_trx_dly_tap[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-364 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_2_1_4 | 2 | 1 | 4 | A2F_21220 | g2f_trx_dly_tap[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-365 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_2_1_5 | 2 | 1 | 5 | A2F_21221 | g2f_trx_dly_tap[5] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-366 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 460 | 40 | 1000 | 4000 | FPGA_2_1_6 | 2 | 1 | 6 | A2F_21222 | g2f_rx_dpa_lock |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-367 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 460 | 40 | 1000 | 4000 | FPGA_2_1_7 | 2 | 1 | 7 | A2F_21223 | g2f_rx_dpa_error |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-368 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 460 | 40 | 1000 | 4000 | FPGA_2_1_8 | 2 | 1 | 8 | A2F_21224 | g2f_rx_dpa_phase[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-369 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 460 | 40 | 1000 | 4000 | FPGA_2_1_9 | 2 | 1 | 9 | A2F_21225 | g2f_rx_dpa_phase[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-370 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 460 | 40 | 1000 | 4000 | FPGA_2_1_10 | 2 | 1 | 10 | A2F_21226 | g2f_rx_dpa_phase[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-371 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_24 | 2 | 1 | 24 | F2A_21240 | f2g_addr[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-372 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_25 | 2 | 1 | 25 | F2A_21241 | f2g_addr[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-373 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_26 | 2 | 1 | 26 | F2A_21242 | f2g_addr[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-374 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_27 | 2 | 1 | 27 | F2A_21243 | f2g_addr[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-375 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_28 | 2 | 1 | 28 | F2A_21244 | f2g_addr[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-376 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_29 | 2 | 1 | 29 | F2A_21245 | f2g_trx_dly_ld | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-377 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_30 | 2 | 1 | 30 | F2A_21246 | f2g_trx_dly_adj | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-378 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_31 | 2 | 1 | 31 | F2A_21247 | f2g_trx_dly_inc | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-379 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_2_1_32 | 2 | 1 | 32 | F2A_21248 | f2g_rx_bitslip_adj |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-380 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 460 | 40 | 1000 | 4000 | FPGA_3_1_0 | 3 | 1 | 0 | A2F_21144 | g2f_rx_dvalid_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-381 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 460 | 40 | 1000 | 4000 | FPGA_3_1_1 | 3 | 1 | 1 | A2F_21145 | g2f_rx_in[0]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-382 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 460 | 40 | 1000 | 4000 | FPGA_3_1_2 | 3 | 1 | 2 | A2F_21146 | g2f_rx_in[1]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-383 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_3 | 3 | 1 | 3 | A2F_21147 | g2f_rx_in[2]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-384 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_4 | 3 | 1 | 4 | A2F_21148 | g2f_rx_in[3]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-385 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_5 | 3 | 1 | 5 | A2F_21149 | g2f_rx_in[4]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-386 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_6 | 3 | 1 | 6 | A2F_21150 | g2f_rx_in[5]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-387 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_7 | 3 | 1 | 7 | A2F_21151 | g2f_rx_in[6]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-388 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_8 | 3 | 1 | 8 | A2F_21152 | g2f_rx_in[7]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-389 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_9 | 3 | 1 | 9 | A2F_21153 | g2f_rx_in[8]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-390 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_10 | 3 | 1 | 10 | A2F_21154 | g2f_rx_in[9]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-391 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 980 | 40 | 2000 | 1000 | FPGA_3_1_11 | 3 | 1 | 11 | A2F_21155 | g2f_rx_lp_dp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-392 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 980 | 40 | 2000 | 1000 | FPGA_3_1_12 | 3 | 1 | 12 | A2F_21156 | g2f_rx_lp_dn |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-393 | GBOX GPIO | Bank_H_1_2 | HP_1_1_0N | AF21 | 980 | 40 | 2000 | 1000 | FPGA_3_1_13 | 3 | 1 | 13 | A2F_21157 | g2f_rx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-394 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 70 | 40 | 1000 | 1000 | FPGA_3_1_24 | 3 | 1 | 24 | F2A_21168 | f2g_rx_sfifo_reset_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-395 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_25 | 3 | 1 | 25 | F2A_21169 | f2g_rx_dpa_restart_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-396 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_26 | 3 | 1 | 26 | F2A_21170 | f2g_trx_reset_n_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-397 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_27 | 3 | 1 | 27 | F2A_21171 | f2g_in_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-398 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_28 | 3 | 1 | 28 | F2A_21172 | f2g_tx_oe_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-399 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_29 | 3 | 1 | 29 | F2A_21173 | f2g_tx_dvalid_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-400 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_30 | 3 | 1 | 30 | F2A_21174 | f2g_tx_out[0]_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-401 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_31 | 3 | 1 | 31 | F2A_21175 | f2g_tx_out[1]_A |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-402 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_32 | 3 | 1 | 32 | F2A_21176 | f2g_tx_out[2]_A |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-403 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 200 | 40 | 1000 | 2000 | FPGA_3_1_33 | 3 | 1 | 33 | F2A_21177 | f2g_tx_out[3]_A |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-404 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_3_1_34 | 3 | 1 | 34 | F2A_21178 | f2g_tx_out[4]_A |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-405 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_3_1_35 | 3 | 1 | 35 | F2A_21179 | f2g_tx_out[5]_A |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-406 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_3_1_36 | 3 | 1 | 36 | F2A_21180 | f2g_tx_out[6]_A |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-407 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 330 | 40 | 1000 | 3000 | FPGA_3_1_37 | 3 | 1 | 37 | F2A_21181 | f2g_tx_out[7]_A |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-408 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_38 | 3 | 1 | 38 | F2A_21182 | f2g_tx_out[8]_A |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-409 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_39 | 3 | 1 | 39 | F2A_21183 | f2g_tx_out[9]_A |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-410 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 590 | 40 | 1000 | 5000 | FPGA_3_1_40 | 3 | 1 | 40 | F2A_21184 | f2g_tx_clk_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-411 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 720 | 40 | 1000 | 6000 | FPGA_3_1_41 | 3 | 1 | 41 | F2A_21185 | f2g_trx_hs_en |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-412 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 720 | 40 | 1000 | 6000 | FPGA_3_1_42 | 3 | 1 | 42 | F2A_21186 | f2g_trx_lp_en |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-413 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 720 | 40 | 1000 | 6000 | FPGA_3_1_43 | 3 | 1 | 43 | F2A_21187 | f2g_tx_lp_dp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-414 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 720 | 40 | 1000 | 6000 | FPGA_3_1_44 | 3 | 1 | 44 | F2A_21188 | f2g_tx_lp_dn |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-415 | GBOX GPIO | Bank_H_1_1 | HP_1_0_0P | AH18 | 720 | 40 | 1000 | 6000 | FPGA_3_1_45 | 3 | 1 | 45 | F2A_21189 | f2g_rx_term_en |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-416 | GBOX GPIO | Bank_H_1_2 | HP_1_1_0N | AF21 | 720 | 40 | 1000 | 6000 | FPGA_3_1_46 | 3 | 1 | 46 | F2A_21190 | f2g_rx_sfifo_reset_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-417 | GBOX GPIO | Bank_H_1_2 | HP_1_1_0N | AF21 | 720 | 40 | 1000 | 6000 | FPGA_3_1_47 | 3 | 1 | 47 | F2A_21191 | f2g_rx_dpa_restart_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-418 | GBOX GPIO | Bank_H_1_2 | HP_1_1_0N | AF21 | 720 | 40 | 1000 | 6000 | FPGA_3_1_48 | 3 | 1 | 48 | F2A_21192 | f2g_trx_reset_n_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-419 | GBOX GPIO | Bank_H_1_2 | HP_1_1_0N | AF21 | 720 | 40 | 1000 | 6000 | FPGA_3_1_49 | 3 | 1 | 49 | F2A_21193 | f2g_in_en_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-420 | GBOX GPIO | Bank_H_1_2 | HP_1_1_0N | AF21 | 720 | 40 | 1000 | 6000 | FPGA_3_1_50 | 3 | 1 | 50 | F2A_21194 | f2g_tx_oe_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-421 | GBOX GPIO | Bank_H_1_2 | HP_1_1_0N | AF21 | 720 | 40 | 1000 | 6000 | FPGA_3_1_51 | 3 | 1 | 51 | F2A_21195 | f2g_tx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-422 | GBOX GPIO | Bank_H_1_2 | HP_1_1_0N | AF21 | 720 | 40 | 1000 | 6000 | FPGA_3_1_52 | 3 | 1 | 52 | F2A_21196 | f2g_tx_clk_en_B | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-423 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_5_1_0 | 5 | 1 | 0 | A2F_21000 | g2f_trx_dly_tap[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-424 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_5_1_1 | 5 | 1 | 1 | A2F_21001 | g2f_trx_dly_tap[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-425 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_5_1_2 | 5 | 1 | 2 | A2F_21002 | g2f_trx_dly_tap[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-426 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_5_1_3 | 5 | 1 | 3 | A2F_21003 | g2f_trx_dly_tap[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-427 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_5_1_4 | 5 | 1 | 4 | A2F_21004 | g2f_trx_dly_tap[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-428 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_5_1_5 | 5 | 1 | 5 | A2F_21005 | g2f_trx_dly_tap[5] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-429 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 460 | 40 | 1000 | 4000 | FPGA_5_1_6 | 5 | 1 | 6 | A2F_21006 | g2f_rx_dpa_lock |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-430 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 460 | 40 | 1000 | 4000 | FPGA_5_1_7 | 5 | 1 | 7 | A2F_21007 | g2f_rx_dpa_error |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-431 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 460 | 40 | 1000 | 4000 | FPGA_5_1_8 | 5 | 1 | 8 | A2F_21008 | g2f_rx_dpa_phase[0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-432 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 460 | 40 | 1000 | 4000 | FPGA_5_1_9 | 5 | 1 | 9 | A2F_21009 | g2f_rx_dpa_phase[1] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-433 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 460 | 40 | 1000 | 4000 | FPGA_5_1_10 | 5 | 1 | 10 | A2F_21010 | g2f_rx_dpa_phase[2] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-434 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_24 | 5 | 1 | 24 | F2A_21024 | f2g_addr[0] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-435 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_25 | 5 | 1 | 25 | F2A_21025 | f2g_addr[1] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-436 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_26 | 5 | 1 | 26 | F2A_21026 | f2g_addr[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-437 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_27 | 5 | 1 | 27 | F2A_21027 | f2g_addr[3] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-438 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_28 | 5 | 1 | 28 | F2A_21028 | f2g_addr[4] | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-439 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_29 | 5 | 1 | 29 | F2A_21029 | f2g_trx_dly_ld | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-440 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_30 | 5 | 1 | 30 | F2A_21030 | f2g_trx_dly_adj | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-441 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_31 | 5 | 1 | 31 | F2A_21031 | f2g_trx_dly_inc | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-442 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_5_1_32 | 5 | 1 | 32 | F2A_21032 | f2g_rx_bitslip_adj |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-443 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 460 | 40 | 1000 | 4000 | FPGA_6_1_0 | 6 | 1 | 0 | A2F_20928 | g2f_rx_dvalid_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-444 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 460 | 40 | 1000 | 4000 | FPGA_6_1_1 | 6 | 1 | 1 | A2F_20929 | g2f_rx_in[0]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-445 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 460 | 40 | 1000 | 4000 | FPGA_6_1_2 | 6 | 1 | 2 | A2F_20930 | g2f_rx_in[1]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-446 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_3 | 6 | 1 | 3 | A2F_20931 | g2f_rx_in[2]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-447 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_4 | 6 | 1 | 4 | A2F_20932 | g2f_rx_in[3]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-448 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_5 | 6 | 1 | 5 | A2F_20933 | g2f_rx_in[4]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-449 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_6 | 6 | 1 | 6 | A2F_20934 | g2f_rx_in[5]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-450 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_7 | 6 | 1 | 7 | A2F_20935 | g2f_rx_in[6]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-451 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_8 | 6 | 1 | 8 | A2F_20936 | g2f_rx_in[7]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-452 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_9 | 6 | 1 | 9 | A2F_20937 | g2f_rx_in[8]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-453 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_10 | 6 | 1 | 10 | A2F_20938 | g2f_rx_in[9]_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-454 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 980 | 40 | 2000 | 1000 | FPGA_6_1_11 | 6 | 1 | 11 | A2F_20939 | g2f_rx_lp_dp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-455 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 980 | 40 | 2000 | 1000 | FPGA_6_1_12 | 6 | 1 | 12 | A2F_20940 | g2f_rx_lp_dn |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-456 | GBOX GPIO | Bank_H_2_2 | HP_2_1_0N | AG6 | 980 | 40 | 2000 | 1000 | FPGA_6_1_13 | 6 | 1 | 13 | A2F_20941 | g2f_rx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-457 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 70 | 40 | 1000 | 1000 | FPGA_6_1_24 | 6 | 1 | 24 | F2A_20952 | f2g_rx_sfifo_reset_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-458 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_25 | 6 | 1 | 25 | F2A_20953 | f2g_rx_dpa_restart_A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-459 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_26 | 6 | 1 | 26 | F2A_20954 | f2g_trx_reset_n_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-460 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_27 | 6 | 1 | 27 | F2A_20955 | f2g_in_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-461 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_28 | 6 | 1 | 28 | F2A_20956 | f2g_tx_oe_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-462 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_29 | 6 | 1 | 29 | F2A_20957 | f2g_tx_dvalid_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-463 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_30 | 6 | 1 | 30 | F2A_20958 | f2g_tx_out[0]_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-464 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_31 | 6 | 1 | 31 | F2A_20959 | f2g_tx_out[1]_A |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-465 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_32 | 6 | 1 | 32 | F2A_20960 | f2g_tx_out[2]_A |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-466 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 200 | 40 | 1000 | 2000 | FPGA_6_1_33 | 6 | 1 | 33 | F2A_20961 | f2g_tx_out[3]_A |  |  |  |  | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-467 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_6_1_34 | 6 | 1 | 34 | F2A_20962 | f2g_tx_out[4]_A |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-468 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_6_1_35 | 6 | 1 | 35 | F2A_20963 | f2g_tx_out[5]_A |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-469 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_6_1_36 | 6 | 1 | 36 | F2A_20964 | f2g_tx_out[6]_A |  |  |  |  |  |  |  | Y | Y | Y | Y |  |  | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-470 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 330 | 40 | 1000 | 3000 | FPGA_6_1_37 | 6 | 1 | 37 | F2A_20965 | f2g_tx_out[7]_A |  |  |  |  |  |  |  |  | Y | Y | Y |  |  |  | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-471 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_38 | 6 | 1 | 38 | F2A_20966 | f2g_tx_out[8]_A |  |  |  |  |  |  |  |  |  | Y | Y |  |  |  |  | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-472 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_39 | 6 | 1 | 39 | F2A_20967 | f2g_tx_out[9]_A |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-473 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 590 | 40 | 1000 | 5000 | FPGA_6_1_40 | 6 | 1 | 40 | F2A_20968 | f2g_tx_clk_en_A | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-474 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 720 | 40 | 1000 | 6000 | FPGA_6_1_41 | 6 | 1 | 41 | F2A_20969 | f2g_trx_hs_en |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-475 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 720 | 40 | 1000 | 6000 | FPGA_6_1_42 | 6 | 1 | 42 | F2A_20970 | f2g_trx_lp_en |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-476 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 720 | 40 | 1000 | 6000 | FPGA_6_1_43 | 6 | 1 | 43 | F2A_20971 | f2g_tx_lp_dp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-477 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 720 | 40 | 1000 | 6000 | FPGA_6_1_44 | 6 | 1 | 44 | F2A_20972 | f2g_tx_lp_dn |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-478 | GBOX GPIO | Bank_H_2_1 | HP_2_0_0P | AH8 | 720 | 40 | 1000 | 6000 | FPGA_6_1_45 | 6 | 1 | 45 | F2A_20973 | f2g_rx_term_en |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-479 | GBOX GPIO | Bank_H_2_2 | HP_2_1_0N | AG6 | 720 | 40 | 1000 | 6000 | FPGA_6_1_46 | 6 | 1 | 46 | F2A_20974 | f2g_rx_sfifo_reset_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-480 | GBOX GPIO | Bank_H_2_2 | HP_2_1_0N | AG6 | 720 | 40 | 1000 | 6000 | FPGA_6_1_47 | 6 | 1 | 47 | F2A_20975 | f2g_rx_dpa_restart_B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-481 | GBOX GPIO | Bank_H_2_2 | HP_2_1_0N | AG6 | 720 | 40 | 1000 | 6000 | FPGA_6_1_48 | 6 | 1 | 48 | F2A_20976 | f2g_trx_reset_n_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-482 | GBOX GPIO | Bank_H_2_2 | HP_2_1_0N | AG6 | 720 | 40 | 1000 | 6000 | FPGA_6_1_49 | 6 | 1 | 49 | F2A_20977 | f2g_in_en_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-483 | GBOX GPIO | Bank_H_2_2 | HP_2_1_0N | AG6 | 720 | 40 | 1000 | 6000 | FPGA_6_1_50 | 6 | 1 | 50 | F2A_20978 | f2g_tx_oe_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-484 | GBOX GPIO | Bank_H_2_2 | HP_2_1_0N | AG6 | 720 | 40 | 1000 | 6000 | FPGA_6_1_51 | 6 | 1 | 51 | F2A_20979 | f2g_tx_dvalid_B |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-485 | GBOX GPIO | Bank_H_2_2 | HP_2_1_0N | AG6 | 720 | 40 | 1000 | 6000 | FPGA_6_1_52 | 6 | 1 | 52 | F2A_20980 | f2g_tx_clk_en_B | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-486 | PUFF POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-487 | PUFF POWER PINS | PUFF_VDD2 | VCC_PUF | J10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-488 | PUFF POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-489 | PLL-5 POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-490 | PLL-5 POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-491 | PLL-5 POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-492 | PLL-5 POWER PINS | PLL_SOC_VDDHV | VCC_AUX | J13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-493 | PLL-5 POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-494 | PLL-5 POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-495 | PLL-5 POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-496 | PLL-5 POWER PINS | PLL_G2_VDDHV | VCC_AUX | V12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-497 | PLL-5 POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-498 | PLL-5 POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-499 | PLL-5 POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-500 | PLL-5 POWER PINS | PLL_G1_VDDHV | VCC_AUX | V18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-501 | RC_OSC POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-502 | RC_OSC POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-503 | RC_OSC POWER PINS | RC_OSC_VDD18 | VCC_RC_OSC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-504 | FABRIC 9-GPIO BANK POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-505 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VR_2_VDDIO | VCC_HR_IO_5 | R9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-506 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VR_2_VDDIO | VCC_HR_IO_5 | R9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-507 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VR_2_VDDIO | VCC_HR_IO_5 | R9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-508 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VR_2_VDD1P8 | VCC_HR_AUX_5 | T10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-509 | FABRIC 9-GPIO BANK POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-510 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VR_1_VDDIO | VCC_HR_IO_4 | L9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-511 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VR_1_VDDIO | VCC_HR_IO_4 | L9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-512 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VR_1_VDDIO | VCC_HR_IO_4 | L9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-513 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VR_1_VDD1P8 | VCC_HR_AUX_4 | M10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-514 | FABRIC 9-GPIO BANK POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-515 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VL_2_VDDIO | VCC_HR_IO_2 | R20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-516 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VL_2_VDDIO | VCC_HR_IO_2 | R20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-517 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VL_2_VDDIO | VCC_HR_IO_2 | R20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-518 | FABRIC 9-GPIO BANK POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-519 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VL_1_VDDIO | VCC_HR_IO_1 | M20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-520 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VL_1_VDDIO | VCC_HR_IO_1 | M20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-521 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VL_2_VDD1P8 | VCC_HR_AUX_2 | T19 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-522 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VL_1_VDDIO | VCC_HR_IO_1 | M20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-523 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_VL_1_VDD1P8 | VCC_HR_AUX_1 | N19 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-524 | FABRIC 9-GPIO BANK POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-525 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_H_2_VDDIO | VCC_HP_IO_2 | Y12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-526 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_H_2_VDDIO | VCC_HP_IO_2 | Y12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-527 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_H_2_VDDIO | VCC_HP_IO_2 | Y12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-528 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_H_2_RCAL | HP_RCAL_2 | W16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-529 | FABRIC 9-GPIO BANK POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-530 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_H_1_VDDIO | VCC_HP_IO_1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-531 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_H_1_VDDIO | VCC_HP_IO_1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-532 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_H_1_VDDIO | VCC_HP_IO_1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-533 | FABRIC 9-GPIO BANK POWER PINS | FABRIC_Bank_H_1_RCAL | HP_RCAL_1 | Y20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-534 | PVT CTRL POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-535 | PVT CTRL POWER PINS | PVT_CTRL_VDDO | VCC_SENSOR | L19 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-536 | PVT CTRL POWER PINS | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-537 | SOC HV IO BANK POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-538 | SOC HV IO BANK POWER PINS | SOC_GPIO_HV_2_VDDIO | VCC_SOC_IO | G9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-539 | SOC HV IO BANK POWER PINS | SOC_GPIO_HV_2_VDDIO | VCC_SOC_IO | G9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-540 | SOC HV IO BANK POWER PINS | SOC_GPIO_HV_2_VDDIO | VCC_SOC_IO | G9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-541 | SOC HV IO BANK POWER PINS | SOC_GPIO_HV_2_VDD1P8 | VCC_SOC_AUX | G11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-542 | SOC HV IO BANK POWER PINS | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-543 | SOC HV IO BANK POWER PINS | SOC_GPIO_HV_1_VDDIO | VCC_BOOT_IO | F9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-544 | SOC HV IO BANK POWER PINS | SOC_GPIO_HV_1_VDDIO | VCC_BOOT_IO | F9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-545 | SOC HV IO BANK POWER PINS | SOC_GPIO_HV_1_VDDIO | VCC_BOOT_IO | F9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-546 | SOC HV IO BANK POWER PINS | SOC_GPIO_HV_1_VDD1P8 | VCC_BOOT_AUX | F11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-547 | DIGITAL POWER | VDD | VCC_CORE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
ROW-548 | DIGITAL GROUND | VSS | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
  row#0  col_M_  F2A_8240
  row#1  col_M_  F2A_8241
  row#2  col_M_  F2A_8242
  row#3  col_M_  F2A_8243
  row#4  col_M_  F2A_8244
  row#5  col_M_  F2A_8245
  row#6  col_M_  F2A_8246
  row#7  col_M_  F2A_8247
  row#8  col_M_  F2A_8248
  row#9  col_M_  F2A_8249
  row#10  col_M_  F2A_8250
  row#11  col_M_  F2A_8251
  row#12  col_M_  F2A_8252
  row#13  col_M_  F2A_8253
  row#14  col_M_  F2A_8254
  row#15  col_M_  F2A_8255
  row#16  col_M_  F2A_8088
  row#17  col_M_  F2A_8089
  row#18  col_M_  F2A_8090
  row#19  col_M_  F2A_8091
  row#20  col_M_  F2A_8092
  row#21  col_M_  F2A_8093
  row#22  col_M_  F2A_8094
  row#23  col_M_  F2A_8095
  row#24  col_M_  F2A_8096
  row#25  col_M_  F2A_8097
  row#26  col_M_  F2A_8098
  row#27  col_M_  F2A_8099
  row#28  col_M_  F2A_8100
  row#29  col_M_  F2A_8101
  row#30  col_M_  F2A_8102
  row#31  col_M_  F2A_8103
  row#32  col_M_  F2A_8104
  row#33  col_M_  F2A_8105
  row#34  col_M_  F2A_8106
  row#35  col_M_  F2A_8107
  row#36  col_M_  F2A_8108
  row#37  col_M_  F2A_8109
  row#38  col_M_  F2A_8110
  row#39  col_M_  F2A_8111
  row#40  col_M_  A2F_8576
  row#41  col_M_  A2F_8577
  row#42  col_M_  A2F_8578
  row#43  col_M_  A2F_8579
  row#44  col_M_  A2F_8496
  row#45  col_M_  A2F_8497
  row#46  col_M_  A2F_8498
  row#47  col_M_  A2F_8499
  row#48  col_M_  A2F_8500
  row#49  col_M_  A2F_8501
  row#50  col_M_  A2F_8502
  row#51  col_M_  A2F_8503
  row#52  col_M_  A2F_8504
  row#53  col_M_  A2F_8505
  row#54  col_M_  A2F_8506
  row#55  col_M_  A2F_8507
  row#56  col_M_  A2F_8352
  row#57  col_M_  A2F_8353
  row#58  col_M_  A2F_8354
  row#59  col_M_  A2F_8355
  row#60  col_M_  A2F_8356
  row#61  col_M_  A2F_8357
  row#62  col_M_  A2F_8358
  row#63  col_M_  A2F_8359
  row#64  col_M_  A2F_8360
  row#65  col_M_  A2F_8361
  row#66  col_M_  A2F_8362
  row#67  col_M_  A2F_8363
  row#68  col_M_  A2F_8280
  row#69  col_M_  A2F_8281
  row#70  col_M_  A2F_8282
  row#71  col_M_  A2F_8283
  row#72  col_M_  A2F_8284
  row#73  col_M_  A2F_8285
  row#74  col_M_  A2F_8286
  row#75  col_M_  A2F_8287
  row#76  col_M_  A2F_8288
  row#77  col_M_  A2F_8289
  row#78  col_M_  A2F_8290
  row#79  col_M_  A2F_8291
  row#80  col_M_  F2A_8384
  row#81  col_M_  F2A_8385
  row#82  col_M_  F2A_8386
  row#83  col_M_  F2A_8387
  row#84  col_M_  F2A_8388
  row#85  col_M_  F2A_8389
  row#86  col_M_  F2A_8390
  row#87  col_M_  F2A_8391
  row#88  col_M_  F2A_8392
  row#89  col_M_  F2A_8393
  row#90  col_M_  F2A_8394
  row#91  col_M_  F2A_8395
  row#92  col_M_  F2A_8396
  row#93  col_M_  F2A_8397
  row#94  col_M_  F2A_8398
  row#95  col_M_  F2A_8399
  row#96  col_M_  F2A_8304
  row#97  col_M_  F2A_8305
  row#98  col_M_  F2A_8306
  row#99  col_M_  F2A_8307
  row#100  col_M_  F2A_8308
  row#101  col_M_  F2A_8309
  row#102  col_M_  F2A_8310
  row#103  col_M_  F2A_8311
  row#104  col_M_  F2A_8312
  row#105  col_M_  F2A_8313
  row#106  col_M_  F2A_8314
  row#107  col_M_  F2A_8315
  row#108  col_M_  F2A_8316
  row#109  col_M_  F2A_8317
  row#110  col_M_  F2A_8318
  row#111  col_M_  F2A_8319
  row#112  col_M_  F2A_8320
  row#113  col_M_  F2A_8321
  row#114  col_M_  F2A_8322
  row#115  col_M_  F2A_8323
  row#116  col_M_  F2A_8324
  row#117  col_M_  F2A_8325
  row#118  col_M_  F2A_8326
  row#119  col_M_  F2A_8327
  row#120  col_M_  CLK2F
  row#121  col_M_  CLK2F
  row#122  col_M_  CLK2F
  row#123  col_M_  CLK2F
  row#124  col_M_  CLK2F
  row#125  col_M_  CLK2F
  row#126  col_M_  CLK2F
  row#127  col_M_  CLK2F
  row#128  col_M_  CLK2F
  row#129  col_M_  CLK2F
  row#130  col_M_  CLK2F
  row#131  col_M_  CLK2F
  row#132  col_M_  CLK2F
  row#133  col_M_  CLK2F
  row#134  col_M_  CLK2F
  row#135  col_M_  CLK2F
  row#136  col_M_  A2F_72
  row#137  col_M_  A2F_73
  row#138  col_M_  A2F_74
  row#139  col_M_  A2F_75
  row#140  col_M_  A2F_76
  row#141  col_M_  A2F_77
  row#142  col_M_  A2F_78
  row#143  col_M_  A2F_79
  row#144  col_M_  A2F_80
  row#145  col_M_  A2F_81
  row#146  col_M_  A2F_82
  row#147  col_M_  F2A_96
  row#148  col_M_  F2A_97
  row#149  col_M_  F2A_98
  row#150  col_M_  F2A_99
  row#151  col_M_  F2A_100
  row#152  col_M_  F2A_101
  row#153  col_M_  F2A_102
  row#154  col_M_  F2A_103
  row#155  col_M_  F2A_104
  row#156  col_M_  A2F_144
  row#157  col_M_  A2F_145
  row#158  col_M_  A2F_146
  row#159  col_M_  A2F_147
  row#160  col_M_  A2F_148
  row#161  col_M_  A2F_149
  row#162  col_M_  A2F_150
  row#163  col_M_  A2F_151
  row#164  col_M_  A2F_152
  row#165  col_M_  A2F_153
  row#166  col_M_  A2F_154
  row#167  col_M_  A2F_155
  row#168  col_M_  F2A_168
  row#169  col_M_  F2A_169
  row#170  col_M_  F2A_170
  row#171  col_M_  F2A_171
  row#172  col_M_  F2A_172
  row#173  col_M_  F2A_173
  row#174  col_M_  F2A_174
  row#175  col_M_  F2A_175
  row#176  col_M_  F2A_176
  row#177  col_M_  F2A_177
  row#178  col_M_  F2A_178
  row#179  col_M_  F2A_179
  row#180  col_M_  F2A_180
  row#181  col_M_  F2A_181
  row#182  col_M_  F2A_182
  row#183  col_M_  F2A_183
  row#184  col_M_  F2A_184
  row#185  col_M_  F2A_185
  row#186  col_M_  F2A_186
  row#187  col_M_  F2A_187
  row#188  col_M_  F2A_188
  row#189  col_M_  F2A_189
  row#190  col_M_  F2A_190
  row#191  col_M_  F2A_191
  row#192  col_M_  A2F_216
  row#193  col_M_  A2F_217
  row#194  col_M_  A2F_218
  row#195  col_M_  A2F_219
  row#196  col_M_  A2F_220
  row#197  col_M_  A2F_221
  row#198  col_M_  A2F_222
  row#199  col_M_  A2F_223
  row#200  col_M_  A2F_224
  row#201  col_M_  A2F_225
  row#202  col_M_  A2F_226
  row#203  col_M_  F2A_240
  row#204  col_M_  F2A_241
  row#205  col_M_  F2A_242
  row#206  col_M_  F2A_243
  row#207  col_M_  F2A_244
  row#208  col_M_  F2A_245
  row#209  col_M_  F2A_246
  row#210  col_M_  F2A_247
  row#211  col_M_  F2A_248
  row#212  col_M_  A2F_288
  row#213  col_M_  A2F_289
  row#214  col_M_  A2F_290
  row#215  col_M_  A2F_291
  row#216  col_M_  A2F_292
  row#217  col_M_  A2F_293
  row#218  col_M_  A2F_294
  row#219  col_M_  A2F_295
  row#220  col_M_  A2F_296
  row#221  col_M_  A2F_297
  row#222  col_M_  A2F_298
  row#223  col_M_  A2F_299
  row#224  col_M_  F2A_312
  row#225  col_M_  F2A_313
  row#226  col_M_  F2A_314
  row#227  col_M_  F2A_315
  row#228  col_M_  F2A_316
  row#229  col_M_  F2A_317
  row#230  col_M_  F2A_318
  row#231  col_M_  F2A_319
  row#232  col_M_  F2A_320
  row#233  col_M_  F2A_321
  row#234  col_M_  F2A_322
  row#235  col_M_  F2A_323
  row#236  col_M_  F2A_324
  row#237  col_M_  F2A_325
  row#238  col_M_  F2A_326
  row#239  col_M_  F2A_327
  row#240  col_M_  F2A_328
  row#241  col_M_  F2A_329
  row#242  col_M_  F2A_330
  row#243  col_M_  F2A_331
  row#244  col_M_  F2A_332
  row#245  col_M_  F2A_333
  row#246  col_M_  F2A_334
  row#247  col_M_  F2A_335
  row#248  col_M_  A2F_15396
  row#249  col_M_  A2F_15397
  row#250  col_M_  A2F_15398
  row#251  col_M_  A2F_15399
  row#252  col_M_  A2F_15400
  row#253  col_M_  A2F_15401
  row#254  col_M_  A2F_15402
  row#255  col_M_  A2F_15403
  row#256  col_M_  A2F_15404
  row#257  col_M_  A2F_15405
  row#258  col_M_  A2F_15406
  row#259  col_M_  F2A_15420
  row#260  col_M_  F2A_15421
  row#261  col_M_  F2A_15422
  row#262  col_M_  F2A_15423
  row#263  col_M_  F2A_15424
  row#264  col_M_  F2A_15425
  row#265  col_M_  F2A_15426
  row#266  col_M_  F2A_15427
  row#267  col_M_  F2A_15428
  row#268  col_M_  A2F_15324
  row#269  col_M_  A2F_15325
  row#270  col_M_  A2F_15326
  row#271  col_M_  A2F_15327
  row#272  col_M_  A2F_15328
  row#273  col_M_  A2F_15329
  row#274  col_M_  A2F_15330
  row#275  col_M_  A2F_15331
  row#276  col_M_  A2F_15332
  row#277  col_M_  A2F_15333
  row#278  col_M_  A2F_15334
  row#279  col_M_  A2F_15335
  row#280  col_M_  F2A_15348
  row#281  col_M_  F2A_15349
  row#282  col_M_  F2A_15350
  row#283  col_M_  F2A_15351
  row#284  col_M_  F2A_15352
  row#285  col_M_  F2A_15353
  row#286  col_M_  F2A_15354
  row#287  col_M_  F2A_15355
  row#288  col_M_  F2A_15356
  row#289  col_M_  F2A_15357
  row#290  col_M_  F2A_15358
  row#291  col_M_  F2A_15359
  row#292  col_M_  F2A_15360
  row#293  col_M_  F2A_15361
  row#294  col_M_  F2A_15362
  row#295  col_M_  F2A_15363
  row#296  col_M_  F2A_15364
  row#297  col_M_  F2A_15365
  row#298  col_M_  F2A_15366
  row#299  col_M_  F2A_15367
  row#300  col_M_  F2A_15368
  row#301  col_M_  F2A_15369
  row#302  col_M_  F2A_15370
  row#303  col_M_  F2A_15371
  row#304  col_M_  A2F_15252
  row#305  col_M_  A2F_15253
  row#306  col_M_  A2F_15254
  row#307  col_M_  A2F_15255
  row#308  col_M_  A2F_15256
  row#309  col_M_  A2F_15257
  row#310  col_M_  A2F_15258
  row#311  col_M_  A2F_15259
  row#312  col_M_  A2F_15260
  row#313  col_M_  A2F_15261
  row#314  col_M_  A2F_15262
  row#315  col_M_  F2A_15276
  row#316  col_M_  F2A_15277
  row#317  col_M_  F2A_15278
  row#318  col_M_  F2A_15279
  row#319  col_M_  F2A_15280
  row#320  col_M_  F2A_15281
  row#321  col_M_  F2A_15282
  row#322  col_M_  F2A_15283
  row#323  col_M_  F2A_15284
  row#324  col_M_  A2F_15180
  row#325  col_M_  A2F_15181
  row#326  col_M_  A2F_15182
  row#327  col_M_  A2F_15183
  row#328  col_M_  A2F_15184
  row#329  col_M_  A2F_15185
  row#330  col_M_  A2F_15186
  row#331  col_M_  A2F_15187
  row#332  col_M_  A2F_15188
  row#333  col_M_  A2F_15189
  row#334  col_M_  A2F_15190
  row#335  col_M_  A2F_15191
  row#336  col_M_  F2A_15204
  row#337  col_M_  F2A_15205
  row#338  col_M_  F2A_15206
  row#339  col_M_  F2A_15207
  row#340  col_M_  F2A_15208
  row#341  col_M_  F2A_15209
  row#342  col_M_  F2A_15210
  row#343  col_M_  F2A_15211
  row#344  col_M_  F2A_15212
  row#345  col_M_  F2A_15213
  row#346  col_M_  F2A_15214
  row#347  col_M_  F2A_15215
  row#348  col_M_  F2A_15216
  row#349  col_M_  F2A_15217
  row#350  col_M_  F2A_15218
  row#351  col_M_  F2A_15219
  row#352  col_M_  F2A_15220
  row#353  col_M_  F2A_15221
  row#354  col_M_  F2A_15222
  row#355  col_M_  F2A_15223
  row#356  col_M_  F2A_15224
  row#357  col_M_  F2A_15225
  row#358  col_M_  F2A_15226
  row#359  col_M_  F2A_15227
  row#360  col_M_  A2F_21216
  row#361  col_M_  A2F_21217
  row#362  col_M_  A2F_21218
  row#363  col_M_  A2F_21219
  row#364  col_M_  A2F_21220
  row#365  col_M_  A2F_21221
  row#366  col_M_  A2F_21222
  row#367  col_M_  A2F_21223
  row#368  col_M_  A2F_21224
  row#369  col_M_  A2F_21225
  row#370  col_M_  A2F_21226
  row#371  col_M_  F2A_21240
  row#372  col_M_  F2A_21241
  row#373  col_M_  F2A_21242
  row#374  col_M_  F2A_21243
  row#375  col_M_  F2A_21244
  row#376  col_M_  F2A_21245
  row#377  col_M_  F2A_21246
  row#378  col_M_  F2A_21247
  row#379  col_M_  F2A_21248
  row#380  col_M_  A2F_21144
  row#381  col_M_  A2F_21145
  row#382  col_M_  A2F_21146
  row#383  col_M_  A2F_21147
  row#384  col_M_  A2F_21148
  row#385  col_M_  A2F_21149
  row#386  col_M_  A2F_21150
  row#387  col_M_  A2F_21151
  row#388  col_M_  A2F_21152
  row#389  col_M_  A2F_21153
  row#390  col_M_  A2F_21154
  row#391  col_M_  A2F_21155
  row#392  col_M_  A2F_21156
  row#393  col_M_  A2F_21157
  row#394  col_M_  F2A_21168
  row#395  col_M_  F2A_21169
  row#396  col_M_  F2A_21170
  row#397  col_M_  F2A_21171
  row#398  col_M_  F2A_21172
  row#399  col_M_  F2A_21173
  row#400  col_M_  F2A_21174
  row#401  col_M_  F2A_21175
  row#402  col_M_  F2A_21176
  row#403  col_M_  F2A_21177
  row#404  col_M_  F2A_21178
  row#405  col_M_  F2A_21179
  row#406  col_M_  F2A_21180
  row#407  col_M_  F2A_21181
  row#408  col_M_  F2A_21182
  row#409  col_M_  F2A_21183
  row#410  col_M_  F2A_21184
  row#411  col_M_  F2A_21185
  row#412  col_M_  F2A_21186
  row#413  col_M_  F2A_21187
  row#414  col_M_  F2A_21188
  row#415  col_M_  F2A_21189
  row#416  col_M_  F2A_21190
  row#417  col_M_  F2A_21191
  row#418  col_M_  F2A_21192
  row#419  col_M_  F2A_21193
  row#420  col_M_  F2A_21194
  row#421  col_M_  F2A_21195
  row#422  col_M_  F2A_21196
  row#423  col_M_  A2F_21000
  row#424  col_M_  A2F_21001
  row#425  col_M_  A2F_21002
  row#426  col_M_  A2F_21003
  row#427  col_M_  A2F_21004
  row#428  col_M_  A2F_21005
  row#429  col_M_  A2F_21006
  row#430  col_M_  A2F_21007
  row#431  col_M_  A2F_21008
  row#432  col_M_  A2F_21009
  row#433  col_M_  A2F_21010
  row#434  col_M_  F2A_21024
  row#435  col_M_  F2A_21025
  row#436  col_M_  F2A_21026
  row#437  col_M_  F2A_21027
  row#438  col_M_  F2A_21028
  row#439  col_M_  F2A_21029
  row#440  col_M_  F2A_21030
  row#441  col_M_  F2A_21031
  row#442  col_M_  F2A_21032
  row#443  col_M_  A2F_20928
  row#444  col_M_  A2F_20929
  row#445  col_M_  A2F_20930
  row#446  col_M_  A2F_20931
  row#447  col_M_  A2F_20932
  row#448  col_M_  A2F_20933
  row#449  col_M_  A2F_20934
  row#450  col_M_  A2F_20935
  row#451  col_M_  A2F_20936
  row#452  col_M_  A2F_20937
  row#453  col_M_  A2F_20938
  row#454  col_M_  A2F_20939
  row#455  col_M_  A2F_20940
  row#456  col_M_  A2F_20941
  row#457  col_M_  F2A_20952
  row#458  col_M_  F2A_20953
  row#459  col_M_  F2A_20954
  row#460  col_M_  F2A_20955
  row#461  col_M_  F2A_20956
  row#462  col_M_  F2A_20957
  row#463  col_M_  F2A_20958
  row#464  col_M_  F2A_20959
  row#465  col_M_  F2A_20960
  row#466  col_M_  F2A_20961
  row#467  col_M_  F2A_20962
  row#468  col_M_  F2A_20963
  row#469  col_M_  F2A_20964
  row#470  col_M_  F2A_20965
  row#471  col_M_  F2A_20966
  row#472  col_M_  F2A_20967
  row#473  col_M_  F2A_20968
  row#474  col_M_  F2A_20969
  row#475  col_M_  F2A_20970
  row#476  col_M_  F2A_20971
  row#477  col_M_  F2A_20972
  row#478  col_M_  F2A_20973
  row#479  col_M_  F2A_20974
  row#480  col_M_  F2A_20975
  row#481  col_M_  F2A_20976
  row#482  col_M_  F2A_20977
  row#483  col_M_  F2A_20978
  row#484  col_M_  F2A_20979
  row#485  col_M_  F2A_20980
___ original BCD order ___
+++ BCD dump::: Bump/Pin Name , Customer Name , Ball ID , IO_tile_pin :::
   (bcd-0   grp:GPIO  GPIO_A_0  BOOT_CONFIG_DONE_GPIO_0  D5  ITP: FPGA_2_8_32  XYZ: (2 8 _32)  colM:F2A_8240  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:0)
   (bcd-1   grp:GPIO  GPIO_A_1  BOOT_CONFIG_ERROR_GPIO_1  C3  ITP: FPGA_2_8_33  XYZ: (2 8 _33)  colM:F2A_8241  fc:fpga_pad_i[1]  ci:SOC_GPIO1_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:1)
   (bcd-2   grp:GPIO  GPIO_A_2  BOOT_UART_TX_GPIO_2  D6  ITP: FPGA_2_8_34  XYZ: (2 8 _34)  colM:F2A_8242  fc:fpga_pad_i[2]  ci:SOC_GPIO2_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:2)
   (bcd-3   grp:GPIO  GPIO_A_3  BOOT_UART_RX_GPIO_3  C5  ITP: FPGA_2_8_35  XYZ: (2 8 _35)  colM:F2A_8243  fc:fpga_pad_i[3]  ci:SOC_GPIO3_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:3)
   (bcd-4   grp:GPIO  GPIO_A_4  BOOT_SPI_CS_GPIO_4  C4  ITP: FPGA_2_8_36  XYZ: (2 8 _36)  colM:F2A_8244  fc:fpga_pad_i[4]  ci:SOC_GPIO4_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:4)
   (bcd-5   grp:GPIO  GPIO_A_5  BOOT_SPI_MOSI_DQ0_GPIO_5  C7  ITP: FPGA_2_8_37  XYZ: (2 8 _37)  colM:F2A_8245  fc:fpga_pad_i[5]  ci:SOC_GPIO5_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:5)
   (bcd-6   grp:GPIO  GPIO_A_6  BOOT_SPI_MISO_DQ1_GPIO_6  D8  ITP: FPGA_2_8_38  XYZ: (2 8 _38)  colM:F2A_8246  fc:fpga_pad_i[6]  ci:SOC_GPIO6_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:6)
   (bcd-7   grp:GPIO  GPIO_A_7  BOOT_SPI_DQ2_GPIO_7  C6  ITP: FPGA_2_8_39  XYZ: (2 8 _39)  colM:F2A_8247  fc:fpga_pad_i[7]  ci:SOC_GPIO7_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:7)
   (bcd-8   grp:GPIO  GPIO_B_0  SOC_UART0_TX_8  F4  ITP: FPGA_2_8_40  XYZ: (2 8 _40)  colM:F2A_8248  fc:fpga_pad_i[8]  ci:SOC_GPIO8_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:8)
   (bcd-9   grp:GPIO  GPIO_B_1  SOC_UART0_RX_9  F5  ITP: FPGA_2_8_41  XYZ: (2 8 _41)  colM:F2A_8249  fc:fpga_pad_i[9]  ci:SOC_GPIO9_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:9)
   (bcd-10   grp:GPIO  GPIO_B_2  SOC_GPIO8_UART1_TX_10  E7  ITP: FPGA_2_8_42  XYZ: (2 8 _42)  colM:F2A_8250  fc:fpga_pad_i[10]  ci:SOC_GPIO10_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:10)
   (bcd-11   grp:GPIO  GPIO_B_3  SOC_GPIO9_UART1_RX_11  E6  ITP: FPGA_2_8_43  XYZ: (2 8 _43)  colM:F2A_8251  fc:fpga_pad_i[11]  ci:SOC_GPIO11_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:11)
   (bcd-12   grp:GPIO  GPIO_B_4  SOC_SPI_CS_12  E5  ITP: FPGA_2_8_44  XYZ: (2 8 _44)  colM:F2A_8252  fc:fpga_pad_i[12]  ci:SOC_GPIO12_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:12)
   (bcd-13   grp:GPIO  GPIO_B_5  SOC_GPIO10_13  E4  ITP: FPGA_2_8_45  XYZ: (2 8 _45)  colM:F2A_8253  fc:fpga_pad_i[13]  ci:SOC_GPIO13_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:13)
   (bcd-14   grp:GPIO  GPIO_B_6  SOC_SPI_MOSI_14  E3  ITP: FPGA_2_8_46  XYZ: (2 8 _46)  colM:F2A_8254  fc:fpga_pad_i[14]  ci:SOC_GPIO14_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:14)
   (bcd-15   grp:GPIO  GPIO_B_7  SOC_SPI_MISO_15  F3  ITP: FPGA_2_8_47  XYZ: (2 8 _47)  colM:F2A_8255  fc:fpga_pad_i[15]  ci:SOC_GPIO15_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:15)
   (bcd-16   grp:GPIO  GPIO_B_8  SOC_SPI_DQ2_16  D3  ITP: FPGA_3_8_24  XYZ: (3 8 _24)  colM:F2A_8088  fc:fpga_pad_i[16]  ci:SOC_GPIO16_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:16)
   (bcd-17   grp:GPIO  GPIO_B_9  SOC_SPI_DQ3_17  E2  ITP: FPGA_3_8_25  XYZ: (3 8 _25)  colM:F2A_8089  fc:fpga_pad_i[17]  ci:SOC_GPIO17_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:17)
   (bcd-18   grp:GPIO  GPIO_B_10  SOC_GPIO11_18  F6  ITP: FPGA_3_8_26  XYZ: (3 8 _26)  colM:F2A_8090  fc:fpga_pad_i[18]  ci:SOC_GPIO18_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:18)
   (bcd-19   grp:GPIO  GPIO_B_11  SOC_I2C_SDA_19  F7  ITP: FPGA_3_8_27  XYZ: (3 8 _27)  colM:F2A_8091  fc:fpga_pad_i[19]  ci:SOC_GPIO19_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:19)
   (bcd-20   grp:GPIO  GPIO_B_12  SOC_GPIO12_20  F8  ITP: FPGA_3_8_28  XYZ: (3 8 _28)  colM:F2A_8092  fc:fpga_pad_i[20]  ci:SOC_GPIO20_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:20)
   (bcd-21   grp:GPIO  GPIO_B_13  SOC_GPIO13_21  D2  ITP: FPGA_3_8_29  XYZ: (3 8 _29)  colM:F2A_8093  fc:fpga_pad_i[21]  ci:SOC_GPIO21_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:21)
   (bcd-22   grp:GPIO  GPIO_B_14  SOC_GPIO14_22  G8  ITP: FPGA_3_8_30  XYZ: (3 8 _30)  colM:F2A_8094  fc:fpga_pad_i[22]  ci:SOC_GPIO22_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:22)
   (bcd-23   grp:GPIO  GPIO_B_15  SOC_GPIO15_23  E8  ITP: FPGA_3_8_31  XYZ: (3 8 _31)  colM:F2A_8095  fc:fpga_pad_i[23]  ci:SOC_GPIO23_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:23)
   (bcd-24   grp:GPIO  GPIO_C_0  SOC_GPIO16_PWM0_24  H8  ITP: FPGA_3_8_32  XYZ: (3 8 _32)  colM:F2A_8096  fc:fpga_pad_i[24]  ci:SOC_GPIO24_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:24)
   (bcd-25   grp:GPIO  GPIO_C_1  SOC_GPIO17_PWM1_25  E1  ITP: FPGA_3_8_33  XYZ: (3 8 _33)  colM:F2A_8097  fc:fpga_pad_i[25]  ci:SOC_GPIO25_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:25)
   (bcd-26   grp:GPIO  GPIO_C_2  SOC_GPIO18_PWM2_26  H3  ITP: FPGA_3_8_34  XYZ: (3 8 _34)  colM:F2A_8098  fc:fpga_pad_i[26]  ci:SOC_GPIO26_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:26)
   (bcd-27   grp:GPIO  GPIO_C_3  SOC_GPIO19_PWM3_27  H4  ITP: FPGA_3_8_35  XYZ: (3 8 _35)  colM:F2A_8099  fc:fpga_pad_i[27]  ci:SOC_GPIO27_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:27)
   (bcd-28   grp:GPIO  GPIO_C_4  SOC_GPIO20_UART0_CTS_28  G3  ITP: FPGA_3_8_36  XYZ: (3 8 _36)  colM:F2A_8100  fc:fpga_pad_i[28]  ci:SOC_GPIO28_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:28)
   (bcd-29   grp:GPIO  GPIO_C_5  SOC_GPIO21_UART0_RTS_29  H7  ITP: FPGA_3_8_37  XYZ: (3 8 _37)  colM:F2A_8101  fc:fpga_pad_i[29]  ci:SOC_GPIO29_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:29)
   (bcd-30   grp:GPIO  GPIO_C_6  SOC_GPIO22_UART1_CTS_30  G2  ITP: FPGA_3_8_38  XYZ: (3 8 _38)  colM:F2A_8102  fc:fpga_pad_i[30]  ci:SOC_GPIO30_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:30)
   (bcd-31   grp:GPIO  GPIO_C_7  SOC_GPIO23_UART1_RTS_31  H6  ITP: FPGA_3_8_39  XYZ: (3 8 _39)  colM:F2A_8103  fc:fpga_pad_i[31]  ci:SOC_GPIO31_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:31)
   (bcd-32   grp:GPIO  GPIO_C_8  SOC_GPIO24_32  H1  ITP: FPGA_3_8_40  XYZ: (3 8 _40)  colM:F2A_8104  fc:fpga_pad_i[32]  ci:SOC_GPIO32_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:32)
   (bcd-33   grp:GPIO  GPIO_C_9  SOC_GPIO25_33  H5  ITP: FPGA_3_8_41  XYZ: (3 8 _41)  colM:F2A_8105  fc:fpga_pad_i[33]  ci:SOC_GPIO33_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:33)
   (bcd-34   grp:GPIO  GPIO_C_10  SOC_GPIO26_34  G6  ITP: FPGA_3_8_42  XYZ: (3 8 _42)  colM:F2A_8106  fc:fpga_pad_i[34]  ci:SOC_GPIO34_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:34)
   (bcd-35   grp:GPIO  GPIO_C_11  SOC_GPIO27_35  J8  ITP: FPGA_3_8_43  XYZ: (3 8 _43)  colM:F2A_8107  fc:fpga_pad_i[35]  ci:SOC_GPIO35_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:35)
   (bcd-36   grp:GPIO  GPIO_C_12  SOC_GPIO28_36  F2  ITP: FPGA_3_8_44  XYZ: (3 8 _44)  colM:F2A_8108  fc:fpga_pad_i[36]  ci:SOC_GPIO36_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:36)
   (bcd-37   grp:GPIO  GPIO_C_13  SOC_GPIO29_37  G5  ITP: FPGA_3_8_45  XYZ: (3 8 _45)  colM:F2A_8109  fc:fpga_pad_i[37]  ci:SOC_GPIO37_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:37)
   (bcd-38   grp:GPIO  GPIO_C_14  SOC_GPIO30_38  F1  ITP: FPGA_3_8_46  XYZ: (3 8 _46)  colM:F2A_8110  fc:fpga_pad_i[38]  ci:SOC_GPIO38_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:38)
   (bcd-39   grp:GPIO  GPIO_C_15  SOC_GPIO31_39  H2  ITP: FPGA_3_8_47  XYZ: (3 8 _47)  colM:F2A_8111  fc:fpga_pad_i[39]  ci:SOC_GPIO39_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:39)
   (bcd-40   grp:GPIO  GPIO_A_0  BOOT_CONFIG_DONE_GPIO_0  D5  ITP: FPGA_5_8_0  XYZ: (5 8 _0)  colM:A2F_8576  fc:fpga_pad_c[0]  ci:SOC_GPIO0_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:40)
   (bcd-41   grp:GPIO  GPIO_A_1  BOOT_CONFIG_ERROR_GPIO_1  C3  ITP: FPGA_5_8_1  XYZ: (5 8 _1)  colM:A2F_8577  fc:fpga_pad_c[1]  ci:SOC_GPIO1_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:41)
   (bcd-42   grp:GPIO  GPIO_A_2  BOOT_UART_TX_GPIO_2  D6  ITP: FPGA_5_8_2  XYZ: (5 8 _2)  colM:A2F_8578  fc:fpga_pad_c[2]  ci:SOC_GPIO2_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:42)
   (bcd-43   grp:GPIO  GPIO_A_3  BOOT_UART_RX_GPIO_3  C5  ITP: FPGA_5_8_3  XYZ: (5 8 _3)  colM:A2F_8579  fc:fpga_pad_c[3]  ci:SOC_GPIO3_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:43)
   (bcd-44   grp:GPIO  GPIO_A_4  BOOT_SPI_CS_GPIO_4  C4  ITP: FPGA_5_8_4  XYZ: (5 8 _4)  colM:A2F_8496  fc:fpga_pad_c[4]  ci:SOC_GPIO4_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:44)
   (bcd-45   grp:GPIO  GPIO_A_5  BOOT_SPI_MOSI_DQ0_GPIO_5  C7  ITP: FPGA_5_8_5  XYZ: (5 8 _5)  colM:A2F_8497  fc:fpga_pad_c[5]  ci:SOC_GPIO5_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:45)
   (bcd-46   grp:GPIO  GPIO_A_6  BOOT_SPI_MISO_DQ1_GPIO_6  D8  ITP: FPGA_5_8_6  XYZ: (5 8 _6)  colM:A2F_8498  fc:fpga_pad_c[6]  ci:SOC_GPIO6_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:46)
   (bcd-47   grp:GPIO  GPIO_A_7  BOOT_SPI_DQ2_GPIO_7  C6  ITP: FPGA_5_8_7  XYZ: (5 8 _7)  colM:A2F_8499  fc:fpga_pad_c[7]  ci:SOC_GPIO7_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:47)
   (bcd-48   grp:GPIO  GPIO_B_0  SOC_UART0_TX_8  F4  ITP: FPGA_5_8_8  XYZ: (5 8 _8)  colM:A2F_8500  fc:fpga_pad_c[8]  ci:SOC_GPIO8_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:48)
   (bcd-49   grp:GPIO  GPIO_B_1  SOC_UART0_RX_9  F5  ITP: FPGA_5_8_9  XYZ: (5 8 _9)  colM:A2F_8501  fc:fpga_pad_c[9]  ci:SOC_GPIO9_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:49)
   (bcd-50   grp:GPIO  GPIO_B_2  SOC_GPIO8_UART1_TX_10  E7  ITP: FPGA_5_8_10  XYZ: (5 8 _10)  colM:A2F_8502  fc:fpga_pad_c[10]  ci:SOC_GPIO10_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:50)
   (bcd-51   grp:GPIO  GPIO_B_3  SOC_GPIO9_UART1_RX_11  E6  ITP: FPGA_5_8_11  XYZ: (5 8 _11)  colM:A2F_8503  fc:fpga_pad_c[11]  ci:SOC_GPIO11_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:51)
   (bcd-52   grp:GPIO  GPIO_B_4  SOC_SPI_CS_12  E5  ITP: FPGA_5_8_12  XYZ: (5 8 _12)  colM:A2F_8504  fc:fpga_pad_c[12]  ci:SOC_GPIO12_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:52)
   (bcd-53   grp:GPIO  GPIO_B_5  SOC_GPIO10_13  E4  ITP: FPGA_5_8_13  XYZ: (5 8 _13)  colM:A2F_8505  fc:fpga_pad_c[13]  ci:SOC_GPIO13_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:53)
   (bcd-54   grp:GPIO  GPIO_B_6  SOC_SPI_MOSI_14  E3  ITP: FPGA_5_8_14  XYZ: (5 8 _14)  colM:A2F_8506  fc:fpga_pad_c[14]  ci:SOC_GPIO14_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:54)
   (bcd-55   grp:GPIO  GPIO_B_7  SOC_SPI_MISO_15  F3  ITP: FPGA_5_8_15  XYZ: (5 8 _15)  colM:A2F_8507  fc:fpga_pad_c[15]  ci:SOC_GPIO15_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:55)
   (bcd-56   grp:GPIO  GPIO_B_8  SOC_SPI_DQ2_16  D3  ITP: FPGA_6_8_0  XYZ: (6 8 _0)  colM:A2F_8352  fc:fpga_pad_c[16]  ci:SOC_GPIO16_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:56)
   (bcd-57   grp:GPIO  GPIO_B_9  SOC_SPI_DQ3_17  E2  ITP: FPGA_6_8_1  XYZ: (6 8 _1)  colM:A2F_8353  fc:fpga_pad_c[17]  ci:SOC_GPIO17_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:57)
   (bcd-58   grp:GPIO  GPIO_B_10  SOC_GPIO11_18  F6  ITP: FPGA_6_8_2  XYZ: (6 8 _2)  colM:A2F_8354  fc:fpga_pad_c[18]  ci:SOC_GPIO18_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:58)
   (bcd-59   grp:GPIO  GPIO_B_11  SOC_I2C_SDA_19  F7  ITP: FPGA_6_8_3  XYZ: (6 8 _3)  colM:A2F_8355  fc:fpga_pad_c[19]  ci:SOC_GPIO19_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:59)
   (bcd-60   grp:GPIO  GPIO_B_12  SOC_GPIO12_20  F8  ITP: FPGA_6_8_4  XYZ: (6 8 _4)  colM:A2F_8356  fc:fpga_pad_c[20]  ci:SOC_GPIO20_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:60)
   (bcd-61   grp:GPIO  GPIO_B_13  SOC_GPIO13_21  D2  ITP: FPGA_6_8_5  XYZ: (6 8 _5)  colM:A2F_8357  fc:fpga_pad_c[21]  ci:SOC_GPIO21_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:61)
   (bcd-62   grp:GPIO  GPIO_B_14  SOC_GPIO14_22  G8  ITP: FPGA_6_8_6  XYZ: (6 8 _6)  colM:A2F_8358  fc:fpga_pad_c[22]  ci:SOC_GPIO22_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:62)
   (bcd-63   grp:GPIO  GPIO_B_15  SOC_GPIO15_23  E8  ITP: FPGA_6_8_7  XYZ: (6 8 _7)  colM:A2F_8359  fc:fpga_pad_c[23]  ci:SOC_GPIO23_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:63)
   (bcd-64   grp:GPIO  GPIO_C_0  SOC_GPIO16_PWM0_24  H8  ITP: FPGA_6_8_8  XYZ: (6 8 _8)  colM:A2F_8360  fc:fpga_pad_c[24]  ci:SOC_GPIO24_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:64)
   (bcd-65   grp:GPIO  GPIO_C_1  SOC_GPIO17_PWM1_25  E1  ITP: FPGA_6_8_9  XYZ: (6 8 _9)  colM:A2F_8361  fc:fpga_pad_c[25]  ci:SOC_GPIO25_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:65)
   (bcd-66   grp:GPIO  GPIO_C_2  SOC_GPIO18_PWM2_26  H3  ITP: FPGA_6_8_10  XYZ: (6 8 _10)  colM:A2F_8362  fc:fpga_pad_c[26]  ci:SOC_GPIO26_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:66)
   (bcd-67   grp:GPIO  GPIO_C_3  SOC_GPIO19_PWM3_27  H4  ITP: FPGA_6_8_11  XYZ: (6 8 _11)  colM:A2F_8363  fc:fpga_pad_c[27]  ci:SOC_GPIO27_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:0  #tx_modes:0  row:67)
   (bcd-68   grp:GPIO  GPIO_C_4  SOC_GPIO20_UART0_CTS_28  G3  ITP: FPGA_6_8_12  XYZ: (6 8 _12)  colM:A2F_8280  fc:fpga_pad_c[28]  ci:SOC_GPIO28_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:68)
   (bcd-69   grp:GPIO  GPIO_C_5  SOC_GPIO21_UART0_RTS_29  H7  ITP: FPGA_6_8_13  XYZ: (6 8 _13)  colM:A2F_8281  fc:fpga_pad_c[29]  ci:SOC_GPIO29_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:69)
   (bcd-70   grp:GPIO  GPIO_C_6  SOC_GPIO22_UART1_CTS_30  G2  ITP: FPGA_6_8_14  XYZ: (6 8 _14)  colM:A2F_8282  fc:fpga_pad_c[30]  ci:SOC_GPIO30_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:70)
   (bcd-71   grp:GPIO  GPIO_C_7  SOC_GPIO23_UART1_RTS_31  H6  ITP: FPGA_6_8_15  XYZ: (6 8 _15)  colM:A2F_8283  fc:fpga_pad_c[31]  ci:SOC_GPIO31_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:71)
   (bcd-72   grp:GPIO  GPIO_C_8  SOC_GPIO24_32  H1  ITP: FPGA_8_8_0  XYZ: (8 8 _0)  colM:A2F_8284  fc:fpga_pad_c[32]  ci:SOC_GPIO32_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:72)
   (bcd-73   grp:GPIO  GPIO_C_9  SOC_GPIO25_33  H5  ITP: FPGA_8_8_1  XYZ: (8 8 _1)  colM:A2F_8285  fc:fpga_pad_c[33]  ci:SOC_GPIO33_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:73)
   (bcd-74   grp:GPIO  GPIO_C_10  SOC_GPIO26_34  G6  ITP: FPGA_8_8_2  XYZ: (8 8 _2)  colM:A2F_8286  fc:fpga_pad_c[34]  ci:SOC_GPIO34_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:74)
   (bcd-75   grp:GPIO  GPIO_C_11  SOC_GPIO27_35  J8  ITP: FPGA_8_8_3  XYZ: (8 8 _3)  colM:A2F_8287  fc:fpga_pad_c[35]  ci:SOC_GPIO35_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:75)
   (bcd-76   grp:GPIO  GPIO_C_12  SOC_GPIO28_36  F2  ITP: FPGA_8_8_4  XYZ: (8 8 _4)  colM:A2F_8288  fc:fpga_pad_c[36]  ci:SOC_GPIO36_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:76)
   (bcd-77   grp:GPIO  GPIO_C_13  SOC_GPIO29_37  G5  ITP: FPGA_8_8_5  XYZ: (8 8 _5)  colM:A2F_8289  fc:fpga_pad_c[37]  ci:SOC_GPIO37_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:77)
   (bcd-78   grp:GPIO  GPIO_C_14  SOC_GPIO30_38  F1  ITP: FPGA_8_8_6  XYZ: (8 8 _6)  colM:A2F_8290  fc:fpga_pad_c[38]  ci:SOC_GPIO38_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:78)
   (bcd-79   grp:GPIO  GPIO_C_15  SOC_GPIO31_39  H2  ITP: FPGA_8_8_7  XYZ: (8 8 _7)  colM:A2F_8291  fc:fpga_pad_c[39]  ci:SOC_GPIO39_I  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:79)
   (bcd-80   grp:GPIO  GPIO_A_0  BOOT_CONFIG_DONE_GPIO_0  D5  ITP: FPGA_9_8_24  XYZ: (9 8 _24)  colM:F2A_8384  fc:fpga_pad_oen[0]  ci:SOC_GPIO0_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:80)
   (bcd-81   grp:GPIO  GPIO_A_1  BOOT_CONFIG_ERROR_GPIO_1  C3  ITP: FPGA_9_8_25  XYZ: (9 8 _25)  colM:F2A_8385  fc:fpga_pad_oen[1]  ci:SOC_GPIO1_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:81)
   (bcd-82   grp:GPIO  GPIO_A_2  BOOT_UART_TX_GPIO_2  D6  ITP: FPGA_9_8_26  XYZ: (9 8 _26)  colM:F2A_8386  fc:fpga_pad_oen[2]  ci:SOC_GPIO2_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:82)
   (bcd-83   grp:GPIO  GPIO_A_3  BOOT_UART_RX_GPIO_3  C5  ITP: FPGA_9_8_27  XYZ: (9 8 _27)  colM:F2A_8387  fc:fpga_pad_oen[3]  ci:SOC_GPIO3_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:83)
   (bcd-84   grp:GPIO  GPIO_A_4  BOOT_SPI_CS_GPIO_4  C4  ITP: FPGA_9_8_28  XYZ: (9 8 _28)  colM:F2A_8388  fc:fpga_pad_oen[4]  ci:SOC_GPIO4_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:84)
   (bcd-85   grp:GPIO  GPIO_A_5  BOOT_SPI_MOSI_DQ0_GPIO_5  C7  ITP: FPGA_9_8_29  XYZ: (9 8 _29)  colM:F2A_8389  fc:fpga_pad_oen[5]  ci:SOC_GPIO5_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:85)
   (bcd-86   grp:GPIO  GPIO_A_6  BOOT_SPI_MISO_DQ1_GPIO_6  D8  ITP: FPGA_9_8_30  XYZ: (9 8 _30)  colM:F2A_8390  fc:fpga_pad_oen[6]  ci:SOC_GPIO6_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:86)
   (bcd-87   grp:GPIO  GPIO_A_7  BOOT_SPI_DQ2_GPIO_7  C6  ITP: FPGA_9_8_31  XYZ: (9 8 _31)  colM:F2A_8391  fc:fpga_pad_oen[7]  ci:SOC_GPIO7_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:87)
   (bcd-88   grp:GPIO  GPIO_B_0  SOC_UART0_TX_8  F4  ITP: FPGA_9_8_32  XYZ: (9 8 _32)  colM:F2A_8392  fc:fpga_pad_oen[8]  ci:SOC_GPIO8_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:88)
   (bcd-89   grp:GPIO  GPIO_B_1  SOC_UART0_RX_9  F5  ITP: FPGA_9_8_33  XYZ: (9 8 _33)  colM:F2A_8393  fc:fpga_pad_oen[9]  ci:SOC_GPIO9_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:89)
   (bcd-90   grp:GPIO  GPIO_B_2  SOC_GPIO8_UART1_TX_10  E7  ITP: FPGA_9_8_34  XYZ: (9 8 _34)  colM:F2A_8394  fc:fpga_pad_oen[10]  ci:SOC_GPIO10_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:90)
   (bcd-91   grp:GPIO  GPIO_B_3  SOC_GPIO9_UART1_RX_11  E6  ITP: FPGA_9_8_35  XYZ: (9 8 _35)  colM:F2A_8395  fc:fpga_pad_oen[11]  ci:SOC_GPIO11_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:91)
   (bcd-92   grp:GPIO  GPIO_B_4  SOC_SPI_CS_12  E5  ITP: FPGA_9_8_36  XYZ: (9 8 _36)  colM:F2A_8396  fc:fpga_pad_oen[12]  ci:SOC_GPIO12_OE  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:92)
   (bcd-93   grp:GPIO  GPIO_B_5  SOC_GPIO10_13  E4  ITP: FPGA_9_8_37  XYZ: (9 8 _37)  colM:F2A_8397  fc:fpga_pad_oen[13]  ci:SOC_GPIO13_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:93)
   (bcd-94   grp:GPIO  GPIO_B_6  SOC_SPI_MOSI_14  E3  ITP: FPGA_9_8_38  XYZ: (9 8 _38)  colM:F2A_8398  fc:fpga_pad_oen[14]  ci:SOC_GPIO14_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:94)
   (bcd-95   grp:GPIO  GPIO_B_7  SOC_SPI_MISO_15  F3  ITP: FPGA_9_8_39  XYZ: (9 8 _39)  colM:F2A_8399  fc:fpga_pad_oen[15]  ci:SOC_GPIO15_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:95)
   (bcd-96   grp:GPIO  GPIO_B_8  SOC_SPI_DQ2_16  D3  ITP: FPGA_9_8_40  XYZ: (9 8 _40)  colM:F2A_8304  fc:fpga_pad_oen[16]  ci:SOC_GPIO16_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:96)
   (bcd-97   grp:GPIO  GPIO_B_9  SOC_SPI_DQ3_17  E2  ITP: FPGA_9_8_41  XYZ: (9 8 _41)  colM:F2A_8305  fc:fpga_pad_oen[17]  ci:SOC_GPIO17_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:97)
   (bcd-98   grp:GPIO  GPIO_B_10  SOC_GPIO11_18  F6  ITP: FPGA_9_8_42  XYZ: (9 8 _42)  colM:F2A_8306  fc:fpga_pad_oen[18]  ci:SOC_GPIO18_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:98)
   (bcd-99   grp:GPIO  GPIO_B_11  SOC_I2C_SDA_19  F7  ITP: FPGA_9_8_43  XYZ: (9 8 _43)  colM:F2A_8307  fc:fpga_pad_oen[19]  ci:SOC_GPIO19_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:99)
   (bcd-100   grp:GPIO  GPIO_B_12  SOC_GPIO12_20  F8  ITP: FPGA_9_8_44  XYZ: (9 8 _44)  colM:F2A_8308  fc:fpga_pad_oen[20]  ci:SOC_GPIO20_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:100)
   (bcd-101   grp:GPIO  GPIO_B_13  SOC_GPIO13_21  D2  ITP: FPGA_9_8_45  XYZ: (9 8 _45)  colM:F2A_8309  fc:fpga_pad_oen[21]  ci:SOC_GPIO21_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:101)
   (bcd-102   grp:GPIO  GPIO_B_14  SOC_GPIO14_22  G8  ITP: FPGA_9_8_46  XYZ: (9 8 _46)  colM:F2A_8310  fc:fpga_pad_oen[22]  ci:SOC_GPIO22_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:102)
   (bcd-103   grp:GPIO  GPIO_B_15  SOC_GPIO15_23  E8  ITP: FPGA_9_8_47  XYZ: (9 8 _47)  colM:F2A_8311  fc:fpga_pad_oen[23]  ci:SOC_GPIO23_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:103)
   (bcd-104   grp:GPIO  GPIO_C_0  SOC_GPIO16_PWM0_24  H8  ITP: FPGA_2_8_24  XYZ: (2 8 _24)  colM:F2A_8312  fc:fpga_pad_oen[24]  ci:SOC_GPIO24_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:104)
   (bcd-105   grp:GPIO  GPIO_C_1  SOC_GPIO17_PWM1_25  E1  ITP: FPGA_2_8_25  XYZ: (2 8 _25)  colM:F2A_8313  fc:fpga_pad_oen[25]  ci:SOC_GPIO25_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:105)
   (bcd-106   grp:GPIO  GPIO_C_2  SOC_GPIO18_PWM2_26  H3  ITP: FPGA_2_8_26  XYZ: (2 8 _26)  colM:F2A_8314  fc:fpga_pad_oen[26]  ci:SOC_GPIO26_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:106)
   (bcd-107   grp:GPIO  GPIO_C_3  SOC_GPIO19_PWM3_27  H4  ITP: FPGA_2_8_27  XYZ: (2 8 _27)  colM:F2A_8315  fc:fpga_pad_oen[27]  ci:SOC_GPIO27_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:0  row:107)
   (bcd-108   grp:GPIO  GPIO_C_4  SOC_GPIO20_UART0_CTS_28  G3  ITP: FPGA_2_8_28  XYZ: (2 8 _28)  colM:F2A_8316  fc:fpga_pad_oen[28]  ci:SOC_GPIO28_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:108)
   (bcd-109   grp:GPIO  GPIO_C_5  SOC_GPIO21_UART0_RTS_29  H7  ITP: FPGA_2_8_29  XYZ: (2 8 _29)  colM:F2A_8317  fc:fpga_pad_oen[29]  ci:SOC_GPIO29_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:109)
   (bcd-110   grp:GPIO  GPIO_C_6  SOC_GPIO22_UART1_CTS_30  G2  ITP: FPGA_2_8_30  XYZ: (2 8 _30)  colM:F2A_8318  fc:fpga_pad_oen[30]  ci:SOC_GPIO30_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:110)
   (bcd-111   grp:GPIO  GPIO_C_7  SOC_GPIO23_UART1_RTS_31  H6  ITP: FPGA_2_8_31  XYZ: (2 8 _31)  colM:F2A_8319  fc:fpga_pad_oen[31]  ci:SOC_GPIO31_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:111)
   (bcd-112   grp:GPIO  GPIO_C_8  SOC_GPIO24_32  H1  ITP: FPGA_5_8_24  XYZ: (5 8 _24)  colM:F2A_8320  fc:fpga_pad_oen[32]  ci:SOC_GPIO32_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:112)
   (bcd-113   grp:GPIO  GPIO_C_9  SOC_GPIO25_33  H5  ITP: FPGA_5_8_25  XYZ: (5 8 _25)  colM:F2A_8321  fc:fpga_pad_oen[33]  ci:SOC_GPIO33_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:113)
   (bcd-114   grp:GPIO  GPIO_C_10  SOC_GPIO26_34  G6  ITP: FPGA_5_8_26  XYZ: (5 8 _26)  colM:F2A_8322  fc:fpga_pad_oen[34]  ci:SOC_GPIO34_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:114)
   (bcd-115   grp:GPIO  GPIO_C_11  SOC_GPIO27_35  J8  ITP: FPGA_5_8_27  XYZ: (5 8 _27)  colM:F2A_8323  fc:fpga_pad_oen[35]  ci:SOC_GPIO35_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:115)
   (bcd-116   grp:GPIO  GPIO_C_12  SOC_GPIO28_36  F2  ITP: FPGA_5_8_28  XYZ: (5 8 _28)  colM:F2A_8324  fc:fpga_pad_oen[36]  ci:SOC_GPIO36_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:116)
   (bcd-117   grp:GPIO  GPIO_C_13  SOC_GPIO29_37  G5  ITP: FPGA_5_8_29  XYZ: (5 8 _29)  colM:F2A_8325  fc:fpga_pad_oen[37]  ci:SOC_GPIO37_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:117)
   (bcd-118   grp:GPIO  GPIO_C_14  SOC_GPIO30_38  F1  ITP: FPGA_5_8_30  XYZ: (5 8 _30)  colM:F2A_8326  fc:fpga_pad_oen[38]  ci:SOC_GPIO38_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:118)
   (bcd-119   grp:GPIO  GPIO_C_15  SOC_GPIO31_39  H2  ITP: FPGA_5_8_31  XYZ: (5 8 _31)  colM:F2A_8327  fc:fpga_pad_oen[39]  ci:SOC_GPIO39_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:119)
   (bcd-120   grp:FABRIC_CLK        ITP: clk[0]  XYZ: (0 1 _-1)  colM:CLK2F  fc:clk0  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:120)
   (bcd-121   grp:FABRIC_CLK        ITP: clk[1]  XYZ: (1 1 _-1)  colM:CLK2F  fc:clk1  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:121)
   (bcd-122   grp:FABRIC_CLK        ITP: clk[2]  XYZ: (2 1 _-1)  colM:CLK2F  fc:clk2  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:122)
   (bcd-123   grp:FABRIC_CLK        ITP: clk[3]  XYZ: (3 1 _-1)  colM:CLK2F  fc:clk3  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:123)
   (bcd-124   grp:FABRIC_CLK        ITP: clk[4]  XYZ: (4 1 _-1)  colM:CLK2F  fc:clk4  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:124)
   (bcd-125   grp:FABRIC_CLK        ITP: clk[5]  XYZ: (5 1 _-1)  colM:CLK2F  fc:clk5  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:125)
   (bcd-126   grp:FABRIC_CLK        ITP: clk[6]  XYZ: (6 1 _-1)  colM:CLK2F  fc:clk6  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:126)
   (bcd-127   grp:FABRIC_CLK        ITP: clk[7]  XYZ: (7 1 _-1)  colM:CLK2F  fc:clk7  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:127)
   (bcd-128   grp:FABRIC_CLK        ITP: clk[8]  XYZ: (8 1 _-1)  colM:CLK2F  fc:clk8  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:128)
   (bcd-129   grp:FABRIC_CLK        ITP: clk[9]  XYZ: (9 1 _-1)  colM:CLK2F  fc:clk9  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:129)
   (bcd-130   grp:FABRIC_CLK        ITP: clk[10]  XYZ: (10 1 _-1)  colM:CLK2F  fc:clk10  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:130)
   (bcd-131   grp:FABRIC_CLK        ITP: clk[11]  XYZ: (11 1 _-1)  colM:CLK2F  fc:clk11  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:131)
   (bcd-132   grp:FABRIC_CLK        ITP: clk[12]  XYZ: (12 1 _-1)  colM:CLK2F  fc:clk12  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:132)
   (bcd-133   grp:FABRIC_CLK        ITP: clk[13]  XYZ: (13 1 _-1)  colM:CLK2F  fc:clk13  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:133)
   (bcd-134   grp:FABRIC_CLK        ITP: clk[14]  XYZ: (14 1 _-1)  colM:CLK2F  fc:clk14  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:134)
   (bcd-135   grp:FABRIC_CLK        ITP: clk[15]  XYZ: (15 1 _-1)  colM:CLK2F  fc:clk15  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:135)
   (bcd-136   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_0  XYZ: (1 2 _0)  colM:A2F_72  fc:g2f_trx_dly_tap[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:136)
   (bcd-137   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_1  XYZ: (1 2 _1)  colM:A2F_73  fc:g2f_trx_dly_tap[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:137)
   (bcd-138   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_2  XYZ: (1 2 _2)  colM:A2F_74  fc:g2f_trx_dly_tap[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:138)
   (bcd-139   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_3  XYZ: (1 2 _3)  colM:A2F_75  fc:g2f_trx_dly_tap[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:139)
   (bcd-140   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_4  XYZ: (1 2 _4)  colM:A2F_76  fc:g2f_trx_dly_tap[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:140)
   (bcd-141   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_5  XYZ: (1 2 _5)  colM:A2F_77  fc:g2f_trx_dly_tap[5]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:141)
   (bcd-142   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_6  XYZ: (1 2 _6)  colM:A2F_78  fc:g2f_rx_dpa_lock  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:142)
   (bcd-143   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_7  XYZ: (1 2 _7)  colM:A2F_79  fc:g2f_rx_dpa_error  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:143)
   (bcd-144   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_8  XYZ: (1 2 _8)  colM:A2F_80  fc:g2f_rx_dpa_phase[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:144)
   (bcd-145   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_9  XYZ: (1 2 _9)  colM:A2F_81  fc:g2f_rx_dpa_phase[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:145)
   (bcd-146   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_10  XYZ: (1 2 _10)  colM:A2F_82  fc:g2f_rx_dpa_phase[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:146)
   (bcd-147   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_24  XYZ: (1 2 _24)  colM:F2A_96  fc:f2g_addr[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:147)
   (bcd-148   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_25  XYZ: (1 2 _25)  colM:F2A_97  fc:f2g_addr[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:148)
   (bcd-149   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_26  XYZ: (1 2 _26)  colM:F2A_98  fc:f2g_addr[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:149)
   (bcd-150   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_27  XYZ: (1 2 _27)  colM:F2A_99  fc:f2g_addr[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:150)
   (bcd-151   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_28  XYZ: (1 2 _28)  colM:F2A_100  fc:f2g_addr[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:151)
   (bcd-152   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_29  XYZ: (1 2 _29)  colM:F2A_101  fc:f2g_trx_dly_ld  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:152)
   (bcd-153   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_30  XYZ: (1 2 _30)  colM:F2A_102  fc:f2g_trx_dly_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:153)
   (bcd-154   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_31  XYZ: (1 2 _31)  colM:F2A_103  fc:f2g_trx_dly_inc  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:154)
   (bcd-155   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_2_32  XYZ: (1 2 _32)  colM:F2A_104  fc:f2g_rx_bitslip_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:155)
   (bcd-156   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_0  XYZ: (1 3 _0)  colM:A2F_144  fc:g2f_rx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:156)
   (bcd-157   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_1  XYZ: (1 3 _1)  colM:A2F_145  fc:g2f_rx_in[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:157)
   (bcd-158   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_2  XYZ: (1 3 _2)  colM:A2F_146  fc:g2f_rx_in[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:9  #rx_modes:9  #tx_modes:0  row:158)
   (bcd-159   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_3  XYZ: (1 3 _3)  colM:A2F_147  fc:g2f_rx_in[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:159)
   (bcd-160   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_4  XYZ: (1 3 _4)  colM:A2F_148  fc:g2f_rx_in[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:7  #rx_modes:7  #tx_modes:0  row:160)
   (bcd-161   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_5  XYZ: (1 3 _5)  colM:A2F_149  fc:g2f_rx_in[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:161)
   (bcd-162   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_6  XYZ: (1 3 _6)  colM:A2F_150  fc:g2f_rx_in[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:162)
   (bcd-163   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_7  XYZ: (1 3 _7)  colM:A2F_151  fc:g2f_rx_in[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:163)
   (bcd-164   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_8  XYZ: (1 3 _8)  colM:A2F_152  fc:g2f_rx_in[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:164)
   (bcd-165   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_9  XYZ: (1 3 _9)  colM:A2F_153  fc:g2f_rx_in[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:4  #rx_modes:4  #tx_modes:0  row:165)
   (bcd-166   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_10  XYZ: (1 3 _10)  colM:A2F_154  fc:g2f_rx_in[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:2  #tx_modes:0  row:166)
   (bcd-167   grp:GBOX GPIO  Bank_VL_1_2  HR_1_1_0N  J22  ITP: FPGA_1_3_11  XYZ: (1 3 _11)  colM:A2F_155  fc:g2f_rx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:167)
   (bcd-168   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_24  XYZ: (1 3 _24)  colM:F2A_168  fc:f2g_rx_sfifo_reset_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:168)
   (bcd-169   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_25  XYZ: (1 3 _25)  colM:F2A_169  fc:f2g_rx_dpa_restart_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:169)
   (bcd-170   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_26  XYZ: (1 3 _26)  colM:F2A_170  fc:f2g_trx_reset_n_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:170)
   (bcd-171   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_27  XYZ: (1 3 _27)  colM:F2A_171  fc:f2g_in_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:171)
   (bcd-172   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_28  XYZ: (1 3 _28)  colM:F2A_172  fc:f2g_tx_oe_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:172)
   (bcd-173   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_29  XYZ: (1 3 _29)  colM:F2A_173  fc:f2g_tx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:173)
   (bcd-174   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_30  XYZ: (1 3 _30)  colM:F2A_174  fc:f2g_tx_out[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:174)
   (bcd-175   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_31  XYZ: (1 3 _31)  colM:F2A_175  fc:f2g_tx_out[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:9  #rx_modes:0  #tx_modes:9  row:175)
   (bcd-176   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_32  XYZ: (1 3 _32)  colM:F2A_176  fc:f2g_tx_out[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:176)
   (bcd-177   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_33  XYZ: (1 3 _33)  colM:F2A_177  fc:f2g_tx_out[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:7  #rx_modes:0  #tx_modes:7  row:177)
   (bcd-178   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_34  XYZ: (1 3 _34)  colM:F2A_178  fc:f2g_tx_out[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:178)
   (bcd-179   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_35  XYZ: (1 3 _35)  colM:F2A_179  fc:f2g_tx_out[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:179)
   (bcd-180   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_36  XYZ: (1 3 _36)  colM:F2A_180  fc:f2g_tx_out[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:180)
   (bcd-181   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_37  XYZ: (1 3 _37)  colM:F2A_181  fc:f2g_tx_out[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:181)
   (bcd-182   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_38  XYZ: (1 3 _38)  colM:F2A_182  fc:f2g_tx_out[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:4  #rx_modes:0  #tx_modes:4  row:182)
   (bcd-183   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_39  XYZ: (1 3 _39)  colM:F2A_183  fc:f2g_tx_out[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:2  row:183)
   (bcd-184   grp:GBOX GPIO  Bank_VL_1_1  HR_1_0_0P  P23  ITP: FPGA_1_3_40  XYZ: (1 3 _40)  colM:F2A_184  fc:f2g_tx_clk_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:184)
   (bcd-185   grp:GBOX GPIO  Bank_VL_1_2  HR_1_1_0N  J22  ITP: FPGA_1_3_41  XYZ: (1 3 _41)  colM:F2A_185  fc:f2g_rx_sfifo_reset_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:185)
   (bcd-186   grp:GBOX GPIO  Bank_VL_1_2  HR_1_1_0N  J22  ITP: FPGA_1_3_42  XYZ: (1 3 _42)  colM:F2A_186  fc:f2g_rx_dpa_restart_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:186)
   (bcd-187   grp:GBOX GPIO  Bank_VL_1_2  HR_1_1_0N  J22  ITP: FPGA_1_3_43  XYZ: (1 3 _43)  colM:F2A_187  fc:f2g_trx_reset_n_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:187)
   (bcd-188   grp:GBOX GPIO  Bank_VL_1_2  HR_1_1_0N  J22  ITP: FPGA_1_3_44  XYZ: (1 3 _44)  colM:F2A_188  fc:f2g_in_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:188)
   (bcd-189   grp:GBOX GPIO  Bank_VL_1_2  HR_1_1_0N  J22  ITP: FPGA_1_3_45  XYZ: (1 3 _45)  colM:F2A_189  fc:f2g_tx_oe_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:189)
   (bcd-190   grp:GBOX GPIO  Bank_VL_1_2  HR_1_1_0N  J22  ITP: FPGA_1_3_46  XYZ: (1 3 _46)  colM:F2A_190  fc:f2g_tx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:190)
   (bcd-191   grp:GBOX GPIO  Bank_VL_1_2  HR_1_1_0N  J22  ITP: FPGA_1_3_47  XYZ: (1 3 _47)  colM:F2A_191  fc:f2g_tx_clk_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:191)
   (bcd-192   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_0  XYZ: (1 4 _0)  colM:A2F_216  fc:g2f_trx_dly_tap[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:192)
   (bcd-193   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_1  XYZ: (1 4 _1)  colM:A2F_217  fc:g2f_trx_dly_tap[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:193)
   (bcd-194   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_2  XYZ: (1 4 _2)  colM:A2F_218  fc:g2f_trx_dly_tap[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:194)
   (bcd-195   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_3  XYZ: (1 4 _3)  colM:A2F_219  fc:g2f_trx_dly_tap[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:195)
   (bcd-196   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_4  XYZ: (1 4 _4)  colM:A2F_220  fc:g2f_trx_dly_tap[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:196)
   (bcd-197   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_5  XYZ: (1 4 _5)  colM:A2F_221  fc:g2f_trx_dly_tap[5]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:197)
   (bcd-198   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_6  XYZ: (1 4 _6)  colM:A2F_222  fc:g2f_rx_dpa_lock  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:198)
   (bcd-199   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_7  XYZ: (1 4 _7)  colM:A2F_223  fc:g2f_rx_dpa_error  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:199)
   (bcd-200   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_8  XYZ: (1 4 _8)  colM:A2F_224  fc:g2f_rx_dpa_phase[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:200)
   (bcd-201   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_9  XYZ: (1 4 _9)  colM:A2F_225  fc:g2f_rx_dpa_phase[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:201)
   (bcd-202   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_10  XYZ: (1 4 _10)  colM:A2F_226  fc:g2f_rx_dpa_phase[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:202)
   (bcd-203   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_24  XYZ: (1 4 _24)  colM:F2A_240  fc:f2g_addr[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:203)
   (bcd-204   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_25  XYZ: (1 4 _25)  colM:F2A_241  fc:f2g_addr[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:204)
   (bcd-205   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_26  XYZ: (1 4 _26)  colM:F2A_242  fc:f2g_addr[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:205)
   (bcd-206   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_27  XYZ: (1 4 _27)  colM:F2A_243  fc:f2g_addr[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:206)
   (bcd-207   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_28  XYZ: (1 4 _28)  colM:F2A_244  fc:f2g_addr[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:207)
   (bcd-208   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_29  XYZ: (1 4 _29)  colM:F2A_245  fc:f2g_trx_dly_ld  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:208)
   (bcd-209   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_30  XYZ: (1 4 _30)  colM:F2A_246  fc:f2g_trx_dly_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:209)
   (bcd-210   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_31  XYZ: (1 4 _31)  colM:F2A_247  fc:f2g_trx_dly_inc  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:210)
   (bcd-211   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_4_32  XYZ: (1 4 _32)  colM:F2A_248  fc:f2g_rx_bitslip_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:211)
   (bcd-212   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_0  XYZ: (1 5 _0)  colM:A2F_288  fc:g2f_rx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:212)
   (bcd-213   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_1  XYZ: (1 5 _1)  colM:A2F_289  fc:g2f_rx_in[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:213)
   (bcd-214   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_2  XYZ: (1 5 _2)  colM:A2F_290  fc:g2f_rx_in[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:9  #rx_modes:9  #tx_modes:0  row:214)
   (bcd-215   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_3  XYZ: (1 5 _3)  colM:A2F_291  fc:g2f_rx_in[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:215)
   (bcd-216   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_4  XYZ: (1 5 _4)  colM:A2F_292  fc:g2f_rx_in[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:7  #rx_modes:7  #tx_modes:0  row:216)
   (bcd-217   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_5  XYZ: (1 5 _5)  colM:A2F_293  fc:g2f_rx_in[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:217)
   (bcd-218   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_6  XYZ: (1 5 _6)  colM:A2F_294  fc:g2f_rx_in[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:218)
   (bcd-219   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_7  XYZ: (1 5 _7)  colM:A2F_295  fc:g2f_rx_in[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:219)
   (bcd-220   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_8  XYZ: (1 5 _8)  colM:A2F_296  fc:g2f_rx_in[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:220)
   (bcd-221   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_9  XYZ: (1 5 _9)  colM:A2F_297  fc:g2f_rx_in[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:4  #rx_modes:4  #tx_modes:0  row:221)
   (bcd-222   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_10  XYZ: (1 5 _10)  colM:A2F_298  fc:g2f_rx_in[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:2  #tx_modes:0  row:222)
   (bcd-223   grp:GBOX GPIO  Bank_VL_2_2  HR_2_1_0N  U23  ITP: FPGA_1_5_11  XYZ: (1 5 _11)  colM:A2F_299  fc:g2f_rx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:223)
   (bcd-224   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_24  XYZ: (1 5 _24)  colM:F2A_312  fc:f2g_rx_sfifo_reset_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:224)
   (bcd-225   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_25  XYZ: (1 5 _25)  colM:F2A_313  fc:f2g_rx_dpa_restart_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:225)
   (bcd-226   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_26  XYZ: (1 5 _26)  colM:F2A_314  fc:f2g_trx_reset_n_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:226)
   (bcd-227   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_27  XYZ: (1 5 _27)  colM:F2A_315  fc:f2g_in_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:227)
   (bcd-228   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_28  XYZ: (1 5 _28)  colM:F2A_316  fc:f2g_tx_oe_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:228)
   (bcd-229   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_29  XYZ: (1 5 _29)  colM:F2A_317  fc:f2g_tx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:229)
   (bcd-230   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_30  XYZ: (1 5 _30)  colM:F2A_318  fc:f2g_tx_out[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:230)
   (bcd-231   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_31  XYZ: (1 5 _31)  colM:F2A_319  fc:f2g_tx_out[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:9  #rx_modes:0  #tx_modes:9  row:231)
   (bcd-232   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_32  XYZ: (1 5 _32)  colM:F2A_320  fc:f2g_tx_out[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:232)
   (bcd-233   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_33  XYZ: (1 5 _33)  colM:F2A_321  fc:f2g_tx_out[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:7  #rx_modes:0  #tx_modes:7  row:233)
   (bcd-234   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_34  XYZ: (1 5 _34)  colM:F2A_322  fc:f2g_tx_out[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:234)
   (bcd-235   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_35  XYZ: (1 5 _35)  colM:F2A_323  fc:f2g_tx_out[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:235)
   (bcd-236   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_36  XYZ: (1 5 _36)  colM:F2A_324  fc:f2g_tx_out[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:236)
   (bcd-237   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_37  XYZ: (1 5 _37)  colM:F2A_325  fc:f2g_tx_out[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:237)
   (bcd-238   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_38  XYZ: (1 5 _38)  colM:F2A_326  fc:f2g_tx_out[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:4  #rx_modes:0  #tx_modes:4  row:238)
   (bcd-239   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_39  XYZ: (1 5 _39)  colM:F2A_327  fc:f2g_tx_out[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:2  row:239)
   (bcd-240   grp:GBOX GPIO  Bank_VL_2_1  HR_2_0_0P  T24  ITP: FPGA_1_5_40  XYZ: (1 5 _40)  colM:F2A_328  fc:f2g_tx_clk_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:240)
   (bcd-241   grp:GBOX GPIO  Bank_VL_2_2  HR_2_1_0N  U23  ITP: FPGA_1_5_41  XYZ: (1 5 _41)  colM:F2A_329  fc:f2g_rx_sfifo_reset_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:241)
   (bcd-242   grp:GBOX GPIO  Bank_VL_2_2  HR_2_1_0N  U23  ITP: FPGA_1_5_42  XYZ: (1 5 _42)  colM:F2A_330  fc:f2g_rx_dpa_restart_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:242)
   (bcd-243   grp:GBOX GPIO  Bank_VL_2_2  HR_2_1_0N  U23  ITP: FPGA_1_5_43  XYZ: (1 5 _43)  colM:F2A_331  fc:f2g_trx_reset_n_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:243)
   (bcd-244   grp:GBOX GPIO  Bank_VL_2_2  HR_2_1_0N  U23  ITP: FPGA_1_5_44  XYZ: (1 5 _44)  colM:F2A_332  fc:f2g_in_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:244)
   (bcd-245   grp:GBOX GPIO  Bank_VL_2_2  HR_2_1_0N  U23  ITP: FPGA_1_5_45  XYZ: (1 5 _45)  colM:F2A_333  fc:f2g_tx_oe_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:245)
   (bcd-246   grp:GBOX GPIO  Bank_VL_2_2  HR_2_1_0N  U23  ITP: FPGA_1_5_46  XYZ: (1 5 _46)  colM:F2A_334  fc:f2g_tx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:246)
   (bcd-247   grp:GBOX GPIO  Bank_VL_2_2  HR_2_1_0N  U23  ITP: FPGA_1_5_47  XYZ: (1 5 _47)  colM:F2A_335  fc:f2g_tx_clk_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:247)
   (bcd-248   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_0  XYZ: (10 2 _0)  colM:A2F_15396  fc:g2f_trx_dly_tap[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:248)
   (bcd-249   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_1  XYZ: (10 2 _1)  colM:A2F_15397  fc:g2f_trx_dly_tap[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:249)
   (bcd-250   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_2  XYZ: (10 2 _2)  colM:A2F_15398  fc:g2f_trx_dly_tap[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:250)
   (bcd-251   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_3  XYZ: (10 2 _3)  colM:A2F_15399  fc:g2f_trx_dly_tap[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:251)
   (bcd-252   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_4  XYZ: (10 2 _4)  colM:A2F_15400  fc:g2f_trx_dly_tap[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:252)
   (bcd-253   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_5  XYZ: (10 2 _5)  colM:A2F_15401  fc:g2f_trx_dly_tap[5]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:253)
   (bcd-254   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_6  XYZ: (10 2 _6)  colM:A2F_15402  fc:g2f_rx_dpa_lock  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:254)
   (bcd-255   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_7  XYZ: (10 2 _7)  colM:A2F_15403  fc:g2f_rx_dpa_error  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:255)
   (bcd-256   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_8  XYZ: (10 2 _8)  colM:A2F_15404  fc:g2f_rx_dpa_phase[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:256)
   (bcd-257   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_9  XYZ: (10 2 _9)  colM:A2F_15405  fc:g2f_rx_dpa_phase[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:257)
   (bcd-258   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_10  XYZ: (10 2 _10)  colM:A2F_15406  fc:g2f_rx_dpa_phase[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:258)
   (bcd-259   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_24  XYZ: (10 2 _24)  colM:F2A_15420  fc:f2g_addr[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:259)
   (bcd-260   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_25  XYZ: (10 2 _25)  colM:F2A_15421  fc:f2g_addr[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:260)
   (bcd-261   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_26  XYZ: (10 2 _26)  colM:F2A_15422  fc:f2g_addr[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:261)
   (bcd-262   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_27  XYZ: (10 2 _27)  colM:F2A_15423  fc:f2g_addr[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:262)
   (bcd-263   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_28  XYZ: (10 2 _28)  colM:F2A_15424  fc:f2g_addr[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:263)
   (bcd-264   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_29  XYZ: (10 2 _29)  colM:F2A_15425  fc:f2g_trx_dly_ld  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:264)
   (bcd-265   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_30  XYZ: (10 2 _30)  colM:F2A_15426  fc:f2g_trx_dly_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:265)
   (bcd-266   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_31  XYZ: (10 2 _31)  colM:F2A_15427  fc:f2g_trx_dly_inc  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:266)
   (bcd-267   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_2_32  XYZ: (10 2 _32)  colM:F2A_15428  fc:f2g_rx_bitslip_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:267)
   (bcd-268   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_0  XYZ: (10 3 _0)  colM:A2F_15324  fc:g2f_rx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:268)
   (bcd-269   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_1  XYZ: (10 3 _1)  colM:A2F_15325  fc:g2f_rx_in[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:269)
   (bcd-270   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_2  XYZ: (10 3 _2)  colM:A2F_15326  fc:g2f_rx_in[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:9  #rx_modes:9  #tx_modes:0  row:270)
   (bcd-271   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_3  XYZ: (10 3 _3)  colM:A2F_15327  fc:g2f_rx_in[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:271)
   (bcd-272   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_4  XYZ: (10 3 _4)  colM:A2F_15328  fc:g2f_rx_in[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:7  #rx_modes:7  #tx_modes:0  row:272)
   (bcd-273   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_5  XYZ: (10 3 _5)  colM:A2F_15329  fc:g2f_rx_in[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:273)
   (bcd-274   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_6  XYZ: (10 3 _6)  colM:A2F_15330  fc:g2f_rx_in[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:274)
   (bcd-275   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_7  XYZ: (10 3 _7)  colM:A2F_15331  fc:g2f_rx_in[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:275)
   (bcd-276   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_8  XYZ: (10 3 _8)  colM:A2F_15332  fc:g2f_rx_in[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:276)
   (bcd-277   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_9  XYZ: (10 3 _9)  colM:A2F_15333  fc:g2f_rx_in[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:4  #rx_modes:4  #tx_modes:0  row:277)
   (bcd-278   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_10  XYZ: (10 3 _10)  colM:A2F_15334  fc:g2f_rx_in[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:2  #tx_modes:0  row:278)
   (bcd-279   grp:GBOX GPIO  Bank_VR_1_2  HR_3_1_0N  L7  ITP: FPGA_10_3_11  XYZ: (10 3 _11)  colM:A2F_15335  fc:g2f_rx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:279)
   (bcd-280   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_24  XYZ: (10 3 _24)  colM:F2A_15348  fc:f2g_rx_sfifo_reset_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:280)
   (bcd-281   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_25  XYZ: (10 3 _25)  colM:F2A_15349  fc:f2g_rx_dpa_restart_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:281)
   (bcd-282   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_26  XYZ: (10 3 _26)  colM:F2A_15350  fc:f2g_trx_reset_n_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:282)
   (bcd-283   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_27  XYZ: (10 3 _27)  colM:F2A_15351  fc:f2g_in_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:283)
   (bcd-284   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_28  XYZ: (10 3 _28)  colM:F2A_15352  fc:f2g_tx_oe_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:284)
   (bcd-285   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_29  XYZ: (10 3 _29)  colM:F2A_15353  fc:f2g_tx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:285)
   (bcd-286   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_30  XYZ: (10 3 _30)  colM:F2A_15354  fc:f2g_tx_out[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:286)
   (bcd-287   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_31  XYZ: (10 3 _31)  colM:F2A_15355  fc:f2g_tx_out[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:9  #rx_modes:0  #tx_modes:9  row:287)
   (bcd-288   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_32  XYZ: (10 3 _32)  colM:F2A_15356  fc:f2g_tx_out[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:288)
   (bcd-289   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_33  XYZ: (10 3 _33)  colM:F2A_15357  fc:f2g_tx_out[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:7  #rx_modes:0  #tx_modes:7  row:289)
   (bcd-290   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_34  XYZ: (10 3 _34)  colM:F2A_15358  fc:f2g_tx_out[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:290)
   (bcd-291   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_35  XYZ: (10 3 _35)  colM:F2A_15359  fc:f2g_tx_out[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:291)
   (bcd-292   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_36  XYZ: (10 3 _36)  colM:F2A_15360  fc:f2g_tx_out[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:292)
   (bcd-293   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_37  XYZ: (10 3 _37)  colM:F2A_15361  fc:f2g_tx_out[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:293)
   (bcd-294   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_38  XYZ: (10 3 _38)  colM:F2A_15362  fc:f2g_tx_out[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:4  #rx_modes:0  #tx_modes:4  row:294)
   (bcd-295   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_39  XYZ: (10 3 _39)  colM:F2A_15363  fc:f2g_tx_out[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:2  row:295)
   (bcd-296   grp:GBOX GPIO  Bank_VR_1_1  HR_3_0_0P  M3  ITP: FPGA_10_3_40  XYZ: (10 3 _40)  colM:F2A_15364  fc:f2g_tx_clk_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:296)
   (bcd-297   grp:GBOX GPIO  Bank_VR_1_2  HR_3_1_0N  L7  ITP: FPGA_10_3_41  XYZ: (10 3 _41)  colM:F2A_15365  fc:f2g_rx_sfifo_reset_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:297)
   (bcd-298   grp:GBOX GPIO  Bank_VR_1_2  HR_3_1_0N  L7  ITP: FPGA_10_3_42  XYZ: (10 3 _42)  colM:F2A_15366  fc:f2g_rx_dpa_restart_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:298)
   (bcd-299   grp:GBOX GPIO  Bank_VR_1_2  HR_3_1_0N  L7  ITP: FPGA_10_3_43  XYZ: (10 3 _43)  colM:F2A_15367  fc:f2g_trx_reset_n_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:299)
   (bcd-300   grp:GBOX GPIO  Bank_VR_1_2  HR_3_1_0N  L7  ITP: FPGA_10_3_44  XYZ: (10 3 _44)  colM:F2A_15368  fc:f2g_in_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:300)
   (bcd-301   grp:GBOX GPIO  Bank_VR_1_2  HR_3_1_0N  L7  ITP: FPGA_10_3_45  XYZ: (10 3 _45)  colM:F2A_15369  fc:f2g_tx_oe_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:301)
   (bcd-302   grp:GBOX GPIO  Bank_VR_1_2  HR_3_1_0N  L7  ITP: FPGA_10_3_46  XYZ: (10 3 _46)  colM:F2A_15370  fc:f2g_tx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:302)
   (bcd-303   grp:GBOX GPIO  Bank_VR_1_2  HR_3_1_0N  L7  ITP: FPGA_10_3_47  XYZ: (10 3 _47)  colM:F2A_15371  fc:f2g_tx_clk_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:303)
   (bcd-304   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_0  XYZ: (10 4 _0)  colM:A2F_15252  fc:g2f_trx_dly_tap[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:304)
   (bcd-305   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_1  XYZ: (10 4 _1)  colM:A2F_15253  fc:g2f_trx_dly_tap[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:305)
   (bcd-306   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_2  XYZ: (10 4 _2)  colM:A2F_15254  fc:g2f_trx_dly_tap[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:306)
   (bcd-307   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_3  XYZ: (10 4 _3)  colM:A2F_15255  fc:g2f_trx_dly_tap[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:307)
   (bcd-308   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_4  XYZ: (10 4 _4)  colM:A2F_15256  fc:g2f_trx_dly_tap[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:308)
   (bcd-309   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_5  XYZ: (10 4 _5)  colM:A2F_15257  fc:g2f_trx_dly_tap[5]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:309)
   (bcd-310   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_6  XYZ: (10 4 _6)  colM:A2F_15258  fc:g2f_rx_dpa_lock  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:310)
   (bcd-311   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_7  XYZ: (10 4 _7)  colM:A2F_15259  fc:g2f_rx_dpa_error  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:311)
   (bcd-312   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_8  XYZ: (10 4 _8)  colM:A2F_15260  fc:g2f_rx_dpa_phase[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:312)
   (bcd-313   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_9  XYZ: (10 4 _9)  colM:A2F_15261  fc:g2f_rx_dpa_phase[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:313)
   (bcd-314   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_10  XYZ: (10 4 _10)  colM:A2F_15262  fc:g2f_rx_dpa_phase[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:314)
   (bcd-315   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_24  XYZ: (10 4 _24)  colM:F2A_15276  fc:f2g_addr[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:315)
   (bcd-316   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_25  XYZ: (10 4 _25)  colM:F2A_15277  fc:f2g_addr[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:316)
   (bcd-317   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_26  XYZ: (10 4 _26)  colM:F2A_15278  fc:f2g_addr[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:317)
   (bcd-318   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_27  XYZ: (10 4 _27)  colM:F2A_15279  fc:f2g_addr[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:318)
   (bcd-319   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_28  XYZ: (10 4 _28)  colM:F2A_15280  fc:f2g_addr[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:319)
   (bcd-320   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_29  XYZ: (10 4 _29)  colM:F2A_15281  fc:f2g_trx_dly_ld  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:320)
   (bcd-321   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_30  XYZ: (10 4 _30)  colM:F2A_15282  fc:f2g_trx_dly_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:321)
   (bcd-322   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_31  XYZ: (10 4 _31)  colM:F2A_15283  fc:f2g_trx_dly_inc  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:322)
   (bcd-323   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_4_32  XYZ: (10 4 _32)  colM:F2A_15284  fc:f2g_rx_bitslip_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:323)
   (bcd-324   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_0  XYZ: (10 5 _0)  colM:A2F_15180  fc:g2f_rx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:324)
   (bcd-325   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_1  XYZ: (10 5 _1)  colM:A2F_15181  fc:g2f_rx_in[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:325)
   (bcd-326   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_2  XYZ: (10 5 _2)  colM:A2F_15182  fc:g2f_rx_in[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:9  #rx_modes:9  #tx_modes:0  row:326)
   (bcd-327   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_3  XYZ: (10 5 _3)  colM:A2F_15183  fc:g2f_rx_in[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:327)
   (bcd-328   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_4  XYZ: (10 5 _4)  colM:A2F_15184  fc:g2f_rx_in[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:7  #rx_modes:7  #tx_modes:0  row:328)
   (bcd-329   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_5  XYZ: (10 5 _5)  colM:A2F_15185  fc:g2f_rx_in[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:329)
   (bcd-330   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_6  XYZ: (10 5 _6)  colM:A2F_15186  fc:g2f_rx_in[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:330)
   (bcd-331   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_7  XYZ: (10 5 _7)  colM:A2F_15187  fc:g2f_rx_in[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:331)
   (bcd-332   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_8  XYZ: (10 5 _8)  colM:A2F_15188  fc:g2f_rx_in[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:332)
   (bcd-333   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_9  XYZ: (10 5 _9)  colM:A2F_15189  fc:g2f_rx_in[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:4  #rx_modes:4  #tx_modes:0  row:333)
   (bcd-334   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_10  XYZ: (10 5 _10)  colM:A2F_15190  fc:g2f_rx_in[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:2  #tx_modes:0  row:334)
   (bcd-335   grp:GBOX GPIO  Bank_VR_2_2  HR_5_1_0N  W8  ITP: FPGA_10_5_11  XYZ: (10 5 _11)  colM:A2F_15191  fc:g2f_rx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:335)
   (bcd-336   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_24  XYZ: (10 5 _24)  colM:F2A_15204  fc:f2g_rx_sfifo_reset_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:336)
   (bcd-337   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_25  XYZ: (10 5 _25)  colM:F2A_15205  fc:f2g_rx_dpa_restart_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:337)
   (bcd-338   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_26  XYZ: (10 5 _26)  colM:F2A_15206  fc:f2g_trx_reset_n_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:338)
   (bcd-339   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_27  XYZ: (10 5 _27)  colM:F2A_15207  fc:f2g_in_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:339)
   (bcd-340   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_28  XYZ: (10 5 _28)  colM:F2A_15208  fc:f2g_tx_oe_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:340)
   (bcd-341   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_29  XYZ: (10 5 _29)  colM:F2A_15209  fc:f2g_tx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:341)
   (bcd-342   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_30  XYZ: (10 5 _30)  colM:F2A_15210  fc:f2g_tx_out[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:342)
   (bcd-343   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_31  XYZ: (10 5 _31)  colM:F2A_15211  fc:f2g_tx_out[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:9  #rx_modes:0  #tx_modes:9  row:343)
   (bcd-344   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_32  XYZ: (10 5 _32)  colM:F2A_15212  fc:f2g_tx_out[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:344)
   (bcd-345   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_33  XYZ: (10 5 _33)  colM:F2A_15213  fc:f2g_tx_out[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:7  #rx_modes:0  #tx_modes:7  row:345)
   (bcd-346   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_34  XYZ: (10 5 _34)  colM:F2A_15214  fc:f2g_tx_out[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:346)
   (bcd-347   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_35  XYZ: (10 5 _35)  colM:F2A_15215  fc:f2g_tx_out[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:347)
   (bcd-348   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_36  XYZ: (10 5 _36)  colM:F2A_15216  fc:f2g_tx_out[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:348)
   (bcd-349   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_37  XYZ: (10 5 _37)  colM:F2A_15217  fc:f2g_tx_out[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:349)
   (bcd-350   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_38  XYZ: (10 5 _38)  colM:F2A_15218  fc:f2g_tx_out[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:4  #rx_modes:0  #tx_modes:4  row:350)
   (bcd-351   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_39  XYZ: (10 5 _39)  colM:F2A_15219  fc:f2g_tx_out[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:2  row:351)
   (bcd-352   grp:GBOX GPIO  Bank_VR_2_1  HR_5_0_0P  V2  ITP: FPGA_10_5_40  XYZ: (10 5 _40)  colM:F2A_15220  fc:f2g_tx_clk_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:352)
   (bcd-353   grp:GBOX GPIO  Bank_VR_2_2  HR_5_1_0N  W8  ITP: FPGA_10_5_41  XYZ: (10 5 _41)  colM:F2A_15221  fc:f2g_rx_sfifo_reset_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:353)
   (bcd-354   grp:GBOX GPIO  Bank_VR_2_2  HR_5_1_0N  W8  ITP: FPGA_10_5_42  XYZ: (10 5 _42)  colM:F2A_15222  fc:f2g_rx_dpa_restart_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:354)
   (bcd-355   grp:GBOX GPIO  Bank_VR_2_2  HR_5_1_0N  W8  ITP: FPGA_10_5_43  XYZ: (10 5 _43)  colM:F2A_15223  fc:f2g_trx_reset_n_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:355)
   (bcd-356   grp:GBOX GPIO  Bank_VR_2_2  HR_5_1_0N  W8  ITP: FPGA_10_5_44  XYZ: (10 5 _44)  colM:F2A_15224  fc:f2g_in_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:356)
   (bcd-357   grp:GBOX GPIO  Bank_VR_2_2  HR_5_1_0N  W8  ITP: FPGA_10_5_45  XYZ: (10 5 _45)  colM:F2A_15225  fc:f2g_tx_oe_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:357)
   (bcd-358   grp:GBOX GPIO  Bank_VR_2_2  HR_5_1_0N  W8  ITP: FPGA_10_5_46  XYZ: (10 5 _46)  colM:F2A_15226  fc:f2g_tx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:358)
   (bcd-359   grp:GBOX GPIO  Bank_VR_2_2  HR_5_1_0N  W8  ITP: FPGA_10_5_47  XYZ: (10 5 _47)  colM:F2A_15227  fc:f2g_tx_clk_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:359)
   (bcd-360   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_0  XYZ: (2 1 _0)  colM:A2F_21216  fc:g2f_trx_dly_tap[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:360)
   (bcd-361   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_1  XYZ: (2 1 _1)  colM:A2F_21217  fc:g2f_trx_dly_tap[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:361)
   (bcd-362   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_2  XYZ: (2 1 _2)  colM:A2F_21218  fc:g2f_trx_dly_tap[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:362)
   (bcd-363   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_3  XYZ: (2 1 _3)  colM:A2F_21219  fc:g2f_trx_dly_tap[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:363)
   (bcd-364   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_4  XYZ: (2 1 _4)  colM:A2F_21220  fc:g2f_trx_dly_tap[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:364)
   (bcd-365   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_5  XYZ: (2 1 _5)  colM:A2F_21221  fc:g2f_trx_dly_tap[5]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:365)
   (bcd-366   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_6  XYZ: (2 1 _6)  colM:A2F_21222  fc:g2f_rx_dpa_lock  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:366)
   (bcd-367   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_7  XYZ: (2 1 _7)  colM:A2F_21223  fc:g2f_rx_dpa_error  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:367)
   (bcd-368   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_8  XYZ: (2 1 _8)  colM:A2F_21224  fc:g2f_rx_dpa_phase[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:368)
   (bcd-369   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_9  XYZ: (2 1 _9)  colM:A2F_21225  fc:g2f_rx_dpa_phase[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:369)
   (bcd-370   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_10  XYZ: (2 1 _10)  colM:A2F_21226  fc:g2f_rx_dpa_phase[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:370)
   (bcd-371   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_24  XYZ: (2 1 _24)  colM:F2A_21240  fc:f2g_addr[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:371)
   (bcd-372   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_25  XYZ: (2 1 _25)  colM:F2A_21241  fc:f2g_addr[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:372)
   (bcd-373   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_26  XYZ: (2 1 _26)  colM:F2A_21242  fc:f2g_addr[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:373)
   (bcd-374   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_27  XYZ: (2 1 _27)  colM:F2A_21243  fc:f2g_addr[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:374)
   (bcd-375   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_28  XYZ: (2 1 _28)  colM:F2A_21244  fc:f2g_addr[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:375)
   (bcd-376   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_29  XYZ: (2 1 _29)  colM:F2A_21245  fc:f2g_trx_dly_ld  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:376)
   (bcd-377   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_30  XYZ: (2 1 _30)  colM:F2A_21246  fc:f2g_trx_dly_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:377)
   (bcd-378   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_31  XYZ: (2 1 _31)  colM:F2A_21247  fc:f2g_trx_dly_inc  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:378)
   (bcd-379   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_2_1_32  XYZ: (2 1 _32)  colM:F2A_21248  fc:f2g_rx_bitslip_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:379)
   (bcd-380   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_0  XYZ: (3 1 _0)  colM:A2F_21144  fc:g2f_rx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:380)
   (bcd-381   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_1  XYZ: (3 1 _1)  colM:A2F_21145  fc:g2f_rx_in[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:381)
   (bcd-382   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_2  XYZ: (3 1 _2)  colM:A2F_21146  fc:g2f_rx_in[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:9  #rx_modes:9  #tx_modes:0  row:382)
   (bcd-383   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_3  XYZ: (3 1 _3)  colM:A2F_21147  fc:g2f_rx_in[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:383)
   (bcd-384   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_4  XYZ: (3 1 _4)  colM:A2F_21148  fc:g2f_rx_in[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:7  #rx_modes:7  #tx_modes:0  row:384)
   (bcd-385   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_5  XYZ: (3 1 _5)  colM:A2F_21149  fc:g2f_rx_in[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:385)
   (bcd-386   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_6  XYZ: (3 1 _6)  colM:A2F_21150  fc:g2f_rx_in[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:386)
   (bcd-387   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_7  XYZ: (3 1 _7)  colM:A2F_21151  fc:g2f_rx_in[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:387)
   (bcd-388   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_8  XYZ: (3 1 _8)  colM:A2F_21152  fc:g2f_rx_in[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:388)
   (bcd-389   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_9  XYZ: (3 1 _9)  colM:A2F_21153  fc:g2f_rx_in[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:4  #rx_modes:4  #tx_modes:0  row:389)
   (bcd-390   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_10  XYZ: (3 1 _10)  colM:A2F_21154  fc:g2f_rx_in[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:2  #tx_modes:0  row:390)
   (bcd-391   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_11  XYZ: (3 1 _11)  colM:A2F_21155  fc:g2f_rx_lp_dp  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:391)
   (bcd-392   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_12  XYZ: (3 1 _12)  colM:A2F_21156  fc:g2f_rx_lp_dn  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:392)
   (bcd-393   grp:GBOX GPIO  Bank_H_1_2  HP_1_1_0N  AF21  ITP: FPGA_3_1_13  XYZ: (3 1 _13)  colM:A2F_21157  fc:g2f_rx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:393)
   (bcd-394   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_24  XYZ: (3 1 _24)  colM:F2A_21168  fc:f2g_rx_sfifo_reset_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:394)
   (bcd-395   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_25  XYZ: (3 1 _25)  colM:F2A_21169  fc:f2g_rx_dpa_restart_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:395)
   (bcd-396   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_26  XYZ: (3 1 _26)  colM:F2A_21170  fc:f2g_trx_reset_n_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:396)
   (bcd-397   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_27  XYZ: (3 1 _27)  colM:F2A_21171  fc:f2g_in_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:397)
   (bcd-398   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_28  XYZ: (3 1 _28)  colM:F2A_21172  fc:f2g_tx_oe_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:398)
   (bcd-399   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_29  XYZ: (3 1 _29)  colM:F2A_21173  fc:f2g_tx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:399)
   (bcd-400   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_30  XYZ: (3 1 _30)  colM:F2A_21174  fc:f2g_tx_out[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:400)
   (bcd-401   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_31  XYZ: (3 1 _31)  colM:F2A_21175  fc:f2g_tx_out[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:9  #rx_modes:0  #tx_modes:9  row:401)
   (bcd-402   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_32  XYZ: (3 1 _32)  colM:F2A_21176  fc:f2g_tx_out[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:402)
   (bcd-403   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_33  XYZ: (3 1 _33)  colM:F2A_21177  fc:f2g_tx_out[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:7  #rx_modes:0  #tx_modes:7  row:403)
   (bcd-404   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_34  XYZ: (3 1 _34)  colM:F2A_21178  fc:f2g_tx_out[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:404)
   (bcd-405   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_35  XYZ: (3 1 _35)  colM:F2A_21179  fc:f2g_tx_out[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:405)
   (bcd-406   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_36  XYZ: (3 1 _36)  colM:F2A_21180  fc:f2g_tx_out[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:406)
   (bcd-407   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_37  XYZ: (3 1 _37)  colM:F2A_21181  fc:f2g_tx_out[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:407)
   (bcd-408   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_38  XYZ: (3 1 _38)  colM:F2A_21182  fc:f2g_tx_out[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:4  #rx_modes:0  #tx_modes:4  row:408)
   (bcd-409   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_39  XYZ: (3 1 _39)  colM:F2A_21183  fc:f2g_tx_out[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:2  row:409)
   (bcd-410   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_40  XYZ: (3 1 _40)  colM:F2A_21184  fc:f2g_tx_clk_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:410)
   (bcd-411   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_41  XYZ: (3 1 _41)  colM:F2A_21185  fc:f2g_trx_hs_en  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:411)
   (bcd-412   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_42  XYZ: (3 1 _42)  colM:F2A_21186  fc:f2g_trx_lp_en  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:412)
   (bcd-413   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_43  XYZ: (3 1 _43)  colM:F2A_21187  fc:f2g_tx_lp_dp  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:413)
   (bcd-414   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_44  XYZ: (3 1 _44)  colM:F2A_21188  fc:f2g_tx_lp_dn  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:414)
   (bcd-415   grp:GBOX GPIO  Bank_H_1_1  HP_1_0_0P  AH18  ITP: FPGA_3_1_45  XYZ: (3 1 _45)  colM:F2A_21189  fc:f2g_rx_term_en  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:415)
   (bcd-416   grp:GBOX GPIO  Bank_H_1_2  HP_1_1_0N  AF21  ITP: FPGA_3_1_46  XYZ: (3 1 _46)  colM:F2A_21190  fc:f2g_rx_sfifo_reset_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:416)
   (bcd-417   grp:GBOX GPIO  Bank_H_1_2  HP_1_1_0N  AF21  ITP: FPGA_3_1_47  XYZ: (3 1 _47)  colM:F2A_21191  fc:f2g_rx_dpa_restart_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:417)
   (bcd-418   grp:GBOX GPIO  Bank_H_1_2  HP_1_1_0N  AF21  ITP: FPGA_3_1_48  XYZ: (3 1 _48)  colM:F2A_21192  fc:f2g_trx_reset_n_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:418)
   (bcd-419   grp:GBOX GPIO  Bank_H_1_2  HP_1_1_0N  AF21  ITP: FPGA_3_1_49  XYZ: (3 1 _49)  colM:F2A_21193  fc:f2g_in_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:419)
   (bcd-420   grp:GBOX GPIO  Bank_H_1_2  HP_1_1_0N  AF21  ITP: FPGA_3_1_50  XYZ: (3 1 _50)  colM:F2A_21194  fc:f2g_tx_oe_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:420)
   (bcd-421   grp:GBOX GPIO  Bank_H_1_2  HP_1_1_0N  AF21  ITP: FPGA_3_1_51  XYZ: (3 1 _51)  colM:F2A_21195  fc:f2g_tx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:421)
   (bcd-422   grp:GBOX GPIO  Bank_H_1_2  HP_1_1_0N  AF21  ITP: FPGA_3_1_52  XYZ: (3 1 _52)  colM:F2A_21196  fc:f2g_tx_clk_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:422)
   (bcd-423   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_0  XYZ: (5 1 _0)  colM:A2F_21000  fc:g2f_trx_dly_tap[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:423)
   (bcd-424   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_1  XYZ: (5 1 _1)  colM:A2F_21001  fc:g2f_trx_dly_tap[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:424)
   (bcd-425   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_2  XYZ: (5 1 _2)  colM:A2F_21002  fc:g2f_trx_dly_tap[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:425)
   (bcd-426   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_3  XYZ: (5 1 _3)  colM:A2F_21003  fc:g2f_trx_dly_tap[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:426)
   (bcd-427   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_4  XYZ: (5 1 _4)  colM:A2F_21004  fc:g2f_trx_dly_tap[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:427)
   (bcd-428   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_5  XYZ: (5 1 _5)  colM:A2F_21005  fc:g2f_trx_dly_tap[5]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Input_dir  is_input:1  #modes:34  #rx_modes:17  #tx_modes:17  row:428)
   (bcd-429   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_6  XYZ: (5 1 _6)  colM:A2F_21006  fc:g2f_rx_dpa_lock  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:429)
   (bcd-430   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_7  XYZ: (5 1 _7)  colM:A2F_21007  fc:g2f_rx_dpa_error  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:430)
   (bcd-431   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_8  XYZ: (5 1 _8)  colM:A2F_21008  fc:g2f_rx_dpa_phase[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:431)
   (bcd-432   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_9  XYZ: (5 1 _9)  colM:A2F_21009  fc:g2f_rx_dpa_phase[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:432)
   (bcd-433   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_10  XYZ: (5 1 _10)  colM:A2F_21010  fc:g2f_rx_dpa_phase[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:17  #rx_modes:17  #tx_modes:0  row:433)
   (bcd-434   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_24  XYZ: (5 1 _24)  colM:F2A_21024  fc:f2g_addr[0]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:434)
   (bcd-435   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_25  XYZ: (5 1 _25)  colM:F2A_21025  fc:f2g_addr[1]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:435)
   (bcd-436   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_26  XYZ: (5 1 _26)  colM:F2A_21026  fc:f2g_addr[2]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:436)
   (bcd-437   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_27  XYZ: (5 1 _27)  colM:F2A_21027  fc:f2g_addr[3]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:437)
   (bcd-438   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_28  XYZ: (5 1 _28)  colM:F2A_21028  fc:f2g_addr[4]  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:438)
   (bcd-439   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_29  XYZ: (5 1 _29)  colM:F2A_21029  fc:f2g_trx_dly_ld  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:439)
   (bcd-440   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_30  XYZ: (5 1 _30)  colM:F2A_21030  fc:f2g_trx_dly_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:440)
   (bcd-441   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_31  XYZ: (5 1 _31)  colM:F2A_21031  fc:f2g_trx_dly_inc  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:441)
   (bcd-442   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_5_1_32  XYZ: (5 1 _32)  colM:F2A_21032  fc:f2g_rx_bitslip_adj  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:442)
   (bcd-443   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_0  XYZ: (6 1 _0)  colM:A2F_20928  fc:g2f_rx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:443)
   (bcd-444   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_1  XYZ: (6 1 _1)  colM:A2F_20929  fc:g2f_rx_in[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:444)
   (bcd-445   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_2  XYZ: (6 1 _2)  colM:A2F_20930  fc:g2f_rx_in[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:9  #rx_modes:9  #tx_modes:0  row:445)
   (bcd-446   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_3  XYZ: (6 1 _3)  colM:A2F_20931  fc:g2f_rx_in[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:446)
   (bcd-447   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_4  XYZ: (6 1 _4)  colM:A2F_20932  fc:g2f_rx_in[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:7  #rx_modes:7  #tx_modes:0  row:447)
   (bcd-448   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_5  XYZ: (6 1 _5)  colM:A2F_20933  fc:g2f_rx_in[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:448)
   (bcd-449   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_6  XYZ: (6 1 _6)  colM:A2F_20934  fc:g2f_rx_in[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:11  #rx_modes:11  #tx_modes:0  row:449)
   (bcd-450   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_7  XYZ: (6 1 _7)  colM:A2F_20935  fc:g2f_rx_in[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:8  #rx_modes:8  #tx_modes:0  row:450)
   (bcd-451   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_8  XYZ: (6 1 _8)  colM:A2F_20936  fc:g2f_rx_in[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:451)
   (bcd-452   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_9  XYZ: (6 1 _9)  colM:A2F_20937  fc:g2f_rx_in[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:4  #rx_modes:4  #tx_modes:0  row:452)
   (bcd-453   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_10  XYZ: (6 1 _10)  colM:A2F_20938  fc:g2f_rx_in[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:2  #rx_modes:2  #tx_modes:0  row:453)
   (bcd-454   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_11  XYZ: (6 1 _11)  colM:A2F_20939  fc:g2f_rx_lp_dp  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:454)
   (bcd-455   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_12  XYZ: (6 1 _12)  colM:A2F_20940  fc:g2f_rx_lp_dn  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Input_dir  is_input:1  #modes:1  #rx_modes:0  #tx_modes:0  row:455)
   (bcd-456   grp:GBOX GPIO  Bank_H_2_2  HP_2_1_0N  AG6  ITP: FPGA_6_1_13  XYZ: (6 1 _13)  colM:A2F_20941  fc:g2f_rx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Input_dir  is_input:1  #modes:6  #rx_modes:6  #tx_modes:0  row:456)
   (bcd-457   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_24  XYZ: (6 1 _24)  colM:F2A_20952  fc:f2g_rx_sfifo_reset_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:457)
   (bcd-458   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_25  XYZ: (6 1 _25)  colM:F2A_20953  fc:f2g_rx_dpa_restart_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:17  #rx_modes:17  #tx_modes:0  row:458)
   (bcd-459   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_26  XYZ: (6 1 _26)  colM:F2A_20954  fc:f2g_trx_reset_n_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:459)
   (bcd-460   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_27  XYZ: (6 1 _27)  colM:F2A_20955  fc:f2g_in_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:460)
   (bcd-461   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_28  XYZ: (6 1 _28)  colM:F2A_20956  fc:f2g_tx_oe_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:28  #rx_modes:17  #tx_modes:11  row:461)
   (bcd-462   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_29  XYZ: (6 1 _29)  colM:F2A_20957  fc:f2g_tx_dvalid_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:462)
   (bcd-463   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_30  XYZ: (6 1 _30)  colM:F2A_20958  fc:f2g_tx_out[0]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:463)
   (bcd-464   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_31  XYZ: (6 1 _31)  colM:F2A_20959  fc:f2g_tx_out[1]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:9  #rx_modes:0  #tx_modes:9  row:464)
   (bcd-465   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_32  XYZ: (6 1 _32)  colM:F2A_20960  fc:f2g_tx_out[2]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:465)
   (bcd-466   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_33  XYZ: (6 1 _33)  colM:F2A_20961  fc:f2g_tx_out[3]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:7  #rx_modes:0  #tx_modes:7  row:466)
   (bcd-467   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_34  XYZ: (6 1 _34)  colM:F2A_20962  fc:f2g_tx_out[4]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:467)
   (bcd-468   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_35  XYZ: (6 1 _35)  colM:F2A_20963  fc:f2g_tx_out[5]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:11  #rx_modes:0  #tx_modes:11  row:468)
   (bcd-469   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_36  XYZ: (6 1 _36)  colM:F2A_20964  fc:f2g_tx_out[6]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:8  #rx_modes:0  #tx_modes:8  row:469)
   (bcd-470   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_37  XYZ: (6 1 _37)  colM:F2A_20965  fc:f2g_tx_out[7]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:0  #tx_modes:6  row:470)
   (bcd-471   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_38  XYZ: (6 1 _38)  colM:F2A_20966  fc:f2g_tx_out[8]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:4  #rx_modes:0  #tx_modes:4  row:471)
   (bcd-472   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_39  XYZ: (6 1 _39)  colM:F2A_20967  fc:f2g_tx_out[9]_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Output_dir  colM_dir:Output_dir  is_input:0  #modes:2  #rx_modes:0  #tx_modes:2  row:472)
   (bcd-473   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_40  XYZ: (6 1 _40)  colM:F2A_20968  fc:f2g_tx_clk_en_A  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:473)
   (bcd-474   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_41  XYZ: (6 1 _41)  colM:F2A_20969  fc:f2g_trx_hs_en  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:474)
   (bcd-475   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_42  XYZ: (6 1 _42)  colM:F2A_20970  fc:f2g_trx_lp_en  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:475)
   (bcd-476   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_43  XYZ: (6 1 _43)  colM:F2A_20971  fc:f2g_tx_lp_dp  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:476)
   (bcd-477   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_44  XYZ: (6 1 _44)  colM:F2A_20972  fc:f2g_tx_lp_dn  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:477)
   (bcd-478   grp:GBOX GPIO  Bank_H_2_1  HP_2_0_0P  AH8  ITP: FPGA_6_1_45  XYZ: (6 1 _45)  colM:F2A_20973  fc:f2g_rx_term_en  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:No_dir  colM_dir:Output_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:478)
   (bcd-479   grp:GBOX GPIO  Bank_H_2_2  HP_2_1_0N  AG6  ITP: FPGA_6_1_46  XYZ: (6 1 _46)  colM:F2A_20974  fc:f2g_rx_sfifo_reset_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:479)
   (bcd-480   grp:GBOX GPIO  Bank_H_2_2  HP_2_1_0N  AG6  ITP: FPGA_6_1_47  XYZ: (6 1 _47)  colM:F2A_20975  fc:f2g_rx_dpa_restart_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:Input_dir  colM_dir:Output_dir  is_input:0  #modes:6  #rx_modes:6  #tx_modes:0  row:480)
   (bcd-481   grp:GBOX GPIO  Bank_H_2_2  HP_2_1_0N  AG6  ITP: FPGA_6_1_48  XYZ: (6 1 _48)  colM:F2A_20976  fc:f2g_trx_reset_n_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:481)
   (bcd-482   grp:GBOX GPIO  Bank_H_2_2  HP_2_1_0N  AG6  ITP: FPGA_6_1_49  XYZ: (6 1 _49)  colM:F2A_20977  fc:f2g_in_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:482)
   (bcd-483   grp:GBOX GPIO  Bank_H_2_2  HP_2_1_0N  AG6  ITP: FPGA_6_1_50  XYZ: (6 1 _50)  colM:F2A_20978  fc:f2g_tx_oe_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:483)
   (bcd-484   grp:GBOX GPIO  Bank_H_2_2  HP_2_1_0N  AG6  ITP: FPGA_6_1_51  XYZ: (6 1 _51)  colM:F2A_20979  fc:f2g_tx_dvalid_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:HasBoth_dir  colM_dir:Output_dir  is_input:0  #modes:12  #rx_modes:6  #tx_modes:6  row:484)
   (bcd-485   grp:GBOX GPIO  Bank_H_2_2  HP_2_1_0N  AG6  ITP: FPGA_6_1_52  XYZ: (6 1 _52)  colM:F2A_20980  fc:f2g_tx_clk_en_B  ci:  axi:0  isGPIO:0  isGB_GPIO:1  rxtx_dir:AllEnabled_dir  colM_dir:Output_dir  is_input:0  #modes:34  #rx_modes:17  #tx_modes:17  row:485)
   (bcd-486   grp:PUFF POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:486)
   (bcd-487   grp:PUFF POWER PINS  PUFF_VDD2  VCC_PUF  J10  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:487)
   (bcd-488   grp:PUFF POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:488)
   (bcd-489   grp:PLL-5 POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:489)
   (bcd-490   grp:PLL-5 POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:490)
   (bcd-491   grp:PLL-5 POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:491)
   (bcd-492   grp:PLL-5 POWER PINS  PLL_SOC_VDDHV  VCC_AUX  J13  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:492)
   (bcd-493   grp:PLL-5 POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:493)
   (bcd-494   grp:PLL-5 POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:494)
   (bcd-495   grp:PLL-5 POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:495)
   (bcd-496   grp:PLL-5 POWER PINS  PLL_G2_VDDHV  VCC_AUX  V12  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:496)
   (bcd-497   grp:PLL-5 POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:497)
   (bcd-498   grp:PLL-5 POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:498)
   (bcd-499   grp:PLL-5 POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:499)
   (bcd-500   grp:PLL-5 POWER PINS  PLL_G1_VDDHV  VCC_AUX  V18  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:500)
   (bcd-501   grp:RC_OSC POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:501)
   (bcd-502   grp:RC_OSC POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:502)
   (bcd-503   grp:RC_OSC POWER PINS  RC_OSC_VDD18  VCC_RC_OSC    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:503)
   (bcd-504   grp:FABRIC 9-GPIO BANK POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:504)
   (bcd-505   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VR_2_VDDIO  VCC_HR_IO_5  R9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:505)
   (bcd-506   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VR_2_VDDIO  VCC_HR_IO_5  R9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:506)
   (bcd-507   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VR_2_VDDIO  VCC_HR_IO_5  R9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:507)
   (bcd-508   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VR_2_VDD1P8  VCC_HR_AUX_5  T10  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:508)
   (bcd-509   grp:FABRIC 9-GPIO BANK POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:509)
   (bcd-510   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VR_1_VDDIO  VCC_HR_IO_4  L9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:510)
   (bcd-511   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VR_1_VDDIO  VCC_HR_IO_4  L9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:511)
   (bcd-512   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VR_1_VDDIO  VCC_HR_IO_4  L9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:512)
   (bcd-513   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VR_1_VDD1P8  VCC_HR_AUX_4  M10  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:513)
   (bcd-514   grp:FABRIC 9-GPIO BANK POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:514)
   (bcd-515   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VL_2_VDDIO  VCC_HR_IO_2  R20  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:515)
   (bcd-516   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VL_2_VDDIO  VCC_HR_IO_2  R20  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:516)
   (bcd-517   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VL_2_VDDIO  VCC_HR_IO_2  R20  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:517)
   (bcd-518   grp:FABRIC 9-GPIO BANK POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:518)
   (bcd-519   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VL_1_VDDIO  VCC_HR_IO_1  M20  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:519)
   (bcd-520   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VL_1_VDDIO  VCC_HR_IO_1  M20  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:520)
   (bcd-521   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VL_2_VDD1P8  VCC_HR_AUX_2  T19  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:521)
   (bcd-522   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VL_1_VDDIO  VCC_HR_IO_1  M20  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:522)
   (bcd-523   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_VL_1_VDD1P8  VCC_HR_AUX_1  N19  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:523)
   (bcd-524   grp:FABRIC 9-GPIO BANK POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:524)
   (bcd-525   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_H_2_VDDIO  VCC_HP_IO_2  Y12  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:525)
   (bcd-526   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_H_2_VDDIO  VCC_HP_IO_2  Y12  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:526)
   (bcd-527   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_H_2_VDDIO  VCC_HP_IO_2  Y12  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:527)
   (bcd-528   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_H_2_RCAL  HP_RCAL_2  W16  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:528)
   (bcd-529   grp:FABRIC 9-GPIO BANK POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:529)
   (bcd-530   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_H_1_VDDIO  VCC_HP_IO_1    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:530)
   (bcd-531   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_H_1_VDDIO  VCC_HP_IO_1    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:531)
   (bcd-532   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_H_1_VDDIO  VCC_HP_IO_1    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:532)
   (bcd-533   grp:FABRIC 9-GPIO BANK POWER PINS  FABRIC_Bank_H_1_RCAL  HP_RCAL_1  Y20  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:533)
   (bcd-534   grp:PVT CTRL POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:534)
   (bcd-535   grp:PVT CTRL POWER PINS  PVT_CTRL_VDDO  VCC_SENSOR  L19  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:535)
   (bcd-536   grp:PVT CTRL POWER PINS  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:536)
   (bcd-537   grp:SOC HV IO BANK POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:537)
   (bcd-538   grp:SOC HV IO BANK POWER PINS  SOC_GPIO_HV_2_VDDIO  VCC_SOC_IO  G9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:538)
   (bcd-539   grp:SOC HV IO BANK POWER PINS  SOC_GPIO_HV_2_VDDIO  VCC_SOC_IO  G9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:539)
   (bcd-540   grp:SOC HV IO BANK POWER PINS  SOC_GPIO_HV_2_VDDIO  VCC_SOC_IO  G9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:540)
   (bcd-541   grp:SOC HV IO BANK POWER PINS  SOC_GPIO_HV_2_VDD1P8  VCC_SOC_AUX  G11  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:541)
   (bcd-542   grp:SOC HV IO BANK POWER PINS  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:542)
   (bcd-543   grp:SOC HV IO BANK POWER PINS  SOC_GPIO_HV_1_VDDIO  VCC_BOOT_IO  F9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:543)
   (bcd-544   grp:SOC HV IO BANK POWER PINS  SOC_GPIO_HV_1_VDDIO  VCC_BOOT_IO  F9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:544)
   (bcd-545   grp:SOC HV IO BANK POWER PINS  SOC_GPIO_HV_1_VDDIO  VCC_BOOT_IO  F9  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:545)
   (bcd-546   grp:SOC HV IO BANK POWER PINS  SOC_GPIO_HV_1_VDD1P8  VCC_BOOT_AUX  F11  ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:546)
   (bcd-547   grp:DIGITAL POWER  VDD  VCC_CORE    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:547)
   (bcd-548   grp:DIGITAL GROUND  VSS  GND    ITP:   XYZ: (-1 -1 _-1)  colM:  fc:  ci:  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:548)
--- BCD dump ^^^ (nr=549)

createTiles:  num_rows= 549  sz_bcd_good= 470
createTiles:  first_valid_k= 0  max_x_= 10  max_y_= 8
  sz= 150
  num_invalidated= 12  sz= 150
createTiles:  tiles_.size()= 138
(tile-0   loc: (2,8)  colB: GPIO_A_0  beg_row:0  #used=0  #a2f=0  #f2a=1)
(tile-1   loc: (2,8)  colB: GPIO_A_1  beg_row:1  #used=0  #a2f=0  #f2a=1)
(tile-2   loc: (2,8)  colB: GPIO_A_2  beg_row:2  #used=0  #a2f=0  #f2a=1)
(tile-3   loc: (2,8)  colB: GPIO_A_3  beg_row:3  #used=0  #a2f=0  #f2a=1)
(tile-4   loc: (2,8)  colB: GPIO_A_4  beg_row:4  #used=0  #a2f=0  #f2a=1)
(tile-5   loc: (2,8)  colB: GPIO_A_5  beg_row:5  #used=0  #a2f=0  #f2a=1)
(tile-6   loc: (2,8)  colB: GPIO_A_6  beg_row:6  #used=0  #a2f=0  #f2a=1)
(tile-7   loc: (2,8)  colB: GPIO_A_7  beg_row:7  #used=0  #a2f=0  #f2a=1)
(tile-8   loc: (2,8)  colB: GPIO_B_0  beg_row:8  #used=0  #a2f=0  #f2a=1)
(tile-9   loc: (2,8)  colB: GPIO_B_1  beg_row:9  #used=0  #a2f=0  #f2a=1)
(tile-10   loc: (2,8)  colB: GPIO_B_2  beg_row:10  #used=0  #a2f=0  #f2a=1)
(tile-11   loc: (2,8)  colB: GPIO_B_3  beg_row:11  #used=0  #a2f=0  #f2a=1)
(tile-12   loc: (2,8)  colB: GPIO_B_4  beg_row:12  #used=0  #a2f=0  #f2a=1)
(tile-13   loc: (2,8)  colB: GPIO_B_5  beg_row:13  #used=0  #a2f=0  #f2a=1)
(tile-14   loc: (2,8)  colB: GPIO_B_6  beg_row:14  #used=0  #a2f=0  #f2a=1)
(tile-15   loc: (2,8)  colB: GPIO_B_7  beg_row:15  #used=0  #a2f=0  #f2a=1)
(tile-16   loc: (3,8)  colB: GPIO_B_8  beg_row:16  #used=0  #a2f=0  #f2a=1)
(tile-17   loc: (3,8)  colB: GPIO_B_9  beg_row:17  #used=0  #a2f=0  #f2a=1)
(tile-18   loc: (3,8)  colB: GPIO_B_10  beg_row:18  #used=0  #a2f=0  #f2a=1)
(tile-19   loc: (3,8)  colB: GPIO_B_11  beg_row:19  #used=0  #a2f=0  #f2a=1)
(tile-20   loc: (3,8)  colB: GPIO_B_12  beg_row:20  #used=0  #a2f=0  #f2a=1)
(tile-21   loc: (3,8)  colB: GPIO_B_13  beg_row:21  #used=0  #a2f=0  #f2a=1)
(tile-22   loc: (3,8)  colB: GPIO_B_14  beg_row:22  #used=0  #a2f=0  #f2a=1)
(tile-23   loc: (3,8)  colB: GPIO_B_15  beg_row:23  #used=0  #a2f=0  #f2a=1)
(tile-24   loc: (3,8)  colB: GPIO_C_0  beg_row:24  #used=0  #a2f=0  #f2a=1)
(tile-25   loc: (3,8)  colB: GPIO_C_1  beg_row:25  #used=0  #a2f=0  #f2a=1)
(tile-26   loc: (3,8)  colB: GPIO_C_2  beg_row:26  #used=0  #a2f=0  #f2a=1)
(tile-27   loc: (3,8)  colB: GPIO_C_3  beg_row:27  #used=0  #a2f=0  #f2a=1)
(tile-28   loc: (3,8)  colB: GPIO_C_4  beg_row:28  #used=0  #a2f=0  #f2a=1)
(tile-29   loc: (3,8)  colB: GPIO_C_5  beg_row:29  #used=0  #a2f=0  #f2a=1)
(tile-30   loc: (3,8)  colB: GPIO_C_6  beg_row:30  #used=0  #a2f=0  #f2a=1)
(tile-31   loc: (3,8)  colB: GPIO_C_7  beg_row:31  #used=0  #a2f=0  #f2a=1)
(tile-32   loc: (3,8)  colB: GPIO_C_8  beg_row:32  #used=0  #a2f=0  #f2a=1)
(tile-33   loc: (3,8)  colB: GPIO_C_9  beg_row:33  #used=0  #a2f=0  #f2a=1)
(tile-34   loc: (3,8)  colB: GPIO_C_10  beg_row:34  #used=0  #a2f=0  #f2a=1)
(tile-35   loc: (3,8)  colB: GPIO_C_11  beg_row:35  #used=0  #a2f=0  #f2a=1)
(tile-36   loc: (3,8)  colB: GPIO_C_12  beg_row:36  #used=0  #a2f=0  #f2a=1)
(tile-37   loc: (3,8)  colB: GPIO_C_13  beg_row:37  #used=0  #a2f=0  #f2a=1)
(tile-38   loc: (3,8)  colB: GPIO_C_14  beg_row:38  #used=0  #a2f=0  #f2a=1)
(tile-39   loc: (3,8)  colB: GPIO_C_15  beg_row:39  #used=0  #a2f=0  #f2a=1)
(tile-40   loc: (5,8)  colB: GPIO_A_0  beg_row:40  #used=0  #a2f=1  #f2a=0)
(tile-41   loc: (5,8)  colB: GPIO_A_1  beg_row:41  #used=0  #a2f=1  #f2a=0)
(tile-42   loc: (5,8)  colB: GPIO_A_2  beg_row:42  #used=0  #a2f=1  #f2a=0)
(tile-43   loc: (5,8)  colB: GPIO_A_3  beg_row:43  #used=0  #a2f=1  #f2a=0)
(tile-44   loc: (5,8)  colB: GPIO_A_4  beg_row:44  #used=0  #a2f=1  #f2a=0)
(tile-45   loc: (5,8)  colB: GPIO_A_5  beg_row:45  #used=0  #a2f=1  #f2a=0)
(tile-46   loc: (5,8)  colB: GPIO_A_6  beg_row:46  #used=0  #a2f=1  #f2a=0)
(tile-47   loc: (5,8)  colB: GPIO_A_7  beg_row:47  #used=0  #a2f=1  #f2a=0)
(tile-48   loc: (5,8)  colB: GPIO_B_0  beg_row:48  #used=0  #a2f=1  #f2a=0)
(tile-49   loc: (5,8)  colB: GPIO_B_1  beg_row:49  #used=0  #a2f=1  #f2a=0)
(tile-50   loc: (5,8)  colB: GPIO_B_2  beg_row:50  #used=0  #a2f=1  #f2a=0)
(tile-51   loc: (5,8)  colB: GPIO_B_3  beg_row:51  #used=0  #a2f=1  #f2a=0)
(tile-52   loc: (5,8)  colB: GPIO_B_4  beg_row:52  #used=0  #a2f=1  #f2a=0)
(tile-53   loc: (5,8)  colB: GPIO_B_5  beg_row:53  #used=0  #a2f=1  #f2a=0)
(tile-54   loc: (5,8)  colB: GPIO_B_6  beg_row:54  #used=0  #a2f=1  #f2a=0)
(tile-55   loc: (5,8)  colB: GPIO_B_7  beg_row:55  #used=0  #a2f=1  #f2a=0)
(tile-56   loc: (6,8)  colB: GPIO_B_8  beg_row:56  #used=0  #a2f=1  #f2a=0)
(tile-57   loc: (6,8)  colB: GPIO_B_9  beg_row:57  #used=0  #a2f=1  #f2a=0)
(tile-58   loc: (6,8)  colB: GPIO_B_10  beg_row:58  #used=0  #a2f=1  #f2a=0)
(tile-59   loc: (6,8)  colB: GPIO_B_11  beg_row:59  #used=0  #a2f=1  #f2a=0)
(tile-60   loc: (6,8)  colB: GPIO_B_12  beg_row:60  #used=0  #a2f=1  #f2a=0)
(tile-61   loc: (6,8)  colB: GPIO_B_13  beg_row:61  #used=0  #a2f=1  #f2a=0)
(tile-62   loc: (6,8)  colB: GPIO_B_14  beg_row:62  #used=0  #a2f=1  #f2a=0)
(tile-63   loc: (6,8)  colB: GPIO_B_15  beg_row:63  #used=0  #a2f=1  #f2a=0)
(tile-64   loc: (6,8)  colB: GPIO_C_0  beg_row:64  #used=0  #a2f=1  #f2a=0)
(tile-65   loc: (6,8)  colB: GPIO_C_1  beg_row:65  #used=0  #a2f=1  #f2a=0)
(tile-66   loc: (6,8)  colB: GPIO_C_2  beg_row:66  #used=0  #a2f=1  #f2a=0)
(tile-67   loc: (6,8)  colB: GPIO_C_3  beg_row:67  #used=0  #a2f=1  #f2a=0)
(tile-68   loc: (6,8)  colB: GPIO_C_4  beg_row:68  #used=0  #a2f=1  #f2a=0)
(tile-69   loc: (6,8)  colB: GPIO_C_5  beg_row:69  #used=0  #a2f=1  #f2a=0)
(tile-70   loc: (6,8)  colB: GPIO_C_6  beg_row:70  #used=0  #a2f=1  #f2a=0)
(tile-71   loc: (6,8)  colB: GPIO_C_7  beg_row:71  #used=0  #a2f=1  #f2a=0)
(tile-72   loc: (8,8)  colB: GPIO_C_8  beg_row:72  #used=0  #a2f=1  #f2a=0)
(tile-73   loc: (8,8)  colB: GPIO_C_9  beg_row:73  #used=0  #a2f=1  #f2a=0)
(tile-74   loc: (8,8)  colB: GPIO_C_10  beg_row:74  #used=0  #a2f=1  #f2a=0)
(tile-75   loc: (8,8)  colB: GPIO_C_11  beg_row:75  #used=0  #a2f=1  #f2a=0)
(tile-76   loc: (8,8)  colB: GPIO_C_12  beg_row:76  #used=0  #a2f=1  #f2a=0)
(tile-77   loc: (8,8)  colB: GPIO_C_13  beg_row:77  #used=0  #a2f=1  #f2a=0)
(tile-78   loc: (8,8)  colB: GPIO_C_14  beg_row:78  #used=0  #a2f=1  #f2a=0)
(tile-79   loc: (8,8)  colB: GPIO_C_15  beg_row:79  #used=0  #a2f=1  #f2a=0)
(tile-80   loc: (9,8)  colB: GPIO_A_0  beg_row:80  #used=0  #a2f=0  #f2a=1)
(tile-81   loc: (9,8)  colB: GPIO_A_1  beg_row:81  #used=0  #a2f=0  #f2a=1)
(tile-82   loc: (9,8)  colB: GPIO_A_2  beg_row:82  #used=0  #a2f=0  #f2a=1)
(tile-83   loc: (9,8)  colB: GPIO_A_3  beg_row:83  #used=0  #a2f=0  #f2a=1)
(tile-84   loc: (9,8)  colB: GPIO_A_4  beg_row:84  #used=0  #a2f=0  #f2a=1)
(tile-85   loc: (9,8)  colB: GPIO_A_5  beg_row:85  #used=0  #a2f=0  #f2a=1)
(tile-86   loc: (9,8)  colB: GPIO_A_6  beg_row:86  #used=0  #a2f=0  #f2a=1)
(tile-87   loc: (9,8)  colB: GPIO_A_7  beg_row:87  #used=0  #a2f=0  #f2a=1)
(tile-88   loc: (9,8)  colB: GPIO_B_0  beg_row:88  #used=0  #a2f=0  #f2a=1)
(tile-89   loc: (9,8)  colB: GPIO_B_1  beg_row:89  #used=0  #a2f=0  #f2a=1)
(tile-90   loc: (9,8)  colB: GPIO_B_2  beg_row:90  #used=0  #a2f=0  #f2a=1)
(tile-91   loc: (9,8)  colB: GPIO_B_3  beg_row:91  #used=0  #a2f=0  #f2a=1)
(tile-92   loc: (9,8)  colB: GPIO_B_4  beg_row:92  #used=0  #a2f=0  #f2a=1)
(tile-93   loc: (9,8)  colB: GPIO_B_5  beg_row:93  #used=0  #a2f=0  #f2a=1)
(tile-94   loc: (9,8)  colB: GPIO_B_6  beg_row:94  #used=0  #a2f=0  #f2a=1)
(tile-95   loc: (9,8)  colB: GPIO_B_7  beg_row:95  #used=0  #a2f=0  #f2a=1)
(tile-96   loc: (9,8)  colB: GPIO_B_8  beg_row:96  #used=0  #a2f=0  #f2a=1)
(tile-97   loc: (9,8)  colB: GPIO_B_9  beg_row:97  #used=0  #a2f=0  #f2a=1)
(tile-98   loc: (9,8)  colB: GPIO_B_10  beg_row:98  #used=0  #a2f=0  #f2a=1)
(tile-99   loc: (9,8)  colB: GPIO_B_11  beg_row:99  #used=0  #a2f=0  #f2a=1)
(tile-100   loc: (9,8)  colB: GPIO_B_12  beg_row:100  #used=0  #a2f=0  #f2a=1)
(tile-101   loc: (9,8)  colB: GPIO_B_13  beg_row:101  #used=0  #a2f=0  #f2a=1)
(tile-102   loc: (9,8)  colB: GPIO_B_14  beg_row:102  #used=0  #a2f=0  #f2a=1)
(tile-103   loc: (9,8)  colB: GPIO_B_15  beg_row:103  #used=0  #a2f=0  #f2a=1)
(tile-104   loc: (2,8)  colB: GPIO_C_0  beg_row:104  #used=0  #a2f=0  #f2a=1)
(tile-105   loc: (2,8)  colB: GPIO_C_1  beg_row:105  #used=0  #a2f=0  #f2a=1)
(tile-106   loc: (2,8)  colB: GPIO_C_2  beg_row:106  #used=0  #a2f=0  #f2a=1)
(tile-107   loc: (2,8)  colB: GPIO_C_3  beg_row:107  #used=0  #a2f=0  #f2a=1)
(tile-108   loc: (2,8)  colB: GPIO_C_4  beg_row:108  #used=0  #a2f=0  #f2a=1)
(tile-109   loc: (2,8)  colB: GPIO_C_5  beg_row:109  #used=0  #a2f=0  #f2a=1)
(tile-110   loc: (2,8)  colB: GPIO_C_6  beg_row:110  #used=0  #a2f=0  #f2a=1)
(tile-111   loc: (2,8)  colB: GPIO_C_7  beg_row:111  #used=0  #a2f=0  #f2a=1)
(tile-112   loc: (5,8)  colB: GPIO_C_8  beg_row:112  #used=0  #a2f=0  #f2a=1)
(tile-113   loc: (5,8)  colB: GPIO_C_9  beg_row:113  #used=0  #a2f=0  #f2a=1)
(tile-114   loc: (5,8)  colB: GPIO_C_10  beg_row:114  #used=0  #a2f=0  #f2a=1)
(tile-115   loc: (5,8)  colB: GPIO_C_11  beg_row:115  #used=0  #a2f=0  #f2a=1)
(tile-116   loc: (5,8)  colB: GPIO_C_12  beg_row:116  #used=0  #a2f=0  #f2a=1)
(tile-117   loc: (5,8)  colB: GPIO_C_13  beg_row:117  #used=0  #a2f=0  #f2a=1)
(tile-118   loc: (5,8)  colB: GPIO_C_14  beg_row:118  #used=0  #a2f=0  #f2a=1)
(tile-119   loc: (5,8)  colB: GPIO_C_15  beg_row:119  #used=0  #a2f=0  #f2a=1)
(tile-120   loc: (1,2)  colB: Bank_VL_1_1  beg_row:136  #used=0  #a2f=11  #f2a=9)
(tile-121   loc: (1,3)  colB: Bank_VL_1_1  beg_row:156  #used=0  #a2f=11  #f2a=17)
(tile-122   loc: (1,3)  colB: Bank_VL_1_2  beg_row:167  #used=0  #a2f=1  #f2a=7)
(tile-123   loc: (1,4)  colB: Bank_VL_2_1  beg_row:192  #used=0  #a2f=11  #f2a=9)
(tile-124   loc: (1,5)  colB: Bank_VL_2_1  beg_row:212  #used=0  #a2f=11  #f2a=17)
(tile-125   loc: (1,5)  colB: Bank_VL_2_2  beg_row:223  #used=0  #a2f=1  #f2a=7)
(tile-126   loc: (10,2)  colB: Bank_VR_1_1  beg_row:248  #used=0  #a2f=11  #f2a=9)
(tile-127   loc: (10,3)  colB: Bank_VR_1_1  beg_row:268  #used=0  #a2f=11  #f2a=17)
(tile-128   loc: (10,3)  colB: Bank_VR_1_2  beg_row:279  #used=0  #a2f=1  #f2a=7)
(tile-129   loc: (10,4)  colB: Bank_VR_2_1  beg_row:304  #used=0  #a2f=11  #f2a=9)
(tile-130   loc: (10,5)  colB: Bank_VR_2_1  beg_row:324  #used=0  #a2f=11  #f2a=17)
(tile-131   loc: (10,5)  colB: Bank_VR_2_2  beg_row:335  #used=0  #a2f=1  #f2a=7)
(tile-132   loc: (2,1)  colB: Bank_H_1_1  beg_row:360  #used=0  #a2f=11  #f2a=9)
(tile-133   loc: (3,1)  colB: Bank_H_1_1  beg_row:380  #used=0  #a2f=13  #f2a=22)
(tile-134   loc: (3,1)  colB: Bank_H_1_2  beg_row:393  #used=0  #a2f=1  #f2a=7)
(tile-135   loc: (5,1)  colB: Bank_H_2_1  beg_row:423  #used=0  #a2f=11  #f2a=9)
(tile-136   loc: (6,1)  colB: Bank_H_2_1  beg_row:443  #used=0  #a2f=13  #f2a=22)
(tile-137   loc: (6,1)  colB: Bank_H_2_2  beg_row:456  #used=0  #a2f=1  #f2a=7)
created Tiles:  tiles_.size()= 138
num_bidi= 138
bcd_stats( numRows= 549 )
              No_dir : 213
           Input_dir : 132
          Output_dir : 66
         HasBoth_dir : 42
      AllEnabled_dir : 96
        #AXI = 0
       #GPIO = 120
  #GBOX_GPIO = 350
   #inp_colm A2F = 182
   #out_colm F2A = 288

+++ bcd_AXI_ dump (0) ::: Bump/Pin Name , Customer Name , Ball ID , IO_tile_pin :::
--- bcd_AXI_ dump (n=0)

print_csv()
#row	Bump/Pin Name 	 Customer Name 	 Ball ID 	 IO_tile_pin	 IO_tile_pin_x	IO_tile_pin_y	IO_tile_pin_z 	 Customer Internal Name
-------------------------------------------------------------------------------------------------------------------------------------------
2          GPIO_A_0  BOOT_CONFIG_DONE_GPIO_0      D5 	 FPGA_2_8_32	 2 8 32            SOC_GPIO0_O 
3          GPIO_A_1  BOOT_CONFIG_ERROR_GPIO_1      C3 	 FPGA_2_8_33	 2 8 33            SOC_GPIO1_O 
4          GPIO_A_2     BOOT_UART_TX_GPIO_2      D6 	 FPGA_2_8_34	 2 8 34            SOC_GPIO2_O 
5          GPIO_A_3     BOOT_UART_RX_GPIO_3      C5 	 FPGA_2_8_35	 2 8 35            SOC_GPIO3_O 
6          GPIO_A_4      BOOT_SPI_CS_GPIO_4      C4 	 FPGA_2_8_36	 2 8 36            SOC_GPIO4_O 
7          GPIO_A_5  BOOT_SPI_MOSI_DQ0_GPIO_5      C7 	 FPGA_2_8_37	 2 8 37            SOC_GPIO5_O 
8          GPIO_A_6  BOOT_SPI_MISO_DQ1_GPIO_6      D8 	 FPGA_2_8_38	 2 8 38            SOC_GPIO6_O 
9          GPIO_A_7     BOOT_SPI_DQ2_GPIO_7      C6 	 FPGA_2_8_39	 2 8 39            SOC_GPIO7_O 
10         GPIO_B_0          SOC_UART0_TX_8      F4 	 FPGA_2_8_40	 2 8 40            SOC_GPIO8_O 
11         GPIO_B_1          SOC_UART0_RX_9      F5 	 FPGA_2_8_41	 2 8 41            SOC_GPIO9_O 
12         GPIO_B_2   SOC_GPIO8_UART1_TX_10      E7 	 FPGA_2_8_42	 2 8 42           SOC_GPIO10_O 
13         GPIO_B_3   SOC_GPIO9_UART1_RX_11      E6 	 FPGA_2_8_43	 2 8 43           SOC_GPIO11_O 
14         GPIO_B_4           SOC_SPI_CS_12      E5 	 FPGA_2_8_44	 2 8 44           SOC_GPIO12_O 
15         GPIO_B_5           SOC_GPIO10_13      E4 	 FPGA_2_8_45	 2 8 45           SOC_GPIO13_O 
16         GPIO_B_6         SOC_SPI_MOSI_14      E3 	 FPGA_2_8_46	 2 8 46           SOC_GPIO14_O 
17         GPIO_B_7         SOC_SPI_MISO_15      F3 	 FPGA_2_8_47	 2 8 47           SOC_GPIO15_O 
18         GPIO_B_8          SOC_SPI_DQ2_16      D3 	 FPGA_3_8_24	 3 8 24           SOC_GPIO16_O 
19         GPIO_B_9          SOC_SPI_DQ3_17      E2 	 FPGA_3_8_25	 3 8 25           SOC_GPIO17_O 
20        GPIO_B_10           SOC_GPIO11_18      F6 	 FPGA_3_8_26	 3 8 26           SOC_GPIO18_O 
21        GPIO_B_11          SOC_I2C_SDA_19      F7 	 FPGA_3_8_27	 3 8 27           SOC_GPIO19_O 
22        GPIO_B_12           SOC_GPIO12_20      F8 	 FPGA_3_8_28	 3 8 28           SOC_GPIO20_O 
23        GPIO_B_13           SOC_GPIO13_21      D2 	 FPGA_3_8_29	 3 8 29           SOC_GPIO21_O 
24        GPIO_B_14           SOC_GPIO14_22      G8 	 FPGA_3_8_30	 3 8 30           SOC_GPIO22_O 
25        GPIO_B_15           SOC_GPIO15_23      E8 	 FPGA_3_8_31	 3 8 31           SOC_GPIO23_O 
26         GPIO_C_0      SOC_GPIO16_PWM0_24      H8 	 FPGA_3_8_32	 3 8 32           SOC_GPIO24_O 
27         GPIO_C_1      SOC_GPIO17_PWM1_25      E1 	 FPGA_3_8_33	 3 8 33           SOC_GPIO25_O 
28         GPIO_C_2      SOC_GPIO18_PWM2_26      H3 	 FPGA_3_8_34	 3 8 34           SOC_GPIO26_O 
29         GPIO_C_3      SOC_GPIO19_PWM3_27      H4 	 FPGA_3_8_35	 3 8 35           SOC_GPIO27_O 
30         GPIO_C_4  SOC_GPIO20_UART0_CTS_28      G3 	 FPGA_3_8_36	 3 8 36           SOC_GPIO28_O 
31         GPIO_C_5  SOC_GPIO21_UART0_RTS_29      H7 	 FPGA_3_8_37	 3 8 37           SOC_GPIO29_O 
32         GPIO_C_6  SOC_GPIO22_UART1_CTS_30      G2 	 FPGA_3_8_38	 3 8 38           SOC_GPIO30_O 
33         GPIO_C_7  SOC_GPIO23_UART1_RTS_31      H6 	 FPGA_3_8_39	 3 8 39           SOC_GPIO31_O 
34         GPIO_C_8           SOC_GPIO24_32      H1 	 FPGA_3_8_40	 3 8 40           SOC_GPIO32_O 
35         GPIO_C_9           SOC_GPIO25_33      H5 	 FPGA_3_8_41	 3 8 41           SOC_GPIO33_O 
36        GPIO_C_10           SOC_GPIO26_34      G6 	 FPGA_3_8_42	 3 8 42           SOC_GPIO34_O 
37        GPIO_C_11           SOC_GPIO27_35      J8 	 FPGA_3_8_43	 3 8 43           SOC_GPIO35_O 
38        GPIO_C_12           SOC_GPIO28_36      F2 	 FPGA_3_8_44	 3 8 44           SOC_GPIO36_O 
39        GPIO_C_13           SOC_GPIO29_37      G5 	 FPGA_3_8_45	 3 8 45           SOC_GPIO37_O 
40        GPIO_C_14           SOC_GPIO30_38      F1 	 FPGA_3_8_46	 3 8 46           SOC_GPIO38_O 
41        GPIO_C_15           SOC_GPIO31_39      H2 	 FPGA_3_8_47	 3 8 47           SOC_GPIO39_O 
42         GPIO_A_0  BOOT_CONFIG_DONE_GPIO_0      D5 	 FPGA_5_8_0	 5 8 0            SOC_GPIO0_I 
43         GPIO_A_1  BOOT_CONFIG_ERROR_GPIO_1      C3 	 FPGA_5_8_1	 5 8 1            SOC_GPIO1_I 
44         GPIO_A_2     BOOT_UART_TX_GPIO_2      D6 	 FPGA_5_8_2	 5 8 2            SOC_GPIO2_I 
45         GPIO_A_3     BOOT_UART_RX_GPIO_3      C5 	 FPGA_5_8_3	 5 8 3            SOC_GPIO3_I 
46         GPIO_A_4      BOOT_SPI_CS_GPIO_4      C4 	 FPGA_5_8_4	 5 8 4            SOC_GPIO4_I 
47         GPIO_A_5  BOOT_SPI_MOSI_DQ0_GPIO_5      C7 	 FPGA_5_8_5	 5 8 5            SOC_GPIO5_I 
48         GPIO_A_6  BOOT_SPI_MISO_DQ1_GPIO_6      D8 	 FPGA_5_8_6	 5 8 6            SOC_GPIO6_I 
49         GPIO_A_7     BOOT_SPI_DQ2_GPIO_7      C6 	 FPGA_5_8_7	 5 8 7            SOC_GPIO7_I 
50         GPIO_B_0          SOC_UART0_TX_8      F4 	 FPGA_5_8_8	 5 8 8            SOC_GPIO8_I 
51         GPIO_B_1          SOC_UART0_RX_9      F5 	 FPGA_5_8_9	 5 8 9            SOC_GPIO9_I 
52         GPIO_B_2   SOC_GPIO8_UART1_TX_10      E7 	 FPGA_5_8_10	 5 8 10           SOC_GPIO10_I 
53         GPIO_B_3   SOC_GPIO9_UART1_RX_11      E6 	 FPGA_5_8_11	 5 8 11           SOC_GPIO11_I 
54         GPIO_B_4           SOC_SPI_CS_12      E5 	 FPGA_5_8_12	 5 8 12           SOC_GPIO12_I 
55         GPIO_B_5           SOC_GPIO10_13      E4 	 FPGA_5_8_13	 5 8 13           SOC_GPIO13_I 
56         GPIO_B_6         SOC_SPI_MOSI_14      E3 	 FPGA_5_8_14	 5 8 14           SOC_GPIO14_I 
57         GPIO_B_7         SOC_SPI_MISO_15      F3 	 FPGA_5_8_15	 5 8 15           SOC_GPIO15_I 
58         GPIO_B_8          SOC_SPI_DQ2_16      D3 	 FPGA_6_8_0	 6 8 0           SOC_GPIO16_I 
59         GPIO_B_9          SOC_SPI_DQ3_17      E2 	 FPGA_6_8_1	 6 8 1           SOC_GPIO17_I 
60        GPIO_B_10           SOC_GPIO11_18      F6 	 FPGA_6_8_2	 6 8 2           SOC_GPIO18_I 
61        GPIO_B_11          SOC_I2C_SDA_19      F7 	 FPGA_6_8_3	 6 8 3           SOC_GPIO19_I 
62        GPIO_B_12           SOC_GPIO12_20      F8 	 FPGA_6_8_4	 6 8 4           SOC_GPIO20_I 
63        GPIO_B_13           SOC_GPIO13_21      D2 	 FPGA_6_8_5	 6 8 5           SOC_GPIO21_I 
64        GPIO_B_14           SOC_GPIO14_22      G8 	 FPGA_6_8_6	 6 8 6           SOC_GPIO22_I 
65        GPIO_B_15           SOC_GPIO15_23      E8 	 FPGA_6_8_7	 6 8 7           SOC_GPIO23_I 
66         GPIO_C_0      SOC_GPIO16_PWM0_24      H8 	 FPGA_6_8_8	 6 8 8           SOC_GPIO24_I 
67         GPIO_C_1      SOC_GPIO17_PWM1_25      E1 	 FPGA_6_8_9	 6 8 9           SOC_GPIO25_I 
68         GPIO_C_2      SOC_GPIO18_PWM2_26      H3 	 FPGA_6_8_10	 6 8 10           SOC_GPIO26_I 
69         GPIO_C_3      SOC_GPIO19_PWM3_27      H4 	 FPGA_6_8_11	 6 8 11           SOC_GPIO27_I 
70         GPIO_C_4  SOC_GPIO20_UART0_CTS_28      G3 	 FPGA_6_8_12	 6 8 12           SOC_GPIO28_I 
71         GPIO_C_5  SOC_GPIO21_UART0_RTS_29      H7 	 FPGA_6_8_13	 6 8 13           SOC_GPIO29_I 
72         GPIO_C_6  SOC_GPIO22_UART1_CTS_30      G2 	 FPGA_6_8_14	 6 8 14           SOC_GPIO30_I 
73         GPIO_C_7  SOC_GPIO23_UART1_RTS_31      H6 	 FPGA_6_8_15	 6 8 15           SOC_GPIO31_I 
74         GPIO_C_8           SOC_GPIO24_32      H1 	 FPGA_8_8_0	 8 8 0           SOC_GPIO32_I 
75         GPIO_C_9           SOC_GPIO25_33      H5 	 FPGA_8_8_1	 8 8 1           SOC_GPIO33_I 
76        GPIO_C_10           SOC_GPIO26_34      G6 	 FPGA_8_8_2	 8 8 2           SOC_GPIO34_I 
77        GPIO_C_11           SOC_GPIO27_35      J8 	 FPGA_8_8_3	 8 8 3           SOC_GPIO35_I 
78        GPIO_C_12           SOC_GPIO28_36      F2 	 FPGA_8_8_4	 8 8 4           SOC_GPIO36_I 
79        GPIO_C_13           SOC_GPIO29_37      G5 	 FPGA_8_8_5	 8 8 5           SOC_GPIO37_I 
80        GPIO_C_14           SOC_GPIO30_38      F1 	 FPGA_8_8_6	 8 8 6           SOC_GPIO38_I 
81        GPIO_C_15           SOC_GPIO31_39      H2 	 FPGA_8_8_7	 8 8 7           SOC_GPIO39_I 
82         GPIO_A_0  BOOT_CONFIG_DONE_GPIO_0      D5 	 FPGA_9_8_24	 9 8 24           SOC_GPIO0_OE 
83         GPIO_A_1  BOOT_CONFIG_ERROR_GPIO_1      C3 	 FPGA_9_8_25	 9 8 25           SOC_GPIO1_OE 
84         GPIO_A_2     BOOT_UART_TX_GPIO_2      D6 	 FPGA_9_8_26	 9 8 26           SOC_GPIO2_OE 
85         GPIO_A_3     BOOT_UART_RX_GPIO_3      C5 	 FPGA_9_8_27	 9 8 27           SOC_GPIO3_OE 
86         GPIO_A_4      BOOT_SPI_CS_GPIO_4      C4 	 FPGA_9_8_28	 9 8 28           SOC_GPIO4_OE 
87         GPIO_A_5  BOOT_SPI_MOSI_DQ0_GPIO_5      C7 	 FPGA_9_8_29	 9 8 29           SOC_GPIO5_OE 
88         GPIO_A_6  BOOT_SPI_MISO_DQ1_GPIO_6      D8 	 FPGA_9_8_30	 9 8 30           SOC_GPIO6_OE 
89         GPIO_A_7     BOOT_SPI_DQ2_GPIO_7      C6 	 FPGA_9_8_31	 9 8 31           SOC_GPIO7_OE 
90         GPIO_B_0          SOC_UART0_TX_8      F4 	 FPGA_9_8_32	 9 8 32           SOC_GPIO8_OE 
91         GPIO_B_1          SOC_UART0_RX_9      F5 	 FPGA_9_8_33	 9 8 33           SOC_GPIO9_OE 
92         GPIO_B_2   SOC_GPIO8_UART1_TX_10      E7 	 FPGA_9_8_34	 9 8 34          SOC_GPIO10_OE 
93         GPIO_B_3   SOC_GPIO9_UART1_RX_11      E6 	 FPGA_9_8_35	 9 8 35          SOC_GPIO11_OE 
94         GPIO_B_4           SOC_SPI_CS_12      E5 	 FPGA_9_8_36	 9 8 36          SOC_GPIO12_OE 
95         GPIO_B_5           SOC_GPIO10_13      E4 	 FPGA_9_8_37	 9 8 37         SOC_GPIO13_OEN 
96         GPIO_B_6         SOC_SPI_MOSI_14      E3 	 FPGA_9_8_38	 9 8 38         SOC_GPIO14_OEN 
97         GPIO_B_7         SOC_SPI_MISO_15      F3 	 FPGA_9_8_39	 9 8 39         SOC_GPIO15_OEN 
98         GPIO_B_8          SOC_SPI_DQ2_16      D3 	 FPGA_9_8_40	 9 8 40         SOC_GPIO16_OEN 
99         GPIO_B_9          SOC_SPI_DQ3_17      E2 	 FPGA_9_8_41	 9 8 41         SOC_GPIO17_OEN 
100       GPIO_B_10           SOC_GPIO11_18      F6 	 FPGA_9_8_42	 9 8 42         SOC_GPIO18_OEN 
101       GPIO_B_11          SOC_I2C_SDA_19      F7 	 FPGA_9_8_43	 9 8 43         SOC_GPIO19_OEN 
102       GPIO_B_12           SOC_GPIO12_20      F8 	 FPGA_9_8_44	 9 8 44         SOC_GPIO20_OEN 
103       GPIO_B_13           SOC_GPIO13_21      D2 	 FPGA_9_8_45	 9 8 45         SOC_GPIO21_OEN 
104       GPIO_B_14           SOC_GPIO14_22      G8 	 FPGA_9_8_46	 9 8 46         SOC_GPIO22_OEN 
105       GPIO_B_15           SOC_GPIO15_23      E8 	 FPGA_9_8_47	 9 8 47         SOC_GPIO23_OEN 
106        GPIO_C_0      SOC_GPIO16_PWM0_24      H8 	 FPGA_2_8_24	 2 8 24         SOC_GPIO24_OEN 
107        GPIO_C_1      SOC_GPIO17_PWM1_25      E1 	 FPGA_2_8_25	 2 8 25         SOC_GPIO25_OEN 
108        GPIO_C_2      SOC_GPIO18_PWM2_26      H3 	 FPGA_2_8_26	 2 8 26         SOC_GPIO26_OEN 
109        GPIO_C_3      SOC_GPIO19_PWM3_27      H4 	 FPGA_2_8_27	 2 8 27         SOC_GPIO27_OEN 
110        GPIO_C_4  SOC_GPIO20_UART0_CTS_28      G3 	 FPGA_2_8_28	 2 8 28         SOC_GPIO28_OEN 
111        GPIO_C_5  SOC_GPIO21_UART0_RTS_29      H7 	 FPGA_2_8_29	 2 8 29         SOC_GPIO29_OEN 
112        GPIO_C_6  SOC_GPIO22_UART1_CTS_30      G2 	 FPGA_2_8_30	 2 8 30         SOC_GPIO30_OEN 
113        GPIO_C_7  SOC_GPIO23_UART1_RTS_31      H6 	 FPGA_2_8_31	 2 8 31         SOC_GPIO31_OEN 
114        GPIO_C_8           SOC_GPIO24_32      H1 	 FPGA_5_8_24	 5 8 24         SOC_GPIO32_OEN 
115        GPIO_C_9           SOC_GPIO25_33      H5 	 FPGA_5_8_25	 5 8 25         SOC_GPIO33_OEN 
116       GPIO_C_10           SOC_GPIO26_34      G6 	 FPGA_5_8_26	 5 8 26         SOC_GPIO34_OEN 
117       GPIO_C_11           SOC_GPIO27_35      J8 	 FPGA_5_8_27	 5 8 27         SOC_GPIO35_OEN 
118       GPIO_C_12           SOC_GPIO28_36      F2 	 FPGA_5_8_28	 5 8 28         SOC_GPIO36_OEN 
119       GPIO_C_13           SOC_GPIO29_37      G5 	 FPGA_5_8_29	 5 8 29         SOC_GPIO37_OEN 
120       GPIO_C_14           SOC_GPIO30_38      F1 	 FPGA_5_8_30	 5 8 30         SOC_GPIO38_OEN 
121       GPIO_C_15           SOC_GPIO31_39      H2 	 FPGA_5_8_31	 5 8 31         SOC_GPIO39_OEN 
122                                                 	 clk[0]	 0 1 -1                        
123                                                 	 clk[1]	 1 1 -1                        
124                                                 	 clk[2]	 2 1 -1                        
125                                                 	 clk[3]	 3 1 -1                        
126                                                 	 clk[4]	 4 1 -1                        
127                                                 	 clk[5]	 5 1 -1                        
128                                                 	 clk[6]	 6 1 -1                        
129                                                 	 clk[7]	 7 1 -1                        
130                                                 	 clk[8]	 8 1 -1                        
131                                                 	 clk[9]	 9 1 -1                        
132                                                 	 clk[10]	 10 1 -1                        
133                                                 	 clk[11]	 11 1 -1                        
134                                                 	 clk[12]	 12 1 -1                        
135                                                 	 clk[13]	 13 1 -1                        
136                                                 	 clk[14]	 14 1 -1                        
137                                                 	 clk[15]	 15 1 -1                        
138     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_0	 1 2 0                        
139     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_1	 1 2 1                        
140     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_2	 1 2 2                        
141     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_3	 1 2 3                        
142     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_4	 1 2 4                        
143     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_5	 1 2 5                        
144     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_6	 1 2 6                        
145     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_7	 1 2 7                        
146     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_8	 1 2 8                        
147     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_9	 1 2 9                        
148     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_10	 1 2 10                        
149     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_24	 1 2 24                        
150     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_25	 1 2 25                        
151     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_26	 1 2 26                        
152     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_27	 1 2 27                        
153     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_28	 1 2 28                        
154     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_29	 1 2 29                        
155     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_30	 1 2 30                        
156     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_31	 1 2 31                        
157     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_2_32	 1 2 32                        
158     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_0	 1 3 0                        
159     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_1	 1 3 1                        
160     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_2	 1 3 2                        
161     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_3	 1 3 3                        
162     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_4	 1 3 4                        
163     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_5	 1 3 5                        
164     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_6	 1 3 6                        
165     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_7	 1 3 7                        
166     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_8	 1 3 8                        
167     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_9	 1 3 9                        
168     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_10	 1 3 10                        
169     Bank_VL_1_2               HR_1_1_0N     J22 	 FPGA_1_3_11	 1 3 11                        
170     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_24	 1 3 24                        
171     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_25	 1 3 25                        
172     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_26	 1 3 26                        
173     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_27	 1 3 27                        
174     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_28	 1 3 28                        
175     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_29	 1 3 29                        
176     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_30	 1 3 30                        
177     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_31	 1 3 31                        
178     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_32	 1 3 32                        
179     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_33	 1 3 33                        
180     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_34	 1 3 34                        
181     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_35	 1 3 35                        
182     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_36	 1 3 36                        
183     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_37	 1 3 37                        
184     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_38	 1 3 38                        
185     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_39	 1 3 39                        
186     Bank_VL_1_1               HR_1_0_0P     P23 	 FPGA_1_3_40	 1 3 40                        
187     Bank_VL_1_2               HR_1_1_0N     J22 	 FPGA_1_3_41	 1 3 41                        
188     Bank_VL_1_2               HR_1_1_0N     J22 	 FPGA_1_3_42	 1 3 42                        
189     Bank_VL_1_2               HR_1_1_0N     J22 	 FPGA_1_3_43	 1 3 43                        
190     Bank_VL_1_2               HR_1_1_0N     J22 	 FPGA_1_3_44	 1 3 44                        
191     Bank_VL_1_2               HR_1_1_0N     J22 	 FPGA_1_3_45	 1 3 45                        
192     Bank_VL_1_2               HR_1_1_0N     J22 	 FPGA_1_3_46	 1 3 46                        
193     Bank_VL_1_2               HR_1_1_0N     J22 	 FPGA_1_3_47	 1 3 47                        
194     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_0	 1 4 0                        
195     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_1	 1 4 1                        
196     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_2	 1 4 2                        
197     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_3	 1 4 3                        
198     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_4	 1 4 4                        
199     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_5	 1 4 5                        
200     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_6	 1 4 6                        
201     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_7	 1 4 7                        
202     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_8	 1 4 8                        
203     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_9	 1 4 9                        
204     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_10	 1 4 10                        
205     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_24	 1 4 24                        
206     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_25	 1 4 25                        
207     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_26	 1 4 26                        
208     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_27	 1 4 27                        
209     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_28	 1 4 28                        
210     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_29	 1 4 29                        
211     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_30	 1 4 30                        
212     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_31	 1 4 31                        
213     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_4_32	 1 4 32                        
214     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_0	 1 5 0                        
215     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_1	 1 5 1                        
216     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_2	 1 5 2                        
217     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_3	 1 5 3                        
218     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_4	 1 5 4                        
219     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_5	 1 5 5                        
220     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_6	 1 5 6                        
221     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_7	 1 5 7                        
222     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_8	 1 5 8                        
223     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_9	 1 5 9                        
224     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_10	 1 5 10                        
225     Bank_VL_2_2               HR_2_1_0N     U23 	 FPGA_1_5_11	 1 5 11                        
226     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_24	 1 5 24                        
227     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_25	 1 5 25                        
228     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_26	 1 5 26                        
229     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_27	 1 5 27                        
230     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_28	 1 5 28                        
231     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_29	 1 5 29                        
232     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_30	 1 5 30                        
233     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_31	 1 5 31                        
234     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_32	 1 5 32                        
235     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_33	 1 5 33                        
236     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_34	 1 5 34                        
237     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_35	 1 5 35                        
238     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_36	 1 5 36                        
239     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_37	 1 5 37                        
240     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_38	 1 5 38                        
241     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_39	 1 5 39                        
242     Bank_VL_2_1               HR_2_0_0P     T24 	 FPGA_1_5_40	 1 5 40                        
243     Bank_VL_2_2               HR_2_1_0N     U23 	 FPGA_1_5_41	 1 5 41                        
244     Bank_VL_2_2               HR_2_1_0N     U23 	 FPGA_1_5_42	 1 5 42                        
245     Bank_VL_2_2               HR_2_1_0N     U23 	 FPGA_1_5_43	 1 5 43                        
246     Bank_VL_2_2               HR_2_1_0N     U23 	 FPGA_1_5_44	 1 5 44                        
247     Bank_VL_2_2               HR_2_1_0N     U23 	 FPGA_1_5_45	 1 5 45                        
248     Bank_VL_2_2               HR_2_1_0N     U23 	 FPGA_1_5_46	 1 5 46                        
249     Bank_VL_2_2               HR_2_1_0N     U23 	 FPGA_1_5_47	 1 5 47                        
250     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_0	 10 2 0                        
251     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_1	 10 2 1                        
252     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_2	 10 2 2                        
253     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_3	 10 2 3                        
254     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_4	 10 2 4                        
255     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_5	 10 2 5                        
256     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_6	 10 2 6                        
257     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_7	 10 2 7                        
258     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_8	 10 2 8                        
259     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_9	 10 2 9                        
260     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_10	 10 2 10                        
261     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_24	 10 2 24                        
262     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_25	 10 2 25                        
263     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_26	 10 2 26                        
264     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_27	 10 2 27                        
265     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_28	 10 2 28                        
266     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_29	 10 2 29                        
267     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_30	 10 2 30                        
268     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_31	 10 2 31                        
269     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_2_32	 10 2 32                        
270     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_0	 10 3 0                        
271     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_1	 10 3 1                        
272     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_2	 10 3 2                        
273     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_3	 10 3 3                        
274     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_4	 10 3 4                        
275     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_5	 10 3 5                        
276     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_6	 10 3 6                        
277     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_7	 10 3 7                        
278     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_8	 10 3 8                        
279     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_9	 10 3 9                        
280     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_10	 10 3 10                        
281     Bank_VR_1_2               HR_3_1_0N      L7 	 FPGA_10_3_11	 10 3 11                        
282     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_24	 10 3 24                        
283     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_25	 10 3 25                        
284     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_26	 10 3 26                        
285     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_27	 10 3 27                        
286     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_28	 10 3 28                        
287     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_29	 10 3 29                        
288     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_30	 10 3 30                        
289     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_31	 10 3 31                        
290     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_32	 10 3 32                        
291     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_33	 10 3 33                        
292     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_34	 10 3 34                        
293     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_35	 10 3 35                        
294     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_36	 10 3 36                        
295     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_37	 10 3 37                        
296     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_38	 10 3 38                        
297     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_39	 10 3 39                        
298     Bank_VR_1_1               HR_3_0_0P      M3 	 FPGA_10_3_40	 10 3 40                        
299     Bank_VR_1_2               HR_3_1_0N      L7 	 FPGA_10_3_41	 10 3 41                        
300     Bank_VR_1_2               HR_3_1_0N      L7 	 FPGA_10_3_42	 10 3 42                        
301     Bank_VR_1_2               HR_3_1_0N      L7 	 FPGA_10_3_43	 10 3 43                        
302     Bank_VR_1_2               HR_3_1_0N      L7 	 FPGA_10_3_44	 10 3 44                        
303     Bank_VR_1_2               HR_3_1_0N      L7 	 FPGA_10_3_45	 10 3 45                        
304     Bank_VR_1_2               HR_3_1_0N      L7 	 FPGA_10_3_46	 10 3 46                        
305     Bank_VR_1_2               HR_3_1_0N      L7 	 FPGA_10_3_47	 10 3 47                        
306     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_0	 10 4 0                        
307     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_1	 10 4 1                        
308     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_2	 10 4 2                        
309     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_3	 10 4 3                        
310     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_4	 10 4 4                        
311     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_5	 10 4 5                        
312     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_6	 10 4 6                        
313     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_7	 10 4 7                        
314     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_8	 10 4 8                        
315     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_9	 10 4 9                        
316     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_10	 10 4 10                        
317     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_24	 10 4 24                        
318     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_25	 10 4 25                        
319     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_26	 10 4 26                        
320     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_27	 10 4 27                        
321     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_28	 10 4 28                        
322     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_29	 10 4 29                        
323     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_30	 10 4 30                        
324     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_31	 10 4 31                        
325     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_4_32	 10 4 32                        
326     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_0	 10 5 0                        
327     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_1	 10 5 1                        
328     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_2	 10 5 2                        
329     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_3	 10 5 3                        
330     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_4	 10 5 4                        
331     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_5	 10 5 5                        
332     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_6	 10 5 6                        
333     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_7	 10 5 7                        
334     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_8	 10 5 8                        
335     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_9	 10 5 9                        
336     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_10	 10 5 10                        
337     Bank_VR_2_2               HR_5_1_0N      W8 	 FPGA_10_5_11	 10 5 11                        
338     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_24	 10 5 24                        
339     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_25	 10 5 25                        
340     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_26	 10 5 26                        
341     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_27	 10 5 27                        
342     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_28	 10 5 28                        
343     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_29	 10 5 29                        
344     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_30	 10 5 30                        
345     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_31	 10 5 31                        
346     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_32	 10 5 32                        
347     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_33	 10 5 33                        
348     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_34	 10 5 34                        
349     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_35	 10 5 35                        
350     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_36	 10 5 36                        
351     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_37	 10 5 37                        
352     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_38	 10 5 38                        
353     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_39	 10 5 39                        
354     Bank_VR_2_1               HR_5_0_0P      V2 	 FPGA_10_5_40	 10 5 40                        
355     Bank_VR_2_2               HR_5_1_0N      W8 	 FPGA_10_5_41	 10 5 41                        
356     Bank_VR_2_2               HR_5_1_0N      W8 	 FPGA_10_5_42	 10 5 42                        
357     Bank_VR_2_2               HR_5_1_0N      W8 	 FPGA_10_5_43	 10 5 43                        
358     Bank_VR_2_2               HR_5_1_0N      W8 	 FPGA_10_5_44	 10 5 44                        
359     Bank_VR_2_2               HR_5_1_0N      W8 	 FPGA_10_5_45	 10 5 45                        
360     Bank_VR_2_2               HR_5_1_0N      W8 	 FPGA_10_5_46	 10 5 46                        
361     Bank_VR_2_2               HR_5_1_0N      W8 	 FPGA_10_5_47	 10 5 47                        
362      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_0	 2 1 0                        
363      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_1	 2 1 1                        
364      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_2	 2 1 2                        
365      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_3	 2 1 3                        
366      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_4	 2 1 4                        
367      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_5	 2 1 5                        
368      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_6	 2 1 6                        
369      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_7	 2 1 7                        
370      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_8	 2 1 8                        
371      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_9	 2 1 9                        
372      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_10	 2 1 10                        
373      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_24	 2 1 24                        
374      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_25	 2 1 25                        
375      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_26	 2 1 26                        
376      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_27	 2 1 27                        
377      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_28	 2 1 28                        
378      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_29	 2 1 29                        
379      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_30	 2 1 30                        
380      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_31	 2 1 31                        
381      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_2_1_32	 2 1 32                        
382      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_0	 3 1 0                        
383      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_1	 3 1 1                        
384      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_2	 3 1 2                        
385      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_3	 3 1 3                        
386      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_4	 3 1 4                        
387      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_5	 3 1 5                        
388      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_6	 3 1 6                        
389      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_7	 3 1 7                        
390      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_8	 3 1 8                        
391      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_9	 3 1 9                        
392      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_10	 3 1 10                        
393      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_11	 3 1 11                        
394      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_12	 3 1 12                        
395      Bank_H_1_2               HP_1_1_0N    AF21 	 FPGA_3_1_13	 3 1 13                        
396      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_24	 3 1 24                        
397      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_25	 3 1 25                        
398      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_26	 3 1 26                        
399      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_27	 3 1 27                        
400      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_28	 3 1 28                        
401      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_29	 3 1 29                        
402      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_30	 3 1 30                        
403      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_31	 3 1 31                        
404      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_32	 3 1 32                        
405      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_33	 3 1 33                        
406      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_34	 3 1 34                        
407      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_35	 3 1 35                        
408      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_36	 3 1 36                        
409      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_37	 3 1 37                        
410      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_38	 3 1 38                        
411      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_39	 3 1 39                        
412      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_40	 3 1 40                        
413      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_41	 3 1 41                        
414      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_42	 3 1 42                        
415      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_43	 3 1 43                        
416      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_44	 3 1 44                        
417      Bank_H_1_1               HP_1_0_0P    AH18 	 FPGA_3_1_45	 3 1 45                        
418      Bank_H_1_2               HP_1_1_0N    AF21 	 FPGA_3_1_46	 3 1 46                        
419      Bank_H_1_2               HP_1_1_0N    AF21 	 FPGA_3_1_47	 3 1 47                        
420      Bank_H_1_2               HP_1_1_0N    AF21 	 FPGA_3_1_48	 3 1 48                        
421      Bank_H_1_2               HP_1_1_0N    AF21 	 FPGA_3_1_49	 3 1 49                        
422      Bank_H_1_2               HP_1_1_0N    AF21 	 FPGA_3_1_50	 3 1 50                        
423      Bank_H_1_2               HP_1_1_0N    AF21 	 FPGA_3_1_51	 3 1 51                        
424      Bank_H_1_2               HP_1_1_0N    AF21 	 FPGA_3_1_52	 3 1 52                        
425      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_0	 5 1 0                        
426      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_1	 5 1 1                        
427      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_2	 5 1 2                        
428      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_3	 5 1 3                        
429      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_4	 5 1 4                        
430      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_5	 5 1 5                        
431      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_6	 5 1 6                        
432      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_7	 5 1 7                        
433      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_8	 5 1 8                        
434      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_9	 5 1 9                        
435      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_10	 5 1 10                        
436      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_24	 5 1 24                        
437      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_25	 5 1 25                        
438      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_26	 5 1 26                        
439      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_27	 5 1 27                        
440      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_28	 5 1 28                        
441      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_29	 5 1 29                        
442      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_30	 5 1 30                        
443      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_31	 5 1 31                        
444      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_5_1_32	 5 1 32                        
445      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_0	 6 1 0                        
446      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_1	 6 1 1                        
447      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_2	 6 1 2                        
448      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_3	 6 1 3                        
449      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_4	 6 1 4                        
450      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_5	 6 1 5                        
451      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_6	 6 1 6                        
452      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_7	 6 1 7                        
453      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_8	 6 1 8                        
454      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_9	 6 1 9                        
455      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_10	 6 1 10                        
456      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_11	 6 1 11                        
457      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_12	 6 1 12                        
458      Bank_H_2_2               HP_2_1_0N     AG6 	 FPGA_6_1_13	 6 1 13                        
459      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_24	 6 1 24                        
460      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_25	 6 1 25                        
461      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_26	 6 1 26                        
462      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_27	 6 1 27                        
463      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_28	 6 1 28                        
464      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_29	 6 1 29                        
465      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_30	 6 1 30                        
466      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_31	 6 1 31                        
467      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_32	 6 1 32                        
468      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_33	 6 1 33                        
469      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_34	 6 1 34                        
470      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_35	 6 1 35                        
471      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_36	 6 1 36                        
472      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_37	 6 1 37                        
473      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_38	 6 1 38                        
474      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_39	 6 1 39                        
475      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_40	 6 1 40                        
476      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_41	 6 1 41                        
477      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_42	 6 1 42                        
478      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_43	 6 1 43                        
479      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_44	 6 1 44                        
480      Bank_H_2_1               HP_2_0_0P     AH8 	 FPGA_6_1_45	 6 1 45                        
481      Bank_H_2_2               HP_2_1_0N     AG6 	 FPGA_6_1_46	 6 1 46                        
482      Bank_H_2_2               HP_2_1_0N     AG6 	 FPGA_6_1_47	 6 1 47                        
483      Bank_H_2_2               HP_2_1_0N     AG6 	 FPGA_6_1_48	 6 1 48                        
484      Bank_H_2_2               HP_2_1_0N     AG6 	 FPGA_6_1_49	 6 1 49                        
485      Bank_H_2_2               HP_2_1_0N     AG6 	 FPGA_6_1_50	 6 1 50                        
486      Bank_H_2_2               HP_2_1_0N     AG6 	 FPGA_6_1_51	 6 1 51                        
487      Bank_H_2_2               HP_2_1_0N     AG6 	 FPGA_6_1_52	 6 1 52                        
488             VSS                     GND         	 	 -1 -1 -1                        
489       PUFF_VDD2                 VCC_PUF     J10 	 	 -1 -1 -1                        
490             VDD                VCC_CORE         	 	 -1 -1 -1                        
491             VSS                     GND         	 	 -1 -1 -1                        
492             VDD                VCC_CORE         	 	 -1 -1 -1                        
493             VDD                VCC_CORE         	 	 -1 -1 -1                        
494    PLL_SOC_VDDHV                 VCC_AUX     J13 	 	 -1 -1 -1                        
495             VSS                     GND         	 	 -1 -1 -1                        
496             VDD                VCC_CORE         	 	 -1 -1 -1                        
497             VDD                VCC_CORE         	 	 -1 -1 -1                        
498    PLL_G2_VDDHV                 VCC_AUX     V12 	 	 -1 -1 -1                        
499             VSS                     GND         	 	 -1 -1 -1                        
500             VDD                VCC_CORE         	 	 -1 -1 -1                        
501             VDD                VCC_CORE         	 	 -1 -1 -1                        
502    PLL_G1_VDDHV                 VCC_AUX     V18 	 	 -1 -1 -1                        
503             VSS                     GND         	 	 -1 -1 -1                        
504             VDD                VCC_CORE         	 	 -1 -1 -1                        
505    RC_OSC_VDD18              VCC_RC_OSC         	 	 -1 -1 -1                        
506             VSS                     GND         	 	 -1 -1 -1                        
507    FABRIC_Bank_VR_2_VDDIO             VCC_HR_IO_5      R9 	 	 -1 -1 -1                        
508    FABRIC_Bank_VR_2_VDDIO             VCC_HR_IO_5      R9 	 	 -1 -1 -1                        
509    FABRIC_Bank_VR_2_VDDIO             VCC_HR_IO_5      R9 	 	 -1 -1 -1                        
510    FABRIC_Bank_VR_2_VDD1P8            VCC_HR_AUX_5     T10 	 	 -1 -1 -1                        
511             VSS                     GND         	 	 -1 -1 -1                        
512    FABRIC_Bank_VR_1_VDDIO             VCC_HR_IO_4      L9 	 	 -1 -1 -1                        
513    FABRIC_Bank_VR_1_VDDIO             VCC_HR_IO_4      L9 	 	 -1 -1 -1                        
514    FABRIC_Bank_VR_1_VDDIO             VCC_HR_IO_4      L9 	 	 -1 -1 -1                        
515    FABRIC_Bank_VR_1_VDD1P8            VCC_HR_AUX_4     M10 	 	 -1 -1 -1                        
516             VSS                     GND         	 	 -1 -1 -1                        
517    FABRIC_Bank_VL_2_VDDIO             VCC_HR_IO_2     R20 	 	 -1 -1 -1                        
518    FABRIC_Bank_VL_2_VDDIO             VCC_HR_IO_2     R20 	 	 -1 -1 -1                        
519    FABRIC_Bank_VL_2_VDDIO             VCC_HR_IO_2     R20 	 	 -1 -1 -1                        
520             VSS                     GND         	 	 -1 -1 -1                        
521    FABRIC_Bank_VL_1_VDDIO             VCC_HR_IO_1     M20 	 	 -1 -1 -1                        
522    FABRIC_Bank_VL_1_VDDIO             VCC_HR_IO_1     M20 	 	 -1 -1 -1                        
523    FABRIC_Bank_VL_2_VDD1P8            VCC_HR_AUX_2     T19 	 	 -1 -1 -1                        
524    FABRIC_Bank_VL_1_VDDIO             VCC_HR_IO_1     M20 	 	 -1 -1 -1                        
525    FABRIC_Bank_VL_1_VDD1P8            VCC_HR_AUX_1     N19 	 	 -1 -1 -1                        
526             VSS                     GND         	 	 -1 -1 -1                        
527    FABRIC_Bank_H_2_VDDIO             VCC_HP_IO_2     Y12 	 	 -1 -1 -1                        
528    FABRIC_Bank_H_2_VDDIO             VCC_HP_IO_2     Y12 	 	 -1 -1 -1                        
529    FABRIC_Bank_H_2_VDDIO             VCC_HP_IO_2     Y12 	 	 -1 -1 -1                        
530    FABRIC_Bank_H_2_RCAL               HP_RCAL_2     W16 	 	 -1 -1 -1                        
531             VSS                     GND         	 	 -1 -1 -1                        
532    FABRIC_Bank_H_1_VDDIO             VCC_HP_IO_1         	 	 -1 -1 -1                        
533    FABRIC_Bank_H_1_VDDIO             VCC_HP_IO_1         	 	 -1 -1 -1                        
534    FABRIC_Bank_H_1_VDDIO             VCC_HP_IO_1         	 	 -1 -1 -1                        
535    FABRIC_Bank_H_1_RCAL               HP_RCAL_1     Y20 	 	 -1 -1 -1                        
536             VSS                     GND         	 	 -1 -1 -1                        
537    PVT_CTRL_VDDO              VCC_SENSOR     L19 	 	 -1 -1 -1                        
538             VDD                VCC_CORE         	 	 -1 -1 -1                        
539             VSS                     GND         	 	 -1 -1 -1                        
540    SOC_GPIO_HV_2_VDDIO              VCC_SOC_IO      G9 	 	 -1 -1 -1                        
541    SOC_GPIO_HV_2_VDDIO              VCC_SOC_IO      G9 	 	 -1 -1 -1                        
542    SOC_GPIO_HV_2_VDDIO              VCC_SOC_IO      G9 	 	 -1 -1 -1                        
543    SOC_GPIO_HV_2_VDD1P8             VCC_SOC_AUX     G11 	 	 -1 -1 -1                        
544             VSS                     GND         	 	 -1 -1 -1                        
545    SOC_GPIO_HV_1_VDDIO             VCC_BOOT_IO      F9 	 	 -1 -1 -1                        
546    SOC_GPIO_HV_1_VDDIO             VCC_BOOT_IO      F9 	 	 -1 -1 -1                        
547    SOC_GPIO_HV_1_VDDIO             VCC_BOOT_IO      F9 	 	 -1 -1 -1                        
548    SOC_GPIO_HV_1_VDD1P8            VCC_BOOT_AUX     F11 	 	 -1 -1 -1                        
549             VDD                VCC_CORE         	 	 -1 -1 -1                        
550             VSS                     GND         	 	 -1 -1 -1                        
-------------------------------------------------------------------------------------------------------------------------------------------
Total Records: 549

read_edits() __ getting io_config .json
--edits file name : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/config.json
... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/config.json
json: rootObj.size() = 2  rootObj.is_array() : false
 .... itemsObj.size() = 10
 ...... obj.size() 7
 ........ last.name_ $iopadmap$lut_ff_mux.Q
 ...... obj.size() 7
 ........ last.name_ $iopadmap$lut_ff_mux.clk
 ...... obj.size() 7
 ........ last.name_ AUTO_CLK_BUF_clk_#0
 ...... obj.size() 7
 ........ last.name_ $auto$clkbufmap.cc:261:execute$636
 ...... obj.size() 7
 ........ last.name_ $iopadmap$lut_ff_mux.in
 ...... obj.size() 7
 ........ last.name_ $iopadmap$lut_ff_mux.in_1
 ...... obj.size() 7
 ........ last.name_ $iopadmap$lut_ff_mux.in_2
 ...... obj.size() 7
 ........ last.name_ $iopadmap$lut_ff_mux.in_3
 ...... obj.size() 7
 ........ last.name_ $iopadmap$lut_ff_mux.mux_sel
 ...... obj.size() 7
 ........ last.name_ $iopadmap$lut_ff_mux.rst
pin_c json: got all_edits_.size()= 10  ok:1
  all_edits_.size()= 10   #input= 7   #output= 1
  ==== dumping all_edits ====
    |1|  name_:$iopadmap$lut_ff_mux.Q  loc_:  mode_:  input:0  output:1  oldPin:Q  newPin:$iopadmap$Q
    |2|  name_:$iopadmap$lut_ff_mux.clk  loc_:  mode_:  input:1  output:0  oldPin:clk  newPin:$iopadmap$clk
    |3|  name_:AUTO_CLK_BUF_clk_#0  loc_:  mode_:  input:0  output:0  oldPin:$auto$clkbufmap.cc:262:execute$637  newPin:$iopadmap$clk
    |4|  name_:$auto$clkbufmap.cc:261:execute$636  loc_:  mode_:  input:0  output:0  oldPin:$auto$clkbufmap.cc:294:execute$638  newPin:$auto$clkbufmap.cc:262:execute$637
    |5|  name_:$iopadmap$lut_ff_mux.in  loc_:  mode_:  input:1  output:0  oldPin:in [0]  newPin:$iopadmap$in [0]
    |6|  name_:$iopadmap$lut_ff_mux.in_1  loc_:  mode_:  input:1  output:0  oldPin:in [1]  newPin:$iopadmap$in [1]
    |7|  name_:$iopadmap$lut_ff_mux.in_2  loc_:  mode_:  input:1  output:0  oldPin:in [2]  newPin:$iopadmap$in [2]
    |8|  name_:$iopadmap$lut_ff_mux.in_3  loc_:  mode_:  input:1  output:0  oldPin:in [3]  newPin:$iopadmap$in [3]
    |9|  name_:$iopadmap$lut_ff_mux.mux_sel  loc_:  mode_:  input:1  output:0  oldPin:mux_sel  newPin:$iopadmap$mux_sel
    |10|  name_:$iopadmap$lut_ff_mux.rst  loc_:  mode_:  input:1  output:0  oldPin:rst  newPin:$iopadmap$rst
  ---- obufs (1) ----
   name_:$iopadmap$lut_ff_mux.Q  loc_:  input:0  output:1  oldPin:Q  newPin:$iopadmap$Q  isRoot:1
  ---- ibufs (7) ----
   name_:$iopadmap$lut_ff_mux.clk  loc_:  input:1  output:0  oldPin:clk  newPin:$iopadmap$clk  isRoot:1
   name_:$iopadmap$lut_ff_mux.in  loc_:  input:1  output:0  oldPin:in [0]  newPin:$iopadmap$in [0]  isRoot:1
   name_:$iopadmap$lut_ff_mux.in_1  loc_:  input:1  output:0  oldPin:in [1]  newPin:$iopadmap$in [1]  isRoot:1
   name_:$iopadmap$lut_ff_mux.in_2  loc_:  input:1  output:0  oldPin:in [2]  newPin:$iopadmap$in [2]  isRoot:1
   name_:$iopadmap$lut_ff_mux.in_3  loc_:  input:1  output:0  oldPin:in [3]  newPin:$iopadmap$in [3]  isRoot:1
   name_:$iopadmap$lut_ff_mux.mux_sel  loc_:  input:1  output:0  oldPin:mux_sel  newPin:$iopadmap$mux_sel  isRoot:1
   name_:$iopadmap$lut_ff_mux.rst  loc_:  input:1  output:0  oldPin:rst  newPin:$iopadmap$rst  isRoot:1
  ====
DONE read_edits()  #ibufs= 7  #obufs= 1
	  has_edits : 1

read_design_ports() __ getting port info .json
port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/lut_ff_mux_post_synth.eblif
DONE read_design_ports()  #udes_inputs= 7  #udes_outputs= 1

create_temp_pcf() : 89057.temp_pcf.pcf
  s_axi_inpQ.size()= 0  s_axi_outQ.size()= 0
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 7  output_idx.size()= 1
--- writing pcf inputs (7)
assigning user_design_input #0 clk
get_available_bump_ipin()# 1  for udes-pin clk
  start iteration 1
  got i-tile (5 8) GPIO_A_0 #40
(tile-40   loc: (5,8)  colB: GPIO_A_0  beg_row:40  #used=0  #a2f=1  #f2a=0)
		 ==2==GPIO_rx GABI used_bump_pins_.insert( GPIO_A_0 )  row_= 40
  did #iterations: 1
	  ret  bump_pin_name= GPIO_A_0  mode_name= MODE_GPIO
 ... writing Input to pcf for  bump_pin= GPIO_A_0  pinName= BOOT_CONFIG_DONE_GPIO_0
        set_io clk BOOT_CONFIG_DONE_GPIO_0 -mode MODE_GPIO  -pt_row 42  #  device: GPIO_A_0  pt_row: 42  isInput:1  colM_dir:Input_dir
assigning user_design_input #1 in[0]
get_available_bump_ipin()# 2  for udes-pin in[0]
  start iteration 1
  got i-tile (5 8) GPIO_A_1 #41
(tile-41   loc: (5,8)  colB: GPIO_A_1  beg_row:41  #used=0  #a2f=1  #f2a=0)
		 ==2==GPIO_rx GABI used_bump_pins_.insert( GPIO_A_1 )  row_= 41
  did #iterations: 1
	  ret  bump_pin_name= GPIO_A_1  mode_name= MODE_GPIO
 ... writing Input to pcf for  bump_pin= GPIO_A_1  pinName= BOOT_CONFIG_ERROR_GPIO_1
        set_io in[0] BOOT_CONFIG_ERROR_GPIO_1 -mode MODE_GPIO  -pt_row 43  #  device: GPIO_A_1  pt_row: 43  isInput:1  colM_dir:Input_dir
assigning user_design_input #2 in[1]
get_available_bump_ipin()# 3  for udes-pin in[1]
  start iteration 1
  got i-tile (5 8) GPIO_A_2 #42
(tile-42   loc: (5,8)  colB: GPIO_A_2  beg_row:42  #used=0  #a2f=1  #f2a=0)
		 ==2==GPIO_rx GABI used_bump_pins_.insert( GPIO_A_2 )  row_= 42
  did #iterations: 1
	  ret  bump_pin_name= GPIO_A_2  mode_name= MODE_GPIO
 ... writing Input to pcf for  bump_pin= GPIO_A_2  pinName= BOOT_UART_TX_GPIO_2
        set_io in[1] BOOT_UART_TX_GPIO_2 -mode MODE_GPIO  -pt_row 44  #  device: GPIO_A_2  pt_row: 44  isInput:1  colM_dir:Input_dir
assigning user_design_input #3 in[2]
get_available_bump_ipin()# 4  for udes-pin in[2]
  start iteration 1
  got i-tile (5 8) GPIO_A_3 #43
(tile-43   loc: (5,8)  colB: GPIO_A_3  beg_row:43  #used=0  #a2f=1  #f2a=0)
		 ==2==GPIO_rx GABI used_bump_pins_.insert( GPIO_A_3 )  row_= 43
  did #iterations: 1
	  ret  bump_pin_name= GPIO_A_3  mode_name= MODE_GPIO
 ... writing Input to pcf for  bump_pin= GPIO_A_3  pinName= BOOT_UART_RX_GPIO_3
        set_io in[2] BOOT_UART_RX_GPIO_3 -mode MODE_GPIO  -pt_row 45  #  device: GPIO_A_3  pt_row: 45  isInput:1  colM_dir:Input_dir
assigning user_design_input #4 in[3]
get_available_bump_ipin()# 5  for udes-pin in[3]
  start iteration 1
  got i-tile (5 8) GPIO_A_4 #44
(tile-44   loc: (5,8)  colB: GPIO_A_4  beg_row:44  #used=0  #a2f=1  #f2a=0)
		 ==2==GPIO_rx GABI used_bump_pins_.insert( GPIO_A_4 )  row_= 44
  did #iterations: 1
	  ret  bump_pin_name= GPIO_A_4  mode_name= MODE_GPIO
 ... writing Input to pcf for  bump_pin= GPIO_A_4  pinName= BOOT_SPI_CS_GPIO_4
        set_io in[3] BOOT_SPI_CS_GPIO_4 -mode MODE_GPIO  -pt_row 46  #  device: GPIO_A_4  pt_row: 46  isInput:1  colM_dir:Input_dir
assigning user_design_input #5 rst
get_available_bump_ipin()# 6  for udes-pin rst
  start iteration 1
  got i-tile (5 8) GPIO_A_5 #45
(tile-45   loc: (5,8)  colB: GPIO_A_5  beg_row:45  #used=0  #a2f=1  #f2a=0)
		 ==2==GPIO_rx GABI used_bump_pins_.insert( GPIO_A_5 )  row_= 45
  did #iterations: 1
	  ret  bump_pin_name= GPIO_A_5  mode_name= MODE_GPIO
 ... writing Input to pcf for  bump_pin= GPIO_A_5  pinName= BOOT_SPI_MOSI_DQ0_GPIO_5
        set_io rst BOOT_SPI_MOSI_DQ0_GPIO_5 -mode MODE_GPIO  -pt_row 47  #  device: GPIO_A_5  pt_row: 47  isInput:1  colM_dir:Input_dir
assigning user_design_input #6 mux_sel
get_available_bump_ipin()# 7  for udes-pin mux_sel
  start iteration 1
  got i-tile (5 8) GPIO_A_6 #46
(tile-46   loc: (5,8)  colB: GPIO_A_6  beg_row:46  #used=0  #a2f=1  #f2a=0)
		 ==2==GPIO_rx GABI used_bump_pins_.insert( GPIO_A_6 )  row_= 46
  did #iterations: 1
	  ret  bump_pin_name= GPIO_A_6  mode_name= MODE_GPIO
 ... writing Input to pcf for  bump_pin= GPIO_A_6  pinName= BOOT_SPI_MISO_DQ1_GPIO_6
        set_io mux_sel BOOT_SPI_MISO_DQ1_GPIO_6 -mode MODE_GPIO  -pt_row 48  #  device: GPIO_A_6  pt_row: 48  isInput:1  colM_dir:Input_dir
--- writing pcf outputs (1)
assigning user_design_output #0 Q
get_available_bump_opin()# 1  for udes-pin Q
  start iteration 1
  got o-tile (2 8) GPIO_A_0 #0
(tile-0   loc: (2,8)  colB: GPIO_A_0  beg_row:0  #used=0  #a2f=0  #f2a=1)
		 ==2==GPIO_tx GABO used_bump_pins_.insert( GPIO_A_0 )  row_= 0
	  ret  bump_pin_name= GPIO_A_0  mode_name= MODE_GPIO

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 89057.temp_pcf.pcf )
(pcf line) set_io clk BOOT_CONFIG_DONE_GPIO_0 -mode MODE_GPIO  -pt_row 42  #  device: GPIO_A_0  pt_row: 42  isInput:1  colM_dir:Input_dir
    user_pin:clk  bump_or_ball_name:BOOT_CONFIG_DONE_GPIO_0  mode_name:MODE_GPIO
(pcf line) set_io in[0] BOOT_CONFIG_ERROR_GPIO_1 -mode MODE_GPIO  -pt_row 43  #  device: GPIO_A_1  pt_row: 43  isInput:1  colM_dir:Input_dir
    user_pin:in[0]  bump_or_ball_name:BOOT_CONFIG_ERROR_GPIO_1  mode_name:MODE_GPIO
(pcf line) set_io in[1] BOOT_UART_TX_GPIO_2 -mode MODE_GPIO  -pt_row 44  #  device: GPIO_A_2  pt_row: 44  isInput:1  colM_dir:Input_dir
    user_pin:in[1]  bump_or_ball_name:BOOT_UART_TX_GPIO_2  mode_name:MODE_GPIO
(pcf line) set_io in[2] BOOT_UART_RX_GPIO_3 -mode MODE_GPIO  -pt_row 45  #  device: GPIO_A_3  pt_row: 45  isInput:1  colM_dir:Input_dir
    user_pin:in[2]  bump_or_ball_name:BOOT_UART_RX_GPIO_3  mode_name:MODE_GPIO
(pcf line) set_io in[3] BOOT_SPI_CS_GPIO_4 -mode MODE_GPIO  -pt_row 46  #  device: GPIO_A_4  pt_row: 46  isInput:1  colM_dir:Input_dir
    user_pin:in[3]  bump_or_ball_name:BOOT_SPI_CS_GPIO_4  mode_name:MODE_GPIO
(pcf line) set_io rst BOOT_SPI_MOSI_DQ0_GPIO_5 -mode MODE_GPIO  -pt_row 47  #  device: GPIO_A_5  pt_row: 47  isInput:1  colM_dir:Input_dir
    user_pin:rst  bump_or_ball_name:BOOT_SPI_MOSI_DQ0_GPIO_5  mode_name:MODE_GPIO
(pcf line) set_io mux_sel BOOT_SPI_MISO_DQ1_GPIO_6 -mode MODE_GPIO  -pt_row 48  #  device: GPIO_A_6  pt_row: 48  isInput:1  colM_dir:Input_dir
    user_pin:mux_sel  bump_or_ball_name:BOOT_SPI_MISO_DQ1_GPIO_6  mode_name:MODE_GPIO
(pcf line) set_io Q BOOT_CONFIG_DONE_GPIO_0 -mode MODE_GPIO  -pt_row 2  #  device: GPIO_A_0  pt_row: 2  isInput:0  colM_dir:Output_dir
    user_pin:Q  bump_or_ball_name:BOOT_CONFIG_DONE_GPIO_0  mode_name:MODE_GPIO
done  PcfReader::read_pcf().  commands_.size()= 8  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : lut_ff_mux_pin_loc.place
  ___ pcf_pin_cmds_ (8):
  set_io clk BOOT_CONFIG_DONE_GPIO_0 -mode MODE_GPIO -pt_row 42
  set_io in[0] BOOT_CONFIG_ERROR_GPIO_1 -mode MODE_GPIO -pt_row 43
  set_io in[1] BOOT_UART_TX_GPIO_2 -mode MODE_GPIO -pt_row 44
  set_io in[2] BOOT_UART_RX_GPIO_3 -mode MODE_GPIO -pt_row 45
  set_io in[3] BOOT_SPI_CS_GPIO_4 -mode MODE_GPIO -pt_row 46
  set_io rst BOOT_SPI_MOSI_DQ0_GPIO_5 -mode MODE_GPIO -pt_row 47
  set_io mux_sel BOOT_SPI_MISO_DQ1_GPIO_6 -mode MODE_GPIO -pt_row 48
  set_io Q BOOT_CONFIG_DONE_GPIO_0 -mode MODE_GPIO -pt_row 2
  ___
#Block Name   x   y   z
#------------ --  --  -
  input pin TRANSLATED: clk --> $iopadmap$clk
cmd_i:0   udes_pin_name=  $iopadmap$clk  -->  device_pin_name=  BOOT_CONFIG_DONE_GPIO_0
    cur pcf_cmd:  set_io clk BOOT_CONFIG_DONE_GPIO_0 -mode MODE_GPIO -pt_row 42
5	8	0    #  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 42  isInput:1  colM_dir: Input_dir
cmd_i:1   udes_pin_name=  in[0]  -->  device_pin_name=  BOOT_CONFIG_ERROR_GPIO_1
    cur pcf_cmd:  set_io in[0] BOOT_CONFIG_ERROR_GPIO_1 -mode MODE_GPIO -pt_row 43
5	8	1    #  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 43  isInput:1  colM_dir: Input_dir
cmd_i:2   udes_pin_name=  in[1]  -->  device_pin_name=  BOOT_UART_TX_GPIO_2
    cur pcf_cmd:  set_io in[1] BOOT_UART_TX_GPIO_2 -mode MODE_GPIO -pt_row 44
5	8	2    #  device: BOOT_UART_TX_GPIO_2  pt_row: 44  isInput:1  colM_dir: Input_dir
cmd_i:3   udes_pin_name=  in[2]  -->  device_pin_name=  BOOT_UART_RX_GPIO_3
    cur pcf_cmd:  set_io in[2] BOOT_UART_RX_GPIO_3 -mode MODE_GPIO -pt_row 45
5	8	3    #  device: BOOT_UART_RX_GPIO_3  pt_row: 45  isInput:1  colM_dir: Input_dir
cmd_i:4   udes_pin_name=  in[3]  -->  device_pin_name=  BOOT_SPI_CS_GPIO_4
    cur pcf_cmd:  set_io in[3] BOOT_SPI_CS_GPIO_4 -mode MODE_GPIO -pt_row 46
5	8	4    #  device: BOOT_SPI_CS_GPIO_4  pt_row: 46  isInput:1  colM_dir: Input_dir
  input pin TRANSLATED: rst --> $iopadmap$rst
cmd_i:5   udes_pin_name=  $iopadmap$rst  -->  device_pin_name=  BOOT_SPI_MOSI_DQ0_GPIO_5
    cur pcf_cmd:  set_io rst BOOT_SPI_MOSI_DQ0_GPIO_5 -mode MODE_GPIO -pt_row 47
5	8	5    #  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 47  isInput:1  colM_dir: Input_dir
  input pin TRANSLATED: mux_sel --> $iopadmap$mux_sel
cmd_i:6   udes_pin_name=  $iopadmap$mux_sel  -->  device_pin_name=  BOOT_SPI_MISO_DQ1_GPIO_6
    cur pcf_cmd:  set_io mux_sel BOOT_SPI_MISO_DQ1_GPIO_6 -mode MODE_GPIO -pt_row 48
5	8	6    #  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 48  isInput:1  colM_dir: Input_dir
  output pin TRANSLATED: Q --> $iopadmap$Q
cmd_i:7   udes_pin_name=  $iopadmap$Q  -->  device_pin_name=  BOOT_CONFIG_DONE_GPIO_0
    cur pcf_cmd:  set_io Q BOOT_CONFIG_DONE_GPIO_0 -mode MODE_GPIO -pt_row 2
out:2	8	32    #  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 2  isInput:0  colM_dir: Output_dir

written 8 pins to lut_ff_mux_pin_loc.place
  min_pt_row= 0  max_pt_row= 46

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 7 inputs and 1 outputs

 ---- inputs(7): ---- 
     in  clk
     in  in[0]  placed at (5 8 _1)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 43  isInput:1  colM_dir: Input_dir
     in  in[1]  placed at (5 8 _2)  device: BOOT_UART_TX_GPIO_2  pt_row: 44  isInput:1  colM_dir: Input_dir
     in  in[2]  placed at (5 8 _3)  device: BOOT_UART_RX_GPIO_3  pt_row: 45  isInput:1  colM_dir: Input_dir
     in  in[3]  placed at (5 8 _4)  device: BOOT_SPI_CS_GPIO_4  pt_row: 46  isInput:1  colM_dir: Input_dir
     in  rst
     in  mux_sel

 ---- outputs(1): ---- 
    out  Q

 <----- pin_c got 7 inputs and 1 outputs
 <-- pin_c placed 7 inputs and 1 outputs
  min_pt_row= 2  max_pt_row= 48
  row0_GBOX_GPIO()= 136  row0_CustomerInternal()= 0

bcd_stats( numRows= 549 )
              No_dir : 213
           Input_dir : 132
          Output_dir : 66
         HasBoth_dir : 42
      AllEnabled_dir : 96
        #AXI = 0
       #GPIO = 120
  #GBOX_GPIO = 350
   #inp_colm A2F = 182
   #out_colm F2A = 288
======== end stats.
RapidCsvReader::write_csv( LAST_PINC_PT_reduced.csv )  minRow= 0  maxRow= 47
printCsv() skipped 25 columns
writeCsv:  written LAST_PINC_PT_reduced.csv  ok:1
done RapidCsvReader::write_csv( LAST_PINC_PT_reduced.csv )  ok:1
keeping temp_pcf for debugging: 89057.temp_pcf.pcf
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report lut_ff_mux_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top lut_ff_mux --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route --place --fix_clusters lut_ff_mux_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report lut_ff_mux_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top lut_ff_mux --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route --place --fix_clusters lut_ff_mux_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_lut_ff_mux_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 16.8 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'lut_ff_mux_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: lut_ff_mux_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.4 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 4
Swept block(s)      : 4
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 11
    .input :       7
    .output:       1
    0-LUT  :       1
    6-LUT  :       1
    dffre  :       1
  Nets  : 10
    Avg Fanout:     1.1
    Max Fanout:     2.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 21
  Timing Graph Edges: 21
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$638' Fanout: 1 pins (4.8%), 1 blocks (9.1%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$Q'
Warning 168: set_output_delay command matched but was not applied to primary input '$iopadmap$mux_sel'
Warning 169: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:294:execute$638'
Warning 170: set_output_delay command matched but was not applied to primary input '$iopadmap$rst'
Warning 171: set_output_delay command matched but was not applied to primary input '$iopadmap$in[0]'
Warning 172: set_output_delay command matched but was not applied to primary input '$iopadmap$in[1]'
Warning 173: set_output_delay command matched but was not applied to primary input '$iopadmap$in[2]'
Warning 174: set_output_delay command matched but was not applied to primary input '$iopadmap$in[3]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$638' Source: '$auto$clkbufmap.cc:294:execute$638.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 57.3 MiB, delta_rss +38.2 MiB)
Warning 175: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 9
Netlist num_blocks: 9
Netlist EMPTY blocks: 0.
Netlist io blocks: 8.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 7
Netlist output pins: 1

Pb types usage...
  io             : 8
   io_output     : 1
    outpad       : 1
   io_input      : 7
    inpad        : 7
  clb            : 1
   clb_lr        : 1
    fle          : 2
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 1
      lut5       : 1
       lut       : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		8	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Warning 176: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 177: Sized nonsensical R=0 transistor to minimum width
Warning 178: Sized nonsensical R=0 transistor to minimum width
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.49 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.50 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.53 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 181: Found no more sample locations for SOURCE in io_top
Warning 182: Found no more sample locations for OPIN in io_top
Warning 183: Found no more sample locations for SOURCE in io_right
Warning 184: Found no more sample locations for OPIN in io_right
Warning 185: Found no more sample locations for SOURCE in io_bottom
Warning 186: Found no more sample locations for OPIN in io_bottom
Warning 187: Found no more sample locations for SOURCE in io_left
Warning 188: Found no more sample locations for OPIN in io_left
Warning 189: Found no more sample locations for SOURCE in clb
Warning 190: Found no more sample locations for OPIN in clb
Warning 191: Found no more sample locations for SOURCE in dsp
Warning 192: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.53 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 193: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.46 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.46 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading lut_ff_mux_pin_loc.place.

Warning 268: Block $iopadmap$clk has an invalid name and it is going to be skipped.
Warning 269: Block in[0] has an invalid name and it is going to be skipped.
Warning 270: Block in[1] has an invalid name and it is going to be skipped.
Warning 271: Block in[2] has an invalid name and it is going to be skipped.
Warning 272: Block in[3] has an invalid name and it is going to be skipped.
Successfully read constraints file lut_ff_mux_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

There are 8 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 49

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.30625 td_cost: 1.21678e-09
Initial placement estimated Critical Path Delay (CPD): 3.12265 ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
[  1.9e-09:    2e-09) 1 ( 50.0%) |**************************************************
[    2e-09:  2.2e-09) 0 (  0.0%) |
[  2.2e-09:  2.3e-09) 0 (  0.0%) |
[  2.3e-09:  2.5e-09) 0 (  0.0%) |
[  2.5e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 0 (  0.0%) |
[  2.7e-09:  2.9e-09) 0 (  0.0%) |
[  2.9e-09:    3e-09) 0 (  0.0%) |
[    3e-09:  3.2e-09) 0 (  0.0%) |
[  3.2e-09:  3.3e-09) 1 ( 50.0%) |**************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 9
Warning 273: Starting t: 3 of 9 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 2.7e-04   1.000       0.29 1.189e-09    3.123          0    0.000   0.000  0.0000   11.0     1.00 0.000         9  0.200
   2    0.0 0.0e+00   0.986       0.29 1.189e-09    3.123          0    0.000   0.333  0.0061   11.0     1.00 0.000        18  0.950
## Placement Quench took 0.00 seconds (max_rss 57.6 MiB)
post-quench CPD = 3.12265 (ns) 

BB estimate of min-dist (placement) wire length: 45

Completed placement consistency check successfully.

Swaps called: 27

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.12265 ns, Fmax: 320.241 MHz
Placement estimated setup Worst Negative Slack (sWNS): 0 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns

Placement estimated setup slack histogram:
[  1.9e-09:    2e-09) 1 ( 50.0%) |**************************************************
[    2e-09:  2.2e-09) 0 (  0.0%) |
[  2.2e-09:  2.3e-09) 0 (  0.0%) |
[  2.3e-09:  2.5e-09) 0 (  0.0%) |
[  2.5e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 0 (  0.0%) |
[  2.7e-09:  2.9e-09) 0 (  0.0%) |
[  2.9e-09:    3e-09) 0 (  0.0%) |
[    3e-09:  3.2e-09) 0 (  0.0%) |
[  3.2e-09:  3.3e-09) 1 ( 50.0%) |**************************************************

Placement estimated geomean non-virtual intra-domain period: 3.12265 ns (320.241 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 3.12265 ns (320.241 MHz)

Placement cost: 0.978723, bb_cost: 0.28125, td_cost: 1.189e-09, 

Placement resource usage:
  io  implemented as io_top   : 6
  io  implemented as io_bottom: 1
  io  implemented as io_left  : 1
  clb implemented as clb      : 1

Placement number of temperatures: 2
Placement total # of swap attempts: 27
	Swaps accepted:  6 (22.2 %)
	Swaps rejected: 17 (63.0 %)
	Swaps aborted:  4 (14.8 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
                   Median                 38.46            10.00           70.00          20.00        
                   Centroid               11.54            66.67           33.33          0.00         
                   W. Centroid            34.62            22.22           77.78          0.00         
                   W. Median              11.54            33.33           33.33          33.33        

                   W. Centroid            3.85             0.00            100.00         0.00         


Placement Quench timing analysis took 2.7895e-05 seconds (2.2894e-05 STA, 5.001e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00177747 seconds (0.00173282 STA, 4.465e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00177747 seconds (0.00173282 STA, 4.465e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.74 seconds (max_rss 57.6 MiB)
Incr Slack updates 4 in 6.041e-06 sec
Full Max Req/Worst Slack updates 1 in 6.294e-06 sec
Incr Max Req/Worst Slack updates 3 in 4.393e-06 sec
Incr Criticality updates 3 in 4.955e-06 sec
Full Criticality updates 1 in 6.85e-06 sec
INFO: PLC: Design lut_ff_mux is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: lut_ff_mux
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report lut_ff_mux_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top lut_ff_mux --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report lut_ff_mux_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top lut_ff_mux --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_lut_ff_mux_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 16.8 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: lut_ff_mux_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.3 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/fabric_lut_ff_mux_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 4
Swept block(s)      : 4
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 11
    .input :       7
    .output:       1
    0-LUT  :       1
    6-LUT  :       1
    dffre  :       1
  Nets  : 10
    Avg Fanout:     1.1
    Max Fanout:     2.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 21
  Timing Graph Edges: 21
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$638' Fanout: 1 pins (4.8%), 1 blocks (9.1%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$Q'
Warning 168: set_output_delay command matched but was not applied to primary input '$iopadmap$mux_sel'
Warning 169: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:294:execute$638'
Warning 170: set_output_delay command matched but was not applied to primary input '$iopadmap$rst'
Warning 171: set_output_delay command matched but was not applied to primary input '$iopadmap$in[0]'
Warning 172: set_output_delay command matched but was not applied to primary input '$iopadmap$in[1]'
Warning 173: set_output_delay command matched but was not applied to primary input '$iopadmap$in[2]'
Warning 174: set_output_delay command matched but was not applied to primary input '$iopadmap$in[3]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$638' Source: '$auto$clkbufmap.cc:294:execute$638.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/packing/fabric_lut_ff_mux_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.03 seconds).
# Load packing took 0.05 seconds (max_rss 57.3 MiB, delta_rss +38.2 MiB)
Warning 175: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 9
Netlist num_blocks: 9
Netlist EMPTY blocks: 0.
Netlist io blocks: 8.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 7
Netlist output pins: 1

Pb types usage...
  io             : 8
   io_output     : 1
    outpad       : 1
   io_input      : 7
    inpad        : 7
  clb            : 1
   clb_lr        : 1
    fle          : 2
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 1
      lut5       : 1
       lut       : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		8	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Warning 176: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 177: Sized nonsensical R=0 transistor to minimum width
Warning 178: Sized nonsensical R=0 transistor to minimum width
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.48 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.50 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/placement/fabric_lut_ff_mux_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.53 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 181: Found no more sample locations for SOURCE in io_top
Warning 182: Found no more sample locations for OPIN in io_top
Warning 183: Found no more sample locations for SOURCE in io_right
Warning 184: Found no more sample locations for OPIN in io_right
Warning 185: Found no more sample locations for SOURCE in io_bottom
Warning 186: Found no more sample locations for OPIN in io_bottom
Warning 187: Found no more sample locations for SOURCE in io_left
Warning 188: Found no more sample locations for OPIN in io_left
Warning 189: Found no more sample locations for SOURCE in clb
Warning 190: Found no more sample locations for OPIN in clb
Warning 191: Found no more sample locations for SOURCE in dsp
Warning 192: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.54 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 22.2%) |*********************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 3 ( 33.3%) |*************************************************
[      0.4:      0.5) 3 ( 33.3%) |*************************************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 1 ( 11.1%) |****************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1119       8       8       0 ( 0.000%)      74 ( 0.3%)    3.357      0.000      0.000      0.000      0.000      N/A
Restoring best routing
Critical path: 3.35743 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 22.2%) |****************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 6 ( 66.7%) |*************************************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 1 ( 11.1%) |********
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
Router Stats: total_nets_routed: 8 total_connections_routed: 8 total_heap_pushes: 1119 total_heap_pops: 361 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 1119 total_external_heap_pops: 361 total_external_SOURCE_pushes: 8 total_external_SOURCE_pops: 8 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 8 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 8 total_external_SINK_pushes: 74 total_external_SINK_pops: 68 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 101 total_external_IPIN_pops: 100 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 8 total_external_OPIN_pops: 8 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 0 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 0 total_external_CHANX_pushes: 441 total_external_CHANX_pops: 96 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 0 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 0 total_external_CHANY_pushes: 487 total_external_CHANY_pops: 81 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 0 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 0 total_number_of_adding_all_rt: 8 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.01 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -401885
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 9 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Found 9 mismatches between routing and packing results.
Fixed 5 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 9 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          8                                  0.125                        0.875   
       clb          1                                      8                            2   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1 out of 10 nets, 9 nets not absorbed.


Average number of bends per net: 2.25000  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 8
Wire length results (in units of 1 clb segments)...
	Total wirelength: 74, average net length: 9.25000
	Maximum net length: 15

Wire length results in terms of physical segments...
	Total wiring segments used: 27, average wire segments per net: 3.37500
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:      0.05 at (5,5)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       1   0.083      160
                         5       8   2.167      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       3   0.833      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       2   0.700      160
                         2       0   0.000      160
                         3       1   0.400      160
                         4       2   0.500      160
                         5       5   1.100      160
                         6       3   0.700      160
                         7       1   0.300      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00174
                                             4     0.00214

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00178
                                             4     0.00232

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00176
                             L4         0.00223

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00176
                             L4    1     0.00223

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.5e-09:  1.6e-09) 1 ( 50.0%) |**************************************************
[  1.6e-09:  1.8e-09) 0 (  0.0%) |
[  1.8e-09:  1.9e-09) 0 (  0.0%) |
[  1.9e-09:    2e-09) 0 (  0.0%) |
[    2e-09:  2.2e-09) 0 (  0.0%) |
[  2.2e-09:  2.3e-09) 0 (  0.0%) |
[  2.3e-09:  2.5e-09) 0 (  0.0%) |
[  2.5e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.8e-09) 0 (  0.0%) |
[  2.8e-09:  2.9e-09) 1 ( 50.0%) |**************************************************

Final critical path delay (least slack): 3.35743 ns, Fmax: 297.847 MHz
Final setup Worst Negative Slack (sWNS): 0 ns
Final setup Total Negative Slack (sTNS): 0 ns

Final setup slack histogram:
[  1.6e-09:  1.8e-09) 1 ( 50.0%) |**************************************************
[  1.8e-09:    2e-09) 0 (  0.0%) |
[    2e-09:  2.1e-09) 0 (  0.0%) |
[  2.1e-09:  2.3e-09) 0 (  0.0%) |
[  2.3e-09:  2.4e-09) 0 (  0.0%) |
[  2.4e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 0 (  0.0%) |
[  2.7e-09:  2.9e-09) 0 (  0.0%) |
[  2.9e-09:  3.1e-09) 0 (  0.0%) |
[  3.1e-09:  3.2e-09) 1 ( 50.0%) |**************************************************

Final geomean non-virtual intra-domain period: 3.35743 ns (297.847 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 3.35743 ns (297.847 MHz)

Writing Implementation Netlist: fabric_lut_ff_mux_post_synthesis.v
Writing Implementation Netlist: fabric_lut_ff_mux_post_synthesis.blif
Writing Implementation SDF    : fabric_lut_ff_mux_post_synthesis.sdf
Incr Slack updates 1 in 2.219e-06 sec
Full Max Req/Worst Slack updates 1 in 2.292e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.1173e-05 sec
Flow timing analysis took 0.00208312 seconds (0.00199764 STA, 8.5488e-05 slack) (3 full updates: 0 setup, 0 hold, 3 combined).
VPR succeeded
The entire flow of VPR took 1.32 seconds (max_rss 57.6 MiB)
Incr Slack updates 2 in 4.446e-06 sec
Full Max Req/Worst Slack updates 1 in 2.861e-06 sec
Incr Max Req/Worst Slack updates 1 in 4.256e-06 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 2 in 1.0654e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_synthesis.v_
INFO: RTE: Design lut_ff_mux is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: lut_ff_mux
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl -y ../../../../.././rtl  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/synthesis/post_pnr_wrapper_lut_ff_mux_post_synth.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/lut_ff_mux/run_1/synth_1_1/impl_1_1_1/routing/fabric_lut_ff_mux_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1364-2005,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:175: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:176: error: Malformed statement
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:175: error: Malformed conditional expression.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:178: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:179: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:180: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:180: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:181: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:188: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:189: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:189: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:190: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:194: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:195: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:195: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:196: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:199: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:200: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:200: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:201: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:229: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:230: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:230: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v:231: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:20: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:33: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:33: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:36: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:38: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:39: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:43: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:46: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:46: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:51: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:52: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:53: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:54: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v:56: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:33: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:33: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:36: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:38: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:39: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:43: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:46: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:46: error: Invalid module instantiation
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:51: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:52: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:53: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:54: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v:56: error: Invalid module item.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:43: syntax error
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:44: warning: Using SystemVerilog 'N bit vector. Use at least -g2005-sv to remove this warning.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:43: error: Incomprehensible for loop.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1: error: Function body with multiple statements requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:87: error: Functions with no ports requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1: error: Function body with multiple statements requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:97: error: Functions with no ports requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1: error: Function body with multiple statements requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:111: error: Functions with no ports requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1: error: Function body with multiple statements requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:120: error: Functions with no ports requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1: error: Function body with multiple statements requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:129: error: Functions with no ports requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1: error: Function body with multiple statements requires SystemVerilog.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:138: error: Functions with no ports requires SystemVerilog.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2235ae15e" -f"/tmp/ivrlg235ae15e" -p"/tmp/ivrli235ae15e" |/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh235ae15e" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
ERROR: SPR: Design lut_ff_mux simulation compilation failed!

ERROR: SPR: Design lut_ff_mux Post-PnR simulation failed!

Design lut_ff_mux simulation compilation failed!
Design lut_ff_mux Post-PnR simulation failed!

    while executing
"simulate pnr icarus"
    (file "raptor.tcl" line 28)
