#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 12 17:49:28 2024
# Process ID: 11604
# Current directory: D:/Master/Para reordenar/CAB_lb1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6148 D:\Master\Para reordenar\CAB_lb1\CAB_lb1.xpr
# Log file: D:/Master/Para reordenar/CAB_lb1/vivado.log
# Journal file: D:/Master/Para reordenar/CAB_lb1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Master/Para reordenar/CAB_lb1/CAB_lb1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Docencia/CAB_lb1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 725.383 ; gain = 129.961
update_compile_order -fileset sources_1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
reset_property board_connections [get_projects CAB_lb1]
set_property target_language VHDL [current_project]
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
reset_property board_connections [get_projects CAB_lb1]
save_project_as CAB_lab2 {D:/Master/Para reordenar/CAB_lab2} -force
WARNING: [IP_Flow 19-2162] IP 'system_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'em.avnet.com:zed:part0:1.4' and the board 'unset' used to customize the IP 'system_processing_system7_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'system_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'em.avnet.com:zed:part0:1.4' and the board 'unset' used to customize the IP 'system_processing_system7_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_processing_system7_0_0

save_project_as: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 751.813 ; gain = 0.000
open_bd_design {D:/Master/Para reordenar/CAB_lab2/CAB_lab2.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from BD file <D:/Master/Para reordenar/CAB_lab2/CAB_lab2.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 843.836 ; gain = 92.023
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
run_ip_status
invalid command name "run_ip_status"
report_ip_status
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 12 17:53:51 2024
| Host         : U211168 running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 1 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+-------------------------------+-----------------+----------------+-----------+--------------------+---------+--------------+------------+----------------------+
| Instance Name                 | Status          | Recommendation | Change    | IP Name            | IP      | New Version  | New        | Original Part        |
|                               |                 |                | Log       |                    | Version |              | License    |                      |
+-------------------------------+-----------------+----------------+-----------+--------------------+---------+--------------+------------+----------------------+
| system_processing_system7_0_0 | IP board change | Retarget IP    |  *(1)     | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6) | Included   | xc7z020clg484-1      |
|                               |                 |                |           | System             | (Rev.   |              |            |                      |
|                               |                 |                |           |                    | 6)      |              |            |                      |
+-------------------------------+-----------------+----------------+-----------+--------------------+---------+--------------+------------+----------------------+
*(1) c:/Xilinx/Vivado/2018.3/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt


set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
reset_property board_connections [get_projects CAB_lab2]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
reset_property board_connections [get_projects CAB_lab2]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 17:55:15 2024...
