<!DOCTYPE html>
<html lang="en">
<head>
    <title>DPSD</title>
    <link rel="stylesheet" href="Estyle.css">
</head>
<body>
    <div class="infos">
    <h1>DIGITAL PRINCIPLE SYSTEM DESIGN</h1>
    </div>
        <table>
            <tr>
                <th>UNIT</th>
                <th>TOPIC</th>
            </tr>
            <tr>
                <td>1.1</td>
                <td>Number System-Arithmetic Operations </td>
                <td><a href="./DPSD/1.1 Number System-Arithmetic Operations .pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>1.2</td>
                <td>BINARY CODES</td>
                <td><a href="./DPSD/1.2 BINARY CODES.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>1.3</td>
                <td>BOOLEAN ALGEBRA</td>
                <td><a href="./DPSD/1.3 BOOLEAN ALGEBRA.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>1.4</td>
                <td>LOGIC GATES</td>
                <td><a href="./DPSD/1.4 LOGIC GATES.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>1.5</td>
                <td>THEOREMS AND PROPERTIES OF BOOLEAN ALGEBRA</td>
                <td><a href="./DPSD/1.5 THEOREMS AND PROPERTIES OF BOOLEAN ALGEBRA.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>1.6</td>
                <td>Boolean Function</td>
                <td><a href="./DPSD/1.6 Boolean Function pdf.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>1.7</td>
                <td>CANONICAL AND STANDARD FORMS</td>
                <td><a href="./DPSD/1.7 CANONICAL AND STANDARD FORMS .pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>1.8</td>
                <td>SIMPLIFICATION OF BOOLEAN FUNCTIONS USING K-MAP</td>
                <td><a href="./DPSD/1.8 SIMPLIFICATION OF BOOLEAN FUNCTIONS USING K-MAP-converted.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>1.9</td>
                <td>NAND and  NOR IMPLEMENTATIONS</td>
                <td><a href="./DPSD/1.9 NAND and  NOR IMPLEMENTATIONS.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>2.1</td>
                <td>Combinational citcuits and Analysis procedure</td>
                <td><a href="./DPSD/2.1 Combinational citcuits and Analysis procedure.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>2.2</td>
                <td>DESIGN PROCEDURE</td>
                <td><a href="./DPSD/2.2 DESIGN PROCEDURE.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>2.3</td>
                <td>BINARY ADDER</td>
                <td><a href="./DPSD/2.3 BINARY ADDER .pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>2.4</td>
                <td>SUBTRATOR</td>
                <td><a href="./DPSD/2.4 SUBTRATOR.pdf">VIEW</a></td>
            </tr>
            <tr>
                <td>2.5</td>
                <td>DECIMAL ADDER</td>
                <td><a href="./DPSD/2.5 DECIMAL ADDER.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>2.6</td>
                <td>BINARY MULTIPLIER</td>
                <td><a href="./DPSD/2.6 BINARY MULTIPLIER.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>2.7</td>
                <td>MAGNITUDE COMPARATOR</td>
                <td><a href="./DPSD/2.7 MAGNITUDE COMPARATOR.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>2.8</td>
                <td>DECODERS</td>
                <td><a href="./DPSD/2.8 DECODERS.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>2.9</td>
                <td>ENCODERS</td>
                <td><a href="./DPSD/2.9 ENCODERS .pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>3.1</td>
                <td>Sequential Circuits</td>
                <td><a href="./DPSD/3.1 Sequential Circuits.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>3.2</td>
                <td>STORAGE ELEMENTS</td>
                <td><a href="./DPSD/3.2 STORAGE ELEMENTS.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>3.3</td>
                <td>Analysis of clocked Sequential circuits</td>
                <td><a href="./DPSD/3.3 Analysis of clocked Sequential circuits.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>3.4</td>
                <td>STATE REDUCTION AND STATE ASSIGNMENT</td>
                <td><a href="./DPSD/3.4 STATE REDUCTION AND STATE ASSIGNMENT.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>3.6</td>
                <td>REGISTERS</td>
                <td><a href="./DPSD/3.6 REGISTERS.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>3.7</td>
                <td>COUNTERS</td>
                <td><a href="./DPSD/3.7 COUNTERS.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>3.8</td>
                <td>HDL MODELS OF SEQUENTIAL CIRCUITS</td>
                <td><a href="./DPSD/3.8 HDL MODELS OF SEQUENTIAL CIRCUITS.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>4.1</td>
                <td>ANALYSIS OF ASYNCHRONOUS SEQUENTIAL CIRCUITS</td>
                <td><a href="./DPSD/4.1 ANALYSIS OF ASYNCHRONOUS SEQUENTIAL CIRCUITS.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>4.2</td>
                <td>Design of Asynchronous sequential circuit</td>
                <td><a href="./DPSD/4.2 Design of Asynchronous sequential circuit-converted.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>4.3</td>
                <td>REDUCTION OF STATE TABLE</td>
                <td><a href="./DPSD/4.3 REDUCTION OF STATE TABLE.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>4.4</td>
                <td>Reduction of Flow Table</td>
                <td><a href="./DPSD/4.4 Reduction of Flow Table.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>4.5</td>
                <td>RACE FREE STATE ASSIGNMENT</td>
                <td><a href="./DPSD/4.5 RACE FREE STATE ASSIGNMENT.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>4.6</td>
                <td>HAZARDS</td>
                <td><a href="./DPSD/4.6 HAZARDS.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>5.1</td>
                <td>RANDOM ACCESS MEMORY</td>
                <td><a href="./DPSD/5.1 RANDOM ACCESS MEMORY.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>5.3</td>
                <td>ERROR DETECTION AND CORRECTION</td>
                <td><a href="./DPSD/5.3 ERROR DETECTION AND CORRECTION.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>5.6</td>
                <td>PROGRAMMABLE ARRAY LOGIC</td>
                <td><a href="./DPSD/5.6 PROGRAMMABLE ARRAY LOGIC.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>5.7</td>
                <td>SEQUENTIAL PROGRAMMABLE DEVICES</td>
                <td><a href="./DPSD/5.7 SEQUENTIAL PROGRAMMABLE DEVICES.pdf" target="blank">VIEW</a></td>
            </tr>

        <table>
            <tr>
                <th>QUESTIONS</th>
            </tr>
            <tr>
                <td>CAT-1</td>
                <td><a href="./DPSD/CAT-I-CS8351- DPSD-18.08.2020.pdf" target="blank">VIEW</a></td>
            </tr>
            <tr>
                <td>CAT-2</td>
                <td><a href="./DPSD/CAT-II_CS8351_DPSD-15.09.2020.pdf" target="blank">VIEW</a></td>
            </tr>
            
        </table>
</body>
</html>