// Seed: 767000323
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10
);
  wire id_12, id_13, id_14, id_15, id_16;
  wor id_17;
  assign id_7 = {1, id_17};
  tri0 id_18 = 1;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    output wire  id_4,
    input  tri1  id_5
);
  module_0(
      id_2, id_5, id_2, id_1, id_2, id_2, id_5, id_4, id_2, id_5, id_4
  );
  wire id_7;
endmodule
