# LAB 1 : AHB Lite Components
In this experiment, we will develop a simple AHB Lite based system that contains:
- A single master (Behavioral Verilog model using tasks)
- A simple slave with a single I/O register (Verilog RTL)
- A 4-port AHB lite bus splitter with bus mux and decoder (RTL)
