# ì—°ìŠµë¬¸ì œ1: Verilog Design ECO

## TCL ê³ ê¸‰ ì—°ìŠµë¬¸ì œ: Verilog Buffer Chain ë¶„ì„ ë° ìˆ˜ì • ğŸ”§ğŸ“Š

### ë¬¸ì œ ì„¤ëª…

ì£¼ì–´ì§„ Verilog íŒŒì¼ì—ëŠ” HVT(High Voltage Threshold)ì™€ LVT(Low Voltage Threshold) ë²„í¼ ì…€ì´ í˜¼í•©ë˜ì–´ ìˆìŠµë‹ˆë‹¤. ë‹¹ì‹ ì˜ ì„ë¬´ëŠ” ì´ íŒŒì¼ì„ ë¶„ì„í•˜ê³ , ëª¨ë“  ë²„í¼ë¥¼ LVTë¡œ êµì²´í•œ ìƒˆ íŒŒì¼ì„ ìƒì„±í•˜ëŠ” ê²ƒì…ë‹ˆë‹¤.

### ìš”êµ¬ì‚¬í•­

1. 'origin.v' íŒŒì¼ì—ì„œ ë²„í¼ ì²´ì¸ Verilog ì½”ë“œë¥¼ ì½ìŠµë‹ˆë‹¤.
2. HVTì™€ LVT ë²„í¼ ì…€ì˜ ê° ê°œìˆ˜ë¥¼ ì„¸ê³  ë³´ê³ í•©ë‹ˆë‹¤.
3. ëª¨ë“  ë²„í¼ ì…€ì„ LVT ë²„í¼ë¡œ êµì²´í•©ë‹ˆë‹¤.
4. ìˆ˜ì •ëœ Verilog ì½”ë“œë¥¼ 'lvt.v' íŒŒì¼ì— ì €ì¥í•©ë‹ˆë‹¤.
5. ë³€ê²½ëœ ì…€ì˜ ìˆ˜ë¥¼ ë³´ê³ í•©ë‹ˆë‹¤.

### ì…ë ¥ íŒŒì¼ ì˜ˆì‹œ (origin.v)

```verilog
module buffer_chain (
    input wire in,
    output wire out
);

    wire w1, w2, w3, w4, w5;

    BUFX1_HVT buf1 (.A(in), .Y(w1));
    BUFX1_LVT buf2 (.A(w1), .Y(w2));
    BUFX4_HVT buf3 (.A(w2), .Y(w3));
    BUFX1_LVT buf4 (.A(w3), .Y(w4));
    BUFX2_HVT buf5 (.A(w4), .Y(w5));
    BUFX1_LVT buf6 (.A(w5), .Y(out));

endmodule
```

### ì˜ˆìƒ ì¶œë ¥ íŒŒì¼ ë‚´ìš© (lvt.v)

```verilog
module buffer_chain (
    input wire in,
    output wire out
);

    wire w1, w2, w3, w4, w5;

    BUFX1_LVT buf1 (.A(in), .Y(w1));
    BUFX1_LVT buf2 (.A(w1), .Y(w2));
    BUFX4_LVT buf3 (.A(w2), .Y(w3));
    BUFX1_LVT buf4 (.A(w3), .Y(w4));
    BUFX2_LVT buf5 (.A(w4), .Y(w5));
    BUFX1_LVT buf6 (.A(w5), .Y(out));

endmodule
```

### ì½˜ì†” ì¶œë ¥ ì˜ˆì‹œ

```
HVT: 3
LVT: 3
```

###
