Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 16:08:05 2020
| Host         : DESKTOP-NRBLB6L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Gyro_Demo_control_sets_placed.rpt
| Design       : Gyro_Demo
| Device       : xc7s15
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            2 |
|      4 |            5 |
|      6 |            4 |
|      8 |            1 |
|     10 |            1 |
|     11 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             185 |           71 |
| No           | No                    | Yes                    |              31 |           12 |
| No           | Yes                   | No                     |             106 |           32 |
| Yes          | No                    | No                     |              72 |           22 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |                  Enable Signal                 |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
| ~I_qspi_clk_IBUF_BUFG            |                                                | I_qspi_cs_IBUF                                                                |                1 |              1 |
|  clk_10/inst/clk_out1            | Driver_IIC0/SDA_Out_i_1_n_1                    |                                                                               |                1 |              1 |
|  u_Gyro2ram/HDMI0_n_1            |                                                |                                                                               |                1 |              1 |
|  Driver_Gyro0/Clk_Division0/Clk  |                                                |                                                                               |                1 |              1 |
|  Driver_Gyro0/Clk_Division1/CLK  |                                                |                                                                               |                1 |              1 |
|  Driver_Gyro0/Enable_reg_i_1_n_1 |                                                |                                                                               |                1 |              1 |
|  clk_10/inst/clk_out2            |                                                |                                                                               |                1 |              2 |
|  clk_10/inst/clk_out1            |                                                | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  I_qspi_clk_IBUF_BUFG            | u_qspi_slave/R_o_data[7]_i_1_n_1               | I_qspi_cs_IBUF                                                                |                1 |              4 |
|  I_qspi_clk_IBUF_BUFG            | u_qspi_slave/addr0                             | I_qspi_cs_IBUF                                                                |                2 |              4 |
|  clk_10/inst/clk_out1            |                                                | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  Driver_Gyro0/Clk_Division0/Clk  | Driver_Gyro0/Req_R_Cnt                         |                                                                               |                1 |              4 |
|  Driver_Gyro0/Clk_Division1/CLK  | Driver_Gyro0/Req_W_Cnt                         |                                                                               |                1 |              4 |
| ~n_0_326_BUFG                    |                                                |                                                                               |                4 |              6 |
| ~n_0_326_BUFG                    | Driver_Gyro0/Gyro_State                        |                                                                               |                2 |              6 |
| ~n_0_326_BUFG                    | Driver_Gyro0/FSM_onehot_Mag_State[5]_i_1_n_1   |                                                                               |                1 |              6 |
| ~n_0_326_BUFG                    | Driver_Gyro0/Reg_Addr[6]_i_2_n_1               | Driver_Gyro0/Reg_Addr[6]_i_1_n_1                                              |                3 |              6 |
|  I_qspi_clk_IBUF_BUFG            | u_qspi_slave/R_o_addr                          | I_qspi_cs_IBUF                                                                |                1 |              8 |
|  clk_10/inst/clk_out1            |                                                | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  clk_10/inst/clk_out1            | Driver_HDMI0/CO[0]                             |                                                                               |                3 |             11 |
|  clk_10/inst/clk_out1            | Driver_HDMI0/Set_X0_carry__0_n_3               |                                                                               |                4 |             12 |
|  clk_10/inst/clk_out1            | Driver_HDMI0/VSync_Cnt0                        |                                                                               |                3 |             12 |
|  Driver_HDMI0/E[0]               |                                                |                                                                               |                4 |             14 |
| ~n_0_326_BUFG                    | Driver_Gyro0/FSM_onehot_Init_State[10]_i_1_n_1 |                                                                               |                6 |             16 |
|  I_qspi_clk_IBUF_BUFG            |                                                | I_qspi_cs_IBUF                                                                |                9 |             24 |
|  clk_10/inst/clk_out1            |                                                | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             32 |
|  clk_10/inst/clk_out1            |                                                | Driver_Gyro0/Clk_Division0/Count0                                             |                8 |             32 |
|  clk_10/inst/clk_out1            |                                                | Driver_Gyro0/Clk_Division1/Count[0]_i_1_n_1                                   |                8 |             32 |
|  clk_10/inst/clk_out1            |                                                |                                                                               |               58 |            159 |
+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


