INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Datapath/HC08 datapath/HC08/HC08.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Datapath/HC08 datapath/HC08/HC08.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Datapath/HC08 datapath/HC08/HC08.srcs/sources_1/new/mux_2_way.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Datapath/HC08 datapath/HC08/HC08.srcs/sources_1/new/mux_4_way.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_way
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Datapath/HC08 datapath/HC08/HC08.srcs/sources_1/new/status_bit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_bit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Datapath/HC08 datapath/HC08/HC08.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Datapath/HC08 datapath/HC08/HC08.srcs/sim_1/new/HC08_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HC08_tb
