#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 19 11:54:36 2020
# Process ID: 9868
# Current directory: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/DeadSec/blinking_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5836 E:\My Works\MITS\Multilevel Inverter in FPGA\Verilog Codes\DeadSec\blinking_led\blinking_led.xpr
# Log file: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/DeadSec/blinking_led/vivado.log
# Journal file: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/DeadSec/blinking_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/DeadSec/blinking_led/blinking_led.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Arjun/projects/blinking_led' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Yadu/Documents/zedboard_master_XDC_RevC_D_v3/zedboard_master_XDC_RevC_D_v3.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 780.105 ; gain = 139.648
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 11:56:43 2020...
