// Seed: 4267586907
module module_0;
  wor id_1;
  assign module_1.id_25 = 0;
  assign id_1 = (1);
  assign id_1 = ~id_1 << 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    output wand id_5,
    input wire id_6,
    output wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    input wire id_11,
    output tri0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output tri0 id_15,
    input uwire id_16,
    output tri0 id_17,
    output wire id_18
);
  wire id_20;
  module_0 modCall_1 ();
  wire id_21;
  assign id_18 = id_4;
  wire id_22;
  wire id_23;
  id_24(
      .id_0(id_8), .id_1(1), .id_2(~1), .id_3(id_4), .id_4(id_5), .id_5(1), .id_6(1), .id_7(1)
  );
  uwire id_25 = 1;
endmodule
