
AquaSmart_22420.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ab0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08007c40  08007c40  00017c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e4c  08007e4c  00020114  2**0
                  CONTENTS
  4 .ARM          00000008  08007e4c  08007e4c  00017e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e54  08007e54  00020114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e54  08007e54  00017e54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e58  08007e58  00017e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000114  20000000  08007e5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ba8  20000114  08007f70  00020114  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004cbc  08007f70  00024cbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019279  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000033c4  00000000  00000000  000393bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001108  00000000  00000000  0003c788  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f80  00000000  00000000  0003d890  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024829  00000000  00000000  0003e810  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001039e  00000000  00000000  00063039  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2066  00000000  00000000  000733d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014543d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047f4  00000000  00000000  001454b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000114 	.word	0x20000114
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007c28 	.word	0x08007c28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000118 	.word	0x20000118
 80001cc:	08007c28 	.word	0x08007c28

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <LoRa_initialization>:
/*DEBUG FUNCTION*/
//int _write(int file, char *ptr, int len);


void LoRa_initialization(uint8_t init)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af02      	add	r7, sp, #8
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;

	/*Initialize ring buffer*/
	ringbuf_init(&data_ring_buff, RBUF_SIZE);
 800057a:	2103      	movs	r1, #3
 800057c:	4823      	ldr	r0, [pc, #140]	; (800060c <LoRa_initialization+0x9c>)
 800057e:	f001 fc4a 	bl	8001e16 <ringbuf_init>

	//Initialize LoRa module
	SX1278_hw.dio0.port = DIO0_GPIO_Port;
 8000582:	4b23      	ldr	r3, [pc, #140]	; (8000610 <LoRa_initialization+0xa0>)
 8000584:	4a23      	ldr	r2, [pc, #140]	; (8000614 <LoRa_initialization+0xa4>)
 8000586:	60da      	str	r2, [r3, #12]
	SX1278_hw.dio0.pin = DIO0_Pin;
 8000588:	4b21      	ldr	r3, [pc, #132]	; (8000610 <LoRa_initialization+0xa0>)
 800058a:	2201      	movs	r2, #1
 800058c:	609a      	str	r2, [r3, #8]
	SX1278_hw.nss.port = NSS_GPIO_Port;
 800058e:	4b20      	ldr	r3, [pc, #128]	; (8000610 <LoRa_initialization+0xa0>)
 8000590:	4a21      	ldr	r2, [pc, #132]	; (8000618 <LoRa_initialization+0xa8>)
 8000592:	615a      	str	r2, [r3, #20]
	SX1278_hw.nss.pin = NSS_Pin;
 8000594:	4b1e      	ldr	r3, [pc, #120]	; (8000610 <LoRa_initialization+0xa0>)
 8000596:	2210      	movs	r2, #16
 8000598:	611a      	str	r2, [r3, #16]
	SX1278_hw.reset.port = RESET_GPIO_Port;
 800059a:	4b1d      	ldr	r3, [pc, #116]	; (8000610 <LoRa_initialization+0xa0>)
 800059c:	4a1d      	ldr	r2, [pc, #116]	; (8000614 <LoRa_initialization+0xa4>)
 800059e:	605a      	str	r2, [r3, #4]
	SX1278_hw.reset.pin = RESET_Pin;
 80005a0:	4b1b      	ldr	r3, [pc, #108]	; (8000610 <LoRa_initialization+0xa0>)
 80005a2:	2202      	movs	r2, #2
 80005a4:	601a      	str	r2, [r3, #0]
	SX1278_hw.spi = &hspi1;
 80005a6:	4b1a      	ldr	r3, [pc, #104]	; (8000610 <LoRa_initialization+0xa0>)
 80005a8:	4a1c      	ldr	r2, [pc, #112]	; (800061c <LoRa_initialization+0xac>)
 80005aa:	619a      	str	r2, [r3, #24]
	SX1278.readBytes=0;
 80005ac:	4b1c      	ldr	r3, [pc, #112]	; (8000620 <LoRa_initialization+0xb0>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278.rxBuffer[0]=0;
 80005b4:	4b1a      	ldr	r3, [pc, #104]	; (8000620 <LoRa_initialization+0xb0>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	729a      	strb	r2, [r3, #10]
	SX1278.hw = &SX1278_hw;
 80005ba:	4b19      	ldr	r3, [pc, #100]	; (8000620 <LoRa_initialization+0xb0>)
 80005bc:	4a14      	ldr	r2, [pc, #80]	; (8000610 <LoRa_initialization+0xa0>)
 80005be:	601a      	str	r2, [r3, #0]

	//printf("Configuring LoRa module\r\n");
	SX1278_begin(&SX1278, SX1278_433MHZ, SX1278_POWER_17DBM, SX1278_LORA_SF_8,
 80005c0:	230a      	movs	r3, #10
 80005c2:	9301      	str	r3, [sp, #4]
 80005c4:	2303      	movs	r3, #3
 80005c6:	9300      	str	r3, [sp, #0]
 80005c8:	2302      	movs	r3, #2
 80005ca:	2201      	movs	r2, #1
 80005cc:	2100      	movs	r1, #0
 80005ce:	4814      	ldr	r0, [pc, #80]	; (8000620 <LoRa_initialization+0xb0>)
 80005d0:	f000 fc4a 	bl	8000e68 <SX1278_begin>
			SX1278_LORA_BW_20_8KHZ, 10);
	//printf("Done configuring LoRaModule\r\n");
	while (ret!=1){
 80005d4:	e013      	b.n	80005fe <LoRa_initialization+0x8e>
		if (init == 1) {
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d108      	bne.n	80005ee <LoRa_initialization+0x7e>
			ret = SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 80005dc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80005e0:	2110      	movs	r1, #16
 80005e2:	480f      	ldr	r0, [pc, #60]	; (8000620 <LoRa_initialization+0xb0>)
 80005e4:	f000 fba9 	bl	8000d3a <SX1278_LoRaEntryTx>
 80005e8:	4603      	mov	r3, r0
 80005ea:	73fb      	strb	r3, [r7, #15]
 80005ec:	e007      	b.n	80005fe <LoRa_initialization+0x8e>
		} else {
			ret = SX1278_LoRaEntryRx(&SX1278, 16, 2000); //tiene que valer 1
 80005ee:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80005f2:	2110      	movs	r1, #16
 80005f4:	480a      	ldr	r0, [pc, #40]	; (8000620 <LoRa_initialization+0xb0>)
 80005f6:	f000 faf7 	bl	8000be8 <SX1278_LoRaEntryRx>
 80005fa:	4603      	mov	r3, r0
 80005fc:	73fb      	strb	r3, [r7, #15]
	while (ret!=1){
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
 8000600:	2b01      	cmp	r3, #1
 8000602:	d1e8      	bne.n	80005d6 <LoRa_initialization+0x66>
		}
		//printf("ret: %d\n", ret);
	}
}
 8000604:	bf00      	nop
 8000606:	3710      	adds	r7, #16
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20004bd0 	.word	0x20004bd0
 8000610:	20004bb4 	.word	0x20004bb4
 8000614:	40020400 	.word	0x40020400
 8000618:	40020000 	.word	0x40020000
 800061c:	20004a50 	.word	0x20004a50
 8000620:	20004aa8 	.word	0x20004aa8

08000624 <send_data>:

void send_data(void)
{
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	b09b      	sub	sp, #108	; 0x6c
 8000628:	af06      	add	r7, sp, #24
	sensor_buf_t data;
	uint8_t ret;
	char buffer[64];
	uint8_t message_length;

	data = ringbuf_get(&data_ring_buff); //Take data from ring buffer.
 800062a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800062e:	491f      	ldr	r1, [pc, #124]	; (80006ac <send_data+0x88>)
 8000630:	4618      	mov	r0, r3
 8000632:	f001 fc70 	bl	8001f16 <ringbuf_get>

	/*Send data by LoRa*/
	message_length = sprintf(buffer, "AquaSmart %d %d %d %d %d %d %d", data.Device_ID, data.Sensor_ID, data.measure, data.alarm, data.error, data.threshold_L, data.threshold_H);
 8000636:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800063a:	461e      	mov	r6, r3
 800063c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8000640:	469c      	mov	ip, r3
 8000642:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000646:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800064a:	f897 1047 	ldrb.w	r1, [r7, #71]	; 0x47
 800064e:	f8b7 0048 	ldrh.w	r0, [r7, #72]	; 0x48
 8000652:	4604      	mov	r4, r0
 8000654:	f8b7 004a 	ldrh.w	r0, [r7, #74]	; 0x4a
 8000658:	4605      	mov	r5, r0
 800065a:	4638      	mov	r0, r7
 800065c:	9504      	str	r5, [sp, #16]
 800065e:	9403      	str	r4, [sp, #12]
 8000660:	9102      	str	r1, [sp, #8]
 8000662:	9201      	str	r2, [sp, #4]
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	4663      	mov	r3, ip
 8000668:	4632      	mov	r2, r6
 800066a:	4911      	ldr	r1, [pc, #68]	; (80006b0 <send_data+0x8c>)
 800066c:	f006 ff98 	bl	80075a0 <siprintf>
 8000670:	4603      	mov	r3, r0
 8000672:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	ret = SX1278_LoRaEntryTx(&SX1278, message_length, 2000);
 8000676:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800067a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800067e:	4619      	mov	r1, r3
 8000680:	480c      	ldr	r0, [pc, #48]	; (80006b4 <send_data+0x90>)
 8000682:	f000 fb5a 	bl	8000d3a <SX1278_LoRaEntryTx>
 8000686:	4603      	mov	r3, r0
 8000688:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	//printf("Sending %s\r\n", buffer);
	ret = SX1278_LoRaTxPacket(&SX1278, (uint8_t *) buffer, message_length, 2000);
 800068c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8000690:	4639      	mov	r1, r7
 8000692:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000696:	4807      	ldr	r0, [pc, #28]	; (80006b4 <send_data+0x90>)
 8000698:	f000 fba7 	bl	8000dea <SX1278_LoRaTxPacket>
 800069c:	4603      	mov	r3, r0
 800069e:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
}
 80006a2:	bf00      	nop
 80006a4:	3754      	adds	r7, #84	; 0x54
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20004bd0 	.word	0x20004bd0
 80006b0:	08007c40 	.word	0x08007c40
 80006b4:	20004aa8 	.word	0x20004aa8

080006b8 <receive_data>:

void receive_data(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b092      	sub	sp, #72	; 0x48
 80006bc:	af00      	add	r7, sp, #0
	uint8_t ret;
	char buffer[64];

	ret = SX1278_LoRaRxPacket(&SX1278);
 80006be:	480a      	ldr	r0, [pc, #40]	; (80006e8 <receive_data+0x30>)
 80006c0:	f000 faf7 	bl	8000cb2 <SX1278_LoRaRxPacket>
 80006c4:	4603      	mov	r3, r0
 80006c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (ret > 0) {
 80006ca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d006      	beq.n	80006e0 <receive_data+0x28>
		SX1278_read(&SX1278, (uint8_t *) buffer, ret);
 80006d2:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	4803      	ldr	r0, [pc, #12]	; (80006e8 <receive_data+0x30>)
 80006dc:	f000 fbec 	bl	8000eb8 <SX1278_read>
		//printf("Content (%d): %s\r\n", ret, buffer);
	}
}
 80006e0:	bf00      	nop
 80006e2:	3748      	adds	r7, #72	; 0x48
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20004aa8 	.word	0x20004aa8

080006ec <save_new_data>:

void save_new_data(sensor_buf_t data)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	ringbuf_put(&data_ring_buff, data);
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80006fc:	4803      	ldr	r0, [pc, #12]	; (800070c <save_new_data+0x20>)
 80006fe:	f001 fba7 	bl	8001e50 <ringbuf_put>
}
 8000702:	bf00      	nop
 8000704:	3710      	adds	r7, #16
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20004bd0 	.word	0x20004bd0

08000710 <SX1278_hw_init>:
#include "main.h"
//////////////////////////////////
// logic
//////////////////////////////////

__weak void SX1278_hw_init(SX1278_hw_t * hw) {
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000718:	2101      	movs	r1, #1
 800071a:	6878      	ldr	r0, [r7, #4]
 800071c:	f000 f80d 	bl	800073a <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	6858      	ldr	r0, [r3, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	b29b      	uxth	r3, r3
 800072a:	2201      	movs	r2, #1
 800072c:	4619      	mov	r1, r3
 800072e:	f002 fc09 	bl	8002f44 <HAL_GPIO_WritePin>
}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t * hw, int value) {
 800073a:	b580      	push	{r7, lr}
 800073c:	b082      	sub	sp, #8
 800073e:	af00      	add	r7, sp, #0
 8000740:	6078      	str	r0, [r7, #4]
 8000742:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	6958      	ldr	r0, [r3, #20]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	691b      	ldr	r3, [r3, #16]
 800074c:	b299      	uxth	r1, r3
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	2b01      	cmp	r3, #1
 8000752:	bf0c      	ite	eq
 8000754:	2301      	moveq	r3, #1
 8000756:	2300      	movne	r3, #0
 8000758:	b2db      	uxtb	r3, r3
 800075a:	461a      	mov	r2, r3
 800075c:	f002 fbf2 	bl	8002f44 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t * hw) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000770:	2101      	movs	r1, #1
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff ffe1 	bl	800073a <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	6858      	ldr	r0, [r3, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	b29b      	uxth	r3, r3
 8000782:	2200      	movs	r2, #0
 8000784:	4619      	mov	r1, r3
 8000786:	f002 fbdd 	bl	8002f44 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 800078a:	2001      	movs	r0, #1
 800078c:	f000 f855 	bl	800083a <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	6858      	ldr	r0, [r3, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	b29b      	uxth	r3, r3
 800079a:	2201      	movs	r2, #1
 800079c:	4619      	mov	r1, r3
 800079e:	f002 fbd1 	bl	8002f44 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 80007a2:	2064      	movs	r0, #100	; 0x64
 80007a4:	f000 f849 	bl	800083a <SX1278_hw_DelayMs>
}
 80007a8:	bf00      	nop
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t * hw, uint8_t cmd) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	460b      	mov	r3, r1
 80007ba:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 80007bc:	2100      	movs	r1, #0
 80007be:	6878      	ldr	r0, [r7, #4]
 80007c0:	f7ff ffbb 	bl	800073a <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	6998      	ldr	r0, [r3, #24]
 80007c8:	1cf9      	adds	r1, r7, #3
 80007ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ce:	2201      	movs	r2, #1
 80007d0:	f003 f864 	bl	800389c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 80007d4:	bf00      	nop
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	699b      	ldr	r3, [r3, #24]
 80007da:	4618      	mov	r0, r3
 80007dc:	f003 fb34 	bl	8003e48 <HAL_SPI_GetState>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d1f7      	bne.n	80007d6 <SX1278_hw_SPICommand+0x26>
		;
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b086      	sub	sp, #24
 80007f2:	af02      	add	r7, sp, #8
 80007f4:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 80007f6:	2300      	movs	r3, #0
 80007f8:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 80007fa:	2300      	movs	r3, #0
 80007fc:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 80007fe:	2100      	movs	r1, #0
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff ff9a 	bl	800073a <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	6998      	ldr	r0, [r3, #24]
 800080a:	f107 020e 	add.w	r2, r7, #14
 800080e:	f107 010f 	add.w	r1, r7, #15
 8000812:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000816:	9300      	str	r3, [sp, #0]
 8000818:	2301      	movs	r3, #1
 800081a:	f003 f973 	bl	8003b04 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 800081e:	bf00      	nop
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4618      	mov	r0, r3
 8000826:	f003 fb0f 	bl	8003e48 <HAL_SPI_GetState>
 800082a:	4603      	mov	r3, r0
 800082c:	2b01      	cmp	r3, #1
 800082e:	d1f7      	bne.n	8000820 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8000830:	7bbb      	ldrb	r3, [r7, #14]
}
 8000832:	4618      	mov	r0, r3
 8000834:	3710      	adds	r7, #16
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f001 fd5c 	bl	8002300 <HAL_Delay>
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t * hw) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	68da      	ldr	r2, [r3, #12]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	689b      	ldr	r3, [r3, #8]
 8000860:	b29b      	uxth	r3, r3
 8000862:	4619      	mov	r1, r3
 8000864:	4610      	mov	r0, r2
 8000866:	f002 fb55 	bl	8002f14 <HAL_GPIO_ReadPin>
 800086a:	4603      	mov	r3, r0
 800086c:	2b01      	cmp	r3, #1
 800086e:	bf0c      	ite	eq
 8000870:	2301      	moveq	r3, #1
 8000872:	2300      	movne	r3, #0
 8000874:	b2db      	uxtb	r3, r3
}
 8000876:	4618      	mov	r0, r3
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <SX1278_SPIRead>:

//////////////////////////////////
// logic
//////////////////////////////////

uint8_t SX1278_SPIRead(SX1278_t * module, uint8_t addr) {
 800087e:	b580      	push	{r7, lr}
 8000880:	b084      	sub	sp, #16
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
 8000886:	460b      	mov	r3, r1
 8000888:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	78fa      	ldrb	r2, [r7, #3]
 8000890:	4611      	mov	r1, r2
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff ff8c 	bl	80007b0 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4618      	mov	r0, r3
 800089e:	f7ff ffa6 	bl	80007ee <SX1278_hw_SPIReadByte>
 80008a2:	4603      	mov	r3, r0
 80008a4:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2101      	movs	r1, #1
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff ff44 	bl	800073a <SX1278_hw_SetNSS>
	return tmp;
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3710      	adds	r7, #16
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t * module, uint8_t addr, uint8_t cmd) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
 80008c4:	460b      	mov	r3, r1
 80008c6:	70fb      	strb	r3, [r7, #3]
 80008c8:	4613      	mov	r3, r2
 80008ca:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff ff31 	bl	800073a <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	78fb      	ldrb	r3, [r7, #3]
 80008de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	4619      	mov	r1, r3
 80008e6:	4610      	mov	r0, r2
 80008e8:	f7ff ff62 	bl	80007b0 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	78ba      	ldrb	r2, [r7, #2]
 80008f2:	4611      	mov	r1, r2
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff ff5b 	bl	80007b0 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2101      	movs	r1, #1
 8000900:	4618      	mov	r0, r3
 8000902:	f7ff ff1a 	bl	800073a <SX1278_hw_SetNSS>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t * module, uint8_t addr, uint8_t* rxBuf,
		uint8_t length) {
 800090e:	b590      	push	{r4, r7, lr}
 8000910:	b087      	sub	sp, #28
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	607a      	str	r2, [r7, #4]
 8000918:	461a      	mov	r2, r3
 800091a:	460b      	mov	r3, r1
 800091c:	72fb      	strb	r3, [r7, #11]
 800091e:	4613      	mov	r3, r2
 8000920:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000922:	7abb      	ldrb	r3, [r7, #10]
 8000924:	2b01      	cmp	r3, #1
 8000926:	d927      	bls.n	8000978 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	2100      	movs	r1, #0
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff ff03 	bl	800073a <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	7afa      	ldrb	r2, [r7, #11]
 800093a:	4611      	mov	r1, r2
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff ff37 	bl	80007b0 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000942:	2300      	movs	r3, #0
 8000944:	75fb      	strb	r3, [r7, #23]
 8000946:	e00c      	b.n	8000962 <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	6819      	ldr	r1, [r3, #0]
 800094c:	7dfb      	ldrb	r3, [r7, #23]
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	18d4      	adds	r4, r2, r3
 8000952:	4608      	mov	r0, r1
 8000954:	f7ff ff4b 	bl	80007ee <SX1278_hw_SPIReadByte>
 8000958:	4603      	mov	r3, r0
 800095a:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 800095c:	7dfb      	ldrb	r3, [r7, #23]
 800095e:	3301      	adds	r3, #1
 8000960:	75fb      	strb	r3, [r7, #23]
 8000962:	7dfa      	ldrb	r2, [r7, #23]
 8000964:	7abb      	ldrb	r3, [r7, #10]
 8000966:	429a      	cmp	r2, r3
 8000968:	d3ee      	bcc.n	8000948 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	2101      	movs	r1, #1
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fee2 	bl	800073a <SX1278_hw_SetNSS>
 8000976:	e000      	b.n	800097a <SX1278_SPIBurstRead+0x6c>
		return;
 8000978:	bf00      	nop
	}
}
 800097a:	371c      	adds	r7, #28
 800097c:	46bd      	mov	sp, r7
 800097e:	bd90      	pop	{r4, r7, pc}

08000980 <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
		uint8_t length) {
 8000980:	b580      	push	{r7, lr}
 8000982:	b086      	sub	sp, #24
 8000984:	af00      	add	r7, sp, #0
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	607a      	str	r2, [r7, #4]
 800098a:	461a      	mov	r2, r3
 800098c:	460b      	mov	r3, r1
 800098e:	72fb      	strb	r3, [r7, #11]
 8000990:	4613      	mov	r3, r2
 8000992:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000994:	7abb      	ldrb	r3, [r7, #10]
 8000996:	2b01      	cmp	r3, #1
 8000998:	d929      	bls.n	80009ee <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	2100      	movs	r1, #0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff feca 	bl	800073a <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	7afb      	ldrb	r3, [r7, #11]
 80009ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	4619      	mov	r1, r3
 80009b4:	4610      	mov	r0, r2
 80009b6:	f7ff fefb 	bl	80007b0 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80009ba:	2300      	movs	r3, #0
 80009bc:	75fb      	strb	r3, [r7, #23]
 80009be:	e00b      	b.n	80009d8 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	6818      	ldr	r0, [r3, #0]
 80009c4:	7dfb      	ldrb	r3, [r7, #23]
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	4619      	mov	r1, r3
 80009ce:	f7ff feef 	bl	80007b0 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80009d2:	7dfb      	ldrb	r3, [r7, #23]
 80009d4:	3301      	adds	r3, #1
 80009d6:	75fb      	strb	r3, [r7, #23]
 80009d8:	7dfa      	ldrb	r2, [r7, #23]
 80009da:	7abb      	ldrb	r3, [r7, #10]
 80009dc:	429a      	cmp	r2, r3
 80009de:	d3ef      	bcc.n	80009c0 <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2101      	movs	r1, #1
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fea7 	bl	800073a <SX1278_hw_SetNSS>
 80009ec:	e000      	b.n	80009f0 <SX1278_SPIBurstWrite+0x70>
		return;
 80009ee:	bf00      	nop
	}
}
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <SX1278_defaultConfig>:

void SX1278_defaultConfig(SX1278_t * module) {
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b084      	sub	sp, #16
 80009fa:	af02      	add	r7, sp, #8
 80009fc:	6078      	str	r0, [r7, #4]
	SX1278_config(module, module->frequency, module->power, module->LoRa_Rate,
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	7919      	ldrb	r1, [r3, #4]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	795a      	ldrb	r2, [r3, #5]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	7998      	ldrb	r0, [r3, #6]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	79db      	ldrb	r3, [r3, #7]
 8000a0e:	9300      	str	r3, [sp, #0]
 8000a10:	4603      	mov	r3, r0
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	f000 f804 	bl	8000a20 <SX1278_config>
			module->LoRa_BW);
}
 8000a18:	bf00      	nop
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <SX1278_config>:

void SX1278_config(SX1278_t * module, uint8_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW) {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	4608      	mov	r0, r1
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4603      	mov	r3, r0
 8000a30:	70fb      	strb	r3, [r7, #3]
 8000a32:	460b      	mov	r3, r1
 8000a34:	70bb      	strb	r3, [r7, #2]
 8000a36:	4613      	mov	r3, r2
 8000a38:	707b      	strb	r3, [r7, #1]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f000 f8aa 	bl	8000b94 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8000a40:	200f      	movs	r0, #15
 8000a42:	f7ff fefa 	bl	800083a <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f000 f8b4 	bl	8000bb4 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
			(uint8_t*) SX1278_Frequency[frequency], 3); //setting  frequency parameter
 8000a4c:	78fa      	ldrb	r2, [r7, #3]
 8000a4e:	4613      	mov	r3, r2
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	4413      	add	r3, r2
 8000a54:	4a43      	ldr	r2, [pc, #268]	; (8000b64 <SX1278_config+0x144>)
 8000a56:	441a      	add	r2, r3
	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
 8000a58:	2303      	movs	r3, #3
 8000a5a:	2106      	movs	r1, #6
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff ff8f 	bl	8000980 <SX1278_SPIBurstWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[power]); //Setting output power parameter
 8000a62:	78bb      	ldrb	r3, [r7, #2]
 8000a64:	4a40      	ldr	r2, [pc, #256]	; (8000b68 <SX1278_config+0x148>)
 8000a66:	5cd3      	ldrb	r3, [r2, r3]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	2109      	movs	r1, #9
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff ff25 	bl	80008bc <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000a72:	220b      	movs	r2, #11
 8000a74:	210b      	movs	r1, #11
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	f7ff ff20 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000a7c:	2223      	movs	r2, #35	; 0x23
 8000a7e:	210c      	movs	r1, #12
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f7ff ff1b 	bl	80008bc <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[LoRa_Rate] == 6) {	//SFactor=6
 8000a86:	787b      	ldrb	r3, [r7, #1]
 8000a88:	4a38      	ldr	r2, [pc, #224]	; (8000b6c <SX1278_config+0x14c>)
 8000a8a:	5cd3      	ldrb	r3, [r2, r3]
 8000a8c:	2b06      	cmp	r3, #6
 8000a8e:	d131      	bne.n	8000af4 <SX1278_config+0xd4>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000a90:	7e3b      	ldrb	r3, [r7, #24]
 8000a92:	4a37      	ldr	r2, [pc, #220]	; (8000b70 <SX1278_config+0x150>)
 8000a94:	5cd3      	ldrb	r3, [r2, r3]
 8000a96:	011b      	lsls	r3, r3, #4
 8000a98:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000a9a:	3303      	adds	r3, #3
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	211d      	movs	r1, #29
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f7ff ff0a 	bl	80008bc <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 8000aa8:	787b      	ldrb	r3, [r7, #1]
 8000aaa:	4a30      	ldr	r2, [pc, #192]	; (8000b6c <SX1278_config+0x14c>)
 8000aac:	5cd3      	ldrb	r3, [r2, r3]
 8000aae:	011b      	lsls	r3, r3, #4
 8000ab0:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000ab2:	3307      	adds	r3, #7
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	211e      	movs	r1, #30
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f7ff fefe 	bl	80008bc <SX1278_SPIWrite>
						+ 0x03));

		tmp = SX1278_SPIRead(module, 0x31);
 8000ac0:	2131      	movs	r1, #49	; 0x31
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f7ff fedb 	bl	800087e <SX1278_SPIRead>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
 8000ace:	f023 0307 	bic.w	r3, r3, #7
 8000ad2:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	f043 0305 	orr.w	r3, r3, #5
 8000ada:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8000adc:	7bfb      	ldrb	r3, [r7, #15]
 8000ade:	461a      	mov	r2, r3
 8000ae0:	2131      	movs	r1, #49	; 0x31
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	f7ff feea 	bl	80008bc <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000ae8:	220c      	movs	r2, #12
 8000aea:	2137      	movs	r1, #55	; 0x37
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f7ff fee5 	bl	80008bc <SX1278_SPIWrite>
 8000af2:	e017      	b.n	8000b24 <SX1278_config+0x104>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000af4:	7e3b      	ldrb	r3, [r7, #24]
 8000af6:	4a1e      	ldr	r2, [pc, #120]	; (8000b70 <SX1278_config+0x150>)
 8000af8:	5cd3      	ldrb	r3, [r2, r3]
 8000afa:	011b      	lsls	r3, r3, #4
 8000afc:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000afe:	3302      	adds	r3, #2
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	461a      	mov	r2, r3
 8000b04:	211d      	movs	r1, #29
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f7ff fed8 	bl	80008bc <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 8000b0c:	787b      	ldrb	r3, [r7, #1]
 8000b0e:	4a17      	ldr	r2, [pc, #92]	; (8000b6c <SX1278_config+0x14c>)
 8000b10:	5cd3      	ldrb	r3, [r2, r3]
 8000b12:	011b      	lsls	r3, r3, #4
 8000b14:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000b16:	3307      	adds	r3, #7
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	211e      	movs	r1, #30
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff fecc 	bl	80008bc <SX1278_SPIWrite>
						+ 0x03)); //SFactor &  LNA gain set by the internal AGC loop
	}

	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000b24:	22ff      	movs	r2, #255	; 0xff
 8000b26:	211f      	movs	r1, #31
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	f7ff fec7 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2120      	movs	r1, #32
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f7ff fec2 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 12); //RegPreambleLsb 8+4=12byte Preamble
 8000b38:	220c      	movs	r2, #12
 8000b3a:	2121      	movs	r1, #33	; 0x21
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff febd 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000b42:	2201      	movs	r2, #1
 8000b44:	2141      	movs	r1, #65	; 0x41
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f7ff feb8 	bl	80008bc <SX1278_SPIWrite>
	module->readBytes = 0;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278_standby(module); //Entry standby mode
 8000b54:	6878      	ldr	r0, [r7, #4]
 8000b56:	f000 f80d 	bl	8000b74 <SX1278_standby>
}
 8000b5a:	bf00      	nop
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	08007cf0 	.word	0x08007cf0
 8000b68:	08007cf4 	.word	0x08007cf4
 8000b6c:	08007cf8 	.word	0x08007cf8
 8000b70:	08007d00 	.word	0x08007d00

08000b74 <SX1278_standby>:

void SX1278_standby(SX1278_t * module) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8000b7c:	2209      	movs	r2, #9
 8000b7e:	2101      	movs	r1, #1
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f7ff fe9b 	bl	80008bc <SX1278_SPIWrite>
	module->status = STANDBY;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2201      	movs	r2, #1
 8000b8a:	725a      	strb	r2, [r3, #9]
}
 8000b8c:	bf00      	nop
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <SX1278_sleep>:

void SX1278_sleep(SX1278_t * module) {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8000b9c:	2208      	movs	r2, #8
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f7ff fe8b 	bl	80008bc <SX1278_SPIWrite>
	module->status = SLEEP;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2200      	movs	r2, #0
 8000baa:	725a      	strb	r2, [r3, #9]
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t * module) {
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000bbc:	2288      	movs	r2, #136	; 0x88
 8000bbe:	2101      	movs	r1, #1
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f7ff fe7b 	bl	80008bc <SX1278_SPIWrite>
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t * module) {
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b082      	sub	sp, #8
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8000bd6:	22ff      	movs	r2, #255	; 0xff
 8000bd8:	2112      	movs	r1, #18
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff fe6e 	bl	80008bc <SX1278_SPIWrite>
}
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	607a      	str	r2, [r7, #4]
 8000bf4:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	7afa      	ldrb	r2, [r7, #11]
 8000bfa:	721a      	strb	r2, [r3, #8]

	SX1278_defaultConfig(module);		//Setting base parameter
 8000bfc:	68f8      	ldr	r0, [r7, #12]
 8000bfe:	f7ff fefa 	bl	80009f6 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000c02:	2284      	movs	r2, #132	; 0x84
 8000c04:	214d      	movs	r1, #77	; 0x4d
 8000c06:	68f8      	ldr	r0, [r7, #12]
 8000c08:	f7ff fe58 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8000c0c:	22ff      	movs	r2, #255	; 0xff
 8000c0e:	2124      	movs	r1, #36	; 0x24
 8000c10:	68f8      	ldr	r0, [r7, #12]
 8000c12:	f7ff fe53 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8000c16:	2201      	movs	r2, #1
 8000c18:	2140      	movs	r1, #64	; 0x40
 8000c1a:	68f8      	ldr	r0, [r7, #12]
 8000c1c:	f7ff fe4e 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8000c20:	223f      	movs	r2, #63	; 0x3f
 8000c22:	2111      	movs	r1, #17
 8000c24:	68f8      	ldr	r0, [r7, #12]
 8000c26:	f7ff fe49 	bl	80008bc <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8000c2a:	68f8      	ldr	r0, [r7, #12]
 8000c2c:	f7ff ffcf 	bl	8000bce <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000c30:	7afb      	ldrb	r3, [r7, #11]
 8000c32:	461a      	mov	r2, r3
 8000c34:	2122      	movs	r1, #34	; 0x22
 8000c36:	68f8      	ldr	r0, [r7, #12]
 8000c38:	f7ff fe40 	bl	80008bc <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8000c3c:	210f      	movs	r1, #15
 8000c3e:	68f8      	ldr	r0, [r7, #12]
 8000c40:	f7ff fe1d 	bl	800087e <SX1278_SPIRead>
 8000c44:	4603      	mov	r3, r0
 8000c46:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8000c48:	7dfb      	ldrb	r3, [r7, #23]
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	210d      	movs	r1, #13
 8000c4e:	68f8      	ldr	r0, [r7, #12]
 8000c50:	f7ff fe34 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8000c54:	228d      	movs	r2, #141	; 0x8d
 8000c56:	2101      	movs	r1, #1
 8000c58:	68f8      	ldr	r0, [r7, #12]
 8000c5a:	f7ff fe2f 	bl	80008bc <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	2200      	movs	r2, #0
 8000c62:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000c66:	2118      	movs	r1, #24
 8000c68:	68f8      	ldr	r0, [r7, #12]
 8000c6a:	f7ff fe08 	bl	800087e <SX1278_SPIRead>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	f003 0304 	and.w	r3, r3, #4
 8000c74:	2b04      	cmp	r3, #4
 8000c76:	d104      	bne.n	8000c82 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2203      	movs	r2, #3
 8000c7c:	725a      	strb	r2, [r3, #9]
			return 1;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e013      	b.n	8000caa <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	3b01      	subs	r3, #1
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d109      	bne.n	8000ca2 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff fd68 	bl	8000768 <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 8000c98:	68f8      	ldr	r0, [r7, #12]
 8000c9a:	f7ff feac 	bl	80009f6 <SX1278_defaultConfig>
			return 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e003      	b.n	8000caa <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	f7ff fdc9 	bl	800083a <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000ca8:	e7dd      	b.n	8000c66 <SX1278_LoRaEntryRx+0x7e>
	}
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t * module) {
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b084      	sub	sp, #16
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff fdc6 	bl	8000850 <SX1278_hw_GetDIO0>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d030      	beq.n	8000d2c <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	330a      	adds	r3, #10
 8000cce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f006 fba2 	bl	800741e <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8000cda:	2110      	movs	r1, #16
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff fdce 	bl	800087e <SX1278_SPIRead>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8000ce6:	7bbb      	ldrb	r3, [r7, #14]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	210d      	movs	r1, #13
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f7ff fde5 	bl	80008bc <SX1278_SPIWrite>

		if (module->LoRa_Rate == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	799b      	ldrb	r3, [r3, #6]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d103      	bne.n	8000d02 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	7a1b      	ldrb	r3, [r3, #8]
 8000cfe:	73fb      	strb	r3, [r7, #15]
 8000d00:	e005      	b.n	8000d0e <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000d02:	2113      	movs	r1, #19
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f7ff fdba 	bl	800087e <SX1278_SPIRead>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f103 020a 	add.w	r2, r3, #10
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
 8000d16:	2100      	movs	r1, #0
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff fdf8 	bl	800090e <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	7bfa      	ldrb	r2, [r7, #15]
 8000d22:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
		SX1278_clearLoRaIrq(module);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f7ff ff51 	bl	8000bce <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b086      	sub	sp, #24
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	60f8      	str	r0, [r7, #12]
 8000d42:	460b      	mov	r3, r1
 8000d44:	607a      	str	r2, [r7, #4]
 8000d46:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	7afa      	ldrb	r2, [r7, #11]
 8000d4c:	721a      	strb	r2, [r3, #8]

	SX1278_defaultConfig(module); //setting base parameter
 8000d4e:	68f8      	ldr	r0, [r7, #12]
 8000d50:	f7ff fe51 	bl	80009f6 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8000d54:	2287      	movs	r2, #135	; 0x87
 8000d56:	214d      	movs	r1, #77	; 0x4d
 8000d58:	68f8      	ldr	r0, [r7, #12]
 8000d5a:	f7ff fdaf 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2124      	movs	r1, #36	; 0x24
 8000d62:	68f8      	ldr	r0, [r7, #12]
 8000d64:	f7ff fdaa 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8000d68:	2241      	movs	r2, #65	; 0x41
 8000d6a:	2140      	movs	r1, #64	; 0x40
 8000d6c:	68f8      	ldr	r0, [r7, #12]
 8000d6e:	f7ff fda5 	bl	80008bc <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8000d72:	68f8      	ldr	r0, [r7, #12]
 8000d74:	f7ff ff2b 	bl	8000bce <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 8000d78:	22f7      	movs	r2, #247	; 0xf7
 8000d7a:	2111      	movs	r1, #17
 8000d7c:	68f8      	ldr	r0, [r7, #12]
 8000d7e:	f7ff fd9d 	bl	80008bc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8000d82:	7afb      	ldrb	r3, [r7, #11]
 8000d84:	461a      	mov	r2, r3
 8000d86:	2122      	movs	r1, #34	; 0x22
 8000d88:	68f8      	ldr	r0, [r7, #12]
 8000d8a:	f7ff fd97 	bl	80008bc <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8000d8e:	210e      	movs	r1, #14
 8000d90:	68f8      	ldr	r0, [r7, #12]
 8000d92:	f7ff fd74 	bl	800087e <SX1278_SPIRead>
 8000d96:	4603      	mov	r3, r0
 8000d98:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8000d9a:	7dfb      	ldrb	r3, [r7, #23]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	210d      	movs	r1, #13
 8000da0:	68f8      	ldr	r0, [r7, #12]
 8000da2:	f7ff fd8b 	bl	80008bc <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 8000da6:	2122      	movs	r1, #34	; 0x22
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	f7ff fd68 	bl	800087e <SX1278_SPIRead>
 8000dae:	4603      	mov	r3, r0
 8000db0:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8000db2:	7dba      	ldrb	r2, [r7, #22]
 8000db4:	7afb      	ldrb	r3, [r7, #11]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d104      	bne.n	8000dc4 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	2202      	movs	r2, #2
 8000dbe:	725a      	strb	r2, [r3, #9]
			return 1;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e00e      	b.n	8000de2 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	607b      	str	r3, [r7, #4]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1ea      	bne.n	8000da6 <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fcc7 	bl	8000768 <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 8000dda:	68f8      	ldr	r0, [r7, #12]
 8000ddc:	f7ff fe0b 	bl	80009f6 <SX1278_defaultConfig>
			return 0;
 8000de0:	2300      	movs	r3, #0
		}
	}
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3718      	adds	r7, #24
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length,
		uint32_t timeout) {
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b084      	sub	sp, #16
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	60f8      	str	r0, [r7, #12]
 8000df2:	60b9      	str	r1, [r7, #8]
 8000df4:	603b      	str	r3, [r7, #0]
 8000df6:	4613      	mov	r3, r2
 8000df8:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	2100      	movs	r1, #0
 8000e00:	68f8      	ldr	r0, [r7, #12]
 8000e02:	f7ff fdbd 	bl	8000980 <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8000e06:	228b      	movs	r2, #139	; 0x8b
 8000e08:	2101      	movs	r1, #1
 8000e0a:	68f8      	ldr	r0, [r7, #12]
 8000e0c:	f7ff fd56 	bl	80008bc <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fd1b 	bl	8000850 <SX1278_hw_GetDIO0>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d00b      	beq.n	8000e38 <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 8000e20:	2112      	movs	r1, #18
 8000e22:	68f8      	ldr	r0, [r7, #12]
 8000e24:	f7ff fd2b 	bl	800087e <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8000e28:	68f8      	ldr	r0, [r7, #12]
 8000e2a:	f7ff fed0 	bl	8000bce <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 8000e2e:	68f8      	ldr	r0, [r7, #12]
 8000e30:	f7ff fea0 	bl	8000b74 <SX1278_standby>
			return 1;
 8000e34:	2301      	movs	r3, #1
 8000e36:	e013      	b.n	8000e60 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	603b      	str	r3, [r7, #0]
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d109      	bne.n	8000e58 <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fc8d 	bl	8000768 <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 8000e4e:	68f8      	ldr	r0, [r7, #12]
 8000e50:	f7ff fdd1 	bl	80009f6 <SX1278_defaultConfig>
			return 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	e003      	b.n	8000e60 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 8000e58:	2001      	movs	r0, #1
 8000e5a:	f7ff fcee 	bl	800083a <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000e5e:	e7d7      	b.n	8000e10 <SX1278_LoRaTxPacket+0x26>
	}
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <SX1278_begin>:

void SX1278_begin(SX1278_t * module, uint8_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW, uint8_t packetLength) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	4608      	mov	r0, r1
 8000e72:	4611      	mov	r1, r2
 8000e74:	461a      	mov	r2, r3
 8000e76:	4603      	mov	r3, r0
 8000e78:	70fb      	strb	r3, [r7, #3]
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	70bb      	strb	r3, [r7, #2]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	707b      	strb	r3, [r7, #1]
	SX1278_hw_init(module->hw);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fc42 	bl	8000710 <SX1278_hw_init>
	module->frequency = frequency;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	78fa      	ldrb	r2, [r7, #3]
 8000e90:	711a      	strb	r2, [r3, #4]
	module->power = power;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	78ba      	ldrb	r2, [r7, #2]
 8000e96:	715a      	strb	r2, [r3, #5]
	module->LoRa_Rate = LoRa_Rate;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	787a      	ldrb	r2, [r7, #1]
 8000e9c:	719a      	strb	r2, [r3, #6]
	module->LoRa_BW = LoRa_BW;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	7c3a      	ldrb	r2, [r7, #16]
 8000ea2:	71da      	strb	r2, [r3, #7]
	module->packetLength = packetLength;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	7d3a      	ldrb	r2, [r7, #20]
 8000ea8:	721a      	strb	r2, [r3, #8]
	SX1278_defaultConfig(module);
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f7ff fda3 	bl	80009f6 <SX1278_defaultConfig>
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <SX1278_read>:

uint8_t SX1278_available(SX1278_t * module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t * module, uint8_t* rxBuf, uint8_t length) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8000ecc:	79fa      	ldrb	r2, [r7, #7]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d003      	beq.n	8000eda <SX1278_read+0x22>
		length = module->readBytes;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8000ed8:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	330a      	adds	r3, #10
 8000ede:	79fa      	ldrb	r2, [r7, #7]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	68b8      	ldr	r0, [r7, #8]
 8000ee4:	f006 fa90 	bl	8007408 <memcpy>
	rxBuf[length] = '\0';
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	4413      	add	r3, r2
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	return length;
 8000efa:	79fb      	ldrb	r3, [r7, #7]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <PreSleepProcessing>:
void PreSleepProcessing(uint32_t *ulExpectedIdleTime);
void PostSleepProcessing(uint32_t *ulExpectedIdleTime);

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
/* place for user code */ 
}
 8000f0c:	bf00      	nop
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000f20:	bf00      	nop
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <fsm_init>:
  fsm_init (this, tt);
  return this;
}

void fsm_init (fsm_t* this, fsm_trans_t* tt)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  this->tt = tt;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
  this->current_state = tt->orig_state;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	601a      	str	r2, [r3, #0]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <fsm_fire>:

void fsm_fire (fsm_t* this)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  fsm_trans_t* t;
  for (t = this->tt; t->orig_state >= 0; ++t) {
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	e01c      	b.n	8000f9a <fsm_fire+0x4a>
    if ((this->current_state == t->orig_state) && t->in(this)) {
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d113      	bne.n	8000f94 <fsm_fire+0x44>
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	4798      	blx	r3
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d00c      	beq.n	8000f94 <fsm_fire+0x44>
      this->current_state = t->dest_state;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	689a      	ldr	r2, [r3, #8]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	601a      	str	r2, [r3, #0]
      if (t->out)
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d00c      	beq.n	8000fa4 <fsm_fire+0x54>
        t->out(this);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	4798      	blx	r3
      break;
 8000f92:	e007      	b.n	8000fa4 <fsm_fire+0x54>
  for (t = this->tt; t->orig_state >= 0; ++t) {
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	3310      	adds	r3, #16
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	dade      	bge.n	8000f60 <fsm_fire+0x10>
    }
  }
}
 8000fa2:	e000      	b.n	8000fa6 <fsm_fire+0x56>
      break;
 8000fa4:	bf00      	nop
}
 8000fa6:	bf00      	nop
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <data_saved>:
	  Process,
	  Saving,
	  Sleeping
}sensor_state;

int data_saved(fsm_t* this){ return 1; }
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	4618      	mov	r0, r3
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <error>:

int error (fsm_t* this) {
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	60bb      	str	r3, [r7, #8]
	if (config->data_average <= 0 || config->data_average > config->threshold_Max)
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	889b      	ldrh	r3, [r3, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d005      	beq.n	8000fea <error+0x26>
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	889a      	ldrh	r2, [r3, #4]
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d901      	bls.n	8000fee <error+0x2a>
		return 1;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e000      	b.n	8000ff0 <error+0x2c>
	else return 0;
 8000fee:	2300      	movs	r3, #0
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3714      	adds	r7, #20
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <no_error>:

int no_error (fsm_t* this) {
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	60bb      	str	r3, [r7, #8]
	if (config->data_average > 0 && config->data_average <= config->threshold_Max)
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	889b      	ldrh	r3, [r3, #4]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d007      	beq.n	8001026 <no_error+0x2a>
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	889a      	ldrh	r2, [r3, #4]
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800101e:	429a      	cmp	r2, r3
 8001020:	d801      	bhi.n	8001026 <no_error+0x2a>
		return 1;
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <no_error+0x2c>
	else return 0;
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <timer_sleep>:

int timer_sleep (fsm_t* this) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	60bb      	str	r3, [r7, #8]
	if(config->active && HAL_GetTick()>=config->sleep_timer) return 1;
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d008      	beq.n	8001060 <timer_sleep+0x2c>
 800104e:	f001 f94b 	bl	80022e8 <HAL_GetTick>
 8001052:	4602      	mov	r2, r0
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	691b      	ldr	r3, [r3, #16]
 8001058:	429a      	cmp	r2, r3
 800105a:	d301      	bcc.n	8001060 <timer_sleep+0x2c>
 800105c:	2301      	movs	r3, #1
 800105e:	e000      	b.n	8001062 <timer_sleep+0x2e>
	else return 0;
 8001060:	2300      	movs	r3, #0
}
 8001062:	4618      	mov	r0, r3
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <timer_adc>:

int timer_adc (fsm_t* this) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	return (HAL_GetTick()>adc_timer);
 8001074:	f001 f938 	bl	80022e8 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	4b05      	ldr	r3, [pc, #20]	; (8001090 <timer_adc+0x24>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	429a      	cmp	r2, r3
 8001080:	bf8c      	ite	hi
 8001082:	2301      	movhi	r3, #1
 8001084:	2300      	movls	r3, #0
 8001086:	b2db      	uxtb	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20004c48 	.word	0x20004c48

08001094 <timer_setup>:

int timer_setup (fsm_t* this) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	60bb      	str	r3, [r7, #8]
	return (HAL_GetTick()>config->setup_timer);
 80010a6:	f001 f91f 	bl	80022e8 <HAL_GetTick>
 80010aa:	4602      	mov	r2, r0
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	bf8c      	ite	hi
 80010b4:	2301      	movhi	r3, #1
 80010b6:	2300      	movls	r3, #0
 80010b8:	b2db      	uxtb	r3, r3
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <warned>:

int warned (fsm_t* this) {
 80010c2:	b480      	push	{r7}
 80010c4:	b085      	sub	sp, #20
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	60bb      	str	r3, [r7, #8]
	return (config->warning_count < 2);
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	bfd4      	ite	le
 80010dc:	2301      	movle	r3, #1
 80010de:	2300      	movgt	r3, #0
 80010e0:	b2db      	uxtb	r3, r3
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <timer_measure>:
		return 1;
	else return 0;
}


int timer_measure (fsm_t* this) {
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b084      	sub	sp, #16
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	60bb      	str	r3, [r7, #8]

	if(config->measure_count>=(config->measure_average))
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	7f1b      	ldrb	r3, [r3, #28]
 8001104:	b29a      	uxth	r2, r3
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800110a:	429a      	cmp	r2, r3
 800110c:	d301      	bcc.n	8001112 <timer_measure+0x24>
	return 0;
 800110e:	2300      	movs	r3, #0
 8001110:	e009      	b.n	8001126 <timer_measure+0x38>
	else return (HAL_GetTick()>=(config->measure_timer));
 8001112:	f001 f8e9 	bl	80022e8 <HAL_GetTick>
 8001116:	4602      	mov	r2, r0
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	429a      	cmp	r2, r3
 800111e:	bf2c      	ite	cs
 8001120:	2301      	movcs	r3, #1
 8001122:	2300      	movcc	r3, #0
 8001124:	b2db      	uxtb	r3, r3
}
 8001126:	4618      	mov	r0, r3
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <warning_limit>:

int warning_limit (fsm_t* this) {
 800112e:	b480      	push	{r7}
 8001130:	b085      	sub	sp, #20
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	60bb      	str	r3, [r7, #8]
	return(config->warning_count >= 2);
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	2b01      	cmp	r3, #1
 8001146:	bfcc      	ite	gt
 8001148:	2301      	movgt	r3, #1
 800114a:	2300      	movle	r3, #0
 800114c:	b2db      	uxtb	r3, r3
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
	...

0800115c <measuring>:

void measuring (fsm_t* this) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	uint16_t data=0;
 8001164:	2300      	movs	r3, #0
 8001166:	82fb      	strh	r3, [r7, #22]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	613b      	str	r3, [r7, #16]
	sensor_t* config = punt->param;
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	60fb      	str	r3, [r7, #12]

//	if(config->adc_channel == 1)
//	{
	data = HAL_ADC_GetValue(&hadc1);
 8001172:	480f      	ldr	r0, [pc, #60]	; (80011b0 <measuring+0x54>)
 8001174:	f001 fa23 	bl	80025be <HAL_ADC_GetValue>
 8001178:	4603      	mov	r3, r0
 800117a:	82fb      	strh	r3, [r7, #22]
//	}
//	else data = HAL_ADC_GetValue(&hadc2);

	config->data_recovered = config->data_recovered + data;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	885a      	ldrh	r2, [r3, #2]
 8001180:	8afb      	ldrh	r3, [r7, #22]
 8001182:	4413      	add	r3, r2
 8001184:	b29a      	uxth	r2, r3
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	805a      	strh	r2, [r3, #2]
	config->measure_count = config->measure_count +1;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	7f1b      	ldrb	r3, [r3, #28]
 800118e:	3301      	adds	r3, #1
 8001190:	b2da      	uxtb	r2, r3
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	771a      	strb	r2, [r3, #28]
	config->measure_timer = HAL_GetTick()+ config->measure_period;
 8001196:	f001 f8a7 	bl	80022e8 <HAL_GetTick>
 800119a:	4602      	mov	r2, r0
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80011a0:	4413      	add	r3, r2
 80011a2:	461a      	mov	r2, r3
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	619a      	str	r2, [r3, #24]
}
 80011a8:	bf00      	nop
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20004c00 	.word	0x20004c00

080011b4 <process_data>:

void process_data (fsm_t* this) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	60bb      	str	r3, [r7, #8]
	config->data_average = config->data_recovered;
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	885a      	ldrh	r2, [r3, #2]
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	809a      	strh	r2, [r3, #4]

//	if(config->adc_channel == 1)
	HAL_ADC_Stop(&hadc1);
 80011ce:	480d      	ldr	r0, [pc, #52]	; (8001204 <process_data+0x50>)
 80011d0:	f001 f9c2 	bl	8002558 <HAL_ADC_Stop>
//	else HAL_ADC_Stop(&hadc2);

	if (config->data_average <= config->threshold_H && config->data_average >= config->threshold_L)
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	889a      	ldrh	r2, [r3, #4]
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011dc:	429a      	cmp	r2, r3
 80011de:	d809      	bhi.n	80011f4 <process_data+0x40>
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	889a      	ldrh	r2, [r3, #4]
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d303      	bcc.n	80011f4 <process_data+0x40>
	{
		config->alarm = 0;
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	2200      	movs	r2, #0
 80011f0:	719a      	strb	r2, [r3, #6]
 80011f2:	e002      	b.n	80011fa <process_data+0x46>
	}
	else
	{
		config->alarm = 1;
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	2201      	movs	r2, #1
 80011f8:	719a      	strb	r2, [r3, #6]
	}

}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20004c00 	.word	0x20004c00

08001208 <alert>:
void alert (fsm_t* this) {
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	60bb      	str	r3, [r7, #8]
	config->warning_count = config->warning_count +1;
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	695b      	ldr	r3, [r3, #20]
 800121e:	1c5a      	adds	r2, r3, #1
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	615a      	str	r2, [r3, #20]
}
 8001224:	bf00      	nop
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <sleep>:

void sleep (fsm_t* this) { // led orange
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	60bb      	str	r3, [r7, #8]
	config->sleep_timer = HAL_GetTick()+config->sleep_period;
 8001242:	f001 f851 	bl	80022e8 <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800124c:	4413      	add	r3, r2
 800124e:	461a      	mov	r2, r3
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	611a      	str	r2, [r3, #16]

	HAL_GPIO_WritePin(GPIOD, config->supply_Pin, RESET);
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001258:	2200      	movs	r2, #0
 800125a:	4619      	mov	r1, r3
 800125c:	480b      	ldr	r0, [pc, #44]	; (800128c <sleep+0x5c>)
 800125e:	f001 fe71 	bl	8002f44 <HAL_GPIO_WritePin>

	config->sleeping = TRUE;
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	2201      	movs	r2, #1
 8001266:	725a      	strb	r2, [r3, #9]
	config->measuring = FALSE;
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2200      	movs	r2, #0
 800126c:	721a      	strb	r2, [r3, #8]

	if(config->warning_count >= 2)
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	2b01      	cmp	r3, #1
 8001274:	dd03      	ble.n	800127e <sleep+0x4e>
	{
		config->error = 1;
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	2201      	movs	r2, #1
 800127a:	71da      	strb	r2, [r3, #7]
	}
	else
	{
		config->error = 0;
	}
}
 800127c:	e002      	b.n	8001284 <sleep+0x54>
		config->error = 0;
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	2200      	movs	r2, #0
 8001282:	71da      	strb	r2, [r3, #7]
}
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40020c00 	.word	0x40020c00

08001290 <init_adc>:

void init_adc (fsm_t* this) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 8001298:	4807      	ldr	r0, [pc, #28]	; (80012b8 <init_adc+0x28>)
 800129a:	f001 f95d 	bl	8002558 <HAL_ADC_Stop>

	adc_timer = HAL_GetTick() + 1000;
 800129e:	f001 f823 	bl	80022e8 <HAL_GetTick>
 80012a2:	4603      	mov	r3, r0
 80012a4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b04      	ldr	r3, [pc, #16]	; (80012bc <init_adc+0x2c>)
 80012ac:	601a      	str	r2, [r3, #0]

}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20004c00 	.word	0x20004c00
 80012bc:	20004c48 	.word	0x20004c48

080012c0 <setting_up>:


void setting_up (fsm_t* this) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	60bb      	str	r3, [r7, #8]
	config->measure_count = 0;
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	2200      	movs	r2, #0
 80012d6:	771a      	strb	r2, [r3, #28]
	config->warning_count = 0;
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	2200      	movs	r2, #0
 80012dc:	615a      	str	r2, [r3, #20]
	config->data_recovered = 0;
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	2200      	movs	r2, #0
 80012e2:	805a      	strh	r2, [r3, #2]
	config->data_average = 0;
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	2200      	movs	r2, #0
 80012e8:	809a      	strh	r2, [r3, #4]
	config->setup_timer = HAL_GetTick() + config->setup_period;
 80012ea:	f000 fffd 	bl	80022e8 <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80012f4:	4413      	add	r3, r2
 80012f6:	461a      	mov	r2, r3
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	60da      	str	r2, [r3, #12]
	HAL_GPIO_WritePin(GPIOD, config->supply_Pin, SET);
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001300:	2201      	movs	r2, #1
 8001302:	4619      	mov	r1, r3
 8001304:	4807      	ldr	r0, [pc, #28]	; (8001324 <setting_up+0x64>)
 8001306:	f001 fe1d 	bl	8002f44 <HAL_GPIO_WritePin>

	//if (config->adc_channel == 1)
		HAL_ADC_Start(&hadc1);
 800130a:	4807      	ldr	r0, [pc, #28]	; (8001328 <setting_up+0x68>)
 800130c:	f001 f85e 	bl	80023cc <HAL_ADC_Start>
	//else HAL_ADC_Start(&hadc2);

	config->measuring = TRUE;
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2201      	movs	r2, #1
 8001314:	721a      	strb	r2, [r3, #8]
	config->sleeping = FALSE;
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	2200      	movs	r2, #0
 800131a:	725a      	strb	r2, [r3, #9]
}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40020c00 	.word	0x40020c00
 8001328:	20004c00 	.word	0x20004c00

0800132c <save_data>:

void save_data (fsm_t* this)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	sensor_buf_t data2save;

	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	61fb      	str	r3, [r7, #28]
	sensor_t* config = punt->param;
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	61bb      	str	r3, [r7, #24]

	data2save.Device_ID = config->Device_ID;
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	8bdb      	ldrh	r3, [r3, #30]
 8001342:	81bb      	strh	r3, [r7, #12]
	data2save.Sensor_ID = config->Sensor_ID;
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	f893 3020 	ldrb.w	r3, [r3, #32]
 800134a:	73bb      	strb	r3, [r7, #14]
	data2save.alarm = config->alarm;
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	799b      	ldrb	r3, [r3, #6]
 8001350:	74bb      	strb	r3, [r7, #18]
	data2save.error = config->error;
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	79db      	ldrb	r3, [r3, #7]
 8001356:	74fb      	strb	r3, [r7, #19]
	data2save.measure = config->data_average;
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	889b      	ldrh	r3, [r3, #4]
 800135c:	823b      	strh	r3, [r7, #16]
	data2save.threshold_H = config->threshold_H;
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001362:	82fb      	strh	r3, [r7, #22]
	data2save.threshold_L = config->threshold_L;
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001368:	82bb      	strh	r3, [r7, #20]
//	data2save.timestamp =

	save_new_data(data2save);
 800136a:	f107 030c 	add.w	r3, r7, #12
 800136e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001372:	f7ff f9bb 	bl	80006ec <save_new_data>
}
 8001376:	bf00      	nop
 8001378:	3720      	adds	r7, #32
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <fsm_sensor_init>:
  fsm_param_init (fl, param);
  return fl;
}
#endif

void fsm_sensor_init (fsm_sensor_t* f, sensor_t* c) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  fsm_init ((fsm_t*)f, trans_sensor);
 800138a:	4905      	ldr	r1, [pc, #20]	; (80013a0 <fsm_sensor_init+0x20>)
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff fdcd 	bl	8000f2c <fsm_init>
  f->param = c;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	609a      	str	r2, [r3, #8]
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000000 	.word	0x20000000

080013a4 <sensor_initialization>:


void sensor_initialization(sensor_t* sensor, uint16_t Device_ID, uint8_t Sensor_ID, uint16_t supply_Pin, uint8_t adc_channel, uint16_t threshold_L, uint16_t threshold_H, uint16_t threshold_Max, uint16_t setup_period, uint16_t sleep_period, uint16_t measure_period, uint16_t measure_average)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	4608      	mov	r0, r1
 80013ae:	4611      	mov	r1, r2
 80013b0:	461a      	mov	r2, r3
 80013b2:	4603      	mov	r3, r0
 80013b4:	817b      	strh	r3, [r7, #10]
 80013b6:	460b      	mov	r3, r1
 80013b8:	727b      	strb	r3, [r7, #9]
 80013ba:	4613      	mov	r3, r2
 80013bc:	80fb      	strh	r3, [r7, #6]
	/*SENSOR CONTROL*/
	sensor->active = TRUE;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	2201      	movs	r2, #1
 80013c2:	701a      	strb	r2, [r3, #0]
	sensor->data_recovered = 0;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2200      	movs	r2, #0
 80013c8:	805a      	strh	r2, [r3, #2]
	sensor->data_average = 0;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	2200      	movs	r2, #0
 80013ce:	809a      	strh	r2, [r3, #4]
	sensor->alarm = 0;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	719a      	strb	r2, [r3, #6]
	sensor->error = 0;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2200      	movs	r2, #0
 80013da:	71da      	strb	r2, [r3, #7]
	sensor->measuring = FALSE;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2200      	movs	r2, #0
 80013e0:	721a      	strb	r2, [r3, #8]
	sensor->sleeping = FALSE;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2200      	movs	r2, #0
 80013e6:	725a      	strb	r2, [r3, #9]
	sensor->setup_timer = 0;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	2200      	movs	r2, #0
 80013ec:	60da      	str	r2, [r3, #12]
	sensor->sleep_timer = 0;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
	sensor->warning_count = 0;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2200      	movs	r2, #0
 80013f8:	615a      	str	r2, [r3, #20]
	sensor->measure_timer = 0;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
	sensor->measure_count = 0;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2200      	movs	r2, #0
 8001404:	771a      	strb	r2, [r3, #28]

	/*SENSOR PARAMS*/
	sensor->Device_ID = Device_ID;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	897a      	ldrh	r2, [r7, #10]
 800140a:	83da      	strh	r2, [r3, #30]
	sensor->Sensor_ID = Sensor_ID;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	7a7a      	ldrb	r2, [r7, #9]
 8001410:	f883 2020 	strb.w	r2, [r3, #32]
	sensor->supply_Pin = supply_Pin;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	88fa      	ldrh	r2, [r7, #6]
 8001418:	845a      	strh	r2, [r3, #34]	; 0x22
	sensor->adc_channel = adc_channel;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	7e3a      	ldrb	r2, [r7, #24]
 800141e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	sensor->threshold_L = threshold_L;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	8bba      	ldrh	r2, [r7, #28]
 8001426:	84da      	strh	r2, [r3, #38]	; 0x26
	sensor->threshold_H = threshold_H;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	8c3a      	ldrh	r2, [r7, #32]
 800142c:	851a      	strh	r2, [r3, #40]	; 0x28
	sensor->threshold_Max = threshold_Max;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001432:	855a      	strh	r2, [r3, #42]	; 0x2a
	sensor->setup_period = setup_period;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001438:	859a      	strh	r2, [r3, #44]	; 0x2c
	sensor->sleep_period = sleep_period;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800143e:	85da      	strh	r2, [r3, #46]	; 0x2e
	sensor->measure_period = measure_period;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001444:	861a      	strh	r2, [r3, #48]	; 0x30
	sensor->measure_average = measure_average;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800144a:	865a      	strh	r2, [r3, #50]	; 0x32
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800145e:	f000 fedd 	bl	800221c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001462:	f000 f879 	bl	8001558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001466:	f000 f967 	bl	8001738 <MX_GPIO_Init>
  MX_SPI1_Init();
 800146a:	f000 f92f 	bl	80016cc <MX_SPI1_Init>
  MX_ADC1_Init();
 800146e:	f000 f8db 	bl	8001628 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001472:	f002 fdab 	bl	8003fcc <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueueSensor1 */
  myQueueSensor1Handle = osMessageQueueNew (1, sizeof(sensor_t), &myQueueSensor1_attributes);
 8001476:	4a23      	ldr	r2, [pc, #140]	; (8001504 <main+0xac>)
 8001478:	2134      	movs	r1, #52	; 0x34
 800147a:	2001      	movs	r0, #1
 800147c:	f002 ff4c 	bl	8004318 <osMessageQueueNew>
 8001480:	4602      	mov	r2, r0
 8001482:	4b21      	ldr	r3, [pc, #132]	; (8001508 <main+0xb0>)
 8001484:	601a      	str	r2, [r3, #0]

  /* creation of myQueueSensor2 */
  myQueueSensor2Handle = osMessageQueueNew (1, sizeof(sensor_t), &myQueueSensor2_attributes);
 8001486:	4a21      	ldr	r2, [pc, #132]	; (800150c <main+0xb4>)
 8001488:	2134      	movs	r1, #52	; 0x34
 800148a:	2001      	movs	r0, #1
 800148c:	f002 ff44 	bl	8004318 <osMessageQueueNew>
 8001490:	4602      	mov	r2, r0
 8001492:	4b1f      	ldr	r3, [pc, #124]	; (8001510 <main+0xb8>)
 8001494:	601a      	str	r2, [r3, #0]

  /* creation of myQueueDataSaved */
  myQueueDataSavedHandle = osMessageQueueNew (2, sizeof(t_bool), &myQueueDataSaved_attributes);
 8001496:	4a1f      	ldr	r2, [pc, #124]	; (8001514 <main+0xbc>)
 8001498:	2101      	movs	r1, #1
 800149a:	2002      	movs	r0, #2
 800149c:	f002 ff3c 	bl	8004318 <osMessageQueueNew>
 80014a0:	4602      	mov	r2, r0
 80014a2:	4b1d      	ldr	r3, [pc, #116]	; (8001518 <main+0xc0>)
 80014a4:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80014a6:	4a1d      	ldr	r2, [pc, #116]	; (800151c <main+0xc4>)
 80014a8:	2100      	movs	r1, #0
 80014aa:	481d      	ldr	r0, [pc, #116]	; (8001520 <main+0xc8>)
 80014ac:	f002 fe20 	bl	80040f0 <osThreadNew>
 80014b0:	4602      	mov	r2, r0
 80014b2:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <main+0xcc>)
 80014b4:	601a      	str	r2, [r3, #0]

  /* creation of myTaskSensor1 */
  myTaskSensor1Handle = osThreadNew(StartTaskSensor1, &fsm_s1, &myTaskSensor1_attributes);
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	4a1b      	ldr	r2, [pc, #108]	; (8001528 <main+0xd0>)
 80014bc:	4619      	mov	r1, r3
 80014be:	481b      	ldr	r0, [pc, #108]	; (800152c <main+0xd4>)
 80014c0:	f002 fe16 	bl	80040f0 <osThreadNew>
 80014c4:	4602      	mov	r2, r0
 80014c6:	4b1a      	ldr	r3, [pc, #104]	; (8001530 <main+0xd8>)
 80014c8:	601a      	str	r2, [r3, #0]

  /* creation of myTaskLoRa */
  myTaskLoRaHandle = osThreadNew(StartTaskLoRa, NULL, &myTaskLoRa_attributes);
 80014ca:	4a1a      	ldr	r2, [pc, #104]	; (8001534 <main+0xdc>)
 80014cc:	2100      	movs	r1, #0
 80014ce:	481a      	ldr	r0, [pc, #104]	; (8001538 <main+0xe0>)
 80014d0:	f002 fe0e 	bl	80040f0 <osThreadNew>
 80014d4:	4602      	mov	r2, r0
 80014d6:	4b19      	ldr	r3, [pc, #100]	; (800153c <main+0xe4>)
 80014d8:	601a      	str	r2, [r3, #0]

  /* creation of myTaskSensor2 */
  myTaskSensor2Handle = osThreadNew(StartTaskSensor2, &fsm_s2, &myTaskSensor2_attributes);
 80014da:	463b      	mov	r3, r7
 80014dc:	4a18      	ldr	r2, [pc, #96]	; (8001540 <main+0xe8>)
 80014de:	4619      	mov	r1, r3
 80014e0:	4818      	ldr	r0, [pc, #96]	; (8001544 <main+0xec>)
 80014e2:	f002 fe05 	bl	80040f0 <osThreadNew>
 80014e6:	4602      	mov	r2, r0
 80014e8:	4b17      	ldr	r3, [pc, #92]	; (8001548 <main+0xf0>)
 80014ea:	601a      	str	r2, [r3, #0]

  /* creation of myTaskLEDs */
  myTaskLEDsHandle = osThreadNew(StartTaskLEDs, NULL, &myTaskLEDs_attributes);
 80014ec:	4a17      	ldr	r2, [pc, #92]	; (800154c <main+0xf4>)
 80014ee:	2100      	movs	r1, #0
 80014f0:	4817      	ldr	r0, [pc, #92]	; (8001550 <main+0xf8>)
 80014f2:	f002 fdfd 	bl	80040f0 <osThreadNew>
 80014f6:	4602      	mov	r2, r0
 80014f8:	4b16      	ldr	r3, [pc, #88]	; (8001554 <main+0xfc>)
 80014fa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80014fc:	f002 fd9a 	bl	8004034 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001500:	e7fe      	b.n	8001500 <main+0xa8>
 8001502:	bf00      	nop
 8001504:	08007dc0 	.word	0x08007dc0
 8001508:	20004c6c 	.word	0x20004c6c
 800150c:	08007dd8 	.word	0x08007dd8
 8001510:	20004c58 	.word	0x20004c58
 8001514:	08007df0 	.word	0x08007df0
 8001518:	20004c64 	.word	0x20004c64
 800151c:	08007d0c 	.word	0x08007d0c
 8001520:	08001a01 	.word	0x08001a01
 8001524:	20004c50 	.word	0x20004c50
 8001528:	08007d30 	.word	0x08007d30
 800152c:	08001a11 	.word	0x08001a11
 8001530:	20004c60 	.word	0x20004c60
 8001534:	08007d54 	.word	0x08007d54
 8001538:	08001b41 	.word	0x08001b41
 800153c:	20004c4c 	.word	0x20004c4c
 8001540:	08007d78 	.word	0x08007d78
 8001544:	08001bc5 	.word	0x08001bc5
 8001548:	20004c70 	.word	0x20004c70
 800154c:	08007d9c 	.word	0x08007d9c
 8001550:	08001cf5 	.word	0x08001cf5
 8001554:	20004c68 	.word	0x20004c68

08001558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b094      	sub	sp, #80	; 0x50
 800155c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800155e:	f107 0320 	add.w	r3, r7, #32
 8001562:	2230      	movs	r2, #48	; 0x30
 8001564:	2100      	movs	r1, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f005 ff59 	bl	800741e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800156c:	f107 030c 	add.w	r3, r7, #12
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800157c:	2300      	movs	r3, #0
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	4b27      	ldr	r3, [pc, #156]	; (8001620 <SystemClock_Config+0xc8>)
 8001582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001584:	4a26      	ldr	r2, [pc, #152]	; (8001620 <SystemClock_Config+0xc8>)
 8001586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800158a:	6413      	str	r3, [r2, #64]	; 0x40
 800158c:	4b24      	ldr	r3, [pc, #144]	; (8001620 <SystemClock_Config+0xc8>)
 800158e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001594:	60bb      	str	r3, [r7, #8]
 8001596:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	4b21      	ldr	r3, [pc, #132]	; (8001624 <SystemClock_Config+0xcc>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a20      	ldr	r2, [pc, #128]	; (8001624 <SystemClock_Config+0xcc>)
 80015a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <SystemClock_Config+0xcc>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015b4:	2301      	movs	r3, #1
 80015b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015be:	2302      	movs	r3, #2
 80015c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015c8:	2304      	movs	r3, #4
 80015ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80015cc:	2348      	movs	r3, #72	; 0x48
 80015ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015d0:	2302      	movs	r3, #2
 80015d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80015d4:	2303      	movs	r3, #3
 80015d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d8:	f107 0320 	add.w	r3, r7, #32
 80015dc:	4618      	mov	r0, r3
 80015de:	f001 fccb 	bl	8002f78 <HAL_RCC_OscConfig>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015e8:	f000 fc0e 	bl	8001e08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ec:	230f      	movs	r3, #15
 80015ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015f0:	2302      	movs	r3, #2
 80015f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015fe:	2300      	movs	r3, #0
 8001600:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001602:	f107 030c 	add.w	r3, r7, #12
 8001606:	2102      	movs	r1, #2
 8001608:	4618      	mov	r0, r3
 800160a:	f001 ff25 	bl	8003458 <HAL_RCC_ClockConfig>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001614:	f000 fbf8 	bl	8001e08 <Error_Handler>
  }
}
 8001618:	bf00      	nop
 800161a:	3750      	adds	r7, #80	; 0x50
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40023800 	.word	0x40023800
 8001624:	40007000 	.word	0x40007000

08001628 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800162e:	463b      	mov	r3, r7
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800163a:	4b21      	ldr	r3, [pc, #132]	; (80016c0 <MX_ADC1_Init+0x98>)
 800163c:	4a21      	ldr	r2, [pc, #132]	; (80016c4 <MX_ADC1_Init+0x9c>)
 800163e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001640:	4b1f      	ldr	r3, [pc, #124]	; (80016c0 <MX_ADC1_Init+0x98>)
 8001642:	2200      	movs	r2, #0
 8001644:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001646:	4b1e      	ldr	r3, [pc, #120]	; (80016c0 <MX_ADC1_Init+0x98>)
 8001648:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800164c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800164e:	4b1c      	ldr	r3, [pc, #112]	; (80016c0 <MX_ADC1_Init+0x98>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001654:	4b1a      	ldr	r3, [pc, #104]	; (80016c0 <MX_ADC1_Init+0x98>)
 8001656:	2200      	movs	r2, #0
 8001658:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800165a:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <MX_ADC1_Init+0x98>)
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001662:	4b17      	ldr	r3, [pc, #92]	; (80016c0 <MX_ADC1_Init+0x98>)
 8001664:	2200      	movs	r2, #0
 8001666:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001668:	4b15      	ldr	r3, [pc, #84]	; (80016c0 <MX_ADC1_Init+0x98>)
 800166a:	4a17      	ldr	r2, [pc, #92]	; (80016c8 <MX_ADC1_Init+0xa0>)
 800166c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800166e:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <MX_ADC1_Init+0x98>)
 8001670:	2200      	movs	r2, #0
 8001672:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001674:	4b12      	ldr	r3, [pc, #72]	; (80016c0 <MX_ADC1_Init+0x98>)
 8001676:	2201      	movs	r2, #1
 8001678:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800167a:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <MX_ADC1_Init+0x98>)
 800167c:	2200      	movs	r2, #0
 800167e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001682:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <MX_ADC1_Init+0x98>)
 8001684:	2201      	movs	r2, #1
 8001686:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001688:	480d      	ldr	r0, [pc, #52]	; (80016c0 <MX_ADC1_Init+0x98>)
 800168a:	f000 fe5b 	bl	8002344 <HAL_ADC_Init>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001694:	f000 fbb8 	bl	8001e08 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001698:	2301      	movs	r3, #1
 800169a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800169c:	2301      	movs	r3, #1
 800169e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016a4:	463b      	mov	r3, r7
 80016a6:	4619      	mov	r1, r3
 80016a8:	4805      	ldr	r0, [pc, #20]	; (80016c0 <MX_ADC1_Init+0x98>)
 80016aa:	f000 ff95 	bl	80025d8 <HAL_ADC_ConfigChannel>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016b4:	f000 fba8 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016b8:	bf00      	nop
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20004c00 	.word	0x20004c00
 80016c4:	40012000 	.word	0x40012000
 80016c8:	0f000001 	.word	0x0f000001

080016cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016d0:	4b17      	ldr	r3, [pc, #92]	; (8001730 <MX_SPI1_Init+0x64>)
 80016d2:	4a18      	ldr	r2, [pc, #96]	; (8001734 <MX_SPI1_Init+0x68>)
 80016d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016d6:	4b16      	ldr	r3, [pc, #88]	; (8001730 <MX_SPI1_Init+0x64>)
 80016d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016de:	4b14      	ldr	r3, [pc, #80]	; (8001730 <MX_SPI1_Init+0x64>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <MX_SPI1_Init+0x64>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <MX_SPI1_Init+0x64>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016f0:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <MX_SPI1_Init+0x64>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <MX_SPI1_Init+0x64>)
 80016f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80016fe:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <MX_SPI1_Init+0x64>)
 8001700:	2208      	movs	r2, #8
 8001702:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001704:	4b0a      	ldr	r3, [pc, #40]	; (8001730 <MX_SPI1_Init+0x64>)
 8001706:	2200      	movs	r2, #0
 8001708:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <MX_SPI1_Init+0x64>)
 800170c:	2200      	movs	r2, #0
 800170e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001710:	4b07      	ldr	r3, [pc, #28]	; (8001730 <MX_SPI1_Init+0x64>)
 8001712:	2200      	movs	r2, #0
 8001714:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001716:	4b06      	ldr	r3, [pc, #24]	; (8001730 <MX_SPI1_Init+0x64>)
 8001718:	220a      	movs	r2, #10
 800171a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800171c:	4804      	ldr	r0, [pc, #16]	; (8001730 <MX_SPI1_Init+0x64>)
 800171e:	f002 f859 	bl	80037d4 <HAL_SPI_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001728:	f000 fb6e 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20004a50 	.word	0x20004a50
 8001734:	40013000 	.word	0x40013000

08001738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08c      	sub	sp, #48	; 0x30
 800173c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173e:	f107 031c 	add.w	r3, r7, #28
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
 8001752:	4ba4      	ldr	r3, [pc, #656]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4aa3      	ldr	r2, [pc, #652]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 8001758:	f043 0310 	orr.w	r3, r3, #16
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4ba1      	ldr	r3, [pc, #644]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	61bb      	str	r3, [r7, #24]
 8001768:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
 800176e:	4b9d      	ldr	r3, [pc, #628]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a9c      	ldr	r2, [pc, #624]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 8001774:	f043 0304 	orr.w	r3, r3, #4
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b9a      	ldr	r3, [pc, #616]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	4b96      	ldr	r3, [pc, #600]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a95      	ldr	r2, [pc, #596]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 8001790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b93      	ldr	r3, [pc, #588]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800179e:	613b      	str	r3, [r7, #16]
 80017a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	4b8f      	ldr	r3, [pc, #572]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a8e      	ldr	r2, [pc, #568]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b8c      	ldr	r3, [pc, #560]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	4b88      	ldr	r3, [pc, #544]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a87      	ldr	r2, [pc, #540]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017c8:	f043 0302 	orr.w	r3, r3, #2
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b85      	ldr	r3, [pc, #532]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	4b81      	ldr	r3, [pc, #516]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a80      	ldr	r2, [pc, #512]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017e4:	f043 0308 	orr.w	r3, r3, #8
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b7e      	ldr	r3, [pc, #504]	; (80019e4 <MX_GPIO_Init+0x2ac>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0308 	and.w	r3, r3, #8
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80017f6:	2200      	movs	r2, #0
 80017f8:	2108      	movs	r1, #8
 80017fa:	487b      	ldr	r0, [pc, #492]	; (80019e8 <MX_GPIO_Init+0x2b0>)
 80017fc:	f001 fba2 	bl	8002f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001800:	2201      	movs	r2, #1
 8001802:	2101      	movs	r1, #1
 8001804:	4879      	ldr	r0, [pc, #484]	; (80019ec <MX_GPIO_Init+0x2b4>)
 8001806:	f001 fb9d 	bl	8002f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800180a:	2201      	movs	r2, #1
 800180c:	2110      	movs	r1, #16
 800180e:	4878      	ldr	r0, [pc, #480]	; (80019f0 <MX_GPIO_Init+0x2b8>)
 8001810:	f001 fb98 	bl	8002f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001814:	2201      	movs	r2, #1
 8001816:	2102      	movs	r1, #2
 8001818:	4876      	ldr	r0, [pc, #472]	; (80019f4 <MX_GPIO_Init+0x2bc>)
 800181a:	f001 fb93 	bl	8002f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800181e:	2200      	movs	r2, #0
 8001820:	f24f 0152 	movw	r1, #61522	; 0xf052
 8001824:	4874      	ldr	r0, [pc, #464]	; (80019f8 <MX_GPIO_Init+0x2c0>)
 8001826:	f001 fb8d 	bl	8002f44 <HAL_GPIO_WritePin>
                          |Sensor1_Supply_Pin|Audio_RST_Pin|Sensor2_Supply_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800182a:	2308      	movs	r3, #8
 800182c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182e:	2301      	movs	r3, #1
 8001830:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001836:	2300      	movs	r3, #0
 8001838:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800183a:	f107 031c 	add.w	r3, r7, #28
 800183e:	4619      	mov	r1, r3
 8001840:	4869      	ldr	r0, [pc, #420]	; (80019e8 <MX_GPIO_Init+0x2b0>)
 8001842:	f001 f9cd 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001846:	2301      	movs	r3, #1
 8001848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184a:	2301      	movs	r3, #1
 800184c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2300      	movs	r3, #0
 8001854:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001856:	f107 031c 	add.w	r3, r7, #28
 800185a:	4619      	mov	r1, r3
 800185c:	4863      	ldr	r0, [pc, #396]	; (80019ec <MX_GPIO_Init+0x2b4>)
 800185e:	f001 f9bf 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001862:	2308      	movs	r3, #8
 8001864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001872:	2305      	movs	r3, #5
 8001874:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001876:	f107 031c 	add.w	r3, r7, #28
 800187a:	4619      	mov	r1, r3
 800187c:	485b      	ldr	r0, [pc, #364]	; (80019ec <MX_GPIO_Init+0x2b4>)
 800187e:	f001 f9af 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001882:	2301      	movs	r3, #1
 8001884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001886:	4b5d      	ldr	r3, [pc, #372]	; (80019fc <MX_GPIO_Init+0x2c4>)
 8001888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800188e:	f107 031c 	add.w	r3, r7, #28
 8001892:	4619      	mov	r1, r3
 8001894:	4856      	ldr	r0, [pc, #344]	; (80019f0 <MX_GPIO_Init+0x2b8>)
 8001896:	f001 f9a3 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 800189a:	2310      	movs	r3, #16
 800189c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189e:	2301      	movs	r3, #1
 80018a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a6:	2300      	movs	r3, #0
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 80018aa:	f107 031c 	add.w	r3, r7, #28
 80018ae:	4619      	mov	r1, r3
 80018b0:	484f      	ldr	r0, [pc, #316]	; (80019f0 <MX_GPIO_Init+0x2b8>)
 80018b2:	f001 f995 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin MODE_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|MODE_Pin;
 80018b6:	2305      	movs	r3, #5
 80018b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ba:	2300      	movs	r3, #0
 80018bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	4619      	mov	r1, r3
 80018c8:	484a      	ldr	r0, [pc, #296]	; (80019f4 <MX_GPIO_Init+0x2bc>)
 80018ca:	f001 f989 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 80018ce:	2302      	movs	r3, #2
 80018d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	2301      	movs	r3, #1
 80018d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 80018de:	f107 031c 	add.w	r3, r7, #28
 80018e2:	4619      	mov	r1, r3
 80018e4:	4843      	ldr	r0, [pc, #268]	; (80019f4 <MX_GPIO_Init+0x2bc>)
 80018e6:	f001 f97b 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80018ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f0:	2302      	movs	r3, #2
 80018f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f8:	2300      	movs	r3, #0
 80018fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018fc:	2305      	movs	r3, #5
 80018fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001900:	f107 031c 	add.w	r3, r7, #28
 8001904:	4619      	mov	r1, r3
 8001906:	483b      	ldr	r0, [pc, #236]	; (80019f4 <MX_GPIO_Init+0x2bc>)
 8001908:	f001 f96a 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Sensor1_Supply_Pin Audio_RST_Pin Sensor2_Supply_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800190c:	f24f 0352 	movw	r3, #61522	; 0xf052
 8001910:	61fb      	str	r3, [r7, #28]
                          |Sensor1_Supply_Pin|Audio_RST_Pin|Sensor2_Supply_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001912:	2301      	movs	r3, #1
 8001914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191a:	2300      	movs	r3, #0
 800191c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800191e:	f107 031c 	add.w	r3, r7, #28
 8001922:	4619      	mov	r1, r3
 8001924:	4834      	ldr	r0, [pc, #208]	; (80019f8 <MX_GPIO_Init+0x2c0>)
 8001926:	f001 f95b 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800192a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800192e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001930:	2302      	movs	r3, #2
 8001932:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001938:	2300      	movs	r3, #0
 800193a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800193c:	2306      	movs	r3, #6
 800193e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001940:	f107 031c 	add.w	r3, r7, #28
 8001944:	4619      	mov	r1, r3
 8001946:	4829      	ldr	r0, [pc, #164]	; (80019ec <MX_GPIO_Init+0x2b4>)
 8001948:	f001 f94a 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800194c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001952:	2300      	movs	r3, #0
 8001954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800195a:	f107 031c 	add.w	r3, r7, #28
 800195e:	4619      	mov	r1, r3
 8001960:	4823      	ldr	r0, [pc, #140]	; (80019f0 <MX_GPIO_Init+0x2b8>)
 8001962:	f001 f93d 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001966:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800196a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196c:	2302      	movs	r3, #2
 800196e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001974:	2300      	movs	r3, #0
 8001976:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001978:	230a      	movs	r3, #10
 800197a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197c:	f107 031c 	add.w	r3, r7, #28
 8001980:	4619      	mov	r1, r3
 8001982:	481b      	ldr	r0, [pc, #108]	; (80019f0 <MX_GPIO_Init+0x2b8>)
 8001984:	f001 f92c 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001988:	2320      	movs	r3, #32
 800198a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800198c:	2300      	movs	r3, #0
 800198e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001994:	f107 031c 	add.w	r3, r7, #28
 8001998:	4619      	mov	r1, r3
 800199a:	4817      	ldr	r0, [pc, #92]	; (80019f8 <MX_GPIO_Init+0x2c0>)
 800199c:	f001 f920 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80019a0:	f44f 7310 	mov.w	r3, #576	; 0x240
 80019a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019a6:	2312      	movs	r3, #18
 80019a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019aa:	2301      	movs	r3, #1
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ae:	2300      	movs	r3, #0
 80019b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019b2:	2304      	movs	r3, #4
 80019b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b6:	f107 031c 	add.w	r3, r7, #28
 80019ba:	4619      	mov	r1, r3
 80019bc:	480d      	ldr	r0, [pc, #52]	; (80019f4 <MX_GPIO_Init+0x2bc>)
 80019be:	f001 f90f 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80019c2:	2302      	movs	r3, #2
 80019c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80019c6:	4b0d      	ldr	r3, [pc, #52]	; (80019fc <MX_GPIO_Init+0x2c4>)
 80019c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80019ce:	f107 031c 	add.w	r3, r7, #28
 80019d2:	4619      	mov	r1, r3
 80019d4:	4804      	ldr	r0, [pc, #16]	; (80019e8 <MX_GPIO_Init+0x2b0>)
 80019d6:	f001 f903 	bl	8002be0 <HAL_GPIO_Init>

}
 80019da:	bf00      	nop
 80019dc:	3730      	adds	r7, #48	; 0x30
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40020800 	.word	0x40020800
 80019f0:	40020000 	.word	0x40020000
 80019f4:	40020400 	.word	0x40020400
 80019f8:	40020c00 	.word	0x40020c00
 80019fc:	10120000 	.word	0x10120000

08001a00 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001a08:	2001      	movs	r0, #1
 8001a0a:	f002 fc17 	bl	800423c <osDelay>
 8001a0e:	e7fb      	b.n	8001a08 <StartDefaultTask+0x8>

08001a10 <StartTaskSensor1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSensor1 */
void StartTaskSensor1(void *argument)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b09e      	sub	sp, #120	; 0x78
 8001a14:	af08      	add	r7, sp, #32
 8001a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSensor1 */
	uint32_t tDelay = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	657b      	str	r3, [r7, #84]	; 0x54
	sensor_t sensor1;
	t_bool sensor1_measured = FALSE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	76fb      	strb	r3, [r7, #27]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001a20:	f107 0308 	add.w	r3, r7, #8
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]

    fsm_sensor_t* fsm_s1 = (fsm_sensor_t*)argument;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	653b      	str	r3, [r7, #80]	; 0x50

    sensor_initialization(&sensor1, ID_Device, ID_ph_sensor, Sensor1_Supply_Pin, ADC_Channel1, range_ph_acido, range_ph_basico, range_ph_max, ph_setup_period, ph_sleep_period, ph_measure_period, ph_average);
 8001a32:	f107 001c 	add.w	r0, r7, #28
 8001a36:	2304      	movs	r3, #4
 8001a38:	9307      	str	r3, [sp, #28]
 8001a3a:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001a3e:	9306      	str	r3, [sp, #24]
 8001a40:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a44:	9305      	str	r3, [sp, #20]
 8001a46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a4a:	9304      	str	r3, [sp, #16]
 8001a4c:	f44f 7361 	mov.w	r3, #900	; 0x384
 8001a50:	9303      	str	r3, [sp, #12]
 8001a52:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001a56:	9302      	str	r3, [sp, #8]
 8001a58:	f240 23ee 	movw	r3, #750	; 0x2ee
 8001a5c:	9301      	str	r3, [sp, #4]
 8001a5e:	2301      	movs	r3, #1
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	2302      	movs	r3, #2
 8001a64:	2201      	movs	r2, #1
 8001a66:	2101      	movs	r1, #1
 8001a68:	f7ff fc9c 	bl	80013a4 <sensor_initialization>
    fsm_sensor_init(fsm_s1, &sensor1);
 8001a6c:	f107 031c 	add.w	r3, r7, #28
 8001a70:	4619      	mov	r1, r3
 8001a72:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001a74:	f7ff fc84 	bl	8001380 <fsm_sensor_init>

    tDelay = osKernelGetTickCount();
 8001a78:	f002 fb12 	bl	80040a0 <osKernelGetTickCount>
 8001a7c:	6578      	str	r0, [r7, #84]	; 0x54
  for(;;)
  {

	/*Select ADC Channel 1*/

	if(fsm_s1->fsm.current_state <= 4 && sensor2_ON == FALSE)
 8001a7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	dc2c      	bgt.n	8001ae0 <StartTaskSensor1+0xd0>
 8001a86:	4b29      	ldr	r3, [pc, #164]	; (8001b2c <StartTaskSensor1+0x11c>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d128      	bne.n	8001ae0 <StartTaskSensor1+0xd0>
	{
		sensor1_ON = TRUE;
 8001a8e:	4b28      	ldr	r3, [pc, #160]	; (8001b30 <StartTaskSensor1+0x120>)
 8001a90:	2201      	movs	r2, #1
 8001a92:	701a      	strb	r2, [r3, #0]
		sConfig.Channel = ADC_CHANNEL_1;
 8001a94:	2301      	movs	r3, #1
 8001a96:	60bb      	str	r3, [r7, #8]
		sConfig.Rank = 1;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	60fb      	str	r3, [r7, #12]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	613b      	str	r3, [r7, #16]

		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aa0:	f107 0308 	add.w	r3, r7, #8
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4823      	ldr	r0, [pc, #140]	; (8001b34 <StartTaskSensor1+0x124>)
 8001aa8:	f000 fd96 	bl	80025d8 <HAL_ADC_ConfigChannel>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <StartTaskSensor1+0xa6>
		{
			Error_Handler();
 8001ab2:	f000 f9a9 	bl	8001e08 <Error_Handler>
		}
		fsm_fire(&(fsm_s1->fsm));
 8001ab6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fa49 	bl	8000f50 <fsm_fire>
		osMessageQueuePut (myQueueSensor1Handle, fsm_s1->param, 0, 0);
 8001abe:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <StartTaskSensor1+0x128>)
 8001ac0:	6818      	ldr	r0, [r3, #0]
 8001ac2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ac4:	6899      	ldr	r1, [r3, #8]
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f002 fcab 	bl	8004424 <osMessageQueuePut>
		osMessageQueuePut(myQueueDataSavedHandle, (t_bool*) &sensor1_measured, 0, 0);
 8001ace:	4b1b      	ldr	r3, [pc, #108]	; (8001b3c <StartTaskSensor1+0x12c>)
 8001ad0:	6818      	ldr	r0, [r3, #0]
 8001ad2:	f107 011b 	add.w	r1, r7, #27
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f002 fca3 	bl	8004424 <osMessageQueuePut>
 8001ade:	e002      	b.n	8001ae6 <StartTaskSensor1+0xd6>
	}
	else sensor1_ON = FALSE;
 8001ae0:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <StartTaskSensor1+0x120>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	701a      	strb	r2, [r3, #0]

	if(fsm_s1->fsm.current_state > 4)
 8001ae6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	dd15      	ble.n	8001b1a <StartTaskSensor1+0x10a>
	{
		sensor1_measured = TRUE;
 8001aee:	2301      	movs	r3, #1
 8001af0:	76fb      	strb	r3, [r7, #27]
		fsm_fire(&(fsm_s1->fsm));
 8001af2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fa2b 	bl	8000f50 <fsm_fire>
		osMessageQueuePut (myQueueSensor1Handle, fsm_s1->param, 0, 0);
 8001afa:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <StartTaskSensor1+0x128>)
 8001afc:	6818      	ldr	r0, [r3, #0]
 8001afe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b00:	6899      	ldr	r1, [r3, #8]
 8001b02:	2300      	movs	r3, #0
 8001b04:	2200      	movs	r2, #0
 8001b06:	f002 fc8d 	bl	8004424 <osMessageQueuePut>
		osMessageQueuePut(myQueueDataSavedHandle, (t_bool*) &sensor1_measured, 0, 0);
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <StartTaskSensor1+0x12c>)
 8001b0c:	6818      	ldr	r0, [r3, #0]
 8001b0e:	f107 011b 	add.w	r1, r7, #27
 8001b12:	2300      	movs	r3, #0
 8001b14:	2200      	movs	r2, #0
 8001b16:	f002 fc85 	bl	8004424 <osMessageQueuePut>
	}
	//	HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
    tDelay += pdMS_TO_TICKS(SENSOR1_TIME);
 8001b1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b1c:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8001b20:	657b      	str	r3, [r7, #84]	; 0x54
    osDelayUntil(tDelay);
 8001b22:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001b24:	f002 fbb8 	bl	8004298 <osDelayUntil>
	if(fsm_s1->fsm.current_state <= 4 && sensor2_ON == FALSE)
 8001b28:	e7a9      	b.n	8001a7e <StartTaskSensor1+0x6e>
 8001b2a:	bf00      	nop
 8001b2c:	20004c54 	.word	0x20004c54
 8001b30:	20004c5c 	.word	0x20004c5c
 8001b34:	20004c00 	.word	0x20004c00
 8001b38:	20004c6c 	.word	0x20004c6c
 8001b3c:	20004c64 	.word	0x20004c64

08001b40 <StartTaskLoRa>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLoRa */
void StartTaskLoRa(void *argument)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLoRa */
  uint32_t tDelay = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60fb      	str	r3, [r7, #12]
  tDelay = osKernelGetTickCount();
 8001b4c:	f002 faa8 	bl	80040a0 <osKernelGetTickCount>
 8001b50:	60f8      	str	r0, [r7, #12]
  t_bool sensor2_state;

  /* master = 0 for slave.
   * master = 1 for master.
   * master 1 for all devices, 0 for GW*/
  master = 1;
 8001b52:	2301      	movs	r3, #1
 8001b54:	72bb      	strb	r3, [r7, #10]

  LoRa_initialization(master);
 8001b56:	7abb      	ldrb	r3, [r7, #10]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7fe fd09 	bl	8000570 <LoRa_initialization>

  /* Infinite loop */
  for(;;)
  {

	osMessageQueueGet(myQueueDataSavedHandle, &sensor1_state, 0, 0);
 8001b5e:	4b18      	ldr	r3, [pc, #96]	; (8001bc0 <StartTaskLoRa+0x80>)
 8001b60:	6818      	ldr	r0, [r3, #0]
 8001b62:	f107 0109 	add.w	r1, r7, #9
 8001b66:	2300      	movs	r3, #0
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f002 fccf 	bl	800450c <osMessageQueueGet>
	osMessageQueueGet(myQueueDataSavedHandle, &sensor2_state, 0, 0);
 8001b6e:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <StartTaskLoRa+0x80>)
 8001b70:	6818      	ldr	r0, [r3, #0]
 8001b72:	f107 0108 	add.w	r1, r7, #8
 8001b76:	2300      	movs	r3, #0
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f002 fcc7 	bl	800450c <osMessageQueueGet>

	if (master == 1)
 8001b7e:	7abb      	ldrb	r3, [r7, #10]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d111      	bne.n	8001ba8 <StartTaskLoRa+0x68>
	{
		if(sensor1_state && sensor2_state)
 8001b84:	7a7b      	ldrb	r3, [r7, #9]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d010      	beq.n	8001bac <StartTaskLoRa+0x6c>
 8001b8a:	7a3b      	ldrb	r3, [r7, #8]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d00d      	beq.n	8001bac <StartTaskLoRa+0x6c>
		{
			for(uint8_t i = 0; i<NUMBER_OF_SENSORS; i++)
 8001b90:	2300      	movs	r3, #0
 8001b92:	72fb      	strb	r3, [r7, #11]
 8001b94:	e004      	b.n	8001ba0 <StartTaskLoRa+0x60>
			{
				send_data();
 8001b96:	f7fe fd45 	bl	8000624 <send_data>
			for(uint8_t i = 0; i<NUMBER_OF_SENSORS; i++)
 8001b9a:	7afb      	ldrb	r3, [r7, #11]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	72fb      	strb	r3, [r7, #11]
 8001ba0:	7afb      	ldrb	r3, [r7, #11]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d9f7      	bls.n	8001b96 <StartTaskLoRa+0x56>
 8001ba6:	e001      	b.n	8001bac <StartTaskLoRa+0x6c>
			}
		}
	}
	else
	{
		receive_data();
 8001ba8:	f7fe fd86 	bl	80006b8 <receive_data>
	}
	tDelay += pdMS_TO_TICKS(SEND_DATA_TIME);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001bb2:	3310      	adds	r3, #16
 8001bb4:	60fb      	str	r3, [r7, #12]
    osDelayUntil(tDelay);
 8001bb6:	68f8      	ldr	r0, [r7, #12]
 8001bb8:	f002 fb6e 	bl	8004298 <osDelayUntil>
	osMessageQueueGet(myQueueDataSavedHandle, &sensor1_state, 0, 0);
 8001bbc:	e7cf      	b.n	8001b5e <StartTaskLoRa+0x1e>
 8001bbe:	bf00      	nop
 8001bc0:	20004c64 	.word	0x20004c64

08001bc4 <StartTaskSensor2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSensor2 */
void StartTaskSensor2(void *argument)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b09e      	sub	sp, #120	; 0x78
 8001bc8:	af08      	add	r7, sp, #32
 8001bca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSensor2 */
	uint32_t tDelay = 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	657b      	str	r3, [r7, #84]	; 0x54
	sensor_t sensor2;
	t_bool sensor2_measured = FALSE;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	76fb      	strb	r3, [r7, #27]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001bd4:	f107 0308 	add.w	r3, r7, #8
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]

	fsm_sensor_t* fsm_s2 = (fsm_sensor_t*)argument;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	653b      	str	r3, [r7, #80]	; 0x50

	sensor_initialization(&sensor2, ID_Device, ID_turbidity_sensor, Sensor2_Supply_Pin, ADC_Channel2, range_turb_min, range_turb_basico, range_turb_max, turb_setup_period, turb_sleep_period, turb_measure_period, turb_average);
 8001be6:	f107 001c 	add.w	r0, r7, #28
 8001bea:	2304      	movs	r3, #4
 8001bec:	9307      	str	r3, [sp, #28]
 8001bee:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8001bf2:	9306      	str	r3, [sp, #24]
 8001bf4:	f241 537c 	movw	r3, #5500	; 0x157c
 8001bf8:	9305      	str	r3, [sp, #20]
 8001bfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bfe:	9304      	str	r3, [sp, #16]
 8001c00:	f44f 7361 	mov.w	r3, #900	; 0x384
 8001c04:	9303      	str	r3, [sp, #12]
 8001c06:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001c0a:	9302      	str	r3, [sp, #8]
 8001c0c:	f240 23ee 	movw	r3, #750	; 0x2ee
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	2302      	movs	r3, #2
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	2340      	movs	r3, #64	; 0x40
 8001c18:	2202      	movs	r2, #2
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	f7ff fbc2 	bl	80013a4 <sensor_initialization>
	fsm_sensor_init(fsm_s2, &sensor2);
 8001c20:	f107 031c 	add.w	r3, r7, #28
 8001c24:	4619      	mov	r1, r3
 8001c26:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001c28:	f7ff fbaa 	bl	8001380 <fsm_sensor_init>

	tDelay = osKernelGetTickCount();
 8001c2c:	f002 fa38 	bl	80040a0 <osKernelGetTickCount>
 8001c30:	6578      	str	r0, [r7, #84]	; 0x54
	/* Infinite loop */
	/* Infinite loop */
	for(;;)
	{
		/*Select ADC Channel 2*/
		if(fsm_s2->fsm.current_state <= 4 && sensor1_ON == FALSE)
 8001c32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	dc2c      	bgt.n	8001c94 <StartTaskSensor2+0xd0>
 8001c3a:	4b29      	ldr	r3, [pc, #164]	; (8001ce0 <StartTaskSensor2+0x11c>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d128      	bne.n	8001c94 <StartTaskSensor2+0xd0>
		{
			sensor2_ON = TRUE;
 8001c42:	4b28      	ldr	r3, [pc, #160]	; (8001ce4 <StartTaskSensor2+0x120>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	701a      	strb	r2, [r3, #0]
			sConfig.Channel = ADC_CHANNEL_2;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	60bb      	str	r3, [r7, #8]
			sConfig.Rank = 1;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
			sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c50:	2300      	movs	r3, #0
 8001c52:	613b      	str	r3, [r7, #16]

			if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c54:	f107 0308 	add.w	r3, r7, #8
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4823      	ldr	r0, [pc, #140]	; (8001ce8 <StartTaskSensor2+0x124>)
 8001c5c:	f000 fcbc 	bl	80025d8 <HAL_ADC_ConfigChannel>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <StartTaskSensor2+0xa6>
			{
				Error_Handler();
 8001c66:	f000 f8cf 	bl	8001e08 <Error_Handler>
			}
			fsm_fire(&(fsm_s2->fsm));
 8001c6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff f96f 	bl	8000f50 <fsm_fire>
			osMessageQueuePut (myQueueSensor2Handle, fsm_s2->param, 0, 0);
 8001c72:	4b1e      	ldr	r3, [pc, #120]	; (8001cec <StartTaskSensor2+0x128>)
 8001c74:	6818      	ldr	r0, [r3, #0]
 8001c76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c78:	6899      	ldr	r1, [r3, #8]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f002 fbd1 	bl	8004424 <osMessageQueuePut>
			osMessageQueuePut(myQueueDataSavedHandle, (t_bool*) &sensor2_measured, 0, 0);
 8001c82:	4b1b      	ldr	r3, [pc, #108]	; (8001cf0 <StartTaskSensor2+0x12c>)
 8001c84:	6818      	ldr	r0, [r3, #0]
 8001c86:	f107 011b 	add.w	r1, r7, #27
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f002 fbc9 	bl	8004424 <osMessageQueuePut>
 8001c92:	e002      	b.n	8001c9a <StartTaskSensor2+0xd6>
		}
		else sensor2_ON = FALSE;
 8001c94:	4b13      	ldr	r3, [pc, #76]	; (8001ce4 <StartTaskSensor2+0x120>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	701a      	strb	r2, [r3, #0]

		if(fsm_s2->fsm.current_state > 4)
 8001c9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2b04      	cmp	r3, #4
 8001ca0:	dd15      	ble.n	8001cce <StartTaskSensor2+0x10a>
		{
			sensor2_measured = TRUE;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	76fb      	strb	r3, [r7, #27]
			fsm_fire(&(fsm_s2->fsm));
 8001ca6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff f951 	bl	8000f50 <fsm_fire>

			osMessageQueuePut (myQueueSensor2Handle, fsm_s2->param, 0, 0);
 8001cae:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <StartTaskSensor2+0x128>)
 8001cb0:	6818      	ldr	r0, [r3, #0]
 8001cb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cb4:	6899      	ldr	r1, [r3, #8]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f002 fbb3 	bl	8004424 <osMessageQueuePut>
			osMessageQueuePut(myQueueDataSavedHandle, (t_bool*) &sensor2_measured, 0, 0);
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <StartTaskSensor2+0x12c>)
 8001cc0:	6818      	ldr	r0, [r3, #0]
 8001cc2:	f107 011b 	add.w	r1, r7, #27
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f002 fbab 	bl	8004424 <osMessageQueuePut>
		}

		tDelay += pdMS_TO_TICKS(SENSOR2_TIME);
 8001cce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001cd0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001cd4:	657b      	str	r3, [r7, #84]	; 0x54
		osDelayUntil(tDelay);
 8001cd6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001cd8:	f002 fade 	bl	8004298 <osDelayUntil>
		if(fsm_s2->fsm.current_state <= 4 && sensor1_ON == FALSE)
 8001cdc:	e7a9      	b.n	8001c32 <StartTaskSensor2+0x6e>
 8001cde:	bf00      	nop
 8001ce0:	20004c5c 	.word	0x20004c5c
 8001ce4:	20004c54 	.word	0x20004c54
 8001ce8:	20004c00 	.word	0x20004c00
 8001cec:	20004c58 	.word	0x20004c58
 8001cf0:	20004c64 	.word	0x20004c64

08001cf4 <StartTaskLEDs>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLEDs */
void StartTaskLEDs(void *argument)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b09e      	sub	sp, #120	; 0x78
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLEDs */
	uint32_t tDelay = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	677b      	str	r3, [r7, #116]	; 0x74
	sensor_t sensor1;
	sensor_t sensor2;

	tDelay = osKernelGetTickCount();
 8001d00:	f002 f9ce 	bl	80040a0 <osKernelGetTickCount>
 8001d04:	6778      	str	r0, [r7, #116]	; 0x74

  /* Infinite loop */
  for(;;)
  {
		osMessageQueueGet (myQueueSensor1Handle, &sensor1, NULL, 0);
 8001d06:	4b3d      	ldr	r3, [pc, #244]	; (8001dfc <StartTaskLEDs+0x108>)
 8001d08:	6818      	ldr	r0, [r3, #0]
 8001d0a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001d0e:	2300      	movs	r3, #0
 8001d10:	2200      	movs	r2, #0
 8001d12:	f002 fbfb 	bl	800450c <osMessageQueueGet>
		osMessageQueueGet (myQueueSensor2Handle, &sensor2, NULL, 0);
 8001d16:	4b3a      	ldr	r3, [pc, #232]	; (8001e00 <StartTaskLEDs+0x10c>)
 8001d18:	6818      	ldr	r0, [r3, #0]
 8001d1a:	f107 010c 	add.w	r1, r7, #12
 8001d1e:	2300      	movs	r3, #0
 8001d20:	2200      	movs	r2, #0
 8001d22:	f002 fbf3 	bl	800450c <osMessageQueueGet>


		if(sensor1.measuring == TRUE || sensor2.measuring == TRUE) /*LED BLUE => MEASURING*/
 8001d26:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d002      	beq.n	8001d34 <StartTaskLEDs+0x40>
 8001d2e:	7d3b      	ldrb	r3, [r7, #20]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d10c      	bne.n	8001d4e <StartTaskLEDs+0x5a>
		{
			HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, SET);
 8001d34:	2201      	movs	r2, #1
 8001d36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d3a:	4832      	ldr	r0, [pc, #200]	; (8001e04 <StartTaskLEDs+0x110>)
 8001d3c:	f001 f902 	bl	8002f44 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, RESET);
 8001d40:	2200      	movs	r2, #0
 8001d42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d46:	482f      	ldr	r0, [pc, #188]	; (8001e04 <StartTaskLEDs+0x110>)
 8001d48:	f001 f8fc 	bl	8002f44 <HAL_GPIO_WritePin>
 8001d4c:	e039      	b.n	8001dc2 <StartTaskLEDs+0xce>
		}
		else
		{
			if(sensor1.sleeping == TRUE && sensor2.sleeping == TRUE)
 8001d4e:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d129      	bne.n	8001daa <StartTaskLEDs+0xb6>
 8001d56:	7d7b      	ldrb	r3, [r7, #21]
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d126      	bne.n	8001daa <StartTaskLEDs+0xb6>
			{
				HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, RESET);
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d62:	4828      	ldr	r0, [pc, #160]	; (8001e04 <StartTaskLEDs+0x110>)
 8001d64:	f001 f8ee 	bl	8002f44 <HAL_GPIO_WritePin>
				if(sensor1.error == TRUE || sensor2.error == TRUE) /*RED LED => SLEEPING SOMETHING WRONG*/
 8001d68:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d002      	beq.n	8001d76 <StartTaskLEDs+0x82>
 8001d70:	7cfb      	ldrb	r3, [r7, #19]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d10c      	bne.n	8001d90 <StartTaskLEDs+0x9c>
				{
					HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, SET);
 8001d76:	2201      	movs	r2, #1
 8001d78:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d7c:	4821      	ldr	r0, [pc, #132]	; (8001e04 <StartTaskLEDs+0x110>)
 8001d7e:	f001 f8e1 	bl	8002f44 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, RESET);
 8001d82:	2200      	movs	r2, #0
 8001d84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d88:	481e      	ldr	r0, [pc, #120]	; (8001e04 <StartTaskLEDs+0x110>)
 8001d8a:	f001 f8db 	bl	8002f44 <HAL_GPIO_WritePin>
				if(sensor1.error == TRUE || sensor2.error == TRUE) /*RED LED => SLEEPING SOMETHING WRONG*/
 8001d8e:	e018      	b.n	8001dc2 <StartTaskLEDs+0xce>
				}
				else	/*GREEN LED => SLEEPING ALL OK*/
				{
					HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, RESET);
 8001d90:	2200      	movs	r2, #0
 8001d92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d96:	481b      	ldr	r0, [pc, #108]	; (8001e04 <StartTaskLEDs+0x110>)
 8001d98:	f001 f8d4 	bl	8002f44 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, SET);
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001da2:	4818      	ldr	r0, [pc, #96]	; (8001e04 <StartTaskLEDs+0x110>)
 8001da4:	f001 f8ce 	bl	8002f44 <HAL_GPIO_WritePin>
				if(sensor1.error == TRUE || sensor2.error == TRUE) /*RED LED => SLEEPING SOMETHING WRONG*/
 8001da8:	e00b      	b.n	8001dc2 <StartTaskLEDs+0xce>
				}

			}
			else /*STATE UNREACHABLE*/
			{
				HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, RESET);
 8001daa:	2200      	movs	r2, #0
 8001dac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001db0:	4814      	ldr	r0, [pc, #80]	; (8001e04 <StartTaskLEDs+0x110>)
 8001db2:	f001 f8c7 	bl	8002f44 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, RESET);
 8001db6:	2200      	movs	r2, #0
 8001db8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dbc:	4811      	ldr	r0, [pc, #68]	; (8001e04 <StartTaskLEDs+0x110>)
 8001dbe:	f001 f8c1 	bl	8002f44 <HAL_GPIO_WritePin>
			}
		}

		if(sensor1.alarm == TRUE || sensor2.alarm == TRUE) HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, SET);
 8001dc2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d002      	beq.n	8001dd0 <StartTaskLEDs+0xdc>
 8001dca:	7cbb      	ldrb	r3, [r7, #18]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d106      	bne.n	8001dde <StartTaskLEDs+0xea>
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dd6:	480b      	ldr	r0, [pc, #44]	; (8001e04 <StartTaskLEDs+0x110>)
 8001dd8:	f001 f8b4 	bl	8002f44 <HAL_GPIO_WritePin>
 8001ddc:	e005      	b.n	8001dea <StartTaskLEDs+0xf6>
		else HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, RESET);
 8001dde:	2200      	movs	r2, #0
 8001de0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001de4:	4807      	ldr	r0, [pc, #28]	; (8001e04 <StartTaskLEDs+0x110>)
 8001de6:	f001 f8ad 	bl	8002f44 <HAL_GPIO_WritePin>

		tDelay += pdMS_TO_TICKS(SENSOR2_TIME);
 8001dea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001dec:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001df0:	677b      	str	r3, [r7, #116]	; 0x74
	    osDelayUntil(tDelay);
 8001df2:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001df4:	f002 fa50 	bl	8004298 <osDelayUntil>
		osMessageQueueGet (myQueueSensor1Handle, &sensor1, NULL, 0);
 8001df8:	e785      	b.n	8001d06 <StartTaskLEDs+0x12>
 8001dfa:	bf00      	nop
 8001dfc:	20004c6c 	.word	0x20004c6c
 8001e00:	20004c58 	.word	0x20004c58
 8001e04:	40020c00 	.word	0x40020c00

08001e08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <ringbuf_init>:
#define NEXT(A) (A+1)==(RBUF_SIZE)?0:(A+1) //Si la siguiente posici�n es el tama�o m�ximo del buffer se apunta al primero de nuevo.


/*RingBuffer initialization*/
void ringbuf_init(rbuf_t *_this, int size)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b085      	sub	sp, #20
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	6039      	str	r1, [r7, #0]
   rbuf_t *p = (rbuf_t*)_this->buf;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	60fb      	str	r3, [r7, #12]

   if( (p == NULL) || (size!=sizeof(_this->buf))){
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d002      	beq.n	8001e30 <ringbuf_init+0x1a>
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	2b24      	cmp	r3, #36	; 0x24
 8001e2e:	d003      	beq.n	8001e38 <ringbuf_init+0x22>

	 p=NULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
     size = sizeof(_this->buf);
 8001e34:	2324      	movs	r3, #36	; 0x24
 8001e36:	603b      	str	r3, [r7, #0]
   }
  _this->head = 0;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	625a      	str	r2, [r3, #36]	; 0x24
  _this->tail = 0;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e44:	bf00      	nop
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <ringbuf_put>:

/*RingBuffer put value*/
void ringbuf_put(rbuf_t* _this, sensor_buf_t item)
{
 8001e50:	b490      	push	{r4, r7}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	4638      	mov	r0, r7
 8001e5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if((NEXT(_this->head) != 0) && (NEXT(_this->head)!= _this->tail)){
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d023      	beq.n	8001eae <ringbuf_put+0x5e>
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e6e:	d01e      	beq.n	8001eae <ringbuf_put+0x5e>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d01a      	beq.n	8001eae <ringbuf_put+0x5e>
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d013      	beq.n	8001eae <ringbuf_put+0x5e>
  _this->buf[_this->head] = item;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e8a:	68f9      	ldr	r1, [r7, #12]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	4413      	add	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	440b      	add	r3, r1
 8001e96:	461c      	mov	r4, r3
 8001e98:	463b      	mov	r3, r7
 8001e9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001e9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  _this->head++;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea6:	1c5a      	adds	r2, r3, #1
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	625a      	str	r2, [r3, #36]	; 0x24
 8001eac:	e02e      	b.n	8001f0c <ringbuf_put+0xbc>
  }
  else
  {
	  _this->buf[_this->head] = item;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001eb2:	68f9      	ldr	r1, [r7, #12]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	461c      	mov	r4, r3
 8001ec0:	463b      	mov	r3, r7
 8001ec2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ec6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  if(NEXT(_this->head) == _this->tail)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d016      	beq.n	8001f00 <ringbuf_put+0xb0>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed6:	1c5a      	adds	r2, r3, #1
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d10f      	bne.n	8001f00 <ringbuf_put+0xb0>
	  {
		  _this->head = _this->tail;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	625a      	str	r2, [r3, #36]	; 0x24
		  _this->tail = NEXT(_this->tail);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d003      	beq.n	8001ef8 <ringbuf_put+0xa8>
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	e000      	b.n	8001efa <ringbuf_put+0xaa>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	6293      	str	r3, [r2, #40]	; 0x28
 8001efe:	e005      	b.n	8001f0c <ringbuf_put+0xbc>
	  }
	  else
	  {
		  _this->head = 0;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2200      	movs	r2, #0
 8001f04:	625a      	str	r2, [r3, #36]	; 0x24
		  _this->tail = RBUF_SIZE - 1; /*Full buffer, reload.*/
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2202      	movs	r2, #2
 8001f0a:	629a      	str	r2, [r3, #40]	; 0x28
	  }
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc90      	pop	{r4, r7}
 8001f14:	4770      	bx	lr

08001f16 <ringbuf_get>:
//  }
//}

/*RingBuffer Get value*/
sensor_buf_t ringbuf_get(rbuf_t* _this)
{
 8001f16:	b490      	push	{r4, r7}
 8001f18:	b086      	sub	sp, #24
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	6039      	str	r1, [r7, #0]
	sensor_buf_t item;

	if (_this->tail != _this->head)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d01e      	beq.n	8001f6a <ringbuf_get+0x54>
	{
		item = _this->buf[_this->tail];
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f30:	6839      	ldr	r1, [r7, #0]
 8001f32:	4613      	mov	r3, r2
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	4413      	add	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	18ca      	adds	r2, r1, r3
 8001f3c:	f107 030c 	add.w	r3, r7, #12
 8001f40:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		if (NEXT(_this->tail) != 0)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d00a      	beq.n	8001f64 <ringbuf_get+0x4e>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f56:	d005      	beq.n	8001f64 <ringbuf_get+0x4e>
		{
			_this->tail++;
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5c:	1c5a      	adds	r2, r3, #1
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	629a      	str	r2, [r3, #40]	; 0x28
 8001f62:	e002      	b.n	8001f6a <ringbuf_get+0x54>
		}
		else
		{
			_this->tail = 0;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	2200      	movs	r2, #0
 8001f68:	629a      	str	r2, [r3, #40]	; 0x28
		}
    }
	return item;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	461c      	mov	r4, r3
 8001f6e:	f107 030c 	add.w	r3, r7, #12
 8001f72:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001f74:	6020      	str	r0, [r4, #0]
 8001f76:	6061      	str	r1, [r4, #4]
 8001f78:	60a2      	str	r2, [r4, #8]
}
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	3718      	adds	r7, #24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc90      	pop	{r4, r7}
 8001f82:	4770      	bx	lr

08001f84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	607b      	str	r3, [r7, #4]
 8001f8e:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <HAL_MspInit+0x54>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f92:	4a11      	ldr	r2, [pc, #68]	; (8001fd8 <HAL_MspInit+0x54>)
 8001f94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f98:	6453      	str	r3, [r2, #68]	; 0x44
 8001f9a:	4b0f      	ldr	r3, [pc, #60]	; (8001fd8 <HAL_MspInit+0x54>)
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	603b      	str	r3, [r7, #0]
 8001faa:	4b0b      	ldr	r3, [pc, #44]	; (8001fd8 <HAL_MspInit+0x54>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	4a0a      	ldr	r2, [pc, #40]	; (8001fd8 <HAL_MspInit+0x54>)
 8001fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fb6:	4b08      	ldr	r3, [pc, #32]	; (8001fd8 <HAL_MspInit+0x54>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fbe:	603b      	str	r3, [r7, #0]
 8001fc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	210f      	movs	r1, #15
 8001fc6:	f06f 0001 	mvn.w	r0, #1
 8001fca:	f000 fde0 	bl	8002b8e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40023800 	.word	0x40023800

08001fdc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08a      	sub	sp, #40	; 0x28
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe4:	f107 0314 	add.w	r3, r7, #20
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	609a      	str	r2, [r3, #8]
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a17      	ldr	r2, [pc, #92]	; (8002058 <HAL_ADC_MspInit+0x7c>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d127      	bne.n	800204e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <HAL_ADC_MspInit+0x80>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	4a15      	ldr	r2, [pc, #84]	; (800205c <HAL_ADC_MspInit+0x80>)
 8002008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800200c:	6453      	str	r3, [r2, #68]	; 0x44
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <HAL_ADC_MspInit+0x80>)
 8002010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002016:	613b      	str	r3, [r7, #16]
 8002018:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	4b0f      	ldr	r3, [pc, #60]	; (800205c <HAL_ADC_MspInit+0x80>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	4a0e      	ldr	r2, [pc, #56]	; (800205c <HAL_ADC_MspInit+0x80>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6313      	str	r3, [r2, #48]	; 0x30
 800202a:	4b0c      	ldr	r3, [pc, #48]	; (800205c <HAL_ADC_MspInit+0x80>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = ADC_Sensor1_Pin|GPIO_PIN_2;
 8002036:	2306      	movs	r3, #6
 8002038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800203a:	2303      	movs	r3, #3
 800203c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002042:	f107 0314 	add.w	r3, r7, #20
 8002046:	4619      	mov	r1, r3
 8002048:	4805      	ldr	r0, [pc, #20]	; (8002060 <HAL_ADC_MspInit+0x84>)
 800204a:	f000 fdc9 	bl	8002be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800204e:	bf00      	nop
 8002050:	3728      	adds	r7, #40	; 0x28
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40012000 	.word	0x40012000
 800205c:	40023800 	.word	0x40023800
 8002060:	40020000 	.word	0x40020000

08002064 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	; 0x28
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a19      	ldr	r2, [pc, #100]	; (80020e8 <HAL_SPI_MspInit+0x84>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d12b      	bne.n	80020de <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	4b18      	ldr	r3, [pc, #96]	; (80020ec <HAL_SPI_MspInit+0x88>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208e:	4a17      	ldr	r2, [pc, #92]	; (80020ec <HAL_SPI_MspInit+0x88>)
 8002090:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002094:	6453      	str	r3, [r2, #68]	; 0x44
 8002096:	4b15      	ldr	r3, [pc, #84]	; (80020ec <HAL_SPI_MspInit+0x88>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	4b11      	ldr	r3, [pc, #68]	; (80020ec <HAL_SPI_MspInit+0x88>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	4a10      	ldr	r2, [pc, #64]	; (80020ec <HAL_SPI_MspInit+0x88>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	6313      	str	r3, [r2, #48]	; 0x30
 80020b2:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <HAL_SPI_MspInit+0x88>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80020be:	23e0      	movs	r3, #224	; 0xe0
 80020c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ca:	2302      	movs	r3, #2
 80020cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020ce:	2305      	movs	r3, #5
 80020d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	4805      	ldr	r0, [pc, #20]	; (80020f0 <HAL_SPI_MspInit+0x8c>)
 80020da:	f000 fd81 	bl	8002be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80020de:	bf00      	nop
 80020e0:	3728      	adds	r7, #40	; 0x28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40013000 	.word	0x40013000
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020000 	.word	0x40020000

080020f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002106:	e7fe      	b.n	8002106 <HardFault_Handler+0x4>

08002108 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800210c:	e7fe      	b.n	800210c <MemManage_Handler+0x4>

0800210e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002112:	e7fe      	b.n	8002112 <BusFault_Handler+0x4>

08002114 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002118:	e7fe      	b.n	8002118 <UsageFault_Handler+0x4>

0800211a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800212c:	f000 f8c8 	bl	80022c0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002130:	f004 f820 	bl	8006174 <xTaskGetSchedulerState>
 8002134:	4603      	mov	r3, r0
 8002136:	2b01      	cmp	r3, #1
 8002138:	d001      	beq.n	800213e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800213a:	f004 fdf5 	bl	8006d28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
	...

08002144 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800214c:	4b11      	ldr	r3, [pc, #68]	; (8002194 <_sbrk+0x50>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d102      	bne.n	800215a <_sbrk+0x16>
		heap_end = &end;
 8002154:	4b0f      	ldr	r3, [pc, #60]	; (8002194 <_sbrk+0x50>)
 8002156:	4a10      	ldr	r2, [pc, #64]	; (8002198 <_sbrk+0x54>)
 8002158:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800215a:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <_sbrk+0x50>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002160:	4b0c      	ldr	r3, [pc, #48]	; (8002194 <_sbrk+0x50>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4413      	add	r3, r2
 8002168:	466a      	mov	r2, sp
 800216a:	4293      	cmp	r3, r2
 800216c:	d907      	bls.n	800217e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800216e:	f005 f921 	bl	80073b4 <__errno>
 8002172:	4602      	mov	r2, r0
 8002174:	230c      	movs	r3, #12
 8002176:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002178:	f04f 33ff 	mov.w	r3, #4294967295
 800217c:	e006      	b.n	800218c <_sbrk+0x48>
	}

	heap_end += incr;
 800217e:	4b05      	ldr	r3, [pc, #20]	; (8002194 <_sbrk+0x50>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4413      	add	r3, r2
 8002186:	4a03      	ldr	r2, [pc, #12]	; (8002194 <_sbrk+0x50>)
 8002188:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800218a:	68fb      	ldr	r3, [r7, #12]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000130 	.word	0x20000130
 8002198:	20004cc0 	.word	0x20004cc0

0800219c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021a0:	4b08      	ldr	r3, [pc, #32]	; (80021c4 <SystemInit+0x28>)
 80021a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a6:	4a07      	ldr	r2, [pc, #28]	; (80021c4 <SystemInit+0x28>)
 80021a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021b0:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <SystemInit+0x28>)
 80021b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021b6:	609a      	str	r2, [r3, #8]
#endif
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	e000ed00 	.word	0xe000ed00

080021c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002200 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021ce:	e003      	b.n	80021d8 <LoopCopyDataInit>

080021d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021d6:	3104      	adds	r1, #4

080021d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021d8:	480b      	ldr	r0, [pc, #44]	; (8002208 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021da:	4b0c      	ldr	r3, [pc, #48]	; (800220c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021e0:	d3f6      	bcc.n	80021d0 <CopyDataInit>
  ldr  r2, =_sbss
 80021e2:	4a0b      	ldr	r2, [pc, #44]	; (8002210 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021e4:	e002      	b.n	80021ec <LoopFillZerobss>

080021e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021e8:	f842 3b04 	str.w	r3, [r2], #4

080021ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021f0:	d3f9      	bcc.n	80021e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021f2:	f7ff ffd3 	bl	800219c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021f6:	f005 f8e3 	bl	80073c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021fa:	f7ff f92d 	bl	8001458 <main>
  bx  lr    
 80021fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002200:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002204:	08007e5c 	.word	0x08007e5c
  ldr  r0, =_sdata
 8002208:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800220c:	20000114 	.word	0x20000114
  ldr  r2, =_sbss
 8002210:	20000114 	.word	0x20000114
  ldr  r3, = _ebss
 8002214:	20004cbc 	.word	0x20004cbc

08002218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002218:	e7fe      	b.n	8002218 <ADC_IRQHandler>
	...

0800221c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002220:	4b0e      	ldr	r3, [pc, #56]	; (800225c <HAL_Init+0x40>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a0d      	ldr	r2, [pc, #52]	; (800225c <HAL_Init+0x40>)
 8002226:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800222a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800222c:	4b0b      	ldr	r3, [pc, #44]	; (800225c <HAL_Init+0x40>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0a      	ldr	r2, [pc, #40]	; (800225c <HAL_Init+0x40>)
 8002232:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002238:	4b08      	ldr	r3, [pc, #32]	; (800225c <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a07      	ldr	r2, [pc, #28]	; (800225c <HAL_Init+0x40>)
 800223e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002244:	2003      	movs	r0, #3
 8002246:	f000 fc97 	bl	8002b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800224a:	200f      	movs	r0, #15
 800224c:	f000 f808 	bl	8002260 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002250:	f7ff fe98 	bl	8001f84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40023c00 	.word	0x40023c00

08002260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002268:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <HAL_InitTick+0x54>)
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	4b12      	ldr	r3, [pc, #72]	; (80022b8 <HAL_InitTick+0x58>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	4619      	mov	r1, r3
 8002272:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002276:	fbb3 f3f1 	udiv	r3, r3, r1
 800227a:	fbb2 f3f3 	udiv	r3, r2, r3
 800227e:	4618      	mov	r0, r3
 8002280:	f000 fca1 	bl	8002bc6 <HAL_SYSTICK_Config>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e00e      	b.n	80022ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b0f      	cmp	r3, #15
 8002292:	d80a      	bhi.n	80022aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002294:	2200      	movs	r2, #0
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	f04f 30ff 	mov.w	r0, #4294967295
 800229c:	f000 fc77 	bl	8002b8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a0:	4a06      	ldr	r2, [pc, #24]	; (80022bc <HAL_InitTick+0x5c>)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
 80022a8:	e000      	b.n	80022ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	200000a0 	.word	0x200000a0
 80022b8:	200000a8 	.word	0x200000a8
 80022bc:	200000a4 	.word	0x200000a4

080022c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022c4:	4b06      	ldr	r3, [pc, #24]	; (80022e0 <HAL_IncTick+0x20>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	461a      	mov	r2, r3
 80022ca:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <HAL_IncTick+0x24>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4413      	add	r3, r2
 80022d0:	4a04      	ldr	r2, [pc, #16]	; (80022e4 <HAL_IncTick+0x24>)
 80022d2:	6013      	str	r3, [r2, #0]
}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	200000a8 	.word	0x200000a8
 80022e4:	20004c74 	.word	0x20004c74

080022e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return uwTick;
 80022ec:	4b03      	ldr	r3, [pc, #12]	; (80022fc <HAL_GetTick+0x14>)
 80022ee:	681b      	ldr	r3, [r3, #0]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	20004c74 	.word	0x20004c74

08002300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002308:	f7ff ffee 	bl	80022e8 <HAL_GetTick>
 800230c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002318:	d005      	beq.n	8002326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800231a:	4b09      	ldr	r3, [pc, #36]	; (8002340 <HAL_Delay+0x40>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4413      	add	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002326:	bf00      	nop
 8002328:	f7ff ffde 	bl	80022e8 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	429a      	cmp	r2, r3
 8002336:	d8f7      	bhi.n	8002328 <HAL_Delay+0x28>
  {
  }
}
 8002338:	bf00      	nop
 800233a:	3710      	adds	r7, #16
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	200000a8 	.word	0x200000a8

08002344 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e033      	b.n	80023c2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff fe3a 	bl	8001fdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	f003 0310 	and.w	r3, r3, #16
 800237e:	2b00      	cmp	r3, #0
 8002380:	d118      	bne.n	80023b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800238a:	f023 0302 	bic.w	r3, r3, #2
 800238e:	f043 0202 	orr.w	r2, r3, #2
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 fa40 	bl	800281c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	f023 0303 	bic.w	r3, r3, #3
 80023aa:	f043 0201 	orr.w	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	641a      	str	r2, [r3, #64]	; 0x40
 80023b2:	e001      	b.n	80023b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d101      	bne.n	80023e6 <HAL_ADC_Start+0x1a>
 80023e2:	2302      	movs	r3, #2
 80023e4:	e0a5      	b.n	8002532 <HAL_ADC_Start+0x166>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2201      	movs	r2, #1
 80023ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d018      	beq.n	800242e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f042 0201 	orr.w	r2, r2, #1
 800240a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800240c:	4b4c      	ldr	r3, [pc, #304]	; (8002540 <HAL_ADC_Start+0x174>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a4c      	ldr	r2, [pc, #304]	; (8002544 <HAL_ADC_Start+0x178>)
 8002412:	fba2 2303 	umull	r2, r3, r2, r3
 8002416:	0c9a      	lsrs	r2, r3, #18
 8002418:	4613      	mov	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	4413      	add	r3, r2
 800241e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002420:	e002      	b.n	8002428 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	3b01      	subs	r3, #1
 8002426:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f9      	bne.n	8002422 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	2b01      	cmp	r3, #1
 800243a:	d179      	bne.n	8002530 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002444:	f023 0301 	bic.w	r3, r3, #1
 8002448:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800245a:	2b00      	cmp	r3, #0
 800245c:	d007      	beq.n	800246e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002466:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800247a:	d106      	bne.n	800248a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	f023 0206 	bic.w	r2, r3, #6
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	645a      	str	r2, [r3, #68]	; 0x44
 8002488:	e002      	b.n	8002490 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002498:	4b2b      	ldr	r3, [pc, #172]	; (8002548 <HAL_ADC_Start+0x17c>)
 800249a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80024a4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f003 031f 	and.w	r3, r3, #31
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d12a      	bne.n	8002508 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a25      	ldr	r2, [pc, #148]	; (800254c <HAL_ADC_Start+0x180>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d015      	beq.n	80024e8 <HAL_ADC_Start+0x11c>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a23      	ldr	r2, [pc, #140]	; (8002550 <HAL_ADC_Start+0x184>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d105      	bne.n	80024d2 <HAL_ADC_Start+0x106>
 80024c6:	4b20      	ldr	r3, [pc, #128]	; (8002548 <HAL_ADC_Start+0x17c>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 031f 	and.w	r3, r3, #31
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00a      	beq.n	80024e8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a1f      	ldr	r2, [pc, #124]	; (8002554 <HAL_ADC_Start+0x188>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d129      	bne.n	8002530 <HAL_ADC_Start+0x164>
 80024dc:	4b1a      	ldr	r3, [pc, #104]	; (8002548 <HAL_ADC_Start+0x17c>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 031f 	and.w	r3, r3, #31
 80024e4:	2b0f      	cmp	r3, #15
 80024e6:	d823      	bhi.n	8002530 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d11c      	bne.n	8002530 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002504:	609a      	str	r2, [r3, #8]
 8002506:	e013      	b.n	8002530 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0f      	ldr	r2, [pc, #60]	; (800254c <HAL_ADC_Start+0x180>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10e      	bne.n	8002530 <HAL_ADC_Start+0x164>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d107      	bne.n	8002530 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800252e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	200000a0 	.word	0x200000a0
 8002544:	431bde83 	.word	0x431bde83
 8002548:	40012300 	.word	0x40012300
 800254c:	40012000 	.word	0x40012000
 8002550:	40012100 	.word	0x40012100
 8002554:	40012200 	.word	0x40012200

08002558 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002566:	2b01      	cmp	r3, #1
 8002568:	d101      	bne.n	800256e <HAL_ADC_Stop+0x16>
 800256a:	2302      	movs	r3, #2
 800256c:	e021      	b.n	80025b2 <HAL_ADC_Stop+0x5a>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2201      	movs	r2, #1
 8002572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0201 	bic.w	r2, r2, #1
 8002584:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	2b00      	cmp	r3, #0
 8002592:	d109      	bne.n	80025a8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002598:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800259c:	f023 0301 	bic.w	r3, r3, #1
 80025a0:	f043 0201 	orr.w	r2, r3, #1
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80025be:	b480      	push	{r7}
 80025c0:	b083      	sub	sp, #12
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d101      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x1c>
 80025f0:	2302      	movs	r3, #2
 80025f2:	e105      	b.n	8002800 <HAL_ADC_ConfigChannel+0x228>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b09      	cmp	r3, #9
 8002602:	d925      	bls.n	8002650 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68d9      	ldr	r1, [r3, #12]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	b29b      	uxth	r3, r3
 8002610:	461a      	mov	r2, r3
 8002612:	4613      	mov	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	3b1e      	subs	r3, #30
 800261a:	2207      	movs	r2, #7
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	43da      	mvns	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	400a      	ands	r2, r1
 8002628:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68d9      	ldr	r1, [r3, #12]
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	b29b      	uxth	r3, r3
 800263a:	4618      	mov	r0, r3
 800263c:	4603      	mov	r3, r0
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4403      	add	r3, r0
 8002642:	3b1e      	subs	r3, #30
 8002644:	409a      	lsls	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	e022      	b.n	8002696 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6919      	ldr	r1, [r3, #16]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	b29b      	uxth	r3, r3
 800265c:	461a      	mov	r2, r3
 800265e:	4613      	mov	r3, r2
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	4413      	add	r3, r2
 8002664:	2207      	movs	r2, #7
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43da      	mvns	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	400a      	ands	r2, r1
 8002672:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6919      	ldr	r1, [r3, #16]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	b29b      	uxth	r3, r3
 8002684:	4618      	mov	r0, r3
 8002686:	4603      	mov	r3, r0
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	4403      	add	r3, r0
 800268c:	409a      	lsls	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	2b06      	cmp	r3, #6
 800269c:	d824      	bhi.n	80026e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	3b05      	subs	r3, #5
 80026b0:	221f      	movs	r2, #31
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43da      	mvns	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	400a      	ands	r2, r1
 80026be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	4618      	mov	r0, r3
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4413      	add	r3, r2
 80026d8:	3b05      	subs	r3, #5
 80026da:	fa00 f203 	lsl.w	r2, r0, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	635a      	str	r2, [r3, #52]	; 0x34
 80026e6:	e04c      	b.n	8002782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b0c      	cmp	r3, #12
 80026ee:	d824      	bhi.n	800273a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	4613      	mov	r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	4413      	add	r3, r2
 8002700:	3b23      	subs	r3, #35	; 0x23
 8002702:	221f      	movs	r2, #31
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43da      	mvns	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	400a      	ands	r2, r1
 8002710:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	b29b      	uxth	r3, r3
 800271e:	4618      	mov	r0, r3
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	4613      	mov	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	3b23      	subs	r3, #35	; 0x23
 800272c:	fa00 f203 	lsl.w	r2, r0, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	631a      	str	r2, [r3, #48]	; 0x30
 8002738:	e023      	b.n	8002782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	3b41      	subs	r3, #65	; 0x41
 800274c:	221f      	movs	r2, #31
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	400a      	ands	r2, r1
 800275a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	b29b      	uxth	r3, r3
 8002768:	4618      	mov	r0, r3
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	4613      	mov	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	3b41      	subs	r3, #65	; 0x41
 8002776:	fa00 f203 	lsl.w	r2, r0, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002782:	4b22      	ldr	r3, [pc, #136]	; (800280c <HAL_ADC_ConfigChannel+0x234>)
 8002784:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a21      	ldr	r2, [pc, #132]	; (8002810 <HAL_ADC_ConfigChannel+0x238>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d109      	bne.n	80027a4 <HAL_ADC_ConfigChannel+0x1cc>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b12      	cmp	r3, #18
 8002796:	d105      	bne.n	80027a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a19      	ldr	r2, [pc, #100]	; (8002810 <HAL_ADC_ConfigChannel+0x238>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d123      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x21e>
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2b10      	cmp	r3, #16
 80027b4:	d003      	beq.n	80027be <HAL_ADC_ConfigChannel+0x1e6>
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b11      	cmp	r3, #17
 80027bc:	d11b      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b10      	cmp	r3, #16
 80027d0:	d111      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <HAL_ADC_ConfigChannel+0x23c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a10      	ldr	r2, [pc, #64]	; (8002818 <HAL_ADC_ConfigChannel+0x240>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	0c9a      	lsrs	r2, r3, #18
 80027de:	4613      	mov	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027e8:	e002      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	3b01      	subs	r3, #1
 80027ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f9      	bne.n	80027ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40012300 	.word	0x40012300
 8002810:	40012000 	.word	0x40012000
 8002814:	200000a0 	.word	0x200000a0
 8002818:	431bde83 	.word	0x431bde83

0800281c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002824:	4b79      	ldr	r3, [pc, #484]	; (8002a0c <ADC_Init+0x1f0>)
 8002826:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	431a      	orrs	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002850:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	021a      	lsls	r2, r3, #8
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002874:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6859      	ldr	r1, [r3, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002896:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6899      	ldr	r1, [r3, #8]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68da      	ldr	r2, [r3, #12]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ae:	4a58      	ldr	r2, [pc, #352]	; (8002a10 <ADC_Init+0x1f4>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d022      	beq.n	80028fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689a      	ldr	r2, [r3, #8]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6899      	ldr	r1, [r3, #8]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6899      	ldr	r1, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	609a      	str	r2, [r3, #8]
 80028f8:	e00f      	b.n	800291a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002908:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002918:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0202 	bic.w	r2, r2, #2
 8002928:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6899      	ldr	r1, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	7e1b      	ldrb	r3, [r3, #24]
 8002934:	005a      	lsls	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d01b      	beq.n	8002980 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685a      	ldr	r2, [r3, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002956:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002966:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6859      	ldr	r1, [r3, #4]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002972:	3b01      	subs	r3, #1
 8002974:	035a      	lsls	r2, r3, #13
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	430a      	orrs	r2, r1
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	e007      	b.n	8002990 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800298e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800299e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	051a      	lsls	r2, r3, #20
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80029c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6899      	ldr	r1, [r3, #8]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029d2:	025a      	lsls	r2, r3, #9
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6899      	ldr	r1, [r3, #8]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	029a      	lsls	r2, r3, #10
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	609a      	str	r2, [r3, #8]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	40012300 	.word	0x40012300
 8002a10:	0f000001 	.word	0x0f000001

08002a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a24:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <__NVIC_SetPriorityGrouping+0x44>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a30:	4013      	ands	r3, r2
 8002a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a46:	4a04      	ldr	r2, [pc, #16]	; (8002a58 <__NVIC_SetPriorityGrouping+0x44>)
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	60d3      	str	r3, [r2, #12]
}
 8002a4c:	bf00      	nop
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	e000ed00 	.word	0xe000ed00

08002a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a60:	4b04      	ldr	r3, [pc, #16]	; (8002a74 <__NVIC_GetPriorityGrouping+0x18>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	0a1b      	lsrs	r3, r3, #8
 8002a66:	f003 0307 	and.w	r3, r3, #7
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	e000ed00 	.word	0xe000ed00

08002a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	4603      	mov	r3, r0
 8002a80:	6039      	str	r1, [r7, #0]
 8002a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	db0a      	blt.n	8002aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	b2da      	uxtb	r2, r3
 8002a90:	490c      	ldr	r1, [pc, #48]	; (8002ac4 <__NVIC_SetPriority+0x4c>)
 8002a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a96:	0112      	lsls	r2, r2, #4
 8002a98:	b2d2      	uxtb	r2, r2
 8002a9a:	440b      	add	r3, r1
 8002a9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aa0:	e00a      	b.n	8002ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	4908      	ldr	r1, [pc, #32]	; (8002ac8 <__NVIC_SetPriority+0x50>)
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	3b04      	subs	r3, #4
 8002ab0:	0112      	lsls	r2, r2, #4
 8002ab2:	b2d2      	uxtb	r2, r2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	761a      	strb	r2, [r3, #24]
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000e100 	.word	0xe000e100
 8002ac8:	e000ed00 	.word	0xe000ed00

08002acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b089      	sub	sp, #36	; 0x24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f003 0307 	and.w	r3, r3, #7
 8002ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f1c3 0307 	rsb	r3, r3, #7
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	bf28      	it	cs
 8002aea:	2304      	movcs	r3, #4
 8002aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	3304      	adds	r3, #4
 8002af2:	2b06      	cmp	r3, #6
 8002af4:	d902      	bls.n	8002afc <NVIC_EncodePriority+0x30>
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	3b03      	subs	r3, #3
 8002afa:	e000      	b.n	8002afe <NVIC_EncodePriority+0x32>
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b00:	f04f 32ff 	mov.w	r2, #4294967295
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43da      	mvns	r2, r3
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	401a      	ands	r2, r3
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b14:	f04f 31ff 	mov.w	r1, #4294967295
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1e:	43d9      	mvns	r1, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b24:	4313      	orrs	r3, r2
         );
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3724      	adds	r7, #36	; 0x24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
	...

08002b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b44:	d301      	bcc.n	8002b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b46:	2301      	movs	r3, #1
 8002b48:	e00f      	b.n	8002b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	; (8002b74 <SysTick_Config+0x40>)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b52:	210f      	movs	r1, #15
 8002b54:	f04f 30ff 	mov.w	r0, #4294967295
 8002b58:	f7ff ff8e 	bl	8002a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b5c:	4b05      	ldr	r3, [pc, #20]	; (8002b74 <SysTick_Config+0x40>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b62:	4b04      	ldr	r3, [pc, #16]	; (8002b74 <SysTick_Config+0x40>)
 8002b64:	2207      	movs	r2, #7
 8002b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	e000e010 	.word	0xe000e010

08002b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ff47 	bl	8002a14 <__NVIC_SetPriorityGrouping>
}
 8002b86:	bf00      	nop
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b086      	sub	sp, #24
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	4603      	mov	r3, r0
 8002b96:	60b9      	str	r1, [r7, #8]
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ba0:	f7ff ff5c 	bl	8002a5c <__NVIC_GetPriorityGrouping>
 8002ba4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	68b9      	ldr	r1, [r7, #8]
 8002baa:	6978      	ldr	r0, [r7, #20]
 8002bac:	f7ff ff8e 	bl	8002acc <NVIC_EncodePriority>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bb6:	4611      	mov	r1, r2
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff ff5d 	bl	8002a78 <__NVIC_SetPriority>
}
 8002bbe:	bf00      	nop
 8002bc0:	3718      	adds	r7, #24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b082      	sub	sp, #8
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7ff ffb0 	bl	8002b34 <SysTick_Config>
 8002bd4:	4603      	mov	r3, r0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
	...

08002be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b089      	sub	sp, #36	; 0x24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
 8002bfa:	e16b      	b.n	8002ed4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	f040 815a 	bne.w	8002ece <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d00b      	beq.n	8002c3a <HAL_GPIO_Init+0x5a>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d007      	beq.n	8002c3a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c2e:	2b11      	cmp	r3, #17
 8002c30:	d003      	beq.n	8002c3a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b12      	cmp	r3, #18
 8002c38:	d130      	bne.n	8002c9c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	2203      	movs	r2, #3
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c70:	2201      	movs	r2, #1
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	091b      	lsrs	r3, r3, #4
 8002c86:	f003 0201 	and.w	r2, r3, #1
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	2203      	movs	r2, #3
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	43db      	mvns	r3, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0xfc>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2b12      	cmp	r3, #18
 8002cda:	d123      	bne.n	8002d24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	08da      	lsrs	r2, r3, #3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3208      	adds	r2, #8
 8002ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	220f      	movs	r2, #15
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	691a      	ldr	r2, [r3, #16]
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	08da      	lsrs	r2, r3, #3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	3208      	adds	r2, #8
 8002d1e:	69b9      	ldr	r1, [r7, #24]
 8002d20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	2203      	movs	r2, #3
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	43db      	mvns	r3, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0203 	and.w	r2, r3, #3
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f000 80b4 	beq.w	8002ece <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
 8002d6a:	4b5f      	ldr	r3, [pc, #380]	; (8002ee8 <HAL_GPIO_Init+0x308>)
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6e:	4a5e      	ldr	r2, [pc, #376]	; (8002ee8 <HAL_GPIO_Init+0x308>)
 8002d70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d74:	6453      	str	r3, [r2, #68]	; 0x44
 8002d76:	4b5c      	ldr	r3, [pc, #368]	; (8002ee8 <HAL_GPIO_Init+0x308>)
 8002d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d82:	4a5a      	ldr	r2, [pc, #360]	; (8002eec <HAL_GPIO_Init+0x30c>)
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	089b      	lsrs	r3, r3, #2
 8002d88:	3302      	adds	r3, #2
 8002d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	220f      	movs	r2, #15
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	43db      	mvns	r3, r3
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	4013      	ands	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a51      	ldr	r2, [pc, #324]	; (8002ef0 <HAL_GPIO_Init+0x310>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d02b      	beq.n	8002e06 <HAL_GPIO_Init+0x226>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a50      	ldr	r2, [pc, #320]	; (8002ef4 <HAL_GPIO_Init+0x314>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d025      	beq.n	8002e02 <HAL_GPIO_Init+0x222>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a4f      	ldr	r2, [pc, #316]	; (8002ef8 <HAL_GPIO_Init+0x318>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d01f      	beq.n	8002dfe <HAL_GPIO_Init+0x21e>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a4e      	ldr	r2, [pc, #312]	; (8002efc <HAL_GPIO_Init+0x31c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d019      	beq.n	8002dfa <HAL_GPIO_Init+0x21a>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a4d      	ldr	r2, [pc, #308]	; (8002f00 <HAL_GPIO_Init+0x320>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d013      	beq.n	8002df6 <HAL_GPIO_Init+0x216>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a4c      	ldr	r2, [pc, #304]	; (8002f04 <HAL_GPIO_Init+0x324>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d00d      	beq.n	8002df2 <HAL_GPIO_Init+0x212>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a4b      	ldr	r2, [pc, #300]	; (8002f08 <HAL_GPIO_Init+0x328>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <HAL_GPIO_Init+0x20e>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a4a      	ldr	r2, [pc, #296]	; (8002f0c <HAL_GPIO_Init+0x32c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d101      	bne.n	8002dea <HAL_GPIO_Init+0x20a>
 8002de6:	2307      	movs	r3, #7
 8002de8:	e00e      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002dea:	2308      	movs	r3, #8
 8002dec:	e00c      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002dee:	2306      	movs	r3, #6
 8002df0:	e00a      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002df2:	2305      	movs	r3, #5
 8002df4:	e008      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002df6:	2304      	movs	r3, #4
 8002df8:	e006      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e004      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002dfe:	2302      	movs	r3, #2
 8002e00:	e002      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <HAL_GPIO_Init+0x228>
 8002e06:	2300      	movs	r3, #0
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	f002 0203 	and.w	r2, r2, #3
 8002e0e:	0092      	lsls	r2, r2, #2
 8002e10:	4093      	lsls	r3, r2
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e18:	4934      	ldr	r1, [pc, #208]	; (8002eec <HAL_GPIO_Init+0x30c>)
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	089b      	lsrs	r3, r3, #2
 8002e1e:	3302      	adds	r3, #2
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e26:	4b3a      	ldr	r3, [pc, #232]	; (8002f10 <HAL_GPIO_Init+0x330>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e4a:	4a31      	ldr	r2, [pc, #196]	; (8002f10 <HAL_GPIO_Init+0x330>)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e50:	4b2f      	ldr	r3, [pc, #188]	; (8002f10 <HAL_GPIO_Init+0x330>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e74:	4a26      	ldr	r2, [pc, #152]	; (8002f10 <HAL_GPIO_Init+0x330>)
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e7a:	4b25      	ldr	r3, [pc, #148]	; (8002f10 <HAL_GPIO_Init+0x330>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	43db      	mvns	r3, r3
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4013      	ands	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e9e:	4a1c      	ldr	r2, [pc, #112]	; (8002f10 <HAL_GPIO_Init+0x330>)
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ea4:	4b1a      	ldr	r3, [pc, #104]	; (8002f10 <HAL_GPIO_Init+0x330>)
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ec8:	4a11      	ldr	r2, [pc, #68]	; (8002f10 <HAL_GPIO_Init+0x330>)
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	61fb      	str	r3, [r7, #28]
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	2b0f      	cmp	r3, #15
 8002ed8:	f67f ae90 	bls.w	8002bfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002edc:	bf00      	nop
 8002ede:	3724      	adds	r7, #36	; 0x24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	40013800 	.word	0x40013800
 8002ef0:	40020000 	.word	0x40020000
 8002ef4:	40020400 	.word	0x40020400
 8002ef8:	40020800 	.word	0x40020800
 8002efc:	40020c00 	.word	0x40020c00
 8002f00:	40021000 	.word	0x40021000
 8002f04:	40021400 	.word	0x40021400
 8002f08:	40021800 	.word	0x40021800
 8002f0c:	40021c00 	.word	0x40021c00
 8002f10:	40013c00 	.word	0x40013c00

08002f14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	691a      	ldr	r2, [r3, #16]
 8002f24:	887b      	ldrh	r3, [r7, #2]
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d002      	beq.n	8002f32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
 8002f30:	e001      	b.n	8002f36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f32:	2300      	movs	r3, #0
 8002f34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	807b      	strh	r3, [r7, #2]
 8002f50:	4613      	mov	r3, r2
 8002f52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f54:	787b      	ldrb	r3, [r7, #1]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d003      	beq.n	8002f62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f5a:	887a      	ldrh	r2, [r7, #2]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f60:	e003      	b.n	8002f6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f62:	887b      	ldrh	r3, [r7, #2]
 8002f64:	041a      	lsls	r2, r3, #16
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	619a      	str	r2, [r3, #24]
}
 8002f6a:	bf00      	nop
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
	...

08002f78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e25b      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d075      	beq.n	8003082 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f96:	4ba3      	ldr	r3, [pc, #652]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f003 030c 	and.w	r3, r3, #12
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	d00c      	beq.n	8002fbc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fa2:	4ba0      	ldr	r3, [pc, #640]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002faa:	2b08      	cmp	r3, #8
 8002fac:	d112      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fae:	4b9d      	ldr	r3, [pc, #628]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fba:	d10b      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fbc:	4b99      	ldr	r3, [pc, #612]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d05b      	beq.n	8003080 <HAL_RCC_OscConfig+0x108>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d157      	bne.n	8003080 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e236      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fdc:	d106      	bne.n	8002fec <HAL_RCC_OscConfig+0x74>
 8002fde:	4b91      	ldr	r3, [pc, #580]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a90      	ldr	r2, [pc, #576]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8002fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	e01d      	b.n	8003028 <HAL_RCC_OscConfig+0xb0>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ff4:	d10c      	bne.n	8003010 <HAL_RCC_OscConfig+0x98>
 8002ff6:	4b8b      	ldr	r3, [pc, #556]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a8a      	ldr	r2, [pc, #552]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8002ffc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	4b88      	ldr	r3, [pc, #544]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a87      	ldr	r2, [pc, #540]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800300c:	6013      	str	r3, [r2, #0]
 800300e:	e00b      	b.n	8003028 <HAL_RCC_OscConfig+0xb0>
 8003010:	4b84      	ldr	r3, [pc, #528]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a83      	ldr	r2, [pc, #524]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003016:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	4b81      	ldr	r3, [pc, #516]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a80      	ldr	r2, [pc, #512]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003022:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003026:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d013      	beq.n	8003058 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7ff f95a 	bl	80022e8 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003038:	f7ff f956 	bl	80022e8 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b64      	cmp	r3, #100	; 0x64
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e1fb      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304a:	4b76      	ldr	r3, [pc, #472]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0f0      	beq.n	8003038 <HAL_RCC_OscConfig+0xc0>
 8003056:	e014      	b.n	8003082 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003058:	f7ff f946 	bl	80022e8 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003060:	f7ff f942 	bl	80022e8 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b64      	cmp	r3, #100	; 0x64
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e1e7      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003072:	4b6c      	ldr	r3, [pc, #432]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1f0      	bne.n	8003060 <HAL_RCC_OscConfig+0xe8>
 800307e:	e000      	b.n	8003082 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d063      	beq.n	8003156 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800308e:	4b65      	ldr	r3, [pc, #404]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 030c 	and.w	r3, r3, #12
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00b      	beq.n	80030b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800309a:	4b62      	ldr	r3, [pc, #392]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d11c      	bne.n	80030e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030a6:	4b5f      	ldr	r3, [pc, #380]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d116      	bne.n	80030e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030b2:	4b5c      	ldr	r3, [pc, #368]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d005      	beq.n	80030ca <HAL_RCC_OscConfig+0x152>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d001      	beq.n	80030ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e1bb      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ca:	4b56      	ldr	r3, [pc, #344]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	00db      	lsls	r3, r3, #3
 80030d8:	4952      	ldr	r1, [pc, #328]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030de:	e03a      	b.n	8003156 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d020      	beq.n	800312a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030e8:	4b4f      	ldr	r3, [pc, #316]	; (8003228 <HAL_RCC_OscConfig+0x2b0>)
 80030ea:	2201      	movs	r2, #1
 80030ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ee:	f7ff f8fb 	bl	80022e8 <HAL_GetTick>
 80030f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f4:	e008      	b.n	8003108 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030f6:	f7ff f8f7 	bl	80022e8 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d901      	bls.n	8003108 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e19c      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003108:	4b46      	ldr	r3, [pc, #280]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0302 	and.w	r3, r3, #2
 8003110:	2b00      	cmp	r3, #0
 8003112:	d0f0      	beq.n	80030f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003114:	4b43      	ldr	r3, [pc, #268]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	00db      	lsls	r3, r3, #3
 8003122:	4940      	ldr	r1, [pc, #256]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 8003124:	4313      	orrs	r3, r2
 8003126:	600b      	str	r3, [r1, #0]
 8003128:	e015      	b.n	8003156 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800312a:	4b3f      	ldr	r3, [pc, #252]	; (8003228 <HAL_RCC_OscConfig+0x2b0>)
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003130:	f7ff f8da 	bl	80022e8 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003138:	f7ff f8d6 	bl	80022e8 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e17b      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314a:	4b36      	ldr	r3, [pc, #216]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1f0      	bne.n	8003138 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0308 	and.w	r3, r3, #8
 800315e:	2b00      	cmp	r3, #0
 8003160:	d030      	beq.n	80031c4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d016      	beq.n	8003198 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800316a:	4b30      	ldr	r3, [pc, #192]	; (800322c <HAL_RCC_OscConfig+0x2b4>)
 800316c:	2201      	movs	r2, #1
 800316e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003170:	f7ff f8ba 	bl	80022e8 <HAL_GetTick>
 8003174:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003178:	f7ff f8b6 	bl	80022e8 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e15b      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800318a:	4b26      	ldr	r3, [pc, #152]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 800318c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0f0      	beq.n	8003178 <HAL_RCC_OscConfig+0x200>
 8003196:	e015      	b.n	80031c4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003198:	4b24      	ldr	r3, [pc, #144]	; (800322c <HAL_RCC_OscConfig+0x2b4>)
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800319e:	f7ff f8a3 	bl	80022e8 <HAL_GetTick>
 80031a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031a4:	e008      	b.n	80031b8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031a6:	f7ff f89f 	bl	80022e8 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e144      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b8:	4b1a      	ldr	r3, [pc, #104]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80031ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031bc:	f003 0302 	and.w	r3, r3, #2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1f0      	bne.n	80031a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0304 	and.w	r3, r3, #4
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 80a0 	beq.w	8003312 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031d2:	2300      	movs	r3, #0
 80031d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031d6:	4b13      	ldr	r3, [pc, #76]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10f      	bne.n	8003202 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	60bb      	str	r3, [r7, #8]
 80031e6:	4b0f      	ldr	r3, [pc, #60]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	4a0e      	ldr	r2, [pc, #56]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80031ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031f0:	6413      	str	r3, [r2, #64]	; 0x40
 80031f2:	4b0c      	ldr	r3, [pc, #48]	; (8003224 <HAL_RCC_OscConfig+0x2ac>)
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031fa:	60bb      	str	r3, [r7, #8]
 80031fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031fe:	2301      	movs	r3, #1
 8003200:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003202:	4b0b      	ldr	r3, [pc, #44]	; (8003230 <HAL_RCC_OscConfig+0x2b8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800320a:	2b00      	cmp	r3, #0
 800320c:	d121      	bne.n	8003252 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800320e:	4b08      	ldr	r3, [pc, #32]	; (8003230 <HAL_RCC_OscConfig+0x2b8>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a07      	ldr	r2, [pc, #28]	; (8003230 <HAL_RCC_OscConfig+0x2b8>)
 8003214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800321a:	f7ff f865 	bl	80022e8 <HAL_GetTick>
 800321e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003220:	e011      	b.n	8003246 <HAL_RCC_OscConfig+0x2ce>
 8003222:	bf00      	nop
 8003224:	40023800 	.word	0x40023800
 8003228:	42470000 	.word	0x42470000
 800322c:	42470e80 	.word	0x42470e80
 8003230:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003234:	f7ff f858 	bl	80022e8 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e0fd      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003246:	4b81      	ldr	r3, [pc, #516]	; (800344c <HAL_RCC_OscConfig+0x4d4>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800324e:	2b00      	cmp	r3, #0
 8003250:	d0f0      	beq.n	8003234 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d106      	bne.n	8003268 <HAL_RCC_OscConfig+0x2f0>
 800325a:	4b7d      	ldr	r3, [pc, #500]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 800325c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800325e:	4a7c      	ldr	r2, [pc, #496]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003260:	f043 0301 	orr.w	r3, r3, #1
 8003264:	6713      	str	r3, [r2, #112]	; 0x70
 8003266:	e01c      	b.n	80032a2 <HAL_RCC_OscConfig+0x32a>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b05      	cmp	r3, #5
 800326e:	d10c      	bne.n	800328a <HAL_RCC_OscConfig+0x312>
 8003270:	4b77      	ldr	r3, [pc, #476]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003274:	4a76      	ldr	r2, [pc, #472]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003276:	f043 0304 	orr.w	r3, r3, #4
 800327a:	6713      	str	r3, [r2, #112]	; 0x70
 800327c:	4b74      	ldr	r3, [pc, #464]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 800327e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003280:	4a73      	ldr	r2, [pc, #460]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003282:	f043 0301 	orr.w	r3, r3, #1
 8003286:	6713      	str	r3, [r2, #112]	; 0x70
 8003288:	e00b      	b.n	80032a2 <HAL_RCC_OscConfig+0x32a>
 800328a:	4b71      	ldr	r3, [pc, #452]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 800328c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800328e:	4a70      	ldr	r2, [pc, #448]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003290:	f023 0301 	bic.w	r3, r3, #1
 8003294:	6713      	str	r3, [r2, #112]	; 0x70
 8003296:	4b6e      	ldr	r3, [pc, #440]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800329a:	4a6d      	ldr	r2, [pc, #436]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 800329c:	f023 0304 	bic.w	r3, r3, #4
 80032a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d015      	beq.n	80032d6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032aa:	f7ff f81d 	bl	80022e8 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b0:	e00a      	b.n	80032c8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032b2:	f7ff f819 	bl	80022e8 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e0bc      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c8:	4b61      	ldr	r3, [pc, #388]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 80032ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0ee      	beq.n	80032b2 <HAL_RCC_OscConfig+0x33a>
 80032d4:	e014      	b.n	8003300 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d6:	f7ff f807 	bl	80022e8 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032dc:	e00a      	b.n	80032f4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032de:	f7ff f803 	bl	80022e8 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e0a6      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f4:	4b56      	ldr	r3, [pc, #344]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 80032f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1ee      	bne.n	80032de <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003300:	7dfb      	ldrb	r3, [r7, #23]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d105      	bne.n	8003312 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003306:	4b52      	ldr	r3, [pc, #328]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330a:	4a51      	ldr	r2, [pc, #324]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 800330c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003310:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 8092 	beq.w	8003440 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800331c:	4b4c      	ldr	r3, [pc, #304]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f003 030c 	and.w	r3, r3, #12
 8003324:	2b08      	cmp	r3, #8
 8003326:	d05c      	beq.n	80033e2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	2b02      	cmp	r3, #2
 800332e:	d141      	bne.n	80033b4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003330:	4b48      	ldr	r3, [pc, #288]	; (8003454 <HAL_RCC_OscConfig+0x4dc>)
 8003332:	2200      	movs	r2, #0
 8003334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003336:	f7fe ffd7 	bl	80022e8 <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800333c:	e008      	b.n	8003350 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800333e:	f7fe ffd3 	bl	80022e8 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e078      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003350:	4b3f      	ldr	r3, [pc, #252]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1f0      	bne.n	800333e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	69da      	ldr	r2, [r3, #28]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a1b      	ldr	r3, [r3, #32]
 8003364:	431a      	orrs	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336a:	019b      	lsls	r3, r3, #6
 800336c:	431a      	orrs	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003372:	085b      	lsrs	r3, r3, #1
 8003374:	3b01      	subs	r3, #1
 8003376:	041b      	lsls	r3, r3, #16
 8003378:	431a      	orrs	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337e:	061b      	lsls	r3, r3, #24
 8003380:	4933      	ldr	r1, [pc, #204]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 8003382:	4313      	orrs	r3, r2
 8003384:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003386:	4b33      	ldr	r3, [pc, #204]	; (8003454 <HAL_RCC_OscConfig+0x4dc>)
 8003388:	2201      	movs	r2, #1
 800338a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338c:	f7fe ffac 	bl	80022e8 <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003394:	f7fe ffa8 	bl	80022e8 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e04d      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a6:	4b2a      	ldr	r3, [pc, #168]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d0f0      	beq.n	8003394 <HAL_RCC_OscConfig+0x41c>
 80033b2:	e045      	b.n	8003440 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b4:	4b27      	ldr	r3, [pc, #156]	; (8003454 <HAL_RCC_OscConfig+0x4dc>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ba:	f7fe ff95 	bl	80022e8 <HAL_GetTick>
 80033be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033c0:	e008      	b.n	80033d4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033c2:	f7fe ff91 	bl	80022e8 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e036      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d4:	4b1e      	ldr	r3, [pc, #120]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1f0      	bne.n	80033c2 <HAL_RCC_OscConfig+0x44a>
 80033e0:	e02e      	b.n	8003440 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d101      	bne.n	80033ee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e029      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033ee:	4b18      	ldr	r3, [pc, #96]	; (8003450 <HAL_RCC_OscConfig+0x4d8>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	69db      	ldr	r3, [r3, #28]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d11c      	bne.n	800343c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800340c:	429a      	cmp	r2, r3
 800340e:	d115      	bne.n	800343c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003416:	4013      	ands	r3, r2
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800341c:	4293      	cmp	r3, r2
 800341e:	d10d      	bne.n	800343c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800342a:	429a      	cmp	r2, r3
 800342c:	d106      	bne.n	800343c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003438:	429a      	cmp	r2, r3
 800343a:	d001      	beq.n	8003440 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e000      	b.n	8003442 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003440:	2300      	movs	r3, #0
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40007000 	.word	0x40007000
 8003450:	40023800 	.word	0x40023800
 8003454:	42470060 	.word	0x42470060

08003458 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e0cc      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800346c:	4b68      	ldr	r3, [pc, #416]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 030f 	and.w	r3, r3, #15
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	d90c      	bls.n	8003494 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347a:	4b65      	ldr	r3, [pc, #404]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003482:	4b63      	ldr	r3, [pc, #396]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	429a      	cmp	r2, r3
 800348e:	d001      	beq.n	8003494 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e0b8      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d020      	beq.n	80034e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d005      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034ac:	4b59      	ldr	r3, [pc, #356]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	4a58      	ldr	r2, [pc, #352]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c4:	4b53      	ldr	r3, [pc, #332]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	4a52      	ldr	r2, [pc, #328]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034d0:	4b50      	ldr	r3, [pc, #320]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	494d      	ldr	r1, [pc, #308]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d044      	beq.n	8003578 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d107      	bne.n	8003506 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f6:	4b47      	ldr	r3, [pc, #284]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d119      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e07f      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b02      	cmp	r3, #2
 800350c:	d003      	beq.n	8003516 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003512:	2b03      	cmp	r3, #3
 8003514:	d107      	bne.n	8003526 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003516:	4b3f      	ldr	r3, [pc, #252]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d109      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e06f      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003526:	4b3b      	ldr	r3, [pc, #236]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e067      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003536:	4b37      	ldr	r3, [pc, #220]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f023 0203 	bic.w	r2, r3, #3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	4934      	ldr	r1, [pc, #208]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003544:	4313      	orrs	r3, r2
 8003546:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003548:	f7fe fece 	bl	80022e8 <HAL_GetTick>
 800354c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354e:	e00a      	b.n	8003566 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003550:	f7fe feca 	bl	80022e8 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	f241 3288 	movw	r2, #5000	; 0x1388
 800355e:	4293      	cmp	r3, r2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e04f      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003566:	4b2b      	ldr	r3, [pc, #172]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 020c 	and.w	r2, r3, #12
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	429a      	cmp	r2, r3
 8003576:	d1eb      	bne.n	8003550 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003578:	4b25      	ldr	r3, [pc, #148]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 030f 	and.w	r3, r3, #15
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d20c      	bcs.n	80035a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003586:	4b22      	ldr	r3, [pc, #136]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	b2d2      	uxtb	r2, r2
 800358c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800358e:	4b20      	ldr	r3, [pc, #128]	; (8003610 <HAL_RCC_ClockConfig+0x1b8>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	429a      	cmp	r2, r3
 800359a:	d001      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e032      	b.n	8003606 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d008      	beq.n	80035be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035ac:	4b19      	ldr	r3, [pc, #100]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	4916      	ldr	r1, [pc, #88]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d009      	beq.n	80035de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035ca:	4b12      	ldr	r3, [pc, #72]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	490e      	ldr	r1, [pc, #56]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035de:	f000 f821 	bl	8003624 <HAL_RCC_GetSysClockFreq>
 80035e2:	4601      	mov	r1, r0
 80035e4:	4b0b      	ldr	r3, [pc, #44]	; (8003614 <HAL_RCC_ClockConfig+0x1bc>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	091b      	lsrs	r3, r3, #4
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	4a0a      	ldr	r2, [pc, #40]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 80035f0:	5cd3      	ldrb	r3, [r2, r3]
 80035f2:	fa21 f303 	lsr.w	r3, r1, r3
 80035f6:	4a09      	ldr	r2, [pc, #36]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80035f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80035fa:	4b09      	ldr	r3, [pc, #36]	; (8003620 <HAL_RCC_ClockConfig+0x1c8>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fe fe2e 	bl	8002260 <HAL_InitTick>

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40023c00 	.word	0x40023c00
 8003614:	40023800 	.word	0x40023800
 8003618:	08007e08 	.word	0x08007e08
 800361c:	200000a0 	.word	0x200000a0
 8003620:	200000a4 	.word	0x200000a4

08003624 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800362a:	2300      	movs	r3, #0
 800362c:	607b      	str	r3, [r7, #4]
 800362e:	2300      	movs	r3, #0
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	2300      	movs	r3, #0
 8003634:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003636:	2300      	movs	r3, #0
 8003638:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800363a:	4b63      	ldr	r3, [pc, #396]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 030c 	and.w	r3, r3, #12
 8003642:	2b04      	cmp	r3, #4
 8003644:	d007      	beq.n	8003656 <HAL_RCC_GetSysClockFreq+0x32>
 8003646:	2b08      	cmp	r3, #8
 8003648:	d008      	beq.n	800365c <HAL_RCC_GetSysClockFreq+0x38>
 800364a:	2b00      	cmp	r3, #0
 800364c:	f040 80b4 	bne.w	80037b8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003650:	4b5e      	ldr	r3, [pc, #376]	; (80037cc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003652:	60bb      	str	r3, [r7, #8]
       break;
 8003654:	e0b3      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003656:	4b5e      	ldr	r3, [pc, #376]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003658:	60bb      	str	r3, [r7, #8]
      break;
 800365a:	e0b0      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800365c:	4b5a      	ldr	r3, [pc, #360]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003664:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003666:	4b58      	ldr	r3, [pc, #352]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d04a      	beq.n	8003708 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003672:	4b55      	ldr	r3, [pc, #340]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	099b      	lsrs	r3, r3, #6
 8003678:	f04f 0400 	mov.w	r4, #0
 800367c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	ea03 0501 	and.w	r5, r3, r1
 8003688:	ea04 0602 	and.w	r6, r4, r2
 800368c:	4629      	mov	r1, r5
 800368e:	4632      	mov	r2, r6
 8003690:	f04f 0300 	mov.w	r3, #0
 8003694:	f04f 0400 	mov.w	r4, #0
 8003698:	0154      	lsls	r4, r2, #5
 800369a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800369e:	014b      	lsls	r3, r1, #5
 80036a0:	4619      	mov	r1, r3
 80036a2:	4622      	mov	r2, r4
 80036a4:	1b49      	subs	r1, r1, r5
 80036a6:	eb62 0206 	sbc.w	r2, r2, r6
 80036aa:	f04f 0300 	mov.w	r3, #0
 80036ae:	f04f 0400 	mov.w	r4, #0
 80036b2:	0194      	lsls	r4, r2, #6
 80036b4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80036b8:	018b      	lsls	r3, r1, #6
 80036ba:	1a5b      	subs	r3, r3, r1
 80036bc:	eb64 0402 	sbc.w	r4, r4, r2
 80036c0:	f04f 0100 	mov.w	r1, #0
 80036c4:	f04f 0200 	mov.w	r2, #0
 80036c8:	00e2      	lsls	r2, r4, #3
 80036ca:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80036ce:	00d9      	lsls	r1, r3, #3
 80036d0:	460b      	mov	r3, r1
 80036d2:	4614      	mov	r4, r2
 80036d4:	195b      	adds	r3, r3, r5
 80036d6:	eb44 0406 	adc.w	r4, r4, r6
 80036da:	f04f 0100 	mov.w	r1, #0
 80036de:	f04f 0200 	mov.w	r2, #0
 80036e2:	0262      	lsls	r2, r4, #9
 80036e4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80036e8:	0259      	lsls	r1, r3, #9
 80036ea:	460b      	mov	r3, r1
 80036ec:	4614      	mov	r4, r2
 80036ee:	4618      	mov	r0, r3
 80036f0:	4621      	mov	r1, r4
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f04f 0400 	mov.w	r4, #0
 80036f8:	461a      	mov	r2, r3
 80036fa:	4623      	mov	r3, r4
 80036fc:	f7fc fdb8 	bl	8000270 <__aeabi_uldivmod>
 8003700:	4603      	mov	r3, r0
 8003702:	460c      	mov	r4, r1
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	e049      	b.n	800379c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003708:	4b2f      	ldr	r3, [pc, #188]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	099b      	lsrs	r3, r3, #6
 800370e:	f04f 0400 	mov.w	r4, #0
 8003712:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	ea03 0501 	and.w	r5, r3, r1
 800371e:	ea04 0602 	and.w	r6, r4, r2
 8003722:	4629      	mov	r1, r5
 8003724:	4632      	mov	r2, r6
 8003726:	f04f 0300 	mov.w	r3, #0
 800372a:	f04f 0400 	mov.w	r4, #0
 800372e:	0154      	lsls	r4, r2, #5
 8003730:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003734:	014b      	lsls	r3, r1, #5
 8003736:	4619      	mov	r1, r3
 8003738:	4622      	mov	r2, r4
 800373a:	1b49      	subs	r1, r1, r5
 800373c:	eb62 0206 	sbc.w	r2, r2, r6
 8003740:	f04f 0300 	mov.w	r3, #0
 8003744:	f04f 0400 	mov.w	r4, #0
 8003748:	0194      	lsls	r4, r2, #6
 800374a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800374e:	018b      	lsls	r3, r1, #6
 8003750:	1a5b      	subs	r3, r3, r1
 8003752:	eb64 0402 	sbc.w	r4, r4, r2
 8003756:	f04f 0100 	mov.w	r1, #0
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	00e2      	lsls	r2, r4, #3
 8003760:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003764:	00d9      	lsls	r1, r3, #3
 8003766:	460b      	mov	r3, r1
 8003768:	4614      	mov	r4, r2
 800376a:	195b      	adds	r3, r3, r5
 800376c:	eb44 0406 	adc.w	r4, r4, r6
 8003770:	f04f 0100 	mov.w	r1, #0
 8003774:	f04f 0200 	mov.w	r2, #0
 8003778:	02a2      	lsls	r2, r4, #10
 800377a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800377e:	0299      	lsls	r1, r3, #10
 8003780:	460b      	mov	r3, r1
 8003782:	4614      	mov	r4, r2
 8003784:	4618      	mov	r0, r3
 8003786:	4621      	mov	r1, r4
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f04f 0400 	mov.w	r4, #0
 800378e:	461a      	mov	r2, r3
 8003790:	4623      	mov	r3, r4
 8003792:	f7fc fd6d 	bl	8000270 <__aeabi_uldivmod>
 8003796:	4603      	mov	r3, r0
 8003798:	460c      	mov	r4, r1
 800379a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800379c:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	0c1b      	lsrs	r3, r3, #16
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	3301      	adds	r3, #1
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b4:	60bb      	str	r3, [r7, #8]
      break;
 80037b6:	e002      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037b8:	4b04      	ldr	r3, [pc, #16]	; (80037cc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80037ba:	60bb      	str	r3, [r7, #8]
      break;
 80037bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037be:	68bb      	ldr	r3, [r7, #8]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037c8:	40023800 	.word	0x40023800
 80037cc:	00f42400 	.word	0x00f42400
 80037d0:	007a1200 	.word	0x007a1200

080037d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e056      	b.n	8003894 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d106      	bne.n	8003806 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7fe fc2f 	bl	8002064 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2202      	movs	r2, #2
 800380a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800381c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	431a      	orrs	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	431a      	orrs	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	431a      	orrs	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003842:	431a      	orrs	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	69db      	ldr	r3, [r3, #28]
 8003848:	431a      	orrs	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a1b      	ldr	r3, [r3, #32]
 800384e:	ea42 0103 	orr.w	r1, r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	0c1b      	lsrs	r3, r3, #16
 8003864:	f003 0104 	and.w	r1, r3, #4
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	69da      	ldr	r2, [r3, #28]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003882:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b088      	sub	sp, #32
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	603b      	str	r3, [r7, #0]
 80038a8:	4613      	mov	r3, r2
 80038aa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d101      	bne.n	80038be <HAL_SPI_Transmit+0x22>
 80038ba:	2302      	movs	r3, #2
 80038bc:	e11e      	b.n	8003afc <HAL_SPI_Transmit+0x260>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038c6:	f7fe fd0f 	bl	80022e8 <HAL_GetTick>
 80038ca:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80038cc:	88fb      	ldrh	r3, [r7, #6]
 80038ce:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d002      	beq.n	80038e2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80038dc:	2302      	movs	r3, #2
 80038de:	77fb      	strb	r3, [r7, #31]
    goto error;
 80038e0:	e103      	b.n	8003aea <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <HAL_SPI_Transmit+0x52>
 80038e8:	88fb      	ldrh	r3, [r7, #6]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d102      	bne.n	80038f4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80038f2:	e0fa      	b.n	8003aea <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2203      	movs	r2, #3
 80038f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2200      	movs	r2, #0
 8003900:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	68ba      	ldr	r2, [r7, #8]
 8003906:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	88fa      	ldrh	r2, [r7, #6]
 800390c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	88fa      	ldrh	r2, [r7, #6]
 8003912:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800393a:	d107      	bne.n	800394c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800394a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003956:	2b40      	cmp	r3, #64	; 0x40
 8003958:	d007      	beq.n	800396a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003968:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003972:	d14b      	bne.n	8003a0c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d002      	beq.n	8003982 <HAL_SPI_Transmit+0xe6>
 800397c:	8afb      	ldrh	r3, [r7, #22]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d13e      	bne.n	8003a00 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003986:	881a      	ldrh	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	1c9a      	adds	r2, r3, #2
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800399c:	b29b      	uxth	r3, r3
 800399e:	3b01      	subs	r3, #1
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80039a6:	e02b      	b.n	8003a00 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d112      	bne.n	80039dc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ba:	881a      	ldrh	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c6:	1c9a      	adds	r2, r3, #2
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	86da      	strh	r2, [r3, #54]	; 0x36
 80039da:	e011      	b.n	8003a00 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039dc:	f7fe fc84 	bl	80022e8 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d803      	bhi.n	80039f4 <HAL_SPI_Transmit+0x158>
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f2:	d102      	bne.n	80039fa <HAL_SPI_Transmit+0x15e>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d102      	bne.n	8003a00 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80039fe:	e074      	b.n	8003aea <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1ce      	bne.n	80039a8 <HAL_SPI_Transmit+0x10c>
 8003a0a:	e04c      	b.n	8003aa6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d002      	beq.n	8003a1a <HAL_SPI_Transmit+0x17e>
 8003a14:	8afb      	ldrh	r3, [r7, #22]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d140      	bne.n	8003a9c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	330c      	adds	r3, #12
 8003a24:	7812      	ldrb	r2, [r2, #0]
 8003a26:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2c:	1c5a      	adds	r2, r3, #1
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003a40:	e02c      	b.n	8003a9c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d113      	bne.n	8003a78 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	330c      	adds	r3, #12
 8003a5a:	7812      	ldrb	r2, [r2, #0]
 8003a5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	86da      	strh	r2, [r3, #54]	; 0x36
 8003a76:	e011      	b.n	8003a9c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a78:	f7fe fc36 	bl	80022e8 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	683a      	ldr	r2, [r7, #0]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d803      	bhi.n	8003a90 <HAL_SPI_Transmit+0x1f4>
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a8e:	d102      	bne.n	8003a96 <HAL_SPI_Transmit+0x1fa>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d102      	bne.n	8003a9c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003a9a:	e026      	b.n	8003aea <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1cd      	bne.n	8003a42 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	6839      	ldr	r1, [r7, #0]
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 fa44 	bl	8003f38 <SPI_EndRxTxTransaction>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2220      	movs	r2, #32
 8003aba:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10a      	bne.n	8003ada <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	613b      	str	r3, [r7, #16]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	613b      	str	r3, [r7, #16]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	613b      	str	r3, [r7, #16]
 8003ad8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d002      	beq.n	8003ae8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	77fb      	strb	r3, [r7, #31]
 8003ae6:	e000      	b.n	8003aea <HAL_SPI_Transmit+0x24e>
  }

error:
 8003ae8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003afa:	7ffb      	ldrb	r3, [r7, #31]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3720      	adds	r7, #32
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b08c      	sub	sp, #48	; 0x30
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003b12:	2301      	movs	r3, #1
 8003b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003b16:	2300      	movs	r3, #0
 8003b18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_SPI_TransmitReceive+0x26>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e18a      	b.n	8003e40 <HAL_SPI_TransmitReceive+0x33c>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b32:	f7fe fbd9 	bl	80022e8 <HAL_GetTick>
 8003b36:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003b48:	887b      	ldrh	r3, [r7, #2]
 8003b4a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d00f      	beq.n	8003b74 <HAL_SPI_TransmitReceive+0x70>
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b5a:	d107      	bne.n	8003b6c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d103      	bne.n	8003b6c <HAL_SPI_TransmitReceive+0x68>
 8003b64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d003      	beq.n	8003b74 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003b72:	e15b      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d005      	beq.n	8003b86 <HAL_SPI_TransmitReceive+0x82>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_SPI_TransmitReceive+0x82>
 8003b80:	887b      	ldrh	r3, [r7, #2]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d103      	bne.n	8003b8e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003b8c:	e14e      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d003      	beq.n	8003ba2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2205      	movs	r2, #5
 8003b9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	887a      	ldrh	r2, [r7, #2]
 8003bb2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	887a      	ldrh	r2, [r7, #2]
 8003bb8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	887a      	ldrh	r2, [r7, #2]
 8003bc4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	887a      	ldrh	r2, [r7, #2]
 8003bca:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003be2:	2b40      	cmp	r3, #64	; 0x40
 8003be4:	d007      	beq.n	8003bf6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bf4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bfe:	d178      	bne.n	8003cf2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <HAL_SPI_TransmitReceive+0x10a>
 8003c08:	8b7b      	ldrh	r3, [r7, #26]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d166      	bne.n	8003cdc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c12:	881a      	ldrh	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1e:	1c9a      	adds	r2, r3, #2
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c32:	e053      	b.n	8003cdc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d11b      	bne.n	8003c7a <HAL_SPI_TransmitReceive+0x176>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d016      	beq.n	8003c7a <HAL_SPI_TransmitReceive+0x176>
 8003c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d113      	bne.n	8003c7a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c56:	881a      	ldrh	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c62:	1c9a      	adds	r2, r3, #2
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	b29a      	uxth	r2, r3
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d119      	bne.n	8003cbc <HAL_SPI_TransmitReceive+0x1b8>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d014      	beq.n	8003cbc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68da      	ldr	r2, [r3, #12]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9c:	b292      	uxth	r2, r2
 8003c9e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca4:	1c9a      	adds	r2, r3, #2
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003cbc:	f7fe fb14 	bl	80022e8 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d807      	bhi.n	8003cdc <HAL_SPI_TransmitReceive+0x1d8>
 8003ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd2:	d003      	beq.n	8003cdc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003cda:	e0a7      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1a6      	bne.n	8003c34 <HAL_SPI_TransmitReceive+0x130>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1a1      	bne.n	8003c34 <HAL_SPI_TransmitReceive+0x130>
 8003cf0:	e07c      	b.n	8003dec <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d002      	beq.n	8003d00 <HAL_SPI_TransmitReceive+0x1fc>
 8003cfa:	8b7b      	ldrh	r3, [r7, #26]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d16b      	bne.n	8003dd8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	330c      	adds	r3, #12
 8003d0a:	7812      	ldrb	r2, [r2, #0]
 8003d0c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d12:	1c5a      	adds	r2, r3, #1
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d26:	e057      	b.n	8003dd8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d11c      	bne.n	8003d70 <HAL_SPI_TransmitReceive+0x26c>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d017      	beq.n	8003d70 <HAL_SPI_TransmitReceive+0x26c>
 8003d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d114      	bne.n	8003d70 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	330c      	adds	r3, #12
 8003d50:	7812      	ldrb	r2, [r2, #0]
 8003d52:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d119      	bne.n	8003db2 <HAL_SPI_TransmitReceive+0x2ae>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d014      	beq.n	8003db2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d92:	b2d2      	uxtb	r2, r2
 8003d94:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d9a:	1c5a      	adds	r2, r3, #1
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003dae:	2301      	movs	r3, #1
 8003db0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003db2:	f7fe fa99 	bl	80022e8 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d803      	bhi.n	8003dca <HAL_SPI_TransmitReceive+0x2c6>
 8003dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc8:	d102      	bne.n	8003dd0 <HAL_SPI_TransmitReceive+0x2cc>
 8003dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d103      	bne.n	8003dd8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003dd6:	e029      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1a2      	bne.n	8003d28 <HAL_SPI_TransmitReceive+0x224>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d19d      	bne.n	8003d28 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003df0:	68f8      	ldr	r0, [r7, #12]
 8003df2:	f000 f8a1 	bl	8003f38 <SPI_EndRxTxTransaction>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d006      	beq.n	8003e0a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2220      	movs	r2, #32
 8003e06:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003e08:	e010      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d10b      	bne.n	8003e2a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e12:	2300      	movs	r3, #0
 8003e14:	617b      	str	r3, [r7, #20]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	617b      	str	r3, [r7, #20]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	617b      	str	r3, [r7, #20]
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	e000      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003e2a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e3c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3730      	adds	r7, #48	; 0x30
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e56:	b2db      	uxtb	r3, r3
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	603b      	str	r3, [r7, #0]
 8003e70:	4613      	mov	r3, r2
 8003e72:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e74:	e04c      	b.n	8003f10 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7c:	d048      	beq.n	8003f10 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003e7e:	f7fe fa33 	bl	80022e8 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d902      	bls.n	8003e94 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d13d      	bne.n	8003f10 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ea2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003eac:	d111      	bne.n	8003ed2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eb6:	d004      	beq.n	8003ec2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ec0:	d107      	bne.n	8003ed2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ed0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eda:	d10f      	bne.n	8003efc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003efa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e00f      	b.n	8003f30 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	bf0c      	ite	eq
 8003f20:	2301      	moveq	r3, #1
 8003f22:	2300      	movne	r3, #0
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	461a      	mov	r2, r3
 8003f28:	79fb      	ldrb	r3, [r7, #7]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d1a3      	bne.n	8003e76 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b088      	sub	sp, #32
 8003f3c:	af02      	add	r7, sp, #8
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003f44:	4b1b      	ldr	r3, [pc, #108]	; (8003fb4 <SPI_EndRxTxTransaction+0x7c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a1b      	ldr	r2, [pc, #108]	; (8003fb8 <SPI_EndRxTxTransaction+0x80>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	0d5b      	lsrs	r3, r3, #21
 8003f50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003f54:	fb02 f303 	mul.w	r3, r2, r3
 8003f58:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f62:	d112      	bne.n	8003f8a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	9300      	str	r3, [sp, #0]
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	2180      	movs	r1, #128	; 0x80
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f7ff ff78 	bl	8003e64 <SPI_WaitFlagStateUntilTimeout>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d016      	beq.n	8003fa8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f7e:	f043 0220 	orr.w	r2, r3, #32
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e00f      	b.n	8003faa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00a      	beq.n	8003fa6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	3b01      	subs	r3, #1
 8003f94:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa0:	2b80      	cmp	r3, #128	; 0x80
 8003fa2:	d0f2      	beq.n	8003f8a <SPI_EndRxTxTransaction+0x52>
 8003fa4:	e000      	b.n	8003fa8 <SPI_EndRxTxTransaction+0x70>
        break;
 8003fa6:	bf00      	nop
  }

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	200000a0 	.word	0x200000a0
 8003fb8:	165e9f81 	.word	0x165e9f81

08003fbc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003fc0:	bf00      	nop
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
	...

08003fcc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fd2:	f3ef 8305 	mrs	r3, IPSR
 8003fd6:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fd8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10f      	bne.n	8003ffe <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fde:	f3ef 8310 	mrs	r3, PRIMASK
 8003fe2:	607b      	str	r3, [r7, #4]
  return(result);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d105      	bne.n	8003ff6 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003fea:	f3ef 8311 	mrs	r3, BASEPRI
 8003fee:	603b      	str	r3, [r7, #0]
  return(result);
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d007      	beq.n	8004006 <osKernelInitialize+0x3a>
 8003ff6:	4b0e      	ldr	r3, [pc, #56]	; (8004030 <osKernelInitialize+0x64>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d103      	bne.n	8004006 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003ffe:	f06f 0305 	mvn.w	r3, #5
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	e00c      	b.n	8004020 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004006:	4b0a      	ldr	r3, [pc, #40]	; (8004030 <osKernelInitialize+0x64>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d105      	bne.n	800401a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800400e:	4b08      	ldr	r3, [pc, #32]	; (8004030 <osKernelInitialize+0x64>)
 8004010:	2201      	movs	r2, #1
 8004012:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004014:	2300      	movs	r3, #0
 8004016:	60fb      	str	r3, [r7, #12]
 8004018:	e002      	b.n	8004020 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800401a:	f04f 33ff 	mov.w	r3, #4294967295
 800401e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004020:	68fb      	ldr	r3, [r7, #12]
}
 8004022:	4618      	mov	r0, r3
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	20000134 	.word	0x20000134

08004034 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800403a:	f3ef 8305 	mrs	r3, IPSR
 800403e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004040:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10f      	bne.n	8004066 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004046:	f3ef 8310 	mrs	r3, PRIMASK
 800404a:	607b      	str	r3, [r7, #4]
  return(result);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d105      	bne.n	800405e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004052:	f3ef 8311 	mrs	r3, BASEPRI
 8004056:	603b      	str	r3, [r7, #0]
  return(result);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d007      	beq.n	800406e <osKernelStart+0x3a>
 800405e:	4b0f      	ldr	r3, [pc, #60]	; (800409c <osKernelStart+0x68>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2b02      	cmp	r3, #2
 8004064:	d103      	bne.n	800406e <osKernelStart+0x3a>
    stat = osErrorISR;
 8004066:	f06f 0305 	mvn.w	r3, #5
 800406a:	60fb      	str	r3, [r7, #12]
 800406c:	e010      	b.n	8004090 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800406e:	4b0b      	ldr	r3, [pc, #44]	; (800409c <osKernelStart+0x68>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d109      	bne.n	800408a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004076:	f7ff ffa1 	bl	8003fbc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800407a:	4b08      	ldr	r3, [pc, #32]	; (800409c <osKernelStart+0x68>)
 800407c:	2202      	movs	r2, #2
 800407e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004080:	f001 fb7c 	bl	800577c <vTaskStartScheduler>
      stat = osOK;
 8004084:	2300      	movs	r3, #0
 8004086:	60fb      	str	r3, [r7, #12]
 8004088:	e002      	b.n	8004090 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800408a:	f04f 33ff 	mov.w	r3, #4294967295
 800408e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004090:	68fb      	ldr	r3, [r7, #12]
}
 8004092:	4618      	mov	r0, r3
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	20000134 	.word	0x20000134

080040a0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040a6:	f3ef 8305 	mrs	r3, IPSR
 80040aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80040ac:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10f      	bne.n	80040d2 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040b2:	f3ef 8310 	mrs	r3, PRIMASK
 80040b6:	607b      	str	r3, [r7, #4]
  return(result);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d105      	bne.n	80040ca <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80040be:	f3ef 8311 	mrs	r3, BASEPRI
 80040c2:	603b      	str	r3, [r7, #0]
  return(result);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d007      	beq.n	80040da <osKernelGetTickCount+0x3a>
 80040ca:	4b08      	ldr	r3, [pc, #32]	; (80040ec <osKernelGetTickCount+0x4c>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d103      	bne.n	80040da <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 80040d2:	f001 fca9 	bl	8005a28 <xTaskGetTickCountFromISR>
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	e002      	b.n	80040e0 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 80040da:	f001 fc95 	bl	8005a08 <xTaskGetTickCount>
 80040de:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 80040e0:	68fb      	ldr	r3, [r7, #12]
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	20000134 	.word	0x20000134

080040f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b090      	sub	sp, #64	; 0x40
 80040f4:	af04      	add	r7, sp, #16
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80040fc:	2300      	movs	r3, #0
 80040fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004100:	f3ef 8305 	mrs	r3, IPSR
 8004104:	61fb      	str	r3, [r7, #28]
  return(result);
 8004106:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8004108:	2b00      	cmp	r3, #0
 800410a:	f040 808f 	bne.w	800422c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800410e:	f3ef 8310 	mrs	r3, PRIMASK
 8004112:	61bb      	str	r3, [r7, #24]
  return(result);
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d105      	bne.n	8004126 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800411a:	f3ef 8311 	mrs	r3, BASEPRI
 800411e:	617b      	str	r3, [r7, #20]
  return(result);
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <osThreadNew+0x3e>
 8004126:	4b44      	ldr	r3, [pc, #272]	; (8004238 <osThreadNew+0x148>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2b02      	cmp	r3, #2
 800412c:	d07e      	beq.n	800422c <osThreadNew+0x13c>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d07b      	beq.n	800422c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8004134:	2380      	movs	r3, #128	; 0x80
 8004136:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8004138:	2318      	movs	r3, #24
 800413a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800413c:	2300      	movs	r3, #0
 800413e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8004140:	f04f 33ff 	mov.w	r3, #4294967295
 8004144:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d045      	beq.n	80041d8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d002      	beq.n	800415a <osThreadNew+0x6a>
        name = attr->name;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d002      	beq.n	8004168 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416a:	2b00      	cmp	r3, #0
 800416c:	d008      	beq.n	8004180 <osThreadNew+0x90>
 800416e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004170:	2b38      	cmp	r3, #56	; 0x38
 8004172:	d805      	bhi.n	8004180 <osThreadNew+0x90>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <osThreadNew+0x94>
        return (NULL);
 8004180:	2300      	movs	r3, #0
 8004182:	e054      	b.n	800422e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	089b      	lsrs	r3, r3, #2
 8004192:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00e      	beq.n	80041ba <osThreadNew+0xca>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	2b5b      	cmp	r3, #91	; 0x5b
 80041a2:	d90a      	bls.n	80041ba <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d006      	beq.n	80041ba <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d002      	beq.n	80041ba <osThreadNew+0xca>
        mem = 1;
 80041b4:	2301      	movs	r3, #1
 80041b6:	623b      	str	r3, [r7, #32]
 80041b8:	e010      	b.n	80041dc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10c      	bne.n	80041dc <osThreadNew+0xec>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d108      	bne.n	80041dc <osThreadNew+0xec>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d104      	bne.n	80041dc <osThreadNew+0xec>
          mem = 0;
 80041d2:	2300      	movs	r3, #0
 80041d4:	623b      	str	r3, [r7, #32]
 80041d6:	e001      	b.n	80041dc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80041d8:	2300      	movs	r3, #0
 80041da:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d110      	bne.n	8004204 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041ea:	9202      	str	r2, [sp, #8]
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041f8:	68f8      	ldr	r0, [r7, #12]
 80041fa:	f001 f873 	bl	80052e4 <xTaskCreateStatic>
 80041fe:	4603      	mov	r3, r0
 8004200:	613b      	str	r3, [r7, #16]
 8004202:	e013      	b.n	800422c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8004204:	6a3b      	ldr	r3, [r7, #32]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d110      	bne.n	800422c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800420a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800420c:	b29a      	uxth	r2, r3
 800420e:	f107 0310 	add.w	r3, r7, #16
 8004212:	9301      	str	r3, [sp, #4]
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800421c:	68f8      	ldr	r0, [r7, #12]
 800421e:	f001 f8bb 	bl	8005398 <xTaskCreate>
 8004222:	4603      	mov	r3, r0
 8004224:	2b01      	cmp	r3, #1
 8004226:	d001      	beq.n	800422c <osThreadNew+0x13c>
          hTask = NULL;
 8004228:	2300      	movs	r3, #0
 800422a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800422c:	693b      	ldr	r3, [r7, #16]
}
 800422e:	4618      	mov	r0, r3
 8004230:	3730      	adds	r7, #48	; 0x30
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	20000134 	.word	0x20000134

0800423c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004244:	f3ef 8305 	mrs	r3, IPSR
 8004248:	613b      	str	r3, [r7, #16]
  return(result);
 800424a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10f      	bne.n	8004270 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004250:	f3ef 8310 	mrs	r3, PRIMASK
 8004254:	60fb      	str	r3, [r7, #12]
  return(result);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d105      	bne.n	8004268 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800425c:	f3ef 8311 	mrs	r3, BASEPRI
 8004260:	60bb      	str	r3, [r7, #8]
  return(result);
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d007      	beq.n	8004278 <osDelay+0x3c>
 8004268:	4b0a      	ldr	r3, [pc, #40]	; (8004294 <osDelay+0x58>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2b02      	cmp	r3, #2
 800426e:	d103      	bne.n	8004278 <osDelay+0x3c>
    stat = osErrorISR;
 8004270:	f06f 0305 	mvn.w	r3, #5
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	e007      	b.n	8004288 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004278:	2300      	movs	r3, #0
 800427a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d002      	beq.n	8004288 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f001 fa46 	bl	8005714 <vTaskDelay>
    }
  }

  return (stat);
 8004288:	697b      	ldr	r3, [r7, #20]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20000134 	.word	0x20000134

08004298 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8004298:	b580      	push	{r7, lr}
 800429a:	b088      	sub	sp, #32
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042a0:	f3ef 8305 	mrs	r3, IPSR
 80042a4:	617b      	str	r3, [r7, #20]
  return(result);
 80042a6:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10f      	bne.n	80042cc <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ac:	f3ef 8310 	mrs	r3, PRIMASK
 80042b0:	613b      	str	r3, [r7, #16]
  return(result);
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d105      	bne.n	80042c4 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80042b8:	f3ef 8311 	mrs	r3, BASEPRI
 80042bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d007      	beq.n	80042d4 <osDelayUntil+0x3c>
 80042c4:	4b13      	ldr	r3, [pc, #76]	; (8004314 <osDelayUntil+0x7c>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d103      	bne.n	80042d4 <osDelayUntil+0x3c>
    stat = osErrorISR;
 80042cc:	f06f 0305 	mvn.w	r3, #5
 80042d0:	61fb      	str	r3, [r7, #28]
 80042d2:	e019      	b.n	8004308 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 80042d4:	2300      	movs	r3, #0
 80042d6:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 80042d8:	f001 fb96 	bl	8005a08 <xTaskGetTickCount>
 80042dc:	4603      	mov	r3, r0
 80042de:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d009      	beq.n	8004302 <osDelayUntil+0x6a>
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	db06      	blt.n	8004302 <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 80042f4:	f107 0308 	add.w	r3, r7, #8
 80042f8:	69b9      	ldr	r1, [r7, #24]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f001 f990 	bl	8005620 <vTaskDelayUntil>
 8004300:	e002      	b.n	8004308 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8004302:	f06f 0303 	mvn.w	r3, #3
 8004306:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8004308:	69fb      	ldr	r3, [r7, #28]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3720      	adds	r7, #32
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	20000134 	.word	0x20000134

08004318 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004318:	b580      	push	{r7, lr}
 800431a:	b08c      	sub	sp, #48	; 0x30
 800431c:	af02      	add	r7, sp, #8
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004324:	2300      	movs	r3, #0
 8004326:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004328:	f3ef 8305 	mrs	r3, IPSR
 800432c:	61bb      	str	r3, [r7, #24]
  return(result);
 800432e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004330:	2b00      	cmp	r3, #0
 8004332:	d170      	bne.n	8004416 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004334:	f3ef 8310 	mrs	r3, PRIMASK
 8004338:	617b      	str	r3, [r7, #20]
  return(result);
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d105      	bne.n	800434c <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004340:	f3ef 8311 	mrs	r3, BASEPRI
 8004344:	613b      	str	r3, [r7, #16]
  return(result);
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d003      	beq.n	8004354 <osMessageQueueNew+0x3c>
 800434c:	4b34      	ldr	r3, [pc, #208]	; (8004420 <osMessageQueueNew+0x108>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2b02      	cmp	r3, #2
 8004352:	d060      	beq.n	8004416 <osMessageQueueNew+0xfe>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d05d      	beq.n	8004416 <osMessageQueueNew+0xfe>
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d05a      	beq.n	8004416 <osMessageQueueNew+0xfe>
    mem = -1;
 8004360:	f04f 33ff 	mov.w	r3, #4294967295
 8004364:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d029      	beq.n	80043c0 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d012      	beq.n	800439a <osMessageQueueNew+0x82>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	2b4f      	cmp	r3, #79	; 0x4f
 800437a:	d90e      	bls.n	800439a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	695a      	ldr	r2, [r3, #20]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	68b9      	ldr	r1, [r7, #8]
 800438c:	fb01 f303 	mul.w	r3, r1, r3
 8004390:	429a      	cmp	r2, r3
 8004392:	d302      	bcc.n	800439a <osMessageQueueNew+0x82>
        mem = 1;
 8004394:	2301      	movs	r3, #1
 8004396:	623b      	str	r3, [r7, #32]
 8004398:	e014      	b.n	80043c4 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d110      	bne.n	80043c4 <osMessageQueueNew+0xac>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10c      	bne.n	80043c4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d108      	bne.n	80043c4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d104      	bne.n	80043c4 <osMessageQueueNew+0xac>
          mem = 0;
 80043ba:	2300      	movs	r3, #0
 80043bc:	623b      	str	r3, [r7, #32]
 80043be:	e001      	b.n	80043c4 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80043c4:	6a3b      	ldr	r3, [r7, #32]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d10c      	bne.n	80043e4 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	691a      	ldr	r2, [r3, #16]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6899      	ldr	r1, [r3, #8]
 80043d2:	2300      	movs	r3, #0
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	460b      	mov	r3, r1
 80043d8:	68b9      	ldr	r1, [r7, #8]
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f000 fa58 	bl	8004890 <xQueueGenericCreateStatic>
 80043e0:	6278      	str	r0, [r7, #36]	; 0x24
 80043e2:	e008      	b.n	80043f6 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d105      	bne.n	80043f6 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 80043ea:	2200      	movs	r2, #0
 80043ec:	68b9      	ldr	r1, [r7, #8]
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 fac1 	bl	8004976 <xQueueGenericCreate>
 80043f4:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80043f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00c      	beq.n	8004416 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <osMessageQueueNew+0xf2>
        name = attr->name;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	61fb      	str	r3, [r7, #28]
 8004408:	e001      	b.n	800440e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800440a:	2300      	movs	r3, #0
 800440c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800440e:	69f9      	ldr	r1, [r7, #28]
 8004410:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004412:	f000 ff0b 	bl	800522c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004418:	4618      	mov	r0, r3
 800441a:	3728      	adds	r7, #40	; 0x28
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	20000134 	.word	0x20000134

08004424 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004424:	b580      	push	{r7, lr}
 8004426:	b08a      	sub	sp, #40	; 0x28
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	603b      	str	r3, [r7, #0]
 8004430:	4613      	mov	r3, r2
 8004432:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004438:	2300      	movs	r3, #0
 800443a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800443c:	f3ef 8305 	mrs	r3, IPSR
 8004440:	61fb      	str	r3, [r7, #28]
  return(result);
 8004442:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10f      	bne.n	8004468 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004448:	f3ef 8310 	mrs	r3, PRIMASK
 800444c:	61bb      	str	r3, [r7, #24]
  return(result);
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d105      	bne.n	8004460 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004454:	f3ef 8311 	mrs	r3, BASEPRI
 8004458:	617b      	str	r3, [r7, #20]
  return(result);
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d02c      	beq.n	80044ba <osMessageQueuePut+0x96>
 8004460:	4b28      	ldr	r3, [pc, #160]	; (8004504 <osMessageQueuePut+0xe0>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2b02      	cmp	r3, #2
 8004466:	d128      	bne.n	80044ba <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004468:	6a3b      	ldr	r3, [r7, #32]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d005      	beq.n	800447a <osMessageQueuePut+0x56>
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d002      	beq.n	800447a <osMessageQueuePut+0x56>
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800447a:	f06f 0303 	mvn.w	r3, #3
 800447e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004480:	e039      	b.n	80044f6 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8004482:	2300      	movs	r3, #0
 8004484:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004486:	f107 0210 	add.w	r2, r7, #16
 800448a:	2300      	movs	r3, #0
 800448c:	68b9      	ldr	r1, [r7, #8]
 800448e:	6a38      	ldr	r0, [r7, #32]
 8004490:	f000 fbce 	bl	8004c30 <xQueueGenericSendFromISR>
 8004494:	4603      	mov	r3, r0
 8004496:	2b01      	cmp	r3, #1
 8004498:	d003      	beq.n	80044a2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800449a:	f06f 0302 	mvn.w	r3, #2
 800449e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80044a0:	e029      	b.n	80044f6 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d026      	beq.n	80044f6 <osMessageQueuePut+0xd2>
 80044a8:	4b17      	ldr	r3, [pc, #92]	; (8004508 <osMessageQueuePut+0xe4>)
 80044aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	f3bf 8f4f 	dsb	sy
 80044b4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80044b8:	e01d      	b.n	80044f6 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80044ba:	6a3b      	ldr	r3, [r7, #32]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <osMessageQueuePut+0xa2>
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d103      	bne.n	80044ce <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 80044c6:	f06f 0303 	mvn.w	r3, #3
 80044ca:	627b      	str	r3, [r7, #36]	; 0x24
 80044cc:	e014      	b.n	80044f8 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80044ce:	2300      	movs	r3, #0
 80044d0:	683a      	ldr	r2, [r7, #0]
 80044d2:	68b9      	ldr	r1, [r7, #8]
 80044d4:	6a38      	ldr	r0, [r7, #32]
 80044d6:	f000 fab1 	bl	8004a3c <xQueueGenericSend>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d00b      	beq.n	80044f8 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80044e6:	f06f 0301 	mvn.w	r3, #1
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24
 80044ec:	e004      	b.n	80044f8 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80044ee:	f06f 0302 	mvn.w	r3, #2
 80044f2:	627b      	str	r3, [r7, #36]	; 0x24
 80044f4:	e000      	b.n	80044f8 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80044f6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80044f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3728      	adds	r7, #40	; 0x28
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	20000134 	.word	0x20000134
 8004508:	e000ed04 	.word	0xe000ed04

0800450c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800450c:	b580      	push	{r7, lr}
 800450e:	b08a      	sub	sp, #40	; 0x28
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
 8004518:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800451e:	2300      	movs	r3, #0
 8004520:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004522:	f3ef 8305 	mrs	r3, IPSR
 8004526:	61fb      	str	r3, [r7, #28]
  return(result);
 8004528:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10f      	bne.n	800454e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800452e:	f3ef 8310 	mrs	r3, PRIMASK
 8004532:	61bb      	str	r3, [r7, #24]
  return(result);
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d105      	bne.n	8004546 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800453a:	f3ef 8311 	mrs	r3, BASEPRI
 800453e:	617b      	str	r3, [r7, #20]
  return(result);
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d02c      	beq.n	80045a0 <osMessageQueueGet+0x94>
 8004546:	4b28      	ldr	r3, [pc, #160]	; (80045e8 <osMessageQueueGet+0xdc>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2b02      	cmp	r3, #2
 800454c:	d128      	bne.n	80045a0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d005      	beq.n	8004560 <osMessageQueueGet+0x54>
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <osMessageQueueGet+0x54>
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8004560:	f06f 0303 	mvn.w	r3, #3
 8004564:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004566:	e038      	b.n	80045da <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8004568:	2300      	movs	r3, #0
 800456a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800456c:	f107 0310 	add.w	r3, r7, #16
 8004570:	461a      	mov	r2, r3
 8004572:	68b9      	ldr	r1, [r7, #8]
 8004574:	6a38      	ldr	r0, [r7, #32]
 8004576:	f000 fccb 	bl	8004f10 <xQueueReceiveFromISR>
 800457a:	4603      	mov	r3, r0
 800457c:	2b01      	cmp	r3, #1
 800457e:	d003      	beq.n	8004588 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8004580:	f06f 0302 	mvn.w	r3, #2
 8004584:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004586:	e028      	b.n	80045da <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d025      	beq.n	80045da <osMessageQueueGet+0xce>
 800458e:	4b17      	ldr	r3, [pc, #92]	; (80045ec <osMessageQueueGet+0xe0>)
 8004590:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	f3bf 8f4f 	dsb	sy
 800459a:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800459e:	e01c      	b.n	80045da <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80045a0:	6a3b      	ldr	r3, [r7, #32]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <osMessageQueueGet+0xa0>
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d103      	bne.n	80045b4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80045ac:	f06f 0303 	mvn.w	r3, #3
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
 80045b2:	e013      	b.n	80045dc <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	68b9      	ldr	r1, [r7, #8]
 80045b8:	6a38      	ldr	r0, [r7, #32]
 80045ba:	f000 fbcd 	bl	8004d58 <xQueueReceive>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d00b      	beq.n	80045dc <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d003      	beq.n	80045d2 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 80045ca:	f06f 0301 	mvn.w	r3, #1
 80045ce:	627b      	str	r3, [r7, #36]	; 0x24
 80045d0:	e004      	b.n	80045dc <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80045d2:	f06f 0302 	mvn.w	r3, #2
 80045d6:	627b      	str	r3, [r7, #36]	; 0x24
 80045d8:	e000      	b.n	80045dc <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80045da:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80045dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3728      	adds	r7, #40	; 0x28
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	20000134 	.word	0x20000134
 80045ec:	e000ed04 	.word	0xe000ed04

080045f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80045f0:	b480      	push	{r7}
 80045f2:	b085      	sub	sp, #20
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4a07      	ldr	r2, [pc, #28]	; (800461c <vApplicationGetIdleTaskMemory+0x2c>)
 8004600:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	4a06      	ldr	r2, [pc, #24]	; (8004620 <vApplicationGetIdleTaskMemory+0x30>)
 8004606:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2280      	movs	r2, #128	; 0x80
 800460c:	601a      	str	r2, [r3, #0]
}
 800460e:	bf00      	nop
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	20000138 	.word	0x20000138
 8004620:	20000194 	.word	0x20000194

08004624 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4a07      	ldr	r2, [pc, #28]	; (8004650 <vApplicationGetTimerTaskMemory+0x2c>)
 8004634:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	4a06      	ldr	r2, [pc, #24]	; (8004654 <vApplicationGetTimerTaskMemory+0x30>)
 800463a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004642:	601a      	str	r2, [r3, #0]
}
 8004644:	bf00      	nop
 8004646:	3714      	adds	r7, #20
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	20000394 	.word	0x20000394
 8004654:	200003f0 	.word	0x200003f0

08004658 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f103 0208 	add.w	r2, r3, #8
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f04f 32ff 	mov.w	r2, #4294967295
 8004670:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f103 0208 	add.w	r2, r3, #8
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f103 0208 	add.w	r2, r3, #8
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800468c:	bf00      	nop
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046a6:	bf00      	nop
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr

080046b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046b2:	b480      	push	{r7}
 80046b4:	b085      	sub	sp, #20
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
 80046ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	683a      	ldr	r2, [r7, #0]
 80046dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	1c5a      	adds	r2, r3, #1
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	601a      	str	r2, [r3, #0]
}
 80046ee:	bf00      	nop
 80046f0:	3714      	adds	r7, #20
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046fa:	b480      	push	{r7}
 80046fc:	b085      	sub	sp, #20
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
 8004702:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004710:	d103      	bne.n	800471a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	e00c      	b.n	8004734 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3308      	adds	r3, #8
 800471e:	60fb      	str	r3, [r7, #12]
 8004720:	e002      	b.n	8004728 <vListInsert+0x2e>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	60fb      	str	r3, [r7, #12]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68ba      	ldr	r2, [r7, #8]
 8004730:	429a      	cmp	r2, r3
 8004732:	d2f6      	bcs.n	8004722 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	1c5a      	adds	r2, r3, #1
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	601a      	str	r2, [r3, #0]
}
 8004760:	bf00      	nop
 8004762:	3714      	adds	r7, #20
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6892      	ldr	r2, [r2, #8]
 8004782:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	6852      	ldr	r2, [r2, #4]
 800478c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	429a      	cmp	r2, r3
 8004796:	d103      	bne.n	80047a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689a      	ldr	r2, [r3, #8]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	1e5a      	subs	r2, r3, #1
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d109      	bne.n	80047e8 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80047d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d8:	f383 8811 	msr	BASEPRI, r3
 80047dc:	f3bf 8f6f 	isb	sy
 80047e0:	f3bf 8f4f 	dsb	sy
 80047e4:	60bb      	str	r3, [r7, #8]
 80047e6:	e7fe      	b.n	80047e6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80047e8:	f002 fa10 	bl	8006c0c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f4:	68f9      	ldr	r1, [r7, #12]
 80047f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047f8:	fb01 f303 	mul.w	r3, r1, r3
 80047fc:	441a      	add	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004818:	3b01      	subs	r3, #1
 800481a:	68f9      	ldr	r1, [r7, #12]
 800481c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800481e:	fb01 f303 	mul.w	r3, r1, r3
 8004822:	441a      	add	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	22ff      	movs	r2, #255	; 0xff
 800482c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	22ff      	movs	r2, #255	; 0xff
 8004834:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d114      	bne.n	8004868 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d01a      	beq.n	800487c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	3310      	adds	r3, #16
 800484a:	4618      	mov	r0, r3
 800484c:	f001 fa86 	bl	8005d5c <xTaskRemoveFromEventList>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d012      	beq.n	800487c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004856:	4b0d      	ldr	r3, [pc, #52]	; (800488c <xQueueGenericReset+0xcc>)
 8004858:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	f3bf 8f4f 	dsb	sy
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	e009      	b.n	800487c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	3310      	adds	r3, #16
 800486c:	4618      	mov	r0, r3
 800486e:	f7ff fef3 	bl	8004658 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	3324      	adds	r3, #36	; 0x24
 8004876:	4618      	mov	r0, r3
 8004878:	f7ff feee 	bl	8004658 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800487c:	f002 f9f4 	bl	8006c68 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004880:	2301      	movs	r3, #1
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	e000ed04 	.word	0xe000ed04

08004890 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004890:	b580      	push	{r7, lr}
 8004892:	b08e      	sub	sp, #56	; 0x38
 8004894:	af02      	add	r7, sp, #8
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
 800489c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d109      	bne.n	80048b8 <xQueueGenericCreateStatic+0x28>
 80048a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a8:	f383 8811 	msr	BASEPRI, r3
 80048ac:	f3bf 8f6f 	isb	sy
 80048b0:	f3bf 8f4f 	dsb	sy
 80048b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80048b6:	e7fe      	b.n	80048b6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d109      	bne.n	80048d2 <xQueueGenericCreateStatic+0x42>
 80048be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c2:	f383 8811 	msr	BASEPRI, r3
 80048c6:	f3bf 8f6f 	isb	sy
 80048ca:	f3bf 8f4f 	dsb	sy
 80048ce:	627b      	str	r3, [r7, #36]	; 0x24
 80048d0:	e7fe      	b.n	80048d0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d002      	beq.n	80048de <xQueueGenericCreateStatic+0x4e>
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <xQueueGenericCreateStatic+0x52>
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <xQueueGenericCreateStatic+0x54>
 80048e2:	2300      	movs	r3, #0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d109      	bne.n	80048fc <xQueueGenericCreateStatic+0x6c>
 80048e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ec:	f383 8811 	msr	BASEPRI, r3
 80048f0:	f3bf 8f6f 	isb	sy
 80048f4:	f3bf 8f4f 	dsb	sy
 80048f8:	623b      	str	r3, [r7, #32]
 80048fa:	e7fe      	b.n	80048fa <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d102      	bne.n	8004908 <xQueueGenericCreateStatic+0x78>
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <xQueueGenericCreateStatic+0x7c>
 8004908:	2301      	movs	r3, #1
 800490a:	e000      	b.n	800490e <xQueueGenericCreateStatic+0x7e>
 800490c:	2300      	movs	r3, #0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d109      	bne.n	8004926 <xQueueGenericCreateStatic+0x96>
 8004912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004916:	f383 8811 	msr	BASEPRI, r3
 800491a:	f3bf 8f6f 	isb	sy
 800491e:	f3bf 8f4f 	dsb	sy
 8004922:	61fb      	str	r3, [r7, #28]
 8004924:	e7fe      	b.n	8004924 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004926:	2350      	movs	r3, #80	; 0x50
 8004928:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	2b50      	cmp	r3, #80	; 0x50
 800492e:	d009      	beq.n	8004944 <xQueueGenericCreateStatic+0xb4>
 8004930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004934:	f383 8811 	msr	BASEPRI, r3
 8004938:	f3bf 8f6f 	isb	sy
 800493c:	f3bf 8f4f 	dsb	sy
 8004940:	61bb      	str	r3, [r7, #24]
 8004942:	e7fe      	b.n	8004942 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004944:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800494a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00d      	beq.n	800496c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004958:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800495c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	4613      	mov	r3, r2
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	68b9      	ldr	r1, [r7, #8]
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 f844 	bl	80049f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800496c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800496e:	4618      	mov	r0, r3
 8004970:	3730      	adds	r7, #48	; 0x30
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004976:	b580      	push	{r7, lr}
 8004978:	b08a      	sub	sp, #40	; 0x28
 800497a:	af02      	add	r7, sp, #8
 800497c:	60f8      	str	r0, [r7, #12]
 800497e:	60b9      	str	r1, [r7, #8]
 8004980:	4613      	mov	r3, r2
 8004982:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d109      	bne.n	800499e <xQueueGenericCreate+0x28>
 800498a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498e:	f383 8811 	msr	BASEPRI, r3
 8004992:	f3bf 8f6f 	isb	sy
 8004996:	f3bf 8f4f 	dsb	sy
 800499a:	613b      	str	r3, [r7, #16]
 800499c:	e7fe      	b.n	800499c <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d102      	bne.n	80049aa <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80049a4:	2300      	movs	r3, #0
 80049a6:	61fb      	str	r3, [r7, #28]
 80049a8:	e004      	b.n	80049b4 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	fb02 f303 	mul.w	r3, r2, r3
 80049b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	3350      	adds	r3, #80	; 0x50
 80049b8:	4618      	mov	r0, r3
 80049ba:	f002 fb25 	bl	8007008 <pvPortMalloc>
 80049be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d011      	beq.n	80049ea <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	3350      	adds	r3, #80	; 0x50
 80049ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80049d8:	79fa      	ldrb	r2, [r7, #7]
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	9300      	str	r3, [sp, #0]
 80049de:	4613      	mov	r3, r2
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	68b9      	ldr	r1, [r7, #8]
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f000 f805 	bl	80049f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049ea:	69bb      	ldr	r3, [r7, #24]
	}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3720      	adds	r7, #32
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d103      	bne.n	8004a10 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	69ba      	ldr	r2, [r7, #24]
 8004a0c:	601a      	str	r2, [r3, #0]
 8004a0e:	e002      	b.n	8004a16 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a22:	2101      	movs	r1, #1
 8004a24:	69b8      	ldr	r0, [r7, #24]
 8004a26:	f7ff fecb 	bl	80047c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	78fa      	ldrb	r2, [r7, #3]
 8004a2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004a32:	bf00      	nop
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
	...

08004a3c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b08e      	sub	sp, #56	; 0x38
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
 8004a48:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d109      	bne.n	8004a6c <xQueueGenericSend+0x30>
 8004a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5c:	f383 8811 	msr	BASEPRI, r3
 8004a60:	f3bf 8f6f 	isb	sy
 8004a64:	f3bf 8f4f 	dsb	sy
 8004a68:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a6a:	e7fe      	b.n	8004a6a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d103      	bne.n	8004a7a <xQueueGenericSend+0x3e>
 8004a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <xQueueGenericSend+0x42>
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e000      	b.n	8004a80 <xQueueGenericSend+0x44>
 8004a7e:	2300      	movs	r3, #0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d109      	bne.n	8004a98 <xQueueGenericSend+0x5c>
 8004a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a88:	f383 8811 	msr	BASEPRI, r3
 8004a8c:	f3bf 8f6f 	isb	sy
 8004a90:	f3bf 8f4f 	dsb	sy
 8004a94:	627b      	str	r3, [r7, #36]	; 0x24
 8004a96:	e7fe      	b.n	8004a96 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d103      	bne.n	8004aa6 <xQueueGenericSend+0x6a>
 8004a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d101      	bne.n	8004aaa <xQueueGenericSend+0x6e>
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e000      	b.n	8004aac <xQueueGenericSend+0x70>
 8004aaa:	2300      	movs	r3, #0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d109      	bne.n	8004ac4 <xQueueGenericSend+0x88>
 8004ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab4:	f383 8811 	msr	BASEPRI, r3
 8004ab8:	f3bf 8f6f 	isb	sy
 8004abc:	f3bf 8f4f 	dsb	sy
 8004ac0:	623b      	str	r3, [r7, #32]
 8004ac2:	e7fe      	b.n	8004ac2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ac4:	f001 fb56 	bl	8006174 <xTaskGetSchedulerState>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d102      	bne.n	8004ad4 <xQueueGenericSend+0x98>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <xQueueGenericSend+0x9c>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <xQueueGenericSend+0x9e>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d109      	bne.n	8004af2 <xQueueGenericSend+0xb6>
 8004ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae2:	f383 8811 	msr	BASEPRI, r3
 8004ae6:	f3bf 8f6f 	isb	sy
 8004aea:	f3bf 8f4f 	dsb	sy
 8004aee:	61fb      	str	r3, [r7, #28]
 8004af0:	e7fe      	b.n	8004af0 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004af2:	f002 f88b 	bl	8006c0c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d302      	bcc.n	8004b08 <xQueueGenericSend+0xcc>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d129      	bne.n	8004b5c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	68b9      	ldr	r1, [r7, #8]
 8004b0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b0e:	f000 fa7c 	bl	800500a <prvCopyDataToQueue>
 8004b12:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d010      	beq.n	8004b3e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1e:	3324      	adds	r3, #36	; 0x24
 8004b20:	4618      	mov	r0, r3
 8004b22:	f001 f91b 	bl	8005d5c <xTaskRemoveFromEventList>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d013      	beq.n	8004b54 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004b2c:	4b3f      	ldr	r3, [pc, #252]	; (8004c2c <xQueueGenericSend+0x1f0>)
 8004b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b32:	601a      	str	r2, [r3, #0]
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	f3bf 8f6f 	isb	sy
 8004b3c:	e00a      	b.n	8004b54 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d007      	beq.n	8004b54 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004b44:	4b39      	ldr	r3, [pc, #228]	; (8004c2c <xQueueGenericSend+0x1f0>)
 8004b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b4a:	601a      	str	r2, [r3, #0]
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b54:	f002 f888 	bl	8006c68 <vPortExitCritical>
				return pdPASS;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e063      	b.n	8004c24 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d103      	bne.n	8004b6a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b62:	f002 f881 	bl	8006c68 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b66:	2300      	movs	r3, #0
 8004b68:	e05c      	b.n	8004c24 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d106      	bne.n	8004b7e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b70:	f107 0314 	add.w	r3, r7, #20
 8004b74:	4618      	mov	r0, r3
 8004b76:	f001 f955 	bl	8005e24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b7e:	f002 f873 	bl	8006c68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b82:	f000 fe5f 	bl	8005844 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b86:	f002 f841 	bl	8006c0c <vPortEnterCritical>
 8004b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b90:	b25b      	sxtb	r3, r3
 8004b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b96:	d103      	bne.n	8004ba0 <xQueueGenericSend+0x164>
 8004b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ba6:	b25b      	sxtb	r3, r3
 8004ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bac:	d103      	bne.n	8004bb6 <xQueueGenericSend+0x17a>
 8004bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004bb6:	f002 f857 	bl	8006c68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bba:	1d3a      	adds	r2, r7, #4
 8004bbc:	f107 0314 	add.w	r3, r7, #20
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f001 f944 	bl	8005e50 <xTaskCheckForTimeOut>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d124      	bne.n	8004c18 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004bce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bd0:	f000 fb13 	bl	80051fa <prvIsQueueFull>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d018      	beq.n	8004c0c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bdc:	3310      	adds	r3, #16
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	4611      	mov	r1, r2
 8004be2:	4618      	mov	r0, r3
 8004be4:	f001 f86c 	bl	8005cc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004be8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bea:	f000 fa9e 	bl	800512a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004bee:	f000 fe6f 	bl	80058d0 <xTaskResumeAll>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f47f af7c 	bne.w	8004af2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004bfa:	4b0c      	ldr	r3, [pc, #48]	; (8004c2c <xQueueGenericSend+0x1f0>)
 8004bfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	f3bf 8f6f 	isb	sy
 8004c0a:	e772      	b.n	8004af2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004c0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c0e:	f000 fa8c 	bl	800512a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c12:	f000 fe5d 	bl	80058d0 <xTaskResumeAll>
 8004c16:	e76c      	b.n	8004af2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004c18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c1a:	f000 fa86 	bl	800512a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c1e:	f000 fe57 	bl	80058d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004c22:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3738      	adds	r7, #56	; 0x38
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	e000ed04 	.word	0xe000ed04

08004c30 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b08e      	sub	sp, #56	; 0x38
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
 8004c3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d109      	bne.n	8004c5c <xQueueGenericSendFromISR+0x2c>
 8004c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4c:	f383 8811 	msr	BASEPRI, r3
 8004c50:	f3bf 8f6f 	isb	sy
 8004c54:	f3bf 8f4f 	dsb	sy
 8004c58:	627b      	str	r3, [r7, #36]	; 0x24
 8004c5a:	e7fe      	b.n	8004c5a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d103      	bne.n	8004c6a <xQueueGenericSendFromISR+0x3a>
 8004c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d101      	bne.n	8004c6e <xQueueGenericSendFromISR+0x3e>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e000      	b.n	8004c70 <xQueueGenericSendFromISR+0x40>
 8004c6e:	2300      	movs	r3, #0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d109      	bne.n	8004c88 <xQueueGenericSendFromISR+0x58>
 8004c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c78:	f383 8811 	msr	BASEPRI, r3
 8004c7c:	f3bf 8f6f 	isb	sy
 8004c80:	f3bf 8f4f 	dsb	sy
 8004c84:	623b      	str	r3, [r7, #32]
 8004c86:	e7fe      	b.n	8004c86 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d103      	bne.n	8004c96 <xQueueGenericSendFromISR+0x66>
 8004c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d101      	bne.n	8004c9a <xQueueGenericSendFromISR+0x6a>
 8004c96:	2301      	movs	r3, #1
 8004c98:	e000      	b.n	8004c9c <xQueueGenericSendFromISR+0x6c>
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d109      	bne.n	8004cb4 <xQueueGenericSendFromISR+0x84>
 8004ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca4:	f383 8811 	msr	BASEPRI, r3
 8004ca8:	f3bf 8f6f 	isb	sy
 8004cac:	f3bf 8f4f 	dsb	sy
 8004cb0:	61fb      	str	r3, [r7, #28]
 8004cb2:	e7fe      	b.n	8004cb2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004cb4:	f002 f96a 	bl	8006f8c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004cb8:	f3ef 8211 	mrs	r2, BASEPRI
 8004cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc0:	f383 8811 	msr	BASEPRI, r3
 8004cc4:	f3bf 8f6f 	isb	sy
 8004cc8:	f3bf 8f4f 	dsb	sy
 8004ccc:	61ba      	str	r2, [r7, #24]
 8004cce:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004cd0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d302      	bcc.n	8004ce6 <xQueueGenericSendFromISR+0xb6>
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d12c      	bne.n	8004d40 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cf0:	683a      	ldr	r2, [r7, #0]
 8004cf2:	68b9      	ldr	r1, [r7, #8]
 8004cf4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cf6:	f000 f988 	bl	800500a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004cfa:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d02:	d112      	bne.n	8004d2a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d016      	beq.n	8004d3a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d0e:	3324      	adds	r3, #36	; 0x24
 8004d10:	4618      	mov	r0, r3
 8004d12:	f001 f823 	bl	8005d5c <xTaskRemoveFromEventList>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00e      	beq.n	8004d3a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00b      	beq.n	8004d3a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	e007      	b.n	8004d3a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004d2e:	3301      	adds	r3, #1
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	b25a      	sxtb	r2, r3
 8004d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004d3e:	e001      	b.n	8004d44 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d40:	2300      	movs	r3, #0
 8004d42:	637b      	str	r3, [r7, #52]	; 0x34
 8004d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d46:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3738      	adds	r7, #56	; 0x38
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b08c      	sub	sp, #48	; 0x30
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d64:	2300      	movs	r3, #0
 8004d66:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d109      	bne.n	8004d86 <xQueueReceive+0x2e>
	__asm volatile
 8004d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d76:	f383 8811 	msr	BASEPRI, r3
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	f3bf 8f4f 	dsb	sy
 8004d82:	623b      	str	r3, [r7, #32]
 8004d84:	e7fe      	b.n	8004d84 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d103      	bne.n	8004d94 <xQueueReceive+0x3c>
 8004d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <xQueueReceive+0x40>
 8004d94:	2301      	movs	r3, #1
 8004d96:	e000      	b.n	8004d9a <xQueueReceive+0x42>
 8004d98:	2300      	movs	r3, #0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d109      	bne.n	8004db2 <xQueueReceive+0x5a>
 8004d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da2:	f383 8811 	msr	BASEPRI, r3
 8004da6:	f3bf 8f6f 	isb	sy
 8004daa:	f3bf 8f4f 	dsb	sy
 8004dae:	61fb      	str	r3, [r7, #28]
 8004db0:	e7fe      	b.n	8004db0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004db2:	f001 f9df 	bl	8006174 <xTaskGetSchedulerState>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d102      	bne.n	8004dc2 <xQueueReceive+0x6a>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <xQueueReceive+0x6e>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e000      	b.n	8004dc8 <xQueueReceive+0x70>
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d109      	bne.n	8004de0 <xQueueReceive+0x88>
 8004dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd0:	f383 8811 	msr	BASEPRI, r3
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	f3bf 8f4f 	dsb	sy
 8004ddc:	61bb      	str	r3, [r7, #24]
 8004dde:	e7fe      	b.n	8004dde <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004de0:	f001 ff14 	bl	8006c0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d01f      	beq.n	8004e30 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004df0:	68b9      	ldr	r1, [r7, #8]
 8004df2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004df4:	f000 f973 	bl	80050de <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfa:	1e5a      	subs	r2, r3, #1
 8004dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dfe:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00f      	beq.n	8004e28 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0a:	3310      	adds	r3, #16
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 ffa5 	bl	8005d5c <xTaskRemoveFromEventList>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d007      	beq.n	8004e28 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004e18:	4b3c      	ldr	r3, [pc, #240]	; (8004f0c <xQueueReceive+0x1b4>)
 8004e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	f3bf 8f4f 	dsb	sy
 8004e24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e28:	f001 ff1e 	bl	8006c68 <vPortExitCritical>
				return pdPASS;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e069      	b.n	8004f04 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d103      	bne.n	8004e3e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e36:	f001 ff17 	bl	8006c68 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	e062      	b.n	8004f04 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d106      	bne.n	8004e52 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e44:	f107 0310 	add.w	r3, r7, #16
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 ffeb 	bl	8005e24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e52:	f001 ff09 	bl	8006c68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e56:	f000 fcf5 	bl	8005844 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e5a:	f001 fed7 	bl	8006c0c <vPortEnterCritical>
 8004e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e64:	b25b      	sxtb	r3, r3
 8004e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6a:	d103      	bne.n	8004e74 <xQueueReceive+0x11c>
 8004e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e7a:	b25b      	sxtb	r3, r3
 8004e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e80:	d103      	bne.n	8004e8a <xQueueReceive+0x132>
 8004e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e8a:	f001 feed 	bl	8006c68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e8e:	1d3a      	adds	r2, r7, #4
 8004e90:	f107 0310 	add.w	r3, r7, #16
 8004e94:	4611      	mov	r1, r2
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 ffda 	bl	8005e50 <xTaskCheckForTimeOut>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d123      	bne.n	8004eea <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ea2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ea4:	f000 f993 	bl	80051ce <prvIsQueueEmpty>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d017      	beq.n	8004ede <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb0:	3324      	adds	r3, #36	; 0x24
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	4611      	mov	r1, r2
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 ff02 	bl	8005cc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ebc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ebe:	f000 f934 	bl	800512a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ec2:	f000 fd05 	bl	80058d0 <xTaskResumeAll>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d189      	bne.n	8004de0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004ecc:	4b0f      	ldr	r3, [pc, #60]	; (8004f0c <xQueueReceive+0x1b4>)
 8004ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	f3bf 8f4f 	dsb	sy
 8004ed8:	f3bf 8f6f 	isb	sy
 8004edc:	e780      	b.n	8004de0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ede:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ee0:	f000 f923 	bl	800512a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ee4:	f000 fcf4 	bl	80058d0 <xTaskResumeAll>
 8004ee8:	e77a      	b.n	8004de0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004eea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004eec:	f000 f91d 	bl	800512a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ef0:	f000 fcee 	bl	80058d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ef4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ef6:	f000 f96a 	bl	80051ce <prvIsQueueEmpty>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f43f af6f 	beq.w	8004de0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004f02:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3730      	adds	r7, #48	; 0x30
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	e000ed04 	.word	0xe000ed04

08004f10 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b08e      	sub	sp, #56	; 0x38
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d109      	bne.n	8004f3a <xQueueReceiveFromISR+0x2a>
 8004f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	623b      	str	r3, [r7, #32]
 8004f38:	e7fe      	b.n	8004f38 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d103      	bne.n	8004f48 <xQueueReceiveFromISR+0x38>
 8004f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d101      	bne.n	8004f4c <xQueueReceiveFromISR+0x3c>
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e000      	b.n	8004f4e <xQueueReceiveFromISR+0x3e>
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d109      	bne.n	8004f66 <xQueueReceiveFromISR+0x56>
 8004f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f56:	f383 8811 	msr	BASEPRI, r3
 8004f5a:	f3bf 8f6f 	isb	sy
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	61fb      	str	r3, [r7, #28]
 8004f64:	e7fe      	b.n	8004f64 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f66:	f002 f811 	bl	8006f8c <vPortValidateInterruptPriority>
	__asm volatile
 8004f6a:	f3ef 8211 	mrs	r2, BASEPRI
 8004f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	61ba      	str	r2, [r7, #24]
 8004f80:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004f82:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f84:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f8a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d02f      	beq.n	8004ff2 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004f9c:	68b9      	ldr	r1, [r7, #8]
 8004f9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fa0:	f000 f89d 	bl	80050de <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa6:	1e5a      	subs	r2, r3, #1
 8004fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004faa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004fac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb4:	d112      	bne.n	8004fdc <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d016      	beq.n	8004fec <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc0:	3310      	adds	r3, #16
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f000 feca 	bl	8005d5c <xTaskRemoveFromEventList>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00e      	beq.n	8004fec <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00b      	beq.n	8004fec <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	601a      	str	r2, [r3, #0]
 8004fda:	e007      	b.n	8004fec <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	b25a      	sxtb	r2, r3
 8004fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004fec:	2301      	movs	r3, #1
 8004fee:	637b      	str	r3, [r7, #52]	; 0x34
 8004ff0:	e001      	b.n	8004ff6 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005002:	4618      	mov	r0, r3
 8005004:	3738      	adds	r7, #56	; 0x38
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b086      	sub	sp, #24
 800500e:	af00      	add	r7, sp, #0
 8005010:	60f8      	str	r0, [r7, #12]
 8005012:	60b9      	str	r1, [r7, #8]
 8005014:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005016:	2300      	movs	r3, #0
 8005018:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10d      	bne.n	8005044 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d14d      	bne.n	80050cc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	4618      	mov	r0, r3
 8005036:	f001 f8bb 	bl	80061b0 <xTaskPriorityDisinherit>
 800503a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	609a      	str	r2, [r3, #8]
 8005042:	e043      	b.n	80050cc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d119      	bne.n	800507e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6858      	ldr	r0, [r3, #4]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	461a      	mov	r2, r3
 8005054:	68b9      	ldr	r1, [r7, #8]
 8005056:	f002 f9d7 	bl	8007408 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005062:	441a      	add	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	429a      	cmp	r2, r3
 8005072:	d32b      	bcc.n	80050cc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	605a      	str	r2, [r3, #4]
 800507c:	e026      	b.n	80050cc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	68d8      	ldr	r0, [r3, #12]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005086:	461a      	mov	r2, r3
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	f002 f9bd 	bl	8007408 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005096:	425b      	negs	r3, r3
 8005098:	441a      	add	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	68da      	ldr	r2, [r3, #12]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d207      	bcs.n	80050ba <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	689a      	ldr	r2, [r3, #8]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	425b      	negs	r3, r3
 80050b4:	441a      	add	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d105      	bne.n	80050cc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d002      	beq.n	80050cc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	3b01      	subs	r3, #1
 80050ca:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80050d4:	697b      	ldr	r3, [r7, #20]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3718      	adds	r7, #24
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b082      	sub	sp, #8
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
 80050e6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d018      	beq.n	8005122 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68da      	ldr	r2, [r3, #12]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f8:	441a      	add	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	429a      	cmp	r2, r3
 8005108:	d303      	bcc.n	8005112 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68d9      	ldr	r1, [r3, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	461a      	mov	r2, r3
 800511c:	6838      	ldr	r0, [r7, #0]
 800511e:	f002 f973 	bl	8007408 <memcpy>
	}
}
 8005122:	bf00      	nop
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b084      	sub	sp, #16
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005132:	f001 fd6b 	bl	8006c0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800513c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800513e:	e011      	b.n	8005164 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005144:	2b00      	cmp	r3, #0
 8005146:	d012      	beq.n	800516e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	3324      	adds	r3, #36	; 0x24
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fe05 	bl	8005d5c <xTaskRemoveFromEventList>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005158:	f000 feda 	bl	8005f10 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800515c:	7bfb      	ldrb	r3, [r7, #15]
 800515e:	3b01      	subs	r3, #1
 8005160:	b2db      	uxtb	r3, r3
 8005162:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005168:	2b00      	cmp	r3, #0
 800516a:	dce9      	bgt.n	8005140 <prvUnlockQueue+0x16>
 800516c:	e000      	b.n	8005170 <prvUnlockQueue+0x46>
					break;
 800516e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	22ff      	movs	r2, #255	; 0xff
 8005174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005178:	f001 fd76 	bl	8006c68 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800517c:	f001 fd46 	bl	8006c0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005186:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005188:	e011      	b.n	80051ae <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d012      	beq.n	80051b8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	3310      	adds	r3, #16
 8005196:	4618      	mov	r0, r3
 8005198:	f000 fde0 	bl	8005d5c <xTaskRemoveFromEventList>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80051a2:	f000 feb5 	bl	8005f10 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80051a6:	7bbb      	ldrb	r3, [r7, #14]
 80051a8:	3b01      	subs	r3, #1
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80051ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	dce9      	bgt.n	800518a <prvUnlockQueue+0x60>
 80051b6:	e000      	b.n	80051ba <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80051b8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	22ff      	movs	r2, #255	; 0xff
 80051be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80051c2:	f001 fd51 	bl	8006c68 <vPortExitCritical>
}
 80051c6:	bf00      	nop
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b084      	sub	sp, #16
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051d6:	f001 fd19 	bl	8006c0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d102      	bne.n	80051e8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80051e2:	2301      	movs	r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]
 80051e6:	e001      	b.n	80051ec <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80051e8:	2300      	movs	r3, #0
 80051ea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051ec:	f001 fd3c 	bl	8006c68 <vPortExitCritical>

	return xReturn;
 80051f0:	68fb      	ldr	r3, [r7, #12]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b084      	sub	sp, #16
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005202:	f001 fd03 	bl	8006c0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520e:	429a      	cmp	r2, r3
 8005210:	d102      	bne.n	8005218 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005212:	2301      	movs	r3, #1
 8005214:	60fb      	str	r3, [r7, #12]
 8005216:	e001      	b.n	800521c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005218:	2300      	movs	r3, #0
 800521a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800521c:	f001 fd24 	bl	8006c68 <vPortExitCritical>

	return xReturn;
 8005220:	68fb      	ldr	r3, [r7, #12]
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005236:	2300      	movs	r3, #0
 8005238:	60fb      	str	r3, [r7, #12]
 800523a:	e014      	b.n	8005266 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800523c:	4a0e      	ldr	r2, [pc, #56]	; (8005278 <vQueueAddToRegistry+0x4c>)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10b      	bne.n	8005260 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005248:	490b      	ldr	r1, [pc, #44]	; (8005278 <vQueueAddToRegistry+0x4c>)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	683a      	ldr	r2, [r7, #0]
 800524e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005252:	4a09      	ldr	r2, [pc, #36]	; (8005278 <vQueueAddToRegistry+0x4c>)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	00db      	lsls	r3, r3, #3
 8005258:	4413      	add	r3, r2
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800525e:	e005      	b.n	800526c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	3301      	adds	r3, #1
 8005264:	60fb      	str	r3, [r7, #12]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2b07      	cmp	r3, #7
 800526a:	d9e7      	bls.n	800523c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800526c:	bf00      	nop
 800526e:	3714      	adds	r7, #20
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	20004c78 	.word	0x20004c78

0800527c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800527c:	b580      	push	{r7, lr}
 800527e:	b086      	sub	sp, #24
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800528c:	f001 fcbe 	bl	8006c0c <vPortEnterCritical>
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005296:	b25b      	sxtb	r3, r3
 8005298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800529c:	d103      	bne.n	80052a6 <vQueueWaitForMessageRestricted+0x2a>
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052ac:	b25b      	sxtb	r3, r3
 80052ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b2:	d103      	bne.n	80052bc <vQueueWaitForMessageRestricted+0x40>
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052bc:	f001 fcd4 	bl	8006c68 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d106      	bne.n	80052d6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	3324      	adds	r3, #36	; 0x24
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	68b9      	ldr	r1, [r7, #8]
 80052d0:	4618      	mov	r0, r3
 80052d2:	f000 fd19 	bl	8005d08 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80052d6:	6978      	ldr	r0, [r7, #20]
 80052d8:	f7ff ff27 	bl	800512a <prvUnlockQueue>
	}
 80052dc:	bf00      	nop
 80052de:	3718      	adds	r7, #24
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08e      	sub	sp, #56	; 0x38
 80052e8:	af04      	add	r7, sp, #16
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
 80052f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80052f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d109      	bne.n	800530c <xTaskCreateStatic+0x28>
	__asm volatile
 80052f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fc:	f383 8811 	msr	BASEPRI, r3
 8005300:	f3bf 8f6f 	isb	sy
 8005304:	f3bf 8f4f 	dsb	sy
 8005308:	623b      	str	r3, [r7, #32]
 800530a:	e7fe      	b.n	800530a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800530c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800530e:	2b00      	cmp	r3, #0
 8005310:	d109      	bne.n	8005326 <xTaskCreateStatic+0x42>
 8005312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005316:	f383 8811 	msr	BASEPRI, r3
 800531a:	f3bf 8f6f 	isb	sy
 800531e:	f3bf 8f4f 	dsb	sy
 8005322:	61fb      	str	r3, [r7, #28]
 8005324:	e7fe      	b.n	8005324 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005326:	235c      	movs	r3, #92	; 0x5c
 8005328:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	2b5c      	cmp	r3, #92	; 0x5c
 800532e:	d009      	beq.n	8005344 <xTaskCreateStatic+0x60>
 8005330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005334:	f383 8811 	msr	BASEPRI, r3
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	f3bf 8f4f 	dsb	sy
 8005340:	61bb      	str	r3, [r7, #24]
 8005342:	e7fe      	b.n	8005342 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005344:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005348:	2b00      	cmp	r3, #0
 800534a:	d01e      	beq.n	800538a <xTaskCreateStatic+0xa6>
 800534c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800534e:	2b00      	cmp	r3, #0
 8005350:	d01b      	beq.n	800538a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005354:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005358:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800535a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800535c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535e:	2202      	movs	r2, #2
 8005360:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005364:	2300      	movs	r3, #0
 8005366:	9303      	str	r3, [sp, #12]
 8005368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536a:	9302      	str	r3, [sp, #8]
 800536c:	f107 0314 	add.w	r3, r7, #20
 8005370:	9301      	str	r3, [sp, #4]
 8005372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	68b9      	ldr	r1, [r7, #8]
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f000 f850 	bl	8005422 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005382:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005384:	f000 f8dc 	bl	8005540 <prvAddNewTaskToReadyList>
 8005388:	e001      	b.n	800538e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800538a:	2300      	movs	r3, #0
 800538c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800538e:	697b      	ldr	r3, [r7, #20]
	}
 8005390:	4618      	mov	r0, r3
 8005392:	3728      	adds	r7, #40	; 0x28
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}

08005398 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005398:	b580      	push	{r7, lr}
 800539a:	b08c      	sub	sp, #48	; 0x30
 800539c:	af04      	add	r7, sp, #16
 800539e:	60f8      	str	r0, [r7, #12]
 80053a0:	60b9      	str	r1, [r7, #8]
 80053a2:	603b      	str	r3, [r7, #0]
 80053a4:	4613      	mov	r3, r2
 80053a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80053a8:	88fb      	ldrh	r3, [r7, #6]
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	4618      	mov	r0, r3
 80053ae:	f001 fe2b 	bl	8007008 <pvPortMalloc>
 80053b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00e      	beq.n	80053d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80053ba:	205c      	movs	r0, #92	; 0x5c
 80053bc:	f001 fe24 	bl	8007008 <pvPortMalloc>
 80053c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d003      	beq.n	80053d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	631a      	str	r2, [r3, #48]	; 0x30
 80053ce:	e005      	b.n	80053dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80053d0:	6978      	ldr	r0, [r7, #20]
 80053d2:	f001 fedb 	bl	800718c <vPortFree>
 80053d6:	e001      	b.n	80053dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80053d8:	2300      	movs	r3, #0
 80053da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d017      	beq.n	8005412 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80053ea:	88fa      	ldrh	r2, [r7, #6]
 80053ec:	2300      	movs	r3, #0
 80053ee:	9303      	str	r3, [sp, #12]
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	9302      	str	r3, [sp, #8]
 80053f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f6:	9301      	str	r3, [sp, #4]
 80053f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	68b9      	ldr	r1, [r7, #8]
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 f80e 	bl	8005422 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005406:	69f8      	ldr	r0, [r7, #28]
 8005408:	f000 f89a 	bl	8005540 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800540c:	2301      	movs	r3, #1
 800540e:	61bb      	str	r3, [r7, #24]
 8005410:	e002      	b.n	8005418 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005412:	f04f 33ff 	mov.w	r3, #4294967295
 8005416:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005418:	69bb      	ldr	r3, [r7, #24]
	}
 800541a:	4618      	mov	r0, r3
 800541c:	3720      	adds	r7, #32
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b088      	sub	sp, #32
 8005426:	af00      	add	r7, sp, #0
 8005428:	60f8      	str	r0, [r7, #12]
 800542a:	60b9      	str	r1, [r7, #8]
 800542c:	607a      	str	r2, [r7, #4]
 800542e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005432:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	461a      	mov	r2, r3
 800543a:	21a5      	movs	r1, #165	; 0xa5
 800543c:	f001 ffef 	bl	800741e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800544a:	3b01      	subs	r3, #1
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	4413      	add	r3, r2
 8005450:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	f023 0307 	bic.w	r3, r3, #7
 8005458:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	f003 0307 	and.w	r3, r3, #7
 8005460:	2b00      	cmp	r3, #0
 8005462:	d009      	beq.n	8005478 <prvInitialiseNewTask+0x56>
 8005464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005468:	f383 8811 	msr	BASEPRI, r3
 800546c:	f3bf 8f6f 	isb	sy
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	e7fe      	b.n	8005476 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d01f      	beq.n	80054be <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800547e:	2300      	movs	r3, #0
 8005480:	61fb      	str	r3, [r7, #28]
 8005482:	e012      	b.n	80054aa <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005484:	68ba      	ldr	r2, [r7, #8]
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	4413      	add	r3, r2
 800548a:	7819      	ldrb	r1, [r3, #0]
 800548c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	4413      	add	r3, r2
 8005492:	3334      	adds	r3, #52	; 0x34
 8005494:	460a      	mov	r2, r1
 8005496:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005498:	68ba      	ldr	r2, [r7, #8]
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	4413      	add	r3, r2
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d006      	beq.n	80054b2 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	3301      	adds	r3, #1
 80054a8:	61fb      	str	r3, [r7, #28]
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	2b0f      	cmp	r3, #15
 80054ae:	d9e9      	bls.n	8005484 <prvInitialiseNewTask+0x62>
 80054b0:	e000      	b.n	80054b4 <prvInitialiseNewTask+0x92>
			{
				break;
 80054b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80054b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80054bc:	e003      	b.n	80054c6 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80054be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80054c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c8:	2b37      	cmp	r3, #55	; 0x37
 80054ca:	d901      	bls.n	80054d0 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80054cc:	2337      	movs	r3, #55	; 0x37
 80054ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80054d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80054d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054da:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80054dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054de:	2200      	movs	r2, #0
 80054e0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80054e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054e4:	3304      	adds	r3, #4
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7ff f8d6 	bl	8004698 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80054ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ee:	3318      	adds	r3, #24
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7ff f8d1 	bl	8004698 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80054f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005504:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005508:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800550a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800550c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800550e:	2200      	movs	r2, #0
 8005510:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	68f9      	ldr	r1, [r7, #12]
 800551e:	69b8      	ldr	r0, [r7, #24]
 8005520:	f001 fa4c 	bl	80069bc <pxPortInitialiseStack>
 8005524:	4602      	mov	r2, r0
 8005526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005528:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800552a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005532:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005534:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005536:	bf00      	nop
 8005538:	3720      	adds	r7, #32
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
	...

08005540 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005548:	f001 fb60 	bl	8006c0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800554c:	4b2d      	ldr	r3, [pc, #180]	; (8005604 <prvAddNewTaskToReadyList+0xc4>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	3301      	adds	r3, #1
 8005552:	4a2c      	ldr	r2, [pc, #176]	; (8005604 <prvAddNewTaskToReadyList+0xc4>)
 8005554:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005556:	4b2c      	ldr	r3, [pc, #176]	; (8005608 <prvAddNewTaskToReadyList+0xc8>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d109      	bne.n	8005572 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800555e:	4a2a      	ldr	r2, [pc, #168]	; (8005608 <prvAddNewTaskToReadyList+0xc8>)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005564:	4b27      	ldr	r3, [pc, #156]	; (8005604 <prvAddNewTaskToReadyList+0xc4>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d110      	bne.n	800558e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800556c:	f000 fd48 	bl	8006000 <prvInitialiseTaskLists>
 8005570:	e00d      	b.n	800558e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005572:	4b26      	ldr	r3, [pc, #152]	; (800560c <prvAddNewTaskToReadyList+0xcc>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d109      	bne.n	800558e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800557a:	4b23      	ldr	r3, [pc, #140]	; (8005608 <prvAddNewTaskToReadyList+0xc8>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005584:	429a      	cmp	r2, r3
 8005586:	d802      	bhi.n	800558e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005588:	4a1f      	ldr	r2, [pc, #124]	; (8005608 <prvAddNewTaskToReadyList+0xc8>)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800558e:	4b20      	ldr	r3, [pc, #128]	; (8005610 <prvAddNewTaskToReadyList+0xd0>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	3301      	adds	r3, #1
 8005594:	4a1e      	ldr	r2, [pc, #120]	; (8005610 <prvAddNewTaskToReadyList+0xd0>)
 8005596:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005598:	4b1d      	ldr	r3, [pc, #116]	; (8005610 <prvAddNewTaskToReadyList+0xd0>)
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a4:	4b1b      	ldr	r3, [pc, #108]	; (8005614 <prvAddNewTaskToReadyList+0xd4>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d903      	bls.n	80055b4 <prvAddNewTaskToReadyList+0x74>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b0:	4a18      	ldr	r2, [pc, #96]	; (8005614 <prvAddNewTaskToReadyList+0xd4>)
 80055b2:	6013      	str	r3, [r2, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055b8:	4613      	mov	r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	4413      	add	r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4a15      	ldr	r2, [pc, #84]	; (8005618 <prvAddNewTaskToReadyList+0xd8>)
 80055c2:	441a      	add	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3304      	adds	r3, #4
 80055c8:	4619      	mov	r1, r3
 80055ca:	4610      	mov	r0, r2
 80055cc:	f7ff f871 	bl	80046b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80055d0:	f001 fb4a 	bl	8006c68 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80055d4:	4b0d      	ldr	r3, [pc, #52]	; (800560c <prvAddNewTaskToReadyList+0xcc>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00e      	beq.n	80055fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80055dc:	4b0a      	ldr	r3, [pc, #40]	; (8005608 <prvAddNewTaskToReadyList+0xc8>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d207      	bcs.n	80055fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80055ea:	4b0c      	ldr	r3, [pc, #48]	; (800561c <prvAddNewTaskToReadyList+0xdc>)
 80055ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055f0:	601a      	str	r2, [r3, #0]
 80055f2:	f3bf 8f4f 	dsb	sy
 80055f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055fa:	bf00      	nop
 80055fc:	3708      	adds	r7, #8
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	20000cc4 	.word	0x20000cc4
 8005608:	200007f0 	.word	0x200007f0
 800560c:	20000cd0 	.word	0x20000cd0
 8005610:	20000ce0 	.word	0x20000ce0
 8005614:	20000ccc 	.word	0x20000ccc
 8005618:	200007f4 	.word	0x200007f4
 800561c:	e000ed04 	.word	0xe000ed04

08005620 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005620:	b580      	push	{r7, lr}
 8005622:	b08a      	sub	sp, #40	; 0x28
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800562a:	2300      	movs	r3, #0
 800562c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d109      	bne.n	8005648 <vTaskDelayUntil+0x28>
 8005634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005638:	f383 8811 	msr	BASEPRI, r3
 800563c:	f3bf 8f6f 	isb	sy
 8005640:	f3bf 8f4f 	dsb	sy
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	e7fe      	b.n	8005646 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d109      	bne.n	8005662 <vTaskDelayUntil+0x42>
 800564e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005652:	f383 8811 	msr	BASEPRI, r3
 8005656:	f3bf 8f6f 	isb	sy
 800565a:	f3bf 8f4f 	dsb	sy
 800565e:	613b      	str	r3, [r7, #16]
 8005660:	e7fe      	b.n	8005660 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 8005662:	4b29      	ldr	r3, [pc, #164]	; (8005708 <vTaskDelayUntil+0xe8>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d009      	beq.n	800567e <vTaskDelayUntil+0x5e>
 800566a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800566e:	f383 8811 	msr	BASEPRI, r3
 8005672:	f3bf 8f6f 	isb	sy
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	60fb      	str	r3, [r7, #12]
 800567c:	e7fe      	b.n	800567c <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 800567e:	f000 f8e1 	bl	8005844 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005682:	4b22      	ldr	r3, [pc, #136]	; (800570c <vTaskDelayUntil+0xec>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	4413      	add	r3, r2
 8005690:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6a3a      	ldr	r2, [r7, #32]
 8005698:	429a      	cmp	r2, r3
 800569a:	d20b      	bcs.n	80056b4 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	69fa      	ldr	r2, [r7, #28]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d211      	bcs.n	80056ca <vTaskDelayUntil+0xaa>
 80056a6:	69fa      	ldr	r2, [r7, #28]
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d90d      	bls.n	80056ca <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 80056ae:	2301      	movs	r3, #1
 80056b0:	627b      	str	r3, [r7, #36]	; 0x24
 80056b2:	e00a      	b.n	80056ca <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	69fa      	ldr	r2, [r7, #28]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d303      	bcc.n	80056c6 <vTaskDelayUntil+0xa6>
 80056be:	69fa      	ldr	r2, [r7, #28]
 80056c0:	6a3b      	ldr	r3, [r7, #32]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d901      	bls.n	80056ca <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 80056c6:	2301      	movs	r3, #1
 80056c8:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	69fa      	ldr	r2, [r7, #28]
 80056ce:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80056d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d006      	beq.n	80056e4 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80056d6:	69fa      	ldr	r2, [r7, #28]
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2100      	movs	r1, #0
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fdd2 	bl	8006288 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80056e4:	f000 f8f4 	bl	80058d0 <xTaskResumeAll>
 80056e8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d107      	bne.n	8005700 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 80056f0:	4b07      	ldr	r3, [pc, #28]	; (8005710 <vTaskDelayUntil+0xf0>)
 80056f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	f3bf 8f4f 	dsb	sy
 80056fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005700:	bf00      	nop
 8005702:	3728      	adds	r7, #40	; 0x28
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	20000cec 	.word	0x20000cec
 800570c:	20000cc8 	.word	0x20000cc8
 8005710:	e000ed04 	.word	0xe000ed04

08005714 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800571c:	2300      	movs	r3, #0
 800571e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d016      	beq.n	8005754 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005726:	4b13      	ldr	r3, [pc, #76]	; (8005774 <vTaskDelay+0x60>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d009      	beq.n	8005742 <vTaskDelay+0x2e>
 800572e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005732:	f383 8811 	msr	BASEPRI, r3
 8005736:	f3bf 8f6f 	isb	sy
 800573a:	f3bf 8f4f 	dsb	sy
 800573e:	60bb      	str	r3, [r7, #8]
 8005740:	e7fe      	b.n	8005740 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005742:	f000 f87f 	bl	8005844 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005746:	2100      	movs	r1, #0
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 fd9d 	bl	8006288 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800574e:	f000 f8bf 	bl	80058d0 <xTaskResumeAll>
 8005752:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d107      	bne.n	800576a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800575a:	4b07      	ldr	r3, [pc, #28]	; (8005778 <vTaskDelay+0x64>)
 800575c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005760:	601a      	str	r2, [r3, #0]
 8005762:	f3bf 8f4f 	dsb	sy
 8005766:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800576a:	bf00      	nop
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	20000cec 	.word	0x20000cec
 8005778:	e000ed04 	.word	0xe000ed04

0800577c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b08a      	sub	sp, #40	; 0x28
 8005780:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005782:	2300      	movs	r3, #0
 8005784:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005786:	2300      	movs	r3, #0
 8005788:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800578a:	463a      	mov	r2, r7
 800578c:	1d39      	adds	r1, r7, #4
 800578e:	f107 0308 	add.w	r3, r7, #8
 8005792:	4618      	mov	r0, r3
 8005794:	f7fe ff2c 	bl	80045f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005798:	6839      	ldr	r1, [r7, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	68ba      	ldr	r2, [r7, #8]
 800579e:	9202      	str	r2, [sp, #8]
 80057a0:	9301      	str	r3, [sp, #4]
 80057a2:	2300      	movs	r3, #0
 80057a4:	9300      	str	r3, [sp, #0]
 80057a6:	2300      	movs	r3, #0
 80057a8:	460a      	mov	r2, r1
 80057aa:	4920      	ldr	r1, [pc, #128]	; (800582c <vTaskStartScheduler+0xb0>)
 80057ac:	4820      	ldr	r0, [pc, #128]	; (8005830 <vTaskStartScheduler+0xb4>)
 80057ae:	f7ff fd99 	bl	80052e4 <xTaskCreateStatic>
 80057b2:	4602      	mov	r2, r0
 80057b4:	4b1f      	ldr	r3, [pc, #124]	; (8005834 <vTaskStartScheduler+0xb8>)
 80057b6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80057b8:	4b1e      	ldr	r3, [pc, #120]	; (8005834 <vTaskStartScheduler+0xb8>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80057c0:	2301      	movs	r3, #1
 80057c2:	617b      	str	r3, [r7, #20]
 80057c4:	e001      	b.n	80057ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80057c6:	2300      	movs	r3, #0
 80057c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d102      	bne.n	80057d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80057d0:	f000 fdae 	bl	8006330 <xTimerCreateTimerTask>
 80057d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d115      	bne.n	8005808 <vTaskStartScheduler+0x8c>
 80057dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057e0:	f383 8811 	msr	BASEPRI, r3
 80057e4:	f3bf 8f6f 	isb	sy
 80057e8:	f3bf 8f4f 	dsb	sy
 80057ec:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80057ee:	4b12      	ldr	r3, [pc, #72]	; (8005838 <vTaskStartScheduler+0xbc>)
 80057f0:	f04f 32ff 	mov.w	r2, #4294967295
 80057f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80057f6:	4b11      	ldr	r3, [pc, #68]	; (800583c <vTaskStartScheduler+0xc0>)
 80057f8:	2201      	movs	r2, #1
 80057fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80057fc:	4b10      	ldr	r3, [pc, #64]	; (8005840 <vTaskStartScheduler+0xc4>)
 80057fe:	2200      	movs	r2, #0
 8005800:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005802:	f001 f965 	bl	8006ad0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005806:	e00d      	b.n	8005824 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800580e:	d109      	bne.n	8005824 <vTaskStartScheduler+0xa8>
 8005810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005814:	f383 8811 	msr	BASEPRI, r3
 8005818:	f3bf 8f6f 	isb	sy
 800581c:	f3bf 8f4f 	dsb	sy
 8005820:	60fb      	str	r3, [r7, #12]
 8005822:	e7fe      	b.n	8005822 <vTaskStartScheduler+0xa6>
}
 8005824:	bf00      	nop
 8005826:	3718      	adds	r7, #24
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	08007cd8 	.word	0x08007cd8
 8005830:	08005f29 	.word	0x08005f29
 8005834:	20000ce8 	.word	0x20000ce8
 8005838:	20000ce4 	.word	0x20000ce4
 800583c:	20000cd0 	.word	0x20000cd0
 8005840:	20000cc8 	.word	0x20000cc8

08005844 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005844:	b480      	push	{r7}
 8005846:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005848:	4b04      	ldr	r3, [pc, #16]	; (800585c <vTaskSuspendAll+0x18>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	3301      	adds	r3, #1
 800584e:	4a03      	ldr	r2, [pc, #12]	; (800585c <vTaskSuspendAll+0x18>)
 8005850:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005852:	bf00      	nop
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr
 800585c:	20000cec 	.word	0x20000cec

08005860 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8005866:	2300      	movs	r3, #0
 8005868:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 800586a:	4b14      	ldr	r3, [pc, #80]	; (80058bc <prvGetExpectedIdleTime+0x5c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8005872:	2301      	movs	r3, #1
 8005874:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8005876:	4b12      	ldr	r3, [pc, #72]	; (80058c0 <prvGetExpectedIdleTime+0x60>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8005880:	2300      	movs	r3, #0
 8005882:	607b      	str	r3, [r7, #4]
 8005884:	e012      	b.n	80058ac <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8005886:	4b0f      	ldr	r3, [pc, #60]	; (80058c4 <prvGetExpectedIdleTime+0x64>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d902      	bls.n	8005894 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800588e:	2300      	movs	r3, #0
 8005890:	607b      	str	r3, [r7, #4]
 8005892:	e00b      	b.n	80058ac <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d002      	beq.n	80058a0 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800589a:	2300      	movs	r3, #0
 800589c:	607b      	str	r3, [r7, #4]
 800589e:	e005      	b.n	80058ac <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 80058a0:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <prvGetExpectedIdleTime+0x68>)
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	4b09      	ldr	r3, [pc, #36]	; (80058cc <prvGetExpectedIdleTime+0x6c>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 80058ac:	687b      	ldr	r3, [r7, #4]
	}
 80058ae:	4618      	mov	r0, r3
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	20000ccc 	.word	0x20000ccc
 80058c0:	200007f0 	.word	0x200007f0
 80058c4:	200007f4 	.word	0x200007f4
 80058c8:	20000ce4 	.word	0x20000ce4
 80058cc:	20000cc8 	.word	0x20000cc8

080058d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80058d6:	2300      	movs	r3, #0
 80058d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80058da:	2300      	movs	r3, #0
 80058dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80058de:	4b41      	ldr	r3, [pc, #260]	; (80059e4 <xTaskResumeAll+0x114>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d109      	bne.n	80058fa <xTaskResumeAll+0x2a>
 80058e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ea:	f383 8811 	msr	BASEPRI, r3
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	f3bf 8f4f 	dsb	sy
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	e7fe      	b.n	80058f8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80058fa:	f001 f987 	bl	8006c0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80058fe:	4b39      	ldr	r3, [pc, #228]	; (80059e4 <xTaskResumeAll+0x114>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3b01      	subs	r3, #1
 8005904:	4a37      	ldr	r2, [pc, #220]	; (80059e4 <xTaskResumeAll+0x114>)
 8005906:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005908:	4b36      	ldr	r3, [pc, #216]	; (80059e4 <xTaskResumeAll+0x114>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d162      	bne.n	80059d6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005910:	4b35      	ldr	r3, [pc, #212]	; (80059e8 <xTaskResumeAll+0x118>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d05e      	beq.n	80059d6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005918:	e02f      	b.n	800597a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800591a:	4b34      	ldr	r3, [pc, #208]	; (80059ec <xTaskResumeAll+0x11c>)
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	3318      	adds	r3, #24
 8005926:	4618      	mov	r0, r3
 8005928:	f7fe ff20 	bl	800476c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	3304      	adds	r3, #4
 8005930:	4618      	mov	r0, r3
 8005932:	f7fe ff1b 	bl	800476c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800593a:	4b2d      	ldr	r3, [pc, #180]	; (80059f0 <xTaskResumeAll+0x120>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	429a      	cmp	r2, r3
 8005940:	d903      	bls.n	800594a <xTaskResumeAll+0x7a>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005946:	4a2a      	ldr	r2, [pc, #168]	; (80059f0 <xTaskResumeAll+0x120>)
 8005948:	6013      	str	r3, [r2, #0]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800594e:	4613      	mov	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	4413      	add	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4a27      	ldr	r2, [pc, #156]	; (80059f4 <xTaskResumeAll+0x124>)
 8005958:	441a      	add	r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	3304      	adds	r3, #4
 800595e:	4619      	mov	r1, r3
 8005960:	4610      	mov	r0, r2
 8005962:	f7fe fea6 	bl	80046b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800596a:	4b23      	ldr	r3, [pc, #140]	; (80059f8 <xTaskResumeAll+0x128>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005970:	429a      	cmp	r2, r3
 8005972:	d302      	bcc.n	800597a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005974:	4b21      	ldr	r3, [pc, #132]	; (80059fc <xTaskResumeAll+0x12c>)
 8005976:	2201      	movs	r2, #1
 8005978:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800597a:	4b1c      	ldr	r3, [pc, #112]	; (80059ec <xTaskResumeAll+0x11c>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1cb      	bne.n	800591a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d001      	beq.n	800598c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005988:	f000 fbd4 	bl	8006134 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800598c:	4b1c      	ldr	r3, [pc, #112]	; (8005a00 <xTaskResumeAll+0x130>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d010      	beq.n	80059ba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005998:	f000 f87e 	bl	8005a98 <xTaskIncrementTick>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d002      	beq.n	80059a8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80059a2:	4b16      	ldr	r3, [pc, #88]	; (80059fc <xTaskResumeAll+0x12c>)
 80059a4:	2201      	movs	r2, #1
 80059a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1f1      	bne.n	8005998 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80059b4:	4b12      	ldr	r3, [pc, #72]	; (8005a00 <xTaskResumeAll+0x130>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80059ba:	4b10      	ldr	r3, [pc, #64]	; (80059fc <xTaskResumeAll+0x12c>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d009      	beq.n	80059d6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80059c2:	2301      	movs	r3, #1
 80059c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80059c6:	4b0f      	ldr	r3, [pc, #60]	; (8005a04 <xTaskResumeAll+0x134>)
 80059c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059cc:	601a      	str	r2, [r3, #0]
 80059ce:	f3bf 8f4f 	dsb	sy
 80059d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80059d6:	f001 f947 	bl	8006c68 <vPortExitCritical>

	return xAlreadyYielded;
 80059da:	68bb      	ldr	r3, [r7, #8]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	20000cec 	.word	0x20000cec
 80059e8:	20000cc4 	.word	0x20000cc4
 80059ec:	20000c84 	.word	0x20000c84
 80059f0:	20000ccc 	.word	0x20000ccc
 80059f4:	200007f4 	.word	0x200007f4
 80059f8:	200007f0 	.word	0x200007f0
 80059fc:	20000cd8 	.word	0x20000cd8
 8005a00:	20000cd4 	.word	0x20000cd4
 8005a04:	e000ed04 	.word	0xe000ed04

08005a08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005a0e:	4b05      	ldr	r3, [pc, #20]	; (8005a24 <xTaskGetTickCount+0x1c>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005a14:	687b      	ldr	r3, [r7, #4]
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	20000cc8 	.word	0x20000cc8

08005a28 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a2e:	f001 faad 	bl	8006f8c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005a32:	2300      	movs	r3, #0
 8005a34:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005a36:	4b04      	ldr	r3, [pc, #16]	; (8005a48 <xTaskGetTickCountFromISR+0x20>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a3c:	683b      	ldr	r3, [r7, #0]
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	20000cc8 	.word	0x20000cc8

08005a4c <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8005a54:	4b0e      	ldr	r3, [pc, #56]	; (8005a90 <vTaskStepTick+0x44>)
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	441a      	add	r2, r3
 8005a5c:	4b0d      	ldr	r3, [pc, #52]	; (8005a94 <vTaskStepTick+0x48>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d909      	bls.n	8005a78 <vTaskStepTick+0x2c>
 8005a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a68:	f383 8811 	msr	BASEPRI, r3
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f3bf 8f4f 	dsb	sy
 8005a74:	60fb      	str	r3, [r7, #12]
 8005a76:	e7fe      	b.n	8005a76 <vTaskStepTick+0x2a>
		xTickCount += xTicksToJump;
 8005a78:	4b05      	ldr	r3, [pc, #20]	; (8005a90 <vTaskStepTick+0x44>)
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4413      	add	r3, r2
 8005a80:	4a03      	ldr	r2, [pc, #12]	; (8005a90 <vTaskStepTick+0x44>)
 8005a82:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 8005a84:	bf00      	nop
 8005a86:	3714      	adds	r7, #20
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr
 8005a90:	20000cc8 	.word	0x20000cc8
 8005a94:	20000ce4 	.word	0x20000ce4

08005a98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005aa2:	4b4e      	ldr	r3, [pc, #312]	; (8005bdc <xTaskIncrementTick+0x144>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f040 8088 	bne.w	8005bbc <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005aac:	4b4c      	ldr	r3, [pc, #304]	; (8005be0 <xTaskIncrementTick+0x148>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ab4:	4a4a      	ldr	r2, [pc, #296]	; (8005be0 <xTaskIncrementTick+0x148>)
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d11f      	bne.n	8005b00 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ac0:	4b48      	ldr	r3, [pc, #288]	; (8005be4 <xTaskIncrementTick+0x14c>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d009      	beq.n	8005ade <xTaskIncrementTick+0x46>
 8005aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ace:	f383 8811 	msr	BASEPRI, r3
 8005ad2:	f3bf 8f6f 	isb	sy
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	603b      	str	r3, [r7, #0]
 8005adc:	e7fe      	b.n	8005adc <xTaskIncrementTick+0x44>
 8005ade:	4b41      	ldr	r3, [pc, #260]	; (8005be4 <xTaskIncrementTick+0x14c>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	60fb      	str	r3, [r7, #12]
 8005ae4:	4b40      	ldr	r3, [pc, #256]	; (8005be8 <xTaskIncrementTick+0x150>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a3e      	ldr	r2, [pc, #248]	; (8005be4 <xTaskIncrementTick+0x14c>)
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	4a3e      	ldr	r2, [pc, #248]	; (8005be8 <xTaskIncrementTick+0x150>)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6013      	str	r3, [r2, #0]
 8005af2:	4b3e      	ldr	r3, [pc, #248]	; (8005bec <xTaskIncrementTick+0x154>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	3301      	adds	r3, #1
 8005af8:	4a3c      	ldr	r2, [pc, #240]	; (8005bec <xTaskIncrementTick+0x154>)
 8005afa:	6013      	str	r3, [r2, #0]
 8005afc:	f000 fb1a 	bl	8006134 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b00:	4b3b      	ldr	r3, [pc, #236]	; (8005bf0 <xTaskIncrementTick+0x158>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	693a      	ldr	r2, [r7, #16]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d349      	bcc.n	8005b9e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b0a:	4b36      	ldr	r3, [pc, #216]	; (8005be4 <xTaskIncrementTick+0x14c>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d104      	bne.n	8005b1e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b14:	4b36      	ldr	r3, [pc, #216]	; (8005bf0 <xTaskIncrementTick+0x158>)
 8005b16:	f04f 32ff 	mov.w	r2, #4294967295
 8005b1a:	601a      	str	r2, [r3, #0]
					break;
 8005b1c:	e03f      	b.n	8005b9e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b1e:	4b31      	ldr	r3, [pc, #196]	; (8005be4 <xTaskIncrementTick+0x14c>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d203      	bcs.n	8005b3e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b36:	4a2e      	ldr	r2, [pc, #184]	; (8005bf0 <xTaskIncrementTick+0x158>)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b3c:	e02f      	b.n	8005b9e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	3304      	adds	r3, #4
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fe fe12 	bl	800476c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d004      	beq.n	8005b5a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	3318      	adds	r3, #24
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7fe fe09 	bl	800476c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b5e:	4b25      	ldr	r3, [pc, #148]	; (8005bf4 <xTaskIncrementTick+0x15c>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d903      	bls.n	8005b6e <xTaskIncrementTick+0xd6>
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6a:	4a22      	ldr	r2, [pc, #136]	; (8005bf4 <xTaskIncrementTick+0x15c>)
 8005b6c:	6013      	str	r3, [r2, #0]
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b72:	4613      	mov	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	4413      	add	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4a1f      	ldr	r2, [pc, #124]	; (8005bf8 <xTaskIncrementTick+0x160>)
 8005b7c:	441a      	add	r2, r3
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	3304      	adds	r3, #4
 8005b82:	4619      	mov	r1, r3
 8005b84:	4610      	mov	r0, r2
 8005b86:	f7fe fd94 	bl	80046b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b8e:	4b1b      	ldr	r3, [pc, #108]	; (8005bfc <xTaskIncrementTick+0x164>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d3b8      	bcc.n	8005b0a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b9c:	e7b5      	b.n	8005b0a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005b9e:	4b17      	ldr	r3, [pc, #92]	; (8005bfc <xTaskIncrementTick+0x164>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba4:	4914      	ldr	r1, [pc, #80]	; (8005bf8 <xTaskIncrementTick+0x160>)
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	4413      	add	r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	440b      	add	r3, r1
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d907      	bls.n	8005bc6 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	617b      	str	r3, [r7, #20]
 8005bba:	e004      	b.n	8005bc6 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005bbc:	4b10      	ldr	r3, [pc, #64]	; (8005c00 <xTaskIncrementTick+0x168>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	4a0f      	ldr	r2, [pc, #60]	; (8005c00 <xTaskIncrementTick+0x168>)
 8005bc4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005bc6:	4b0f      	ldr	r3, [pc, #60]	; (8005c04 <xTaskIncrementTick+0x16c>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005bd2:	697b      	ldr	r3, [r7, #20]
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3718      	adds	r7, #24
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	20000cec 	.word	0x20000cec
 8005be0:	20000cc8 	.word	0x20000cc8
 8005be4:	20000c7c 	.word	0x20000c7c
 8005be8:	20000c80 	.word	0x20000c80
 8005bec:	20000cdc 	.word	0x20000cdc
 8005bf0:	20000ce4 	.word	0x20000ce4
 8005bf4:	20000ccc 	.word	0x20000ccc
 8005bf8:	200007f4 	.word	0x200007f4
 8005bfc:	200007f0 	.word	0x200007f0
 8005c00:	20000cd4 	.word	0x20000cd4
 8005c04:	20000cd8 	.word	0x20000cd8

08005c08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c0e:	4b27      	ldr	r3, [pc, #156]	; (8005cac <vTaskSwitchContext+0xa4>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d003      	beq.n	8005c1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c16:	4b26      	ldr	r3, [pc, #152]	; (8005cb0 <vTaskSwitchContext+0xa8>)
 8005c18:	2201      	movs	r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c1c:	e040      	b.n	8005ca0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005c1e:	4b24      	ldr	r3, [pc, #144]	; (8005cb0 <vTaskSwitchContext+0xa8>)
 8005c20:	2200      	movs	r2, #0
 8005c22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c24:	4b23      	ldr	r3, [pc, #140]	; (8005cb4 <vTaskSwitchContext+0xac>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	60fb      	str	r3, [r7, #12]
 8005c2a:	e00f      	b.n	8005c4c <vTaskSwitchContext+0x44>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d109      	bne.n	8005c46 <vTaskSwitchContext+0x3e>
 8005c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c36:	f383 8811 	msr	BASEPRI, r3
 8005c3a:	f3bf 8f6f 	isb	sy
 8005c3e:	f3bf 8f4f 	dsb	sy
 8005c42:	607b      	str	r3, [r7, #4]
 8005c44:	e7fe      	b.n	8005c44 <vTaskSwitchContext+0x3c>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	60fb      	str	r3, [r7, #12]
 8005c4c:	491a      	ldr	r1, [pc, #104]	; (8005cb8 <vTaskSwitchContext+0xb0>)
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	4613      	mov	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	4413      	add	r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	440b      	add	r3, r1
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d0e5      	beq.n	8005c2c <vTaskSwitchContext+0x24>
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	4613      	mov	r3, r2
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	4413      	add	r3, r2
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	4a13      	ldr	r2, [pc, #76]	; (8005cb8 <vTaskSwitchContext+0xb0>)
 8005c6c:	4413      	add	r3, r2
 8005c6e:	60bb      	str	r3, [r7, #8]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	685a      	ldr	r2, [r3, #4]
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	605a      	str	r2, [r3, #4]
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	685a      	ldr	r2, [r3, #4]
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	3308      	adds	r3, #8
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d104      	bne.n	8005c90 <vTaskSwitchContext+0x88>
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	605a      	str	r2, [r3, #4]
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	4a09      	ldr	r2, [pc, #36]	; (8005cbc <vTaskSwitchContext+0xb4>)
 8005c98:	6013      	str	r3, [r2, #0]
 8005c9a:	4a06      	ldr	r2, [pc, #24]	; (8005cb4 <vTaskSwitchContext+0xac>)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6013      	str	r3, [r2, #0]
}
 8005ca0:	bf00      	nop
 8005ca2:	3714      	adds	r7, #20
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr
 8005cac:	20000cec 	.word	0x20000cec
 8005cb0:	20000cd8 	.word	0x20000cd8
 8005cb4:	20000ccc 	.word	0x20000ccc
 8005cb8:	200007f4 	.word	0x200007f4
 8005cbc:	200007f0 	.word	0x200007f0

08005cc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d109      	bne.n	8005ce4 <vTaskPlaceOnEventList+0x24>
 8005cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd4:	f383 8811 	msr	BASEPRI, r3
 8005cd8:	f3bf 8f6f 	isb	sy
 8005cdc:	f3bf 8f4f 	dsb	sy
 8005ce0:	60fb      	str	r3, [r7, #12]
 8005ce2:	e7fe      	b.n	8005ce2 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ce4:	4b07      	ldr	r3, [pc, #28]	; (8005d04 <vTaskPlaceOnEventList+0x44>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3318      	adds	r3, #24
 8005cea:	4619      	mov	r1, r3
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f7fe fd04 	bl	80046fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005cf2:	2101      	movs	r1, #1
 8005cf4:	6838      	ldr	r0, [r7, #0]
 8005cf6:	f000 fac7 	bl	8006288 <prvAddCurrentTaskToDelayedList>
}
 8005cfa:	bf00      	nop
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	200007f0 	.word	0x200007f0

08005d08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d109      	bne.n	8005d2e <vTaskPlaceOnEventListRestricted+0x26>
 8005d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	617b      	str	r3, [r7, #20]
 8005d2c:	e7fe      	b.n	8005d2c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d2e:	4b0a      	ldr	r3, [pc, #40]	; (8005d58 <vTaskPlaceOnEventListRestricted+0x50>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	3318      	adds	r3, #24
 8005d34:	4619      	mov	r1, r3
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	f7fe fcbb 	bl	80046b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d002      	beq.n	8005d48 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8005d42:	f04f 33ff 	mov.w	r3, #4294967295
 8005d46:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005d48:	6879      	ldr	r1, [r7, #4]
 8005d4a:	68b8      	ldr	r0, [r7, #8]
 8005d4c:	f000 fa9c 	bl	8006288 <prvAddCurrentTaskToDelayedList>
	}
 8005d50:	bf00      	nop
 8005d52:	3718      	adds	r7, #24
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	200007f0 	.word	0x200007f0

08005d5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d109      	bne.n	8005d86 <xTaskRemoveFromEventList+0x2a>
 8005d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d76:	f383 8811 	msr	BASEPRI, r3
 8005d7a:	f3bf 8f6f 	isb	sy
 8005d7e:	f3bf 8f4f 	dsb	sy
 8005d82:	60fb      	str	r3, [r7, #12]
 8005d84:	e7fe      	b.n	8005d84 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	3318      	adds	r3, #24
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fe fcee 	bl	800476c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d90:	4b1e      	ldr	r3, [pc, #120]	; (8005e0c <xTaskRemoveFromEventList+0xb0>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d11f      	bne.n	8005dd8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7fe fce5 	bl	800476c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da6:	4b1a      	ldr	r3, [pc, #104]	; (8005e10 <xTaskRemoveFromEventList+0xb4>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d903      	bls.n	8005db6 <xTaskRemoveFromEventList+0x5a>
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db2:	4a17      	ldr	r2, [pc, #92]	; (8005e10 <xTaskRemoveFromEventList+0xb4>)
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dba:	4613      	mov	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	4a14      	ldr	r2, [pc, #80]	; (8005e14 <xTaskRemoveFromEventList+0xb8>)
 8005dc4:	441a      	add	r2, r3
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	3304      	adds	r3, #4
 8005dca:	4619      	mov	r1, r3
 8005dcc:	4610      	mov	r0, r2
 8005dce:	f7fe fc70 	bl	80046b2 <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 8005dd2:	f000 f9af 	bl	8006134 <prvResetNextTaskUnblockTime>
 8005dd6:	e005      	b.n	8005de4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	3318      	adds	r3, #24
 8005ddc:	4619      	mov	r1, r3
 8005dde:	480e      	ldr	r0, [pc, #56]	; (8005e18 <xTaskRemoveFromEventList+0xbc>)
 8005de0:	f7fe fc67 	bl	80046b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005de8:	4b0c      	ldr	r3, [pc, #48]	; (8005e1c <xTaskRemoveFromEventList+0xc0>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d905      	bls.n	8005dfe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005df2:	2301      	movs	r3, #1
 8005df4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005df6:	4b0a      	ldr	r3, [pc, #40]	; (8005e20 <xTaskRemoveFromEventList+0xc4>)
 8005df8:	2201      	movs	r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]
 8005dfc:	e001      	b.n	8005e02 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005e02:	697b      	ldr	r3, [r7, #20]
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3718      	adds	r7, #24
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	20000cec 	.word	0x20000cec
 8005e10:	20000ccc 	.word	0x20000ccc
 8005e14:	200007f4 	.word	0x200007f4
 8005e18:	20000c84 	.word	0x20000c84
 8005e1c:	200007f0 	.word	0x200007f0
 8005e20:	20000cd8 	.word	0x20000cd8

08005e24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005e2c:	4b06      	ldr	r3, [pc, #24]	; (8005e48 <vTaskInternalSetTimeOutState+0x24>)
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005e34:	4b05      	ldr	r3, [pc, #20]	; (8005e4c <vTaskInternalSetTimeOutState+0x28>)
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	605a      	str	r2, [r3, #4]
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr
 8005e48:	20000cdc 	.word	0x20000cdc
 8005e4c:	20000cc8 	.word	0x20000cc8

08005e50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b088      	sub	sp, #32
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d109      	bne.n	8005e74 <xTaskCheckForTimeOut+0x24>
 8005e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e64:	f383 8811 	msr	BASEPRI, r3
 8005e68:	f3bf 8f6f 	isb	sy
 8005e6c:	f3bf 8f4f 	dsb	sy
 8005e70:	613b      	str	r3, [r7, #16]
 8005e72:	e7fe      	b.n	8005e72 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d109      	bne.n	8005e8e <xTaskCheckForTimeOut+0x3e>
 8005e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7e:	f383 8811 	msr	BASEPRI, r3
 8005e82:	f3bf 8f6f 	isb	sy
 8005e86:	f3bf 8f4f 	dsb	sy
 8005e8a:	60fb      	str	r3, [r7, #12]
 8005e8c:	e7fe      	b.n	8005e8c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005e8e:	f000 febd 	bl	8006c0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005e92:	4b1d      	ldr	r3, [pc, #116]	; (8005f08 <xTaskCheckForTimeOut+0xb8>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	69ba      	ldr	r2, [r7, #24]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eaa:	d102      	bne.n	8005eb2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005eac:	2300      	movs	r3, #0
 8005eae:	61fb      	str	r3, [r7, #28]
 8005eb0:	e023      	b.n	8005efa <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	4b15      	ldr	r3, [pc, #84]	; (8005f0c <xTaskCheckForTimeOut+0xbc>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d007      	beq.n	8005ece <xTaskCheckForTimeOut+0x7e>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	69ba      	ldr	r2, [r7, #24]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d302      	bcc.n	8005ece <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	e015      	b.n	8005efa <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d20b      	bcs.n	8005ef0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	1ad2      	subs	r2, r2, r3
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f7ff ff9d 	bl	8005e24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005eea:	2300      	movs	r3, #0
 8005eec:	61fb      	str	r3, [r7, #28]
 8005eee:	e004      	b.n	8005efa <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005efa:	f000 feb5 	bl	8006c68 <vPortExitCritical>

	return xReturn;
 8005efe:	69fb      	ldr	r3, [r7, #28]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3720      	adds	r7, #32
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	20000cc8 	.word	0x20000cc8
 8005f0c:	20000cdc 	.word	0x20000cdc

08005f10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005f10:	b480      	push	{r7}
 8005f12:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005f14:	4b03      	ldr	r3, [pc, #12]	; (8005f24 <vTaskMissedYield+0x14>)
 8005f16:	2201      	movs	r2, #1
 8005f18:	601a      	str	r2, [r3, #0]
}
 8005f1a:	bf00      	nop
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr
 8005f24:	20000cd8 	.word	0x20000cd8

08005f28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f30:	f000 f8a6 	bl	8006080 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f34:	4b17      	ldr	r3, [pc, #92]	; (8005f94 <prvIdleTask+0x6c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d907      	bls.n	8005f4c <prvIdleTask+0x24>
			{
				taskYIELD();
 8005f3c:	4b16      	ldr	r3, [pc, #88]	; (8005f98 <prvIdleTask+0x70>)
 8005f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	f3bf 8f4f 	dsb	sy
 8005f48:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8005f4c:	f7ff fc88 	bl	8005860 <prvGetExpectedIdleTime>
 8005f50:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d9eb      	bls.n	8005f30 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 8005f58:	f7ff fc74 	bl	8005844 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8005f5c:	4b0f      	ldr	r3, [pc, #60]	; (8005f9c <prvIdleTask+0x74>)
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	4b0f      	ldr	r3, [pc, #60]	; (8005fa0 <prvIdleTask+0x78>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d209      	bcs.n	8005f7c <prvIdleTask+0x54>
 8005f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f6c:	f383 8811 	msr	BASEPRI, r3
 8005f70:	f3bf 8f6f 	isb	sy
 8005f74:	f3bf 8f4f 	dsb	sy
 8005f78:	60bb      	str	r3, [r7, #8]
 8005f7a:	e7fe      	b.n	8005f7a <prvIdleTask+0x52>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8005f7c:	f7ff fc70 	bl	8005860 <prvGetExpectedIdleTime>
 8005f80:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d902      	bls.n	8005f8e <prvIdleTask+0x66>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 feed 	bl	8006d68 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 8005f8e:	f7ff fc9f 	bl	80058d0 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 8005f92:	e7cd      	b.n	8005f30 <prvIdleTask+0x8>
 8005f94:	200007f4 	.word	0x200007f4
 8005f98:	e000ed04 	.word	0xe000ed04
 8005f9c:	20000ce4 	.word	0x20000ce4
 8005fa0:	20000cc8 	.word	0x20000cc8

08005fa4 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 8005faa:	2301      	movs	r3, #1
 8005fac:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	71fb      	strb	r3, [r7, #7]

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8005fb2:	4b0f      	ldr	r3, [pc, #60]	; (8005ff0 <eTaskConfirmSleepModeStatus+0x4c>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	71fb      	strb	r3, [r7, #7]
 8005fbe:	e010      	b.n	8005fe2 <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 8005fc0:	4b0c      	ldr	r3, [pc, #48]	; (8005ff4 <eTaskConfirmSleepModeStatus+0x50>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d002      	beq.n	8005fce <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	71fb      	strb	r3, [r7, #7]
 8005fcc:	e009      	b.n	8005fe2 <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8005fce:	4b0a      	ldr	r3, [pc, #40]	; (8005ff8 <eTaskConfirmSleepModeStatus+0x54>)
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	4b0a      	ldr	r3, [pc, #40]	; (8005ffc <eTaskConfirmSleepModeStatus+0x58>)
 8005fd4:	6819      	ldr	r1, [r3, #0]
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	1acb      	subs	r3, r1, r3
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d101      	bne.n	8005fe2 <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 8005fde:	2302      	movs	r3, #2
 8005fe0:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 8005fe2:	79fb      	ldrb	r3, [r7, #7]
	}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	20000c84 	.word	0x20000c84
 8005ff4:	20000cd8 	.word	0x20000cd8
 8005ff8:	20000cb0 	.word	0x20000cb0
 8005ffc:	20000cc4 	.word	0x20000cc4

08006000 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006006:	2300      	movs	r3, #0
 8006008:	607b      	str	r3, [r7, #4]
 800600a:	e00c      	b.n	8006026 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	4613      	mov	r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	009b      	lsls	r3, r3, #2
 8006016:	4a12      	ldr	r2, [pc, #72]	; (8006060 <prvInitialiseTaskLists+0x60>)
 8006018:	4413      	add	r3, r2
 800601a:	4618      	mov	r0, r3
 800601c:	f7fe fb1c 	bl	8004658 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	3301      	adds	r3, #1
 8006024:	607b      	str	r3, [r7, #4]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2b37      	cmp	r3, #55	; 0x37
 800602a:	d9ef      	bls.n	800600c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800602c:	480d      	ldr	r0, [pc, #52]	; (8006064 <prvInitialiseTaskLists+0x64>)
 800602e:	f7fe fb13 	bl	8004658 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006032:	480d      	ldr	r0, [pc, #52]	; (8006068 <prvInitialiseTaskLists+0x68>)
 8006034:	f7fe fb10 	bl	8004658 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006038:	480c      	ldr	r0, [pc, #48]	; (800606c <prvInitialiseTaskLists+0x6c>)
 800603a:	f7fe fb0d 	bl	8004658 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800603e:	480c      	ldr	r0, [pc, #48]	; (8006070 <prvInitialiseTaskLists+0x70>)
 8006040:	f7fe fb0a 	bl	8004658 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006044:	480b      	ldr	r0, [pc, #44]	; (8006074 <prvInitialiseTaskLists+0x74>)
 8006046:	f7fe fb07 	bl	8004658 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800604a:	4b0b      	ldr	r3, [pc, #44]	; (8006078 <prvInitialiseTaskLists+0x78>)
 800604c:	4a05      	ldr	r2, [pc, #20]	; (8006064 <prvInitialiseTaskLists+0x64>)
 800604e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006050:	4b0a      	ldr	r3, [pc, #40]	; (800607c <prvInitialiseTaskLists+0x7c>)
 8006052:	4a05      	ldr	r2, [pc, #20]	; (8006068 <prvInitialiseTaskLists+0x68>)
 8006054:	601a      	str	r2, [r3, #0]
}
 8006056:	bf00      	nop
 8006058:	3708      	adds	r7, #8
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	200007f4 	.word	0x200007f4
 8006064:	20000c54 	.word	0x20000c54
 8006068:	20000c68 	.word	0x20000c68
 800606c:	20000c84 	.word	0x20000c84
 8006070:	20000c98 	.word	0x20000c98
 8006074:	20000cb0 	.word	0x20000cb0
 8006078:	20000c7c 	.word	0x20000c7c
 800607c:	20000c80 	.word	0x20000c80

08006080 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b082      	sub	sp, #8
 8006084:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006086:	e019      	b.n	80060bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006088:	f000 fdc0 	bl	8006c0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800608c:	4b0f      	ldr	r3, [pc, #60]	; (80060cc <prvCheckTasksWaitingTermination+0x4c>)
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	3304      	adds	r3, #4
 8006098:	4618      	mov	r0, r3
 800609a:	f7fe fb67 	bl	800476c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800609e:	4b0c      	ldr	r3, [pc, #48]	; (80060d0 <prvCheckTasksWaitingTermination+0x50>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	3b01      	subs	r3, #1
 80060a4:	4a0a      	ldr	r2, [pc, #40]	; (80060d0 <prvCheckTasksWaitingTermination+0x50>)
 80060a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80060a8:	4b0a      	ldr	r3, [pc, #40]	; (80060d4 <prvCheckTasksWaitingTermination+0x54>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	3b01      	subs	r3, #1
 80060ae:	4a09      	ldr	r2, [pc, #36]	; (80060d4 <prvCheckTasksWaitingTermination+0x54>)
 80060b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80060b2:	f000 fdd9 	bl	8006c68 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f80e 	bl	80060d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060bc:	4b05      	ldr	r3, [pc, #20]	; (80060d4 <prvCheckTasksWaitingTermination+0x54>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1e1      	bne.n	8006088 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80060c4:	bf00      	nop
 80060c6:	3708      	adds	r7, #8
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	20000c98 	.word	0x20000c98
 80060d0:	20000cc4 	.word	0x20000cc4
 80060d4:	20000cac 	.word	0x20000cac

080060d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d108      	bne.n	80060fc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ee:	4618      	mov	r0, r3
 80060f0:	f001 f84c 	bl	800718c <vPortFree>
				vPortFree( pxTCB );
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f001 f849 	bl	800718c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80060fa:	e017      	b.n	800612c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006102:	2b01      	cmp	r3, #1
 8006104:	d103      	bne.n	800610e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f001 f840 	bl	800718c <vPortFree>
	}
 800610c:	e00e      	b.n	800612c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006114:	2b02      	cmp	r3, #2
 8006116:	d009      	beq.n	800612c <prvDeleteTCB+0x54>
 8006118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800611c:	f383 8811 	msr	BASEPRI, r3
 8006120:	f3bf 8f6f 	isb	sy
 8006124:	f3bf 8f4f 	dsb	sy
 8006128:	60fb      	str	r3, [r7, #12]
 800612a:	e7fe      	b.n	800612a <prvDeleteTCB+0x52>
	}
 800612c:	bf00      	nop
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800613a:	4b0c      	ldr	r3, [pc, #48]	; (800616c <prvResetNextTaskUnblockTime+0x38>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d104      	bne.n	800614e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006144:	4b0a      	ldr	r3, [pc, #40]	; (8006170 <prvResetNextTaskUnblockTime+0x3c>)
 8006146:	f04f 32ff 	mov.w	r2, #4294967295
 800614a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800614c:	e008      	b.n	8006160 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800614e:	4b07      	ldr	r3, [pc, #28]	; (800616c <prvResetNextTaskUnblockTime+0x38>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	4a04      	ldr	r2, [pc, #16]	; (8006170 <prvResetNextTaskUnblockTime+0x3c>)
 800615e:	6013      	str	r3, [r2, #0]
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	20000c7c 	.word	0x20000c7c
 8006170:	20000ce4 	.word	0x20000ce4

08006174 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800617a:	4b0b      	ldr	r3, [pc, #44]	; (80061a8 <xTaskGetSchedulerState+0x34>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d102      	bne.n	8006188 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006182:	2301      	movs	r3, #1
 8006184:	607b      	str	r3, [r7, #4]
 8006186:	e008      	b.n	800619a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006188:	4b08      	ldr	r3, [pc, #32]	; (80061ac <xTaskGetSchedulerState+0x38>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d102      	bne.n	8006196 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006190:	2302      	movs	r3, #2
 8006192:	607b      	str	r3, [r7, #4]
 8006194:	e001      	b.n	800619a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006196:	2300      	movs	r3, #0
 8006198:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800619a:	687b      	ldr	r3, [r7, #4]
	}
 800619c:	4618      	mov	r0, r3
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr
 80061a8:	20000cd0 	.word	0x20000cd0
 80061ac:	20000cec 	.word	0x20000cec

080061b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80061bc:	2300      	movs	r3, #0
 80061be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d054      	beq.n	8006270 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80061c6:	4b2d      	ldr	r3, [pc, #180]	; (800627c <xTaskPriorityDisinherit+0xcc>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d009      	beq.n	80061e4 <xTaskPriorityDisinherit+0x34>
 80061d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d4:	f383 8811 	msr	BASEPRI, r3
 80061d8:	f3bf 8f6f 	isb	sy
 80061dc:	f3bf 8f4f 	dsb	sy
 80061e0:	60fb      	str	r3, [r7, #12]
 80061e2:	e7fe      	b.n	80061e2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d109      	bne.n	8006200 <xTaskPriorityDisinherit+0x50>
 80061ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f0:	f383 8811 	msr	BASEPRI, r3
 80061f4:	f3bf 8f6f 	isb	sy
 80061f8:	f3bf 8f4f 	dsb	sy
 80061fc:	60bb      	str	r3, [r7, #8]
 80061fe:	e7fe      	b.n	80061fe <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006204:	1e5a      	subs	r2, r3, #1
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006212:	429a      	cmp	r2, r3
 8006214:	d02c      	beq.n	8006270 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800621a:	2b00      	cmp	r3, #0
 800621c:	d128      	bne.n	8006270 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	3304      	adds	r3, #4
 8006222:	4618      	mov	r0, r3
 8006224:	f7fe faa2 	bl	800476c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006234:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006240:	4b0f      	ldr	r3, [pc, #60]	; (8006280 <xTaskPriorityDisinherit+0xd0>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	429a      	cmp	r2, r3
 8006246:	d903      	bls.n	8006250 <xTaskPriorityDisinherit+0xa0>
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800624c:	4a0c      	ldr	r2, [pc, #48]	; (8006280 <xTaskPriorityDisinherit+0xd0>)
 800624e:	6013      	str	r3, [r2, #0]
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006254:	4613      	mov	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4413      	add	r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	4a09      	ldr	r2, [pc, #36]	; (8006284 <xTaskPriorityDisinherit+0xd4>)
 800625e:	441a      	add	r2, r3
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	3304      	adds	r3, #4
 8006264:	4619      	mov	r1, r3
 8006266:	4610      	mov	r0, r2
 8006268:	f7fe fa23 	bl	80046b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800626c:	2301      	movs	r3, #1
 800626e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006270:	697b      	ldr	r3, [r7, #20]
	}
 8006272:	4618      	mov	r0, r3
 8006274:	3718      	adds	r7, #24
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	200007f0 	.word	0x200007f0
 8006280:	20000ccc 	.word	0x20000ccc
 8006284:	200007f4 	.word	0x200007f4

08006288 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006292:	4b21      	ldr	r3, [pc, #132]	; (8006318 <prvAddCurrentTaskToDelayedList+0x90>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006298:	4b20      	ldr	r3, [pc, #128]	; (800631c <prvAddCurrentTaskToDelayedList+0x94>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	3304      	adds	r3, #4
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fe fa64 	bl	800476c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062aa:	d10a      	bne.n	80062c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d007      	beq.n	80062c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062b2:	4b1a      	ldr	r3, [pc, #104]	; (800631c <prvAddCurrentTaskToDelayedList+0x94>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	3304      	adds	r3, #4
 80062b8:	4619      	mov	r1, r3
 80062ba:	4819      	ldr	r0, [pc, #100]	; (8006320 <prvAddCurrentTaskToDelayedList+0x98>)
 80062bc:	f7fe f9f9 	bl	80046b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062c0:	e026      	b.n	8006310 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062c2:	68fa      	ldr	r2, [r7, #12]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4413      	add	r3, r2
 80062c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80062ca:	4b14      	ldr	r3, [pc, #80]	; (800631c <prvAddCurrentTaskToDelayedList+0x94>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80062d2:	68ba      	ldr	r2, [r7, #8]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d209      	bcs.n	80062ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062da:	4b12      	ldr	r3, [pc, #72]	; (8006324 <prvAddCurrentTaskToDelayedList+0x9c>)
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	4b0f      	ldr	r3, [pc, #60]	; (800631c <prvAddCurrentTaskToDelayedList+0x94>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	3304      	adds	r3, #4
 80062e4:	4619      	mov	r1, r3
 80062e6:	4610      	mov	r0, r2
 80062e8:	f7fe fa07 	bl	80046fa <vListInsert>
}
 80062ec:	e010      	b.n	8006310 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062ee:	4b0e      	ldr	r3, [pc, #56]	; (8006328 <prvAddCurrentTaskToDelayedList+0xa0>)
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	4b0a      	ldr	r3, [pc, #40]	; (800631c <prvAddCurrentTaskToDelayedList+0x94>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	3304      	adds	r3, #4
 80062f8:	4619      	mov	r1, r3
 80062fa:	4610      	mov	r0, r2
 80062fc:	f7fe f9fd 	bl	80046fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006300:	4b0a      	ldr	r3, [pc, #40]	; (800632c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68ba      	ldr	r2, [r7, #8]
 8006306:	429a      	cmp	r2, r3
 8006308:	d202      	bcs.n	8006310 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800630a:	4a08      	ldr	r2, [pc, #32]	; (800632c <prvAddCurrentTaskToDelayedList+0xa4>)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	6013      	str	r3, [r2, #0]
}
 8006310:	bf00      	nop
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	20000cc8 	.word	0x20000cc8
 800631c:	200007f0 	.word	0x200007f0
 8006320:	20000cb0 	.word	0x20000cb0
 8006324:	20000c80 	.word	0x20000c80
 8006328:	20000c7c 	.word	0x20000c7c
 800632c:	20000ce4 	.word	0x20000ce4

08006330 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b08a      	sub	sp, #40	; 0x28
 8006334:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006336:	2300      	movs	r3, #0
 8006338:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800633a:	f000 faff 	bl	800693c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800633e:	4b1c      	ldr	r3, [pc, #112]	; (80063b0 <xTimerCreateTimerTask+0x80>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d021      	beq.n	800638a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006346:	2300      	movs	r3, #0
 8006348:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800634a:	2300      	movs	r3, #0
 800634c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800634e:	1d3a      	adds	r2, r7, #4
 8006350:	f107 0108 	add.w	r1, r7, #8
 8006354:	f107 030c 	add.w	r3, r7, #12
 8006358:	4618      	mov	r0, r3
 800635a:	f7fe f963 	bl	8004624 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800635e:	6879      	ldr	r1, [r7, #4]
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	9202      	str	r2, [sp, #8]
 8006366:	9301      	str	r3, [sp, #4]
 8006368:	2302      	movs	r3, #2
 800636a:	9300      	str	r3, [sp, #0]
 800636c:	2300      	movs	r3, #0
 800636e:	460a      	mov	r2, r1
 8006370:	4910      	ldr	r1, [pc, #64]	; (80063b4 <xTimerCreateTimerTask+0x84>)
 8006372:	4811      	ldr	r0, [pc, #68]	; (80063b8 <xTimerCreateTimerTask+0x88>)
 8006374:	f7fe ffb6 	bl	80052e4 <xTaskCreateStatic>
 8006378:	4602      	mov	r2, r0
 800637a:	4b10      	ldr	r3, [pc, #64]	; (80063bc <xTimerCreateTimerTask+0x8c>)
 800637c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800637e:	4b0f      	ldr	r3, [pc, #60]	; (80063bc <xTimerCreateTimerTask+0x8c>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006386:	2301      	movs	r3, #1
 8006388:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d109      	bne.n	80063a4 <xTimerCreateTimerTask+0x74>
 8006390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006394:	f383 8811 	msr	BASEPRI, r3
 8006398:	f3bf 8f6f 	isb	sy
 800639c:	f3bf 8f4f 	dsb	sy
 80063a0:	613b      	str	r3, [r7, #16]
 80063a2:	e7fe      	b.n	80063a2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80063a4:	697b      	ldr	r3, [r7, #20]
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3718      	adds	r7, #24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	20000d20 	.word	0x20000d20
 80063b4:	08007ce0 	.word	0x08007ce0
 80063b8:	080064f1 	.word	0x080064f1
 80063bc:	20000d24 	.word	0x20000d24

080063c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b08a      	sub	sp, #40	; 0x28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	607a      	str	r2, [r7, #4]
 80063cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80063ce:	2300      	movs	r3, #0
 80063d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d109      	bne.n	80063ec <xTimerGenericCommand+0x2c>
 80063d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063dc:	f383 8811 	msr	BASEPRI, r3
 80063e0:	f3bf 8f6f 	isb	sy
 80063e4:	f3bf 8f4f 	dsb	sy
 80063e8:	623b      	str	r3, [r7, #32]
 80063ea:	e7fe      	b.n	80063ea <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80063ec:	4b19      	ldr	r3, [pc, #100]	; (8006454 <xTimerGenericCommand+0x94>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d02a      	beq.n	800644a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	2b05      	cmp	r3, #5
 8006404:	dc18      	bgt.n	8006438 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006406:	f7ff feb5 	bl	8006174 <xTaskGetSchedulerState>
 800640a:	4603      	mov	r3, r0
 800640c:	2b02      	cmp	r3, #2
 800640e:	d109      	bne.n	8006424 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006410:	4b10      	ldr	r3, [pc, #64]	; (8006454 <xTimerGenericCommand+0x94>)
 8006412:	6818      	ldr	r0, [r3, #0]
 8006414:	f107 0110 	add.w	r1, r7, #16
 8006418:	2300      	movs	r3, #0
 800641a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800641c:	f7fe fb0e 	bl	8004a3c <xQueueGenericSend>
 8006420:	6278      	str	r0, [r7, #36]	; 0x24
 8006422:	e012      	b.n	800644a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006424:	4b0b      	ldr	r3, [pc, #44]	; (8006454 <xTimerGenericCommand+0x94>)
 8006426:	6818      	ldr	r0, [r3, #0]
 8006428:	f107 0110 	add.w	r1, r7, #16
 800642c:	2300      	movs	r3, #0
 800642e:	2200      	movs	r2, #0
 8006430:	f7fe fb04 	bl	8004a3c <xQueueGenericSend>
 8006434:	6278      	str	r0, [r7, #36]	; 0x24
 8006436:	e008      	b.n	800644a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006438:	4b06      	ldr	r3, [pc, #24]	; (8006454 <xTimerGenericCommand+0x94>)
 800643a:	6818      	ldr	r0, [r3, #0]
 800643c:	f107 0110 	add.w	r1, r7, #16
 8006440:	2300      	movs	r3, #0
 8006442:	683a      	ldr	r2, [r7, #0]
 8006444:	f7fe fbf4 	bl	8004c30 <xQueueGenericSendFromISR>
 8006448:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800644c:	4618      	mov	r0, r3
 800644e:	3728      	adds	r7, #40	; 0x28
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	20000d20 	.word	0x20000d20

08006458 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b088      	sub	sp, #32
 800645c:	af02      	add	r7, sp, #8
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006462:	4b22      	ldr	r3, [pc, #136]	; (80064ec <prvProcessExpiredTimer+0x94>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	3304      	adds	r3, #4
 8006470:	4618      	mov	r0, r3
 8006472:	f7fe f97b 	bl	800476c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800647c:	f003 0304 	and.w	r3, r3, #4
 8006480:	2b00      	cmp	r3, #0
 8006482:	d021      	beq.n	80064c8 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	699a      	ldr	r2, [r3, #24]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	18d1      	adds	r1, r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	683a      	ldr	r2, [r7, #0]
 8006490:	6978      	ldr	r0, [r7, #20]
 8006492:	f000 f8d1 	bl	8006638 <prvInsertTimerInActiveList>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01e      	beq.n	80064da <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800649c:	2300      	movs	r3, #0
 800649e:	9300      	str	r3, [sp, #0]
 80064a0:	2300      	movs	r3, #0
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	2100      	movs	r1, #0
 80064a6:	6978      	ldr	r0, [r7, #20]
 80064a8:	f7ff ff8a 	bl	80063c0 <xTimerGenericCommand>
 80064ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d112      	bne.n	80064da <prvProcessExpiredTimer+0x82>
 80064b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	60fb      	str	r3, [r7, #12]
 80064c6:	e7fe      	b.n	80064c6 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064ce:	f023 0301 	bic.w	r3, r3, #1
 80064d2:	b2da      	uxtb	r2, r3
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	6a1b      	ldr	r3, [r3, #32]
 80064de:	6978      	ldr	r0, [r7, #20]
 80064e0:	4798      	blx	r3
}
 80064e2:	bf00      	nop
 80064e4:	3718      	adds	r7, #24
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	20000d18 	.word	0x20000d18

080064f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80064f8:	f107 0308 	add.w	r3, r7, #8
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 f857 	bl	80065b0 <prvGetNextExpireTime>
 8006502:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	4619      	mov	r1, r3
 8006508:	68f8      	ldr	r0, [r7, #12]
 800650a:	f000 f803 	bl	8006514 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800650e:	f000 f8d5 	bl	80066bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006512:	e7f1      	b.n	80064f8 <prvTimerTask+0x8>

08006514 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800651e:	f7ff f991 	bl	8005844 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006522:	f107 0308 	add.w	r3, r7, #8
 8006526:	4618      	mov	r0, r3
 8006528:	f000 f866 	bl	80065f8 <prvSampleTimeNow>
 800652c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d130      	bne.n	8006596 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d10a      	bne.n	8006550 <prvProcessTimerOrBlockTask+0x3c>
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	429a      	cmp	r2, r3
 8006540:	d806      	bhi.n	8006550 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006542:	f7ff f9c5 	bl	80058d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006546:	68f9      	ldr	r1, [r7, #12]
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f7ff ff85 	bl	8006458 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800654e:	e024      	b.n	800659a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d008      	beq.n	8006568 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006556:	4b13      	ldr	r3, [pc, #76]	; (80065a4 <prvProcessTimerOrBlockTask+0x90>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d101      	bne.n	8006564 <prvProcessTimerOrBlockTask+0x50>
 8006560:	2301      	movs	r3, #1
 8006562:	e000      	b.n	8006566 <prvProcessTimerOrBlockTask+0x52>
 8006564:	2300      	movs	r3, #0
 8006566:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006568:	4b0f      	ldr	r3, [pc, #60]	; (80065a8 <prvProcessTimerOrBlockTask+0x94>)
 800656a:	6818      	ldr	r0, [r3, #0]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	4619      	mov	r1, r3
 8006576:	f7fe fe81 	bl	800527c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800657a:	f7ff f9a9 	bl	80058d0 <xTaskResumeAll>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d10a      	bne.n	800659a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006584:	4b09      	ldr	r3, [pc, #36]	; (80065ac <prvProcessTimerOrBlockTask+0x98>)
 8006586:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800658a:	601a      	str	r2, [r3, #0]
 800658c:	f3bf 8f4f 	dsb	sy
 8006590:	f3bf 8f6f 	isb	sy
}
 8006594:	e001      	b.n	800659a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006596:	f7ff f99b 	bl	80058d0 <xTaskResumeAll>
}
 800659a:	bf00      	nop
 800659c:	3710      	adds	r7, #16
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	20000d1c 	.word	0x20000d1c
 80065a8:	20000d20 	.word	0x20000d20
 80065ac:	e000ed04 	.word	0xe000ed04

080065b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80065b0:	b480      	push	{r7}
 80065b2:	b085      	sub	sp, #20
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80065b8:	4b0e      	ldr	r3, [pc, #56]	; (80065f4 <prvGetNextExpireTime+0x44>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d101      	bne.n	80065c6 <prvGetNextExpireTime+0x16>
 80065c2:	2201      	movs	r2, #1
 80065c4:	e000      	b.n	80065c8 <prvGetNextExpireTime+0x18>
 80065c6:	2200      	movs	r2, #0
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d105      	bne.n	80065e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065d4:	4b07      	ldr	r3, [pc, #28]	; (80065f4 <prvGetNextExpireTime+0x44>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	60fb      	str	r3, [r7, #12]
 80065de:	e001      	b.n	80065e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80065e0:	2300      	movs	r3, #0
 80065e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80065e4:	68fb      	ldr	r3, [r7, #12]
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3714      	adds	r7, #20
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	20000d18 	.word	0x20000d18

080065f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006600:	f7ff fa02 	bl	8005a08 <xTaskGetTickCount>
 8006604:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006606:	4b0b      	ldr	r3, [pc, #44]	; (8006634 <prvSampleTimeNow+0x3c>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	429a      	cmp	r2, r3
 800660e:	d205      	bcs.n	800661c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006610:	f000 f930 	bl	8006874 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	601a      	str	r2, [r3, #0]
 800661a:	e002      	b.n	8006622 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006622:	4a04      	ldr	r2, [pc, #16]	; (8006634 <prvSampleTimeNow+0x3c>)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006628:	68fb      	ldr	r3, [r7, #12]
}
 800662a:	4618      	mov	r0, r3
 800662c:	3710      	adds	r7, #16
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
 8006632:	bf00      	nop
 8006634:	20000d28 	.word	0x20000d28

08006638 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	607a      	str	r2, [r7, #4]
 8006644:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006646:	2300      	movs	r3, #0
 8006648:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	68ba      	ldr	r2, [r7, #8]
 800664e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006656:	68ba      	ldr	r2, [r7, #8]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	429a      	cmp	r2, r3
 800665c:	d812      	bhi.n	8006684 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	1ad2      	subs	r2, r2, r3
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	429a      	cmp	r2, r3
 800666a:	d302      	bcc.n	8006672 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800666c:	2301      	movs	r3, #1
 800666e:	617b      	str	r3, [r7, #20]
 8006670:	e01b      	b.n	80066aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006672:	4b10      	ldr	r3, [pc, #64]	; (80066b4 <prvInsertTimerInActiveList+0x7c>)
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	3304      	adds	r3, #4
 800667a:	4619      	mov	r1, r3
 800667c:	4610      	mov	r0, r2
 800667e:	f7fe f83c 	bl	80046fa <vListInsert>
 8006682:	e012      	b.n	80066aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	429a      	cmp	r2, r3
 800668a:	d206      	bcs.n	800669a <prvInsertTimerInActiveList+0x62>
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	429a      	cmp	r2, r3
 8006692:	d302      	bcc.n	800669a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006694:	2301      	movs	r3, #1
 8006696:	617b      	str	r3, [r7, #20]
 8006698:	e007      	b.n	80066aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800669a:	4b07      	ldr	r3, [pc, #28]	; (80066b8 <prvInsertTimerInActiveList+0x80>)
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	3304      	adds	r3, #4
 80066a2:	4619      	mov	r1, r3
 80066a4:	4610      	mov	r0, r2
 80066a6:	f7fe f828 	bl	80046fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 80066aa:	697b      	ldr	r3, [r7, #20]
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3718      	adds	r7, #24
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	20000d1c 	.word	0x20000d1c
 80066b8:	20000d18 	.word	0x20000d18

080066bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b08e      	sub	sp, #56	; 0x38
 80066c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80066c2:	e0c6      	b.n	8006852 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	da17      	bge.n	80066fa <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80066ca:	1d3b      	adds	r3, r7, #4
 80066cc:	3304      	adds	r3, #4
 80066ce:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80066d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d109      	bne.n	80066ea <prvProcessReceivedCommands+0x2e>
 80066d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066da:	f383 8811 	msr	BASEPRI, r3
 80066de:	f3bf 8f6f 	isb	sy
 80066e2:	f3bf 8f4f 	dsb	sy
 80066e6:	61fb      	str	r3, [r7, #28]
 80066e8:	e7fe      	b.n	80066e8 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80066ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066f0:	6850      	ldr	r0, [r2, #4]
 80066f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066f4:	6892      	ldr	r2, [r2, #8]
 80066f6:	4611      	mov	r1, r2
 80066f8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f2c0 80a7 	blt.w	8006850 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d004      	beq.n	8006718 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800670e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006710:	3304      	adds	r3, #4
 8006712:	4618      	mov	r0, r3
 8006714:	f7fe f82a 	bl	800476c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006718:	463b      	mov	r3, r7
 800671a:	4618      	mov	r0, r3
 800671c:	f7ff ff6c 	bl	80065f8 <prvSampleTimeNow>
 8006720:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2b09      	cmp	r3, #9
 8006726:	f200 8094 	bhi.w	8006852 <prvProcessReceivedCommands+0x196>
 800672a:	a201      	add	r2, pc, #4	; (adr r2, 8006730 <prvProcessReceivedCommands+0x74>)
 800672c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006730:	08006759 	.word	0x08006759
 8006734:	08006759 	.word	0x08006759
 8006738:	08006759 	.word	0x08006759
 800673c:	080067cb 	.word	0x080067cb
 8006740:	080067df 	.word	0x080067df
 8006744:	08006827 	.word	0x08006827
 8006748:	08006759 	.word	0x08006759
 800674c:	08006759 	.word	0x08006759
 8006750:	080067cb 	.word	0x080067cb
 8006754:	080067df 	.word	0x080067df
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800675e:	f043 0301 	orr.w	r3, r3, #1
 8006762:	b2da      	uxtb	r2, r3
 8006764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006766:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800676e:	699b      	ldr	r3, [r3, #24]
 8006770:	18d1      	adds	r1, r2, r3
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006776:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006778:	f7ff ff5e 	bl	8006638 <prvInsertTimerInActiveList>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d067      	beq.n	8006852 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006788:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800678a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800678c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006790:	f003 0304 	and.w	r3, r3, #4
 8006794:	2b00      	cmp	r3, #0
 8006796:	d05c      	beq.n	8006852 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006798:	68ba      	ldr	r2, [r7, #8]
 800679a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	441a      	add	r2, r3
 80067a0:	2300      	movs	r3, #0
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	2300      	movs	r3, #0
 80067a6:	2100      	movs	r1, #0
 80067a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067aa:	f7ff fe09 	bl	80063c0 <xTimerGenericCommand>
 80067ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80067b0:	6a3b      	ldr	r3, [r7, #32]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d14d      	bne.n	8006852 <prvProcessReceivedCommands+0x196>
 80067b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ba:	f383 8811 	msr	BASEPRI, r3
 80067be:	f3bf 8f6f 	isb	sy
 80067c2:	f3bf 8f4f 	dsb	sy
 80067c6:	61bb      	str	r3, [r7, #24]
 80067c8:	e7fe      	b.n	80067c8 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80067ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067d0:	f023 0301 	bic.w	r3, r3, #1
 80067d4:	b2da      	uxtb	r2, r3
 80067d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80067dc:	e039      	b.n	8006852 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80067de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067e4:	f043 0301 	orr.w	r3, r3, #1
 80067e8:	b2da      	uxtb	r2, r3
 80067ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80067f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f8:	699b      	ldr	r3, [r3, #24]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d109      	bne.n	8006812 <prvProcessReceivedCommands+0x156>
 80067fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	617b      	str	r3, [r7, #20]
 8006810:	e7fe      	b.n	8006810 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006814:	699a      	ldr	r2, [r3, #24]
 8006816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006818:	18d1      	adds	r1, r2, r3
 800681a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800681e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006820:	f7ff ff0a 	bl	8006638 <prvInsertTimerInActiveList>
					break;
 8006824:	e015      	b.n	8006852 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006828:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800682c:	f003 0302 	and.w	r3, r3, #2
 8006830:	2b00      	cmp	r3, #0
 8006832:	d103      	bne.n	800683c <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8006834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006836:	f000 fca9 	bl	800718c <vPortFree>
 800683a:	e00a      	b.n	8006852 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800683c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800683e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006842:	f023 0301 	bic.w	r3, r3, #1
 8006846:	b2da      	uxtb	r2, r3
 8006848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800684e:	e000      	b.n	8006852 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006850:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006852:	4b07      	ldr	r3, [pc, #28]	; (8006870 <prvProcessReceivedCommands+0x1b4>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	1d39      	adds	r1, r7, #4
 8006858:	2200      	movs	r2, #0
 800685a:	4618      	mov	r0, r3
 800685c:	f7fe fa7c 	bl	8004d58 <xQueueReceive>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	f47f af2e 	bne.w	80066c4 <prvProcessReceivedCommands+0x8>
	}
}
 8006868:	bf00      	nop
 800686a:	3730      	adds	r7, #48	; 0x30
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}
 8006870:	20000d20 	.word	0x20000d20

08006874 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800687a:	e047      	b.n	800690c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800687c:	4b2d      	ldr	r3, [pc, #180]	; (8006934 <prvSwitchTimerLists+0xc0>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006886:	4b2b      	ldr	r3, [pc, #172]	; (8006934 <prvSwitchTimerLists+0xc0>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	3304      	adds	r3, #4
 8006894:	4618      	mov	r0, r3
 8006896:	f7fd ff69 	bl	800476c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d02d      	beq.n	800690c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	4413      	add	r3, r2
 80068b8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80068ba:	68ba      	ldr	r2, [r7, #8]
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d90e      	bls.n	80068e0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	68ba      	ldr	r2, [r7, #8]
 80068c6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068ce:	4b19      	ldr	r3, [pc, #100]	; (8006934 <prvSwitchTimerLists+0xc0>)
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	3304      	adds	r3, #4
 80068d6:	4619      	mov	r1, r3
 80068d8:	4610      	mov	r0, r2
 80068da:	f7fd ff0e 	bl	80046fa <vListInsert>
 80068de:	e015      	b.n	800690c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068e0:	2300      	movs	r3, #0
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	2300      	movs	r3, #0
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	2100      	movs	r1, #0
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	f7ff fd68 	bl	80063c0 <xTimerGenericCommand>
 80068f0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d109      	bne.n	800690c <prvSwitchTimerLists+0x98>
 80068f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068fc:	f383 8811 	msr	BASEPRI, r3
 8006900:	f3bf 8f6f 	isb	sy
 8006904:	f3bf 8f4f 	dsb	sy
 8006908:	603b      	str	r3, [r7, #0]
 800690a:	e7fe      	b.n	800690a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800690c:	4b09      	ldr	r3, [pc, #36]	; (8006934 <prvSwitchTimerLists+0xc0>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1b2      	bne.n	800687c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006916:	4b07      	ldr	r3, [pc, #28]	; (8006934 <prvSwitchTimerLists+0xc0>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800691c:	4b06      	ldr	r3, [pc, #24]	; (8006938 <prvSwitchTimerLists+0xc4>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a04      	ldr	r2, [pc, #16]	; (8006934 <prvSwitchTimerLists+0xc0>)
 8006922:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006924:	4a04      	ldr	r2, [pc, #16]	; (8006938 <prvSwitchTimerLists+0xc4>)
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	6013      	str	r3, [r2, #0]
}
 800692a:	bf00      	nop
 800692c:	3718      	adds	r7, #24
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	20000d18 	.word	0x20000d18
 8006938:	20000d1c 	.word	0x20000d1c

0800693c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006942:	f000 f963 	bl	8006c0c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006946:	4b15      	ldr	r3, [pc, #84]	; (800699c <prvCheckForValidListAndQueue+0x60>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d120      	bne.n	8006990 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800694e:	4814      	ldr	r0, [pc, #80]	; (80069a0 <prvCheckForValidListAndQueue+0x64>)
 8006950:	f7fd fe82 	bl	8004658 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006954:	4813      	ldr	r0, [pc, #76]	; (80069a4 <prvCheckForValidListAndQueue+0x68>)
 8006956:	f7fd fe7f 	bl	8004658 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800695a:	4b13      	ldr	r3, [pc, #76]	; (80069a8 <prvCheckForValidListAndQueue+0x6c>)
 800695c:	4a10      	ldr	r2, [pc, #64]	; (80069a0 <prvCheckForValidListAndQueue+0x64>)
 800695e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006960:	4b12      	ldr	r3, [pc, #72]	; (80069ac <prvCheckForValidListAndQueue+0x70>)
 8006962:	4a10      	ldr	r2, [pc, #64]	; (80069a4 <prvCheckForValidListAndQueue+0x68>)
 8006964:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006966:	2300      	movs	r3, #0
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	4b11      	ldr	r3, [pc, #68]	; (80069b0 <prvCheckForValidListAndQueue+0x74>)
 800696c:	4a11      	ldr	r2, [pc, #68]	; (80069b4 <prvCheckForValidListAndQueue+0x78>)
 800696e:	2110      	movs	r1, #16
 8006970:	200a      	movs	r0, #10
 8006972:	f7fd ff8d 	bl	8004890 <xQueueGenericCreateStatic>
 8006976:	4602      	mov	r2, r0
 8006978:	4b08      	ldr	r3, [pc, #32]	; (800699c <prvCheckForValidListAndQueue+0x60>)
 800697a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800697c:	4b07      	ldr	r3, [pc, #28]	; (800699c <prvCheckForValidListAndQueue+0x60>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d005      	beq.n	8006990 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006984:	4b05      	ldr	r3, [pc, #20]	; (800699c <prvCheckForValidListAndQueue+0x60>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	490b      	ldr	r1, [pc, #44]	; (80069b8 <prvCheckForValidListAndQueue+0x7c>)
 800698a:	4618      	mov	r0, r3
 800698c:	f7fe fc4e 	bl	800522c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006990:	f000 f96a 	bl	8006c68 <vPortExitCritical>
}
 8006994:	bf00      	nop
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	20000d20 	.word	0x20000d20
 80069a0:	20000cf0 	.word	0x20000cf0
 80069a4:	20000d04 	.word	0x20000d04
 80069a8:	20000d18 	.word	0x20000d18
 80069ac:	20000d1c 	.word	0x20000d1c
 80069b0:	20000dcc 	.word	0x20000dcc
 80069b4:	20000d2c 	.word	0x20000d2c
 80069b8:	08007ce8 	.word	0x08007ce8

080069bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	3b04      	subs	r3, #4
 80069cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80069d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	3b04      	subs	r3, #4
 80069da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	f023 0201 	bic.w	r2, r3, #1
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	3b04      	subs	r3, #4
 80069ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80069ec:	4a0c      	ldr	r2, [pc, #48]	; (8006a20 <pxPortInitialiseStack+0x64>)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	3b14      	subs	r3, #20
 80069f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	3b04      	subs	r3, #4
 8006a02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f06f 0202 	mvn.w	r2, #2
 8006a0a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	3b20      	subs	r3, #32
 8006a10:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006a12:	68fb      	ldr	r3, [r7, #12]
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3714      	adds	r7, #20
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr
 8006a20:	08006a25 	.word	0x08006a25

08006a24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006a24:	b480      	push	{r7}
 8006a26:	b085      	sub	sp, #20
 8006a28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006a2e:	4b11      	ldr	r3, [pc, #68]	; (8006a74 <prvTaskExitError+0x50>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a36:	d009      	beq.n	8006a4c <prvTaskExitError+0x28>
 8006a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3c:	f383 8811 	msr	BASEPRI, r3
 8006a40:	f3bf 8f6f 	isb	sy
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	60fb      	str	r3, [r7, #12]
 8006a4a:	e7fe      	b.n	8006a4a <prvTaskExitError+0x26>
 8006a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006a5e:	bf00      	nop
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d0fc      	beq.n	8006a60 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a66:	bf00      	nop
 8006a68:	3714      	adds	r7, #20
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr
 8006a72:	bf00      	nop
 8006a74:	200000ac 	.word	0x200000ac
	...

08006a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a80:	4b07      	ldr	r3, [pc, #28]	; (8006aa0 <pxCurrentTCBConst2>)
 8006a82:	6819      	ldr	r1, [r3, #0]
 8006a84:	6808      	ldr	r0, [r1, #0]
 8006a86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8a:	f380 8809 	msr	PSP, r0
 8006a8e:	f3bf 8f6f 	isb	sy
 8006a92:	f04f 0000 	mov.w	r0, #0
 8006a96:	f380 8811 	msr	BASEPRI, r0
 8006a9a:	4770      	bx	lr
 8006a9c:	f3af 8000 	nop.w

08006aa0 <pxCurrentTCBConst2>:
 8006aa0:	200007f0 	.word	0x200007f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop

08006aa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006aa8:	4808      	ldr	r0, [pc, #32]	; (8006acc <prvPortStartFirstTask+0x24>)
 8006aaa:	6800      	ldr	r0, [r0, #0]
 8006aac:	6800      	ldr	r0, [r0, #0]
 8006aae:	f380 8808 	msr	MSP, r0
 8006ab2:	f04f 0000 	mov.w	r0, #0
 8006ab6:	f380 8814 	msr	CONTROL, r0
 8006aba:	b662      	cpsie	i
 8006abc:	b661      	cpsie	f
 8006abe:	f3bf 8f4f 	dsb	sy
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	df00      	svc	0
 8006ac8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006aca:	bf00      	nop
 8006acc:	e000ed08 	.word	0xe000ed08

08006ad0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b086      	sub	sp, #24
 8006ad4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006ad6:	4b44      	ldr	r3, [pc, #272]	; (8006be8 <xPortStartScheduler+0x118>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a44      	ldr	r2, [pc, #272]	; (8006bec <xPortStartScheduler+0x11c>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d109      	bne.n	8006af4 <xPortStartScheduler+0x24>
 8006ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae4:	f383 8811 	msr	BASEPRI, r3
 8006ae8:	f3bf 8f6f 	isb	sy
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	613b      	str	r3, [r7, #16]
 8006af2:	e7fe      	b.n	8006af2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006af4:	4b3c      	ldr	r3, [pc, #240]	; (8006be8 <xPortStartScheduler+0x118>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a3d      	ldr	r2, [pc, #244]	; (8006bf0 <xPortStartScheduler+0x120>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d109      	bne.n	8006b12 <xPortStartScheduler+0x42>
 8006afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	60fb      	str	r3, [r7, #12]
 8006b10:	e7fe      	b.n	8006b10 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006b12:	4b38      	ldr	r3, [pc, #224]	; (8006bf4 <xPortStartScheduler+0x124>)
 8006b14:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	22ff      	movs	r2, #255	; 0xff
 8006b22:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006b2c:	78fb      	ldrb	r3, [r7, #3]
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006b34:	b2da      	uxtb	r2, r3
 8006b36:	4b30      	ldr	r3, [pc, #192]	; (8006bf8 <xPortStartScheduler+0x128>)
 8006b38:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006b3a:	4b30      	ldr	r3, [pc, #192]	; (8006bfc <xPortStartScheduler+0x12c>)
 8006b3c:	2207      	movs	r2, #7
 8006b3e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b40:	e009      	b.n	8006b56 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8006b42:	4b2e      	ldr	r3, [pc, #184]	; (8006bfc <xPortStartScheduler+0x12c>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	3b01      	subs	r3, #1
 8006b48:	4a2c      	ldr	r2, [pc, #176]	; (8006bfc <xPortStartScheduler+0x12c>)
 8006b4a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006b4c:	78fb      	ldrb	r3, [r7, #3]
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	005b      	lsls	r3, r3, #1
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b56:	78fb      	ldrb	r3, [r7, #3]
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b5e:	2b80      	cmp	r3, #128	; 0x80
 8006b60:	d0ef      	beq.n	8006b42 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006b62:	4b26      	ldr	r3, [pc, #152]	; (8006bfc <xPortStartScheduler+0x12c>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f1c3 0307 	rsb	r3, r3, #7
 8006b6a:	2b04      	cmp	r3, #4
 8006b6c:	d009      	beq.n	8006b82 <xPortStartScheduler+0xb2>
 8006b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b72:	f383 8811 	msr	BASEPRI, r3
 8006b76:	f3bf 8f6f 	isb	sy
 8006b7a:	f3bf 8f4f 	dsb	sy
 8006b7e:	60bb      	str	r3, [r7, #8]
 8006b80:	e7fe      	b.n	8006b80 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b82:	4b1e      	ldr	r3, [pc, #120]	; (8006bfc <xPortStartScheduler+0x12c>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	021b      	lsls	r3, r3, #8
 8006b88:	4a1c      	ldr	r2, [pc, #112]	; (8006bfc <xPortStartScheduler+0x12c>)
 8006b8a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b8c:	4b1b      	ldr	r3, [pc, #108]	; (8006bfc <xPortStartScheduler+0x12c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006b94:	4a19      	ldr	r2, [pc, #100]	; (8006bfc <xPortStartScheduler+0x12c>)
 8006b96:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	b2da      	uxtb	r2, r3
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006ba0:	4b17      	ldr	r3, [pc, #92]	; (8006c00 <xPortStartScheduler+0x130>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a16      	ldr	r2, [pc, #88]	; (8006c00 <xPortStartScheduler+0x130>)
 8006ba6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006baa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006bac:	4b14      	ldr	r3, [pc, #80]	; (8006c00 <xPortStartScheduler+0x130>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a13      	ldr	r2, [pc, #76]	; (8006c00 <xPortStartScheduler+0x130>)
 8006bb2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006bb6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006bb8:	f000 f9a2 	bl	8006f00 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006bbc:	4b11      	ldr	r3, [pc, #68]	; (8006c04 <xPortStartScheduler+0x134>)
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006bc2:	f000 f9d9 	bl	8006f78 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006bc6:	4b10      	ldr	r3, [pc, #64]	; (8006c08 <xPortStartScheduler+0x138>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a0f      	ldr	r2, [pc, #60]	; (8006c08 <xPortStartScheduler+0x138>)
 8006bcc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006bd0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006bd2:	f7ff ff69 	bl	8006aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006bd6:	f7ff f817 	bl	8005c08 <vTaskSwitchContext>
	prvTaskExitError();
 8006bda:	f7ff ff23 	bl	8006a24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3718      	adds	r7, #24
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	e000ed00 	.word	0xe000ed00
 8006bec:	410fc271 	.word	0x410fc271
 8006bf0:	410fc270 	.word	0x410fc270
 8006bf4:	e000e400 	.word	0xe000e400
 8006bf8:	20000e28 	.word	0x20000e28
 8006bfc:	20000e2c 	.word	0x20000e2c
 8006c00:	e000ed20 	.word	0xe000ed20
 8006c04:	200000ac 	.word	0x200000ac
 8006c08:	e000ef34 	.word	0xe000ef34

08006c0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c16:	f383 8811 	msr	BASEPRI, r3
 8006c1a:	f3bf 8f6f 	isb	sy
 8006c1e:	f3bf 8f4f 	dsb	sy
 8006c22:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006c24:	4b0e      	ldr	r3, [pc, #56]	; (8006c60 <vPortEnterCritical+0x54>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	4a0d      	ldr	r2, [pc, #52]	; (8006c60 <vPortEnterCritical+0x54>)
 8006c2c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006c2e:	4b0c      	ldr	r3, [pc, #48]	; (8006c60 <vPortEnterCritical+0x54>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d10e      	bne.n	8006c54 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006c36:	4b0b      	ldr	r3, [pc, #44]	; (8006c64 <vPortEnterCritical+0x58>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d009      	beq.n	8006c54 <vPortEnterCritical+0x48>
 8006c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c44:	f383 8811 	msr	BASEPRI, r3
 8006c48:	f3bf 8f6f 	isb	sy
 8006c4c:	f3bf 8f4f 	dsb	sy
 8006c50:	603b      	str	r3, [r7, #0]
 8006c52:	e7fe      	b.n	8006c52 <vPortEnterCritical+0x46>
	}
}
 8006c54:	bf00      	nop
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr
 8006c60:	200000ac 	.word	0x200000ac
 8006c64:	e000ed04 	.word	0xe000ed04

08006c68 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c6e:	4b11      	ldr	r3, [pc, #68]	; (8006cb4 <vPortExitCritical+0x4c>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d109      	bne.n	8006c8a <vPortExitCritical+0x22>
 8006c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c7a:	f383 8811 	msr	BASEPRI, r3
 8006c7e:	f3bf 8f6f 	isb	sy
 8006c82:	f3bf 8f4f 	dsb	sy
 8006c86:	607b      	str	r3, [r7, #4]
 8006c88:	e7fe      	b.n	8006c88 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006c8a:	4b0a      	ldr	r3, [pc, #40]	; (8006cb4 <vPortExitCritical+0x4c>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	4a08      	ldr	r2, [pc, #32]	; (8006cb4 <vPortExitCritical+0x4c>)
 8006c92:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c94:	4b07      	ldr	r3, [pc, #28]	; (8006cb4 <vPortExitCritical+0x4c>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d104      	bne.n	8006ca6 <vPortExitCritical+0x3e>
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ca6:	bf00      	nop
 8006ca8:	370c      	adds	r7, #12
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	200000ac 	.word	0x200000ac
	...

08006cc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006cc0:	f3ef 8009 	mrs	r0, PSP
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	4b15      	ldr	r3, [pc, #84]	; (8006d20 <pxCurrentTCBConst>)
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	f01e 0f10 	tst.w	lr, #16
 8006cd0:	bf08      	it	eq
 8006cd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006cd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cda:	6010      	str	r0, [r2, #0]
 8006cdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006ce0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006ce4:	f380 8811 	msr	BASEPRI, r0
 8006ce8:	f3bf 8f4f 	dsb	sy
 8006cec:	f3bf 8f6f 	isb	sy
 8006cf0:	f7fe ff8a 	bl	8005c08 <vTaskSwitchContext>
 8006cf4:	f04f 0000 	mov.w	r0, #0
 8006cf8:	f380 8811 	msr	BASEPRI, r0
 8006cfc:	bc09      	pop	{r0, r3}
 8006cfe:	6819      	ldr	r1, [r3, #0]
 8006d00:	6808      	ldr	r0, [r1, #0]
 8006d02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d06:	f01e 0f10 	tst.w	lr, #16
 8006d0a:	bf08      	it	eq
 8006d0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006d10:	f380 8809 	msr	PSP, r0
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	f3af 8000 	nop.w

08006d20 <pxCurrentTCBConst>:
 8006d20:	200007f0 	.word	0x200007f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006d24:	bf00      	nop
 8006d26:	bf00      	nop

08006d28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006d40:	f7fe feaa 	bl	8005a98 <xTaskIncrementTick>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d003      	beq.n	8006d52 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006d4a:	4b06      	ldr	r3, [pc, #24]	; (8006d64 <xPortSysTickHandler+0x3c>)
 8006d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d50:	601a      	str	r2, [r3, #0]
 8006d52:	2300      	movs	r3, #0
 8006d54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8006d5c:	bf00      	nop
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	e000ed04 	.word	0xe000ed04

08006d68 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b088      	sub	sp, #32
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	4b5d      	ldr	r3, [pc, #372]	; (8006ee8 <vPortSuppressTicksAndSleep+0x180>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d902      	bls.n	8006d80 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 8006d7a:	4b5b      	ldr	r3, [pc, #364]	; (8006ee8 <vPortSuppressTicksAndSleep+0x180>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8006d80:	4b5a      	ldr	r3, [pc, #360]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a59      	ldr	r2, [pc, #356]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006d86:	f023 0301 	bic.w	r3, r3, #1
 8006d8a:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8006d8c:	4b58      	ldr	r3, [pc, #352]	; (8006ef0 <vPortSuppressTicksAndSleep+0x188>)
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	3b01      	subs	r3, #1
 8006d94:	4957      	ldr	r1, [pc, #348]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006d96:	6809      	ldr	r1, [r1, #0]
 8006d98:	fb01 f303 	mul.w	r3, r1, r3
 8006d9c:	4413      	add	r3, r2
 8006d9e:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 8006da0:	4b55      	ldr	r3, [pc, #340]	; (8006ef8 <vPortSuppressTicksAndSleep+0x190>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	69fa      	ldr	r2, [r7, #28]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d904      	bls.n	8006db4 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 8006daa:	4b53      	ldr	r3, [pc, #332]	; (8006ef8 <vPortSuppressTicksAndSleep+0x190>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	69fa      	ldr	r2, [r7, #28]
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 8006db4:	b672      	cpsid	i
		__asm volatile( "dsb" );
 8006db6:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 8006dba:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8006dbe:	f7ff f8f1 	bl	8005fa4 <eTaskConfirmSleepModeStatus>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d110      	bne.n	8006dea <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8006dc8:	4b49      	ldr	r3, [pc, #292]	; (8006ef0 <vPortSuppressTicksAndSleep+0x188>)
 8006dca:	4a4c      	ldr	r2, [pc, #304]	; (8006efc <vPortSuppressTicksAndSleep+0x194>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8006dd0:	4b46      	ldr	r3, [pc, #280]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a45      	ldr	r2, [pc, #276]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006dd6:	f043 0301 	orr.w	r3, r3, #1
 8006dda:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8006ddc:	4b45      	ldr	r3, [pc, #276]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a46      	ldr	r2, [pc, #280]	; (8006efc <vPortSuppressTicksAndSleep+0x194>)
 8006de2:	3b01      	subs	r3, #1
 8006de4:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 8006de6:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrpts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 8006de8:	e07a      	b.n	8006ee0 <vPortSuppressTicksAndSleep+0x178>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8006dea:	4a44      	ldr	r2, [pc, #272]	; (8006efc <vPortSuppressTicksAndSleep+0x194>)
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006df0:	4b3f      	ldr	r3, [pc, #252]	; (8006ef0 <vPortSuppressTicksAndSleep+0x188>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8006df6:	4b3d      	ldr	r3, [pc, #244]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a3c      	ldr	r2, [pc, #240]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006dfc:	f043 0301 	orr.w	r3, r3, #1
 8006e00:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	60fb      	str	r3, [r7, #12]
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 8006e06:	f107 030c 	add.w	r3, r7, #12
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7fa f87a 	bl	8000f04 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d004      	beq.n	8006e20 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 8006e16:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8006e1a:	bf30      	wfi
				__asm volatile( "isb" );
 8006e1c:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 8006e20:	1d3b      	adds	r3, r7, #4
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7fa f878 	bl	8000f18 <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 8006e28:	b662      	cpsie	i
			__asm volatile( "dsb" );
 8006e2a:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8006e2e:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 8006e32:	b672      	cpsid	i
			__asm volatile( "dsb" );
 8006e34:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8006e38:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 8006e3c:	4b2b      	ldr	r3, [pc, #172]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006e3e:	2206      	movs	r2, #6
 8006e40:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8006e42:	4b2a      	ldr	r3, [pc, #168]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d01d      	beq.n	8006e8a <vPortSuppressTicksAndSleep+0x122>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8006e4e:	4b29      	ldr	r3, [pc, #164]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	4b27      	ldr	r3, [pc, #156]	; (8006ef0 <vPortSuppressTicksAndSleep+0x188>)
 8006e54:	6819      	ldr	r1, [r3, #0]
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	1acb      	subs	r3, r1, r3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8006e60:	4b25      	ldr	r3, [pc, #148]	; (8006ef8 <vPortSuppressTicksAndSleep+0x190>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	697a      	ldr	r2, [r7, #20]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d304      	bcc.n	8006e74 <vPortSuppressTicksAndSleep+0x10c>
 8006e6a:	4b22      	ldr	r3, [pc, #136]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d903      	bls.n	8006e7c <vPortSuppressTicksAndSleep+0x114>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8006e74:	4b1f      	ldr	r3, [pc, #124]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8006e7c:	4a1f      	ldr	r2, [pc, #124]	; (8006efc <vPortSuppressTicksAndSleep+0x194>)
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	3b01      	subs	r3, #1
 8006e86:	61bb      	str	r3, [r7, #24]
 8006e88:	e018      	b.n	8006ebc <vPortSuppressTicksAndSleep+0x154>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a19      	ldr	r2, [pc, #100]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006e8e:	6812      	ldr	r2, [r2, #0]
 8006e90:	fb02 f203 	mul.w	r2, r2, r3
 8006e94:	4b16      	ldr	r3, [pc, #88]	; (8006ef0 <vPortSuppressTicksAndSleep+0x188>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	613b      	str	r3, [r7, #16]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 8006e9c:	4b15      	ldr	r3, [pc, #84]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea6:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	4a11      	ldr	r2, [pc, #68]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006eae:	6812      	ldr	r2, [r2, #0]
 8006eb0:	fb02 f203 	mul.w	r2, r2, r3
 8006eb4:	4911      	ldr	r1, [pc, #68]	; (8006efc <vPortSuppressTicksAndSleep+0x194>)
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006ebc:	4b0c      	ldr	r3, [pc, #48]	; (8006ef0 <vPortSuppressTicksAndSleep+0x188>)
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8006ec2:	4b0a      	ldr	r3, [pc, #40]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a09      	ldr	r2, [pc, #36]	; (8006eec <vPortSuppressTicksAndSleep+0x184>)
 8006ec8:	f043 0301 	orr.w	r3, r3, #1
 8006ecc:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 8006ece:	69b8      	ldr	r0, [r7, #24]
 8006ed0:	f7fe fdbc 	bl	8005a4c <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8006ed4:	4b07      	ldr	r3, [pc, #28]	; (8006ef4 <vPortSuppressTicksAndSleep+0x18c>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a08      	ldr	r2, [pc, #32]	; (8006efc <vPortSuppressTicksAndSleep+0x194>)
 8006eda:	3b01      	subs	r3, #1
 8006edc:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 8006ede:	b662      	cpsie	i
	}
 8006ee0:	bf00      	nop
 8006ee2:	3720      	adds	r7, #32
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	20000e20 	.word	0x20000e20
 8006eec:	e000e010 	.word	0xe000e010
 8006ef0:	e000e018 	.word	0xe000e018
 8006ef4:	20000e1c 	.word	0x20000e1c
 8006ef8:	20000e24 	.word	0x20000e24
 8006efc:	e000e014 	.word	0xe000e014

08006f00 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006f00:	b480      	push	{r7}
 8006f02:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8006f04:	4b14      	ldr	r3, [pc, #80]	; (8006f58 <vPortSetupTimerInterrupt+0x58>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a14      	ldr	r2, [pc, #80]	; (8006f5c <vPortSetupTimerInterrupt+0x5c>)
 8006f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f0e:	099b      	lsrs	r3, r3, #6
 8006f10:	4a13      	ldr	r2, [pc, #76]	; (8006f60 <vPortSetupTimerInterrupt+0x60>)
 8006f12:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8006f14:	4b12      	ldr	r3, [pc, #72]	; (8006f60 <vPortSetupTimerInterrupt+0x60>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8006f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f20:	4a10      	ldr	r2, [pc, #64]	; (8006f64 <vPortSetupTimerInterrupt+0x64>)
 8006f22:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8006f24:	4b10      	ldr	r3, [pc, #64]	; (8006f68 <vPortSetupTimerInterrupt+0x68>)
 8006f26:	222d      	movs	r2, #45	; 0x2d
 8006f28:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006f2a:	4b10      	ldr	r3, [pc, #64]	; (8006f6c <vPortSetupTimerInterrupt+0x6c>)
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006f30:	4b0f      	ldr	r3, [pc, #60]	; (8006f70 <vPortSetupTimerInterrupt+0x70>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006f36:	4b08      	ldr	r3, [pc, #32]	; (8006f58 <vPortSetupTimerInterrupt+0x58>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a08      	ldr	r2, [pc, #32]	; (8006f5c <vPortSetupTimerInterrupt+0x5c>)
 8006f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f40:	099b      	lsrs	r3, r3, #6
 8006f42:	4a0c      	ldr	r2, [pc, #48]	; (8006f74 <vPortSetupTimerInterrupt+0x74>)
 8006f44:	3b01      	subs	r3, #1
 8006f46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006f48:	4b08      	ldr	r3, [pc, #32]	; (8006f6c <vPortSetupTimerInterrupt+0x6c>)
 8006f4a:	2207      	movs	r2, #7
 8006f4c:	601a      	str	r2, [r3, #0]
}
 8006f4e:	bf00      	nop
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr
 8006f58:	200000a0 	.word	0x200000a0
 8006f5c:	10624dd3 	.word	0x10624dd3
 8006f60:	20000e1c 	.word	0x20000e1c
 8006f64:	20000e20 	.word	0x20000e20
 8006f68:	20000e24 	.word	0x20000e24
 8006f6c:	e000e010 	.word	0xe000e010
 8006f70:	e000e018 	.word	0xe000e018
 8006f74:	e000e014 	.word	0xe000e014

08006f78 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006f78:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006f88 <vPortEnableVFP+0x10>
 8006f7c:	6801      	ldr	r1, [r0, #0]
 8006f7e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006f82:	6001      	str	r1, [r0, #0]
 8006f84:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006f86:	bf00      	nop
 8006f88:	e000ed88 	.word	0xe000ed88

08006f8c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b085      	sub	sp, #20
 8006f90:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006f92:	f3ef 8305 	mrs	r3, IPSR
 8006f96:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b0f      	cmp	r3, #15
 8006f9c:	d913      	bls.n	8006fc6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006f9e:	4a16      	ldr	r2, [pc, #88]	; (8006ff8 <vPortValidateInterruptPriority+0x6c>)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006fa8:	4b14      	ldr	r3, [pc, #80]	; (8006ffc <vPortValidateInterruptPriority+0x70>)
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	7afa      	ldrb	r2, [r7, #11]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d209      	bcs.n	8006fc6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8006fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb6:	f383 8811 	msr	BASEPRI, r3
 8006fba:	f3bf 8f6f 	isb	sy
 8006fbe:	f3bf 8f4f 	dsb	sy
 8006fc2:	607b      	str	r3, [r7, #4]
 8006fc4:	e7fe      	b.n	8006fc4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006fc6:	4b0e      	ldr	r3, [pc, #56]	; (8007000 <vPortValidateInterruptPriority+0x74>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006fce:	4b0d      	ldr	r3, [pc, #52]	; (8007004 <vPortValidateInterruptPriority+0x78>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d909      	bls.n	8006fea <vPortValidateInterruptPriority+0x5e>
 8006fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fda:	f383 8811 	msr	BASEPRI, r3
 8006fde:	f3bf 8f6f 	isb	sy
 8006fe2:	f3bf 8f4f 	dsb	sy
 8006fe6:	603b      	str	r3, [r7, #0]
 8006fe8:	e7fe      	b.n	8006fe8 <vPortValidateInterruptPriority+0x5c>
	}
 8006fea:	bf00      	nop
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	e000e3f0 	.word	0xe000e3f0
 8006ffc:	20000e28 	.word	0x20000e28
 8007000:	e000ed0c 	.word	0xe000ed0c
 8007004:	20000e2c 	.word	0x20000e2c

08007008 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b08a      	sub	sp, #40	; 0x28
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007010:	2300      	movs	r3, #0
 8007012:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007014:	f7fe fc16 	bl	8005844 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007018:	4b57      	ldr	r3, [pc, #348]	; (8007178 <pvPortMalloc+0x170>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d101      	bne.n	8007024 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007020:	f000 f90c 	bl	800723c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007024:	4b55      	ldr	r3, [pc, #340]	; (800717c <pvPortMalloc+0x174>)
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4013      	ands	r3, r2
 800702c:	2b00      	cmp	r3, #0
 800702e:	f040 808c 	bne.w	800714a <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d01c      	beq.n	8007072 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007038:	2208      	movs	r2, #8
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4413      	add	r3, r2
 800703e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f003 0307 	and.w	r3, r3, #7
 8007046:	2b00      	cmp	r3, #0
 8007048:	d013      	beq.n	8007072 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f023 0307 	bic.w	r3, r3, #7
 8007050:	3308      	adds	r3, #8
 8007052:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f003 0307 	and.w	r3, r3, #7
 800705a:	2b00      	cmp	r3, #0
 800705c:	d009      	beq.n	8007072 <pvPortMalloc+0x6a>
 800705e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	617b      	str	r3, [r7, #20]
 8007070:	e7fe      	b.n	8007070 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d068      	beq.n	800714a <pvPortMalloc+0x142>
 8007078:	4b41      	ldr	r3, [pc, #260]	; (8007180 <pvPortMalloc+0x178>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	429a      	cmp	r2, r3
 8007080:	d863      	bhi.n	800714a <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007082:	4b40      	ldr	r3, [pc, #256]	; (8007184 <pvPortMalloc+0x17c>)
 8007084:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007086:	4b3f      	ldr	r3, [pc, #252]	; (8007184 <pvPortMalloc+0x17c>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800708c:	e004      	b.n	8007098 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800708e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007090:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	429a      	cmp	r2, r3
 80070a0:	d903      	bls.n	80070aa <pvPortMalloc+0xa2>
 80070a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1f1      	bne.n	800708e <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80070aa:	4b33      	ldr	r3, [pc, #204]	; (8007178 <pvPortMalloc+0x170>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d04a      	beq.n	800714a <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80070b4:	6a3b      	ldr	r3, [r7, #32]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	2208      	movs	r2, #8
 80070ba:	4413      	add	r3, r2
 80070bc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80070be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	6a3b      	ldr	r3, [r7, #32]
 80070c4:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80070c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	1ad2      	subs	r2, r2, r3
 80070ce:	2308      	movs	r3, #8
 80070d0:	005b      	lsls	r3, r3, #1
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d91e      	bls.n	8007114 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80070d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4413      	add	r3, r2
 80070dc:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d009      	beq.n	80070fc <pvPortMalloc+0xf4>
 80070e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ec:	f383 8811 	msr	BASEPRI, r3
 80070f0:	f3bf 8f6f 	isb	sy
 80070f4:	f3bf 8f4f 	dsb	sy
 80070f8:	613b      	str	r3, [r7, #16]
 80070fa:	e7fe      	b.n	80070fa <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80070fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	1ad2      	subs	r2, r2, r3
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800710e:	69b8      	ldr	r0, [r7, #24]
 8007110:	f000 f8f6 	bl	8007300 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007114:	4b1a      	ldr	r3, [pc, #104]	; (8007180 <pvPortMalloc+0x178>)
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	4a18      	ldr	r2, [pc, #96]	; (8007180 <pvPortMalloc+0x178>)
 8007120:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007122:	4b17      	ldr	r3, [pc, #92]	; (8007180 <pvPortMalloc+0x178>)
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	4b18      	ldr	r3, [pc, #96]	; (8007188 <pvPortMalloc+0x180>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	429a      	cmp	r2, r3
 800712c:	d203      	bcs.n	8007136 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800712e:	4b14      	ldr	r3, [pc, #80]	; (8007180 <pvPortMalloc+0x178>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a15      	ldr	r2, [pc, #84]	; (8007188 <pvPortMalloc+0x180>)
 8007134:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007138:	685a      	ldr	r2, [r3, #4]
 800713a:	4b10      	ldr	r3, [pc, #64]	; (800717c <pvPortMalloc+0x174>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	431a      	orrs	r2, r3
 8007140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007142:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007146:	2200      	movs	r2, #0
 8007148:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800714a:	f7fe fbc1 	bl	80058d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	f003 0307 	and.w	r3, r3, #7
 8007154:	2b00      	cmp	r3, #0
 8007156:	d009      	beq.n	800716c <pvPortMalloc+0x164>
 8007158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715c:	f383 8811 	msr	BASEPRI, r3
 8007160:	f3bf 8f6f 	isb	sy
 8007164:	f3bf 8f4f 	dsb	sy
 8007168:	60fb      	str	r3, [r7, #12]
 800716a:	e7fe      	b.n	800716a <pvPortMalloc+0x162>
	return pvReturn;
 800716c:	69fb      	ldr	r3, [r7, #28]
}
 800716e:	4618      	mov	r0, r3
 8007170:	3728      	adds	r7, #40	; 0x28
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	20004a38 	.word	0x20004a38
 800717c:	20004a44 	.word	0x20004a44
 8007180:	20004a3c 	.word	0x20004a3c
 8007184:	20004a30 	.word	0x20004a30
 8007188:	20004a40 	.word	0x20004a40

0800718c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b086      	sub	sp, #24
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d046      	beq.n	800722c <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800719e:	2308      	movs	r3, #8
 80071a0:	425b      	negs	r3, r3
 80071a2:	697a      	ldr	r2, [r7, #20]
 80071a4:	4413      	add	r3, r2
 80071a6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	685a      	ldr	r2, [r3, #4]
 80071b0:	4b20      	ldr	r3, [pc, #128]	; (8007234 <vPortFree+0xa8>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4013      	ands	r3, r2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d109      	bne.n	80071ce <vPortFree+0x42>
 80071ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071be:	f383 8811 	msr	BASEPRI, r3
 80071c2:	f3bf 8f6f 	isb	sy
 80071c6:	f3bf 8f4f 	dsb	sy
 80071ca:	60fb      	str	r3, [r7, #12]
 80071cc:	e7fe      	b.n	80071cc <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d009      	beq.n	80071ea <vPortFree+0x5e>
 80071d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071da:	f383 8811 	msr	BASEPRI, r3
 80071de:	f3bf 8f6f 	isb	sy
 80071e2:	f3bf 8f4f 	dsb	sy
 80071e6:	60bb      	str	r3, [r7, #8]
 80071e8:	e7fe      	b.n	80071e8 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	4b11      	ldr	r3, [pc, #68]	; (8007234 <vPortFree+0xa8>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4013      	ands	r3, r2
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d019      	beq.n	800722c <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d115      	bne.n	800722c <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	685a      	ldr	r2, [r3, #4]
 8007204:	4b0b      	ldr	r3, [pc, #44]	; (8007234 <vPortFree+0xa8>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	43db      	mvns	r3, r3
 800720a:	401a      	ands	r2, r3
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007210:	f7fe fb18 	bl	8005844 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	685a      	ldr	r2, [r3, #4]
 8007218:	4b07      	ldr	r3, [pc, #28]	; (8007238 <vPortFree+0xac>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4413      	add	r3, r2
 800721e:	4a06      	ldr	r2, [pc, #24]	; (8007238 <vPortFree+0xac>)
 8007220:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007222:	6938      	ldr	r0, [r7, #16]
 8007224:	f000 f86c 	bl	8007300 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007228:	f7fe fb52 	bl	80058d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800722c:	bf00      	nop
 800722e:	3718      	adds	r7, #24
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	20004a44 	.word	0x20004a44
 8007238:	20004a3c 	.word	0x20004a3c

0800723c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007242:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007246:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007248:	4b27      	ldr	r3, [pc, #156]	; (80072e8 <prvHeapInit+0xac>)
 800724a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f003 0307 	and.w	r3, r3, #7
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00c      	beq.n	8007270 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	3307      	adds	r3, #7
 800725a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f023 0307 	bic.w	r3, r3, #7
 8007262:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007264:	68ba      	ldr	r2, [r7, #8]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	4a1f      	ldr	r2, [pc, #124]	; (80072e8 <prvHeapInit+0xac>)
 800726c:	4413      	add	r3, r2
 800726e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007274:	4a1d      	ldr	r2, [pc, #116]	; (80072ec <prvHeapInit+0xb0>)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800727a:	4b1c      	ldr	r3, [pc, #112]	; (80072ec <prvHeapInit+0xb0>)
 800727c:	2200      	movs	r2, #0
 800727e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	68ba      	ldr	r2, [r7, #8]
 8007284:	4413      	add	r3, r2
 8007286:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007288:	2208      	movs	r2, #8
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	1a9b      	subs	r3, r3, r2
 800728e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f023 0307 	bic.w	r3, r3, #7
 8007296:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	4a15      	ldr	r2, [pc, #84]	; (80072f0 <prvHeapInit+0xb4>)
 800729c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800729e:	4b14      	ldr	r3, [pc, #80]	; (80072f0 <prvHeapInit+0xb4>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2200      	movs	r2, #0
 80072a4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80072a6:	4b12      	ldr	r3, [pc, #72]	; (80072f0 <prvHeapInit+0xb4>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2200      	movs	r2, #0
 80072ac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	1ad2      	subs	r2, r2, r3
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80072bc:	4b0c      	ldr	r3, [pc, #48]	; (80072f0 <prvHeapInit+0xb4>)
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	4a0a      	ldr	r2, [pc, #40]	; (80072f4 <prvHeapInit+0xb8>)
 80072ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	4a09      	ldr	r2, [pc, #36]	; (80072f8 <prvHeapInit+0xbc>)
 80072d2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80072d4:	4b09      	ldr	r3, [pc, #36]	; (80072fc <prvHeapInit+0xc0>)
 80072d6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80072da:	601a      	str	r2, [r3, #0]
}
 80072dc:	bf00      	nop
 80072de:	3714      	adds	r7, #20
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr
 80072e8:	20000e30 	.word	0x20000e30
 80072ec:	20004a30 	.word	0x20004a30
 80072f0:	20004a38 	.word	0x20004a38
 80072f4:	20004a40 	.word	0x20004a40
 80072f8:	20004a3c 	.word	0x20004a3c
 80072fc:	20004a44 	.word	0x20004a44

08007300 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007300:	b480      	push	{r7}
 8007302:	b085      	sub	sp, #20
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007308:	4b28      	ldr	r3, [pc, #160]	; (80073ac <prvInsertBlockIntoFreeList+0xac>)
 800730a:	60fb      	str	r3, [r7, #12]
 800730c:	e002      	b.n	8007314 <prvInsertBlockIntoFreeList+0x14>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	60fb      	str	r3, [r7, #12]
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	429a      	cmp	r2, r3
 800731c:	d8f7      	bhi.n	800730e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	68ba      	ldr	r2, [r7, #8]
 8007328:	4413      	add	r3, r2
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	429a      	cmp	r2, r3
 800732e:	d108      	bne.n	8007342 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	685a      	ldr	r2, [r3, #4]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	441a      	add	r2, r3
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	68ba      	ldr	r2, [r7, #8]
 800734c:	441a      	add	r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	429a      	cmp	r2, r3
 8007354:	d118      	bne.n	8007388 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	4b15      	ldr	r3, [pc, #84]	; (80073b0 <prvInsertBlockIntoFreeList+0xb0>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	429a      	cmp	r2, r3
 8007360:	d00d      	beq.n	800737e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	685a      	ldr	r2, [r3, #4]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	441a      	add	r2, r3
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	601a      	str	r2, [r3, #0]
 800737c:	e008      	b.n	8007390 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800737e:	4b0c      	ldr	r3, [pc, #48]	; (80073b0 <prvInsertBlockIntoFreeList+0xb0>)
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	601a      	str	r2, [r3, #0]
 8007386:	e003      	b.n	8007390 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	429a      	cmp	r2, r3
 8007396:	d002      	beq.n	800739e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800739e:	bf00      	nop
 80073a0:	3714      	adds	r7, #20
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	20004a30 	.word	0x20004a30
 80073b0:	20004a38 	.word	0x20004a38

080073b4 <__errno>:
 80073b4:	4b01      	ldr	r3, [pc, #4]	; (80073bc <__errno+0x8>)
 80073b6:	6818      	ldr	r0, [r3, #0]
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	200000b0 	.word	0x200000b0

080073c0 <__libc_init_array>:
 80073c0:	b570      	push	{r4, r5, r6, lr}
 80073c2:	4e0d      	ldr	r6, [pc, #52]	; (80073f8 <__libc_init_array+0x38>)
 80073c4:	4c0d      	ldr	r4, [pc, #52]	; (80073fc <__libc_init_array+0x3c>)
 80073c6:	1ba4      	subs	r4, r4, r6
 80073c8:	10a4      	asrs	r4, r4, #2
 80073ca:	2500      	movs	r5, #0
 80073cc:	42a5      	cmp	r5, r4
 80073ce:	d109      	bne.n	80073e4 <__libc_init_array+0x24>
 80073d0:	4e0b      	ldr	r6, [pc, #44]	; (8007400 <__libc_init_array+0x40>)
 80073d2:	4c0c      	ldr	r4, [pc, #48]	; (8007404 <__libc_init_array+0x44>)
 80073d4:	f000 fc28 	bl	8007c28 <_init>
 80073d8:	1ba4      	subs	r4, r4, r6
 80073da:	10a4      	asrs	r4, r4, #2
 80073dc:	2500      	movs	r5, #0
 80073de:	42a5      	cmp	r5, r4
 80073e0:	d105      	bne.n	80073ee <__libc_init_array+0x2e>
 80073e2:	bd70      	pop	{r4, r5, r6, pc}
 80073e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80073e8:	4798      	blx	r3
 80073ea:	3501      	adds	r5, #1
 80073ec:	e7ee      	b.n	80073cc <__libc_init_array+0xc>
 80073ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80073f2:	4798      	blx	r3
 80073f4:	3501      	adds	r5, #1
 80073f6:	e7f2      	b.n	80073de <__libc_init_array+0x1e>
 80073f8:	08007e54 	.word	0x08007e54
 80073fc:	08007e54 	.word	0x08007e54
 8007400:	08007e54 	.word	0x08007e54
 8007404:	08007e58 	.word	0x08007e58

08007408 <memcpy>:
 8007408:	b510      	push	{r4, lr}
 800740a:	1e43      	subs	r3, r0, #1
 800740c:	440a      	add	r2, r1
 800740e:	4291      	cmp	r1, r2
 8007410:	d100      	bne.n	8007414 <memcpy+0xc>
 8007412:	bd10      	pop	{r4, pc}
 8007414:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007418:	f803 4f01 	strb.w	r4, [r3, #1]!
 800741c:	e7f7      	b.n	800740e <memcpy+0x6>

0800741e <memset>:
 800741e:	4402      	add	r2, r0
 8007420:	4603      	mov	r3, r0
 8007422:	4293      	cmp	r3, r2
 8007424:	d100      	bne.n	8007428 <memset+0xa>
 8007426:	4770      	bx	lr
 8007428:	f803 1b01 	strb.w	r1, [r3], #1
 800742c:	e7f9      	b.n	8007422 <memset+0x4>
	...

08007430 <_free_r>:
 8007430:	b538      	push	{r3, r4, r5, lr}
 8007432:	4605      	mov	r5, r0
 8007434:	2900      	cmp	r1, #0
 8007436:	d045      	beq.n	80074c4 <_free_r+0x94>
 8007438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800743c:	1f0c      	subs	r4, r1, #4
 800743e:	2b00      	cmp	r3, #0
 8007440:	bfb8      	it	lt
 8007442:	18e4      	addlt	r4, r4, r3
 8007444:	f000 f8cc 	bl	80075e0 <__malloc_lock>
 8007448:	4a1f      	ldr	r2, [pc, #124]	; (80074c8 <_free_r+0x98>)
 800744a:	6813      	ldr	r3, [r2, #0]
 800744c:	4610      	mov	r0, r2
 800744e:	b933      	cbnz	r3, 800745e <_free_r+0x2e>
 8007450:	6063      	str	r3, [r4, #4]
 8007452:	6014      	str	r4, [r2, #0]
 8007454:	4628      	mov	r0, r5
 8007456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800745a:	f000 b8c2 	b.w	80075e2 <__malloc_unlock>
 800745e:	42a3      	cmp	r3, r4
 8007460:	d90c      	bls.n	800747c <_free_r+0x4c>
 8007462:	6821      	ldr	r1, [r4, #0]
 8007464:	1862      	adds	r2, r4, r1
 8007466:	4293      	cmp	r3, r2
 8007468:	bf04      	itt	eq
 800746a:	681a      	ldreq	r2, [r3, #0]
 800746c:	685b      	ldreq	r3, [r3, #4]
 800746e:	6063      	str	r3, [r4, #4]
 8007470:	bf04      	itt	eq
 8007472:	1852      	addeq	r2, r2, r1
 8007474:	6022      	streq	r2, [r4, #0]
 8007476:	6004      	str	r4, [r0, #0]
 8007478:	e7ec      	b.n	8007454 <_free_r+0x24>
 800747a:	4613      	mov	r3, r2
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	b10a      	cbz	r2, 8007484 <_free_r+0x54>
 8007480:	42a2      	cmp	r2, r4
 8007482:	d9fa      	bls.n	800747a <_free_r+0x4a>
 8007484:	6819      	ldr	r1, [r3, #0]
 8007486:	1858      	adds	r0, r3, r1
 8007488:	42a0      	cmp	r0, r4
 800748a:	d10b      	bne.n	80074a4 <_free_r+0x74>
 800748c:	6820      	ldr	r0, [r4, #0]
 800748e:	4401      	add	r1, r0
 8007490:	1858      	adds	r0, r3, r1
 8007492:	4282      	cmp	r2, r0
 8007494:	6019      	str	r1, [r3, #0]
 8007496:	d1dd      	bne.n	8007454 <_free_r+0x24>
 8007498:	6810      	ldr	r0, [r2, #0]
 800749a:	6852      	ldr	r2, [r2, #4]
 800749c:	605a      	str	r2, [r3, #4]
 800749e:	4401      	add	r1, r0
 80074a0:	6019      	str	r1, [r3, #0]
 80074a2:	e7d7      	b.n	8007454 <_free_r+0x24>
 80074a4:	d902      	bls.n	80074ac <_free_r+0x7c>
 80074a6:	230c      	movs	r3, #12
 80074a8:	602b      	str	r3, [r5, #0]
 80074aa:	e7d3      	b.n	8007454 <_free_r+0x24>
 80074ac:	6820      	ldr	r0, [r4, #0]
 80074ae:	1821      	adds	r1, r4, r0
 80074b0:	428a      	cmp	r2, r1
 80074b2:	bf04      	itt	eq
 80074b4:	6811      	ldreq	r1, [r2, #0]
 80074b6:	6852      	ldreq	r2, [r2, #4]
 80074b8:	6062      	str	r2, [r4, #4]
 80074ba:	bf04      	itt	eq
 80074bc:	1809      	addeq	r1, r1, r0
 80074be:	6021      	streq	r1, [r4, #0]
 80074c0:	605c      	str	r4, [r3, #4]
 80074c2:	e7c7      	b.n	8007454 <_free_r+0x24>
 80074c4:	bd38      	pop	{r3, r4, r5, pc}
 80074c6:	bf00      	nop
 80074c8:	20004a48 	.word	0x20004a48

080074cc <_malloc_r>:
 80074cc:	b570      	push	{r4, r5, r6, lr}
 80074ce:	1ccd      	adds	r5, r1, #3
 80074d0:	f025 0503 	bic.w	r5, r5, #3
 80074d4:	3508      	adds	r5, #8
 80074d6:	2d0c      	cmp	r5, #12
 80074d8:	bf38      	it	cc
 80074da:	250c      	movcc	r5, #12
 80074dc:	2d00      	cmp	r5, #0
 80074de:	4606      	mov	r6, r0
 80074e0:	db01      	blt.n	80074e6 <_malloc_r+0x1a>
 80074e2:	42a9      	cmp	r1, r5
 80074e4:	d903      	bls.n	80074ee <_malloc_r+0x22>
 80074e6:	230c      	movs	r3, #12
 80074e8:	6033      	str	r3, [r6, #0]
 80074ea:	2000      	movs	r0, #0
 80074ec:	bd70      	pop	{r4, r5, r6, pc}
 80074ee:	f000 f877 	bl	80075e0 <__malloc_lock>
 80074f2:	4a21      	ldr	r2, [pc, #132]	; (8007578 <_malloc_r+0xac>)
 80074f4:	6814      	ldr	r4, [r2, #0]
 80074f6:	4621      	mov	r1, r4
 80074f8:	b991      	cbnz	r1, 8007520 <_malloc_r+0x54>
 80074fa:	4c20      	ldr	r4, [pc, #128]	; (800757c <_malloc_r+0xb0>)
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	b91b      	cbnz	r3, 8007508 <_malloc_r+0x3c>
 8007500:	4630      	mov	r0, r6
 8007502:	f000 f83d 	bl	8007580 <_sbrk_r>
 8007506:	6020      	str	r0, [r4, #0]
 8007508:	4629      	mov	r1, r5
 800750a:	4630      	mov	r0, r6
 800750c:	f000 f838 	bl	8007580 <_sbrk_r>
 8007510:	1c43      	adds	r3, r0, #1
 8007512:	d124      	bne.n	800755e <_malloc_r+0x92>
 8007514:	230c      	movs	r3, #12
 8007516:	6033      	str	r3, [r6, #0]
 8007518:	4630      	mov	r0, r6
 800751a:	f000 f862 	bl	80075e2 <__malloc_unlock>
 800751e:	e7e4      	b.n	80074ea <_malloc_r+0x1e>
 8007520:	680b      	ldr	r3, [r1, #0]
 8007522:	1b5b      	subs	r3, r3, r5
 8007524:	d418      	bmi.n	8007558 <_malloc_r+0x8c>
 8007526:	2b0b      	cmp	r3, #11
 8007528:	d90f      	bls.n	800754a <_malloc_r+0x7e>
 800752a:	600b      	str	r3, [r1, #0]
 800752c:	50cd      	str	r5, [r1, r3]
 800752e:	18cc      	adds	r4, r1, r3
 8007530:	4630      	mov	r0, r6
 8007532:	f000 f856 	bl	80075e2 <__malloc_unlock>
 8007536:	f104 000b 	add.w	r0, r4, #11
 800753a:	1d23      	adds	r3, r4, #4
 800753c:	f020 0007 	bic.w	r0, r0, #7
 8007540:	1ac3      	subs	r3, r0, r3
 8007542:	d0d3      	beq.n	80074ec <_malloc_r+0x20>
 8007544:	425a      	negs	r2, r3
 8007546:	50e2      	str	r2, [r4, r3]
 8007548:	e7d0      	b.n	80074ec <_malloc_r+0x20>
 800754a:	428c      	cmp	r4, r1
 800754c:	684b      	ldr	r3, [r1, #4]
 800754e:	bf16      	itet	ne
 8007550:	6063      	strne	r3, [r4, #4]
 8007552:	6013      	streq	r3, [r2, #0]
 8007554:	460c      	movne	r4, r1
 8007556:	e7eb      	b.n	8007530 <_malloc_r+0x64>
 8007558:	460c      	mov	r4, r1
 800755a:	6849      	ldr	r1, [r1, #4]
 800755c:	e7cc      	b.n	80074f8 <_malloc_r+0x2c>
 800755e:	1cc4      	adds	r4, r0, #3
 8007560:	f024 0403 	bic.w	r4, r4, #3
 8007564:	42a0      	cmp	r0, r4
 8007566:	d005      	beq.n	8007574 <_malloc_r+0xa8>
 8007568:	1a21      	subs	r1, r4, r0
 800756a:	4630      	mov	r0, r6
 800756c:	f000 f808 	bl	8007580 <_sbrk_r>
 8007570:	3001      	adds	r0, #1
 8007572:	d0cf      	beq.n	8007514 <_malloc_r+0x48>
 8007574:	6025      	str	r5, [r4, #0]
 8007576:	e7db      	b.n	8007530 <_malloc_r+0x64>
 8007578:	20004a48 	.word	0x20004a48
 800757c:	20004a4c 	.word	0x20004a4c

08007580 <_sbrk_r>:
 8007580:	b538      	push	{r3, r4, r5, lr}
 8007582:	4c06      	ldr	r4, [pc, #24]	; (800759c <_sbrk_r+0x1c>)
 8007584:	2300      	movs	r3, #0
 8007586:	4605      	mov	r5, r0
 8007588:	4608      	mov	r0, r1
 800758a:	6023      	str	r3, [r4, #0]
 800758c:	f7fa fdda 	bl	8002144 <_sbrk>
 8007590:	1c43      	adds	r3, r0, #1
 8007592:	d102      	bne.n	800759a <_sbrk_r+0x1a>
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	b103      	cbz	r3, 800759a <_sbrk_r+0x1a>
 8007598:	602b      	str	r3, [r5, #0]
 800759a:	bd38      	pop	{r3, r4, r5, pc}
 800759c:	20004cb8 	.word	0x20004cb8

080075a0 <siprintf>:
 80075a0:	b40e      	push	{r1, r2, r3}
 80075a2:	b500      	push	{lr}
 80075a4:	b09c      	sub	sp, #112	; 0x70
 80075a6:	ab1d      	add	r3, sp, #116	; 0x74
 80075a8:	9002      	str	r0, [sp, #8]
 80075aa:	9006      	str	r0, [sp, #24]
 80075ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80075b0:	4809      	ldr	r0, [pc, #36]	; (80075d8 <siprintf+0x38>)
 80075b2:	9107      	str	r1, [sp, #28]
 80075b4:	9104      	str	r1, [sp, #16]
 80075b6:	4909      	ldr	r1, [pc, #36]	; (80075dc <siprintf+0x3c>)
 80075b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80075bc:	9105      	str	r1, [sp, #20]
 80075be:	6800      	ldr	r0, [r0, #0]
 80075c0:	9301      	str	r3, [sp, #4]
 80075c2:	a902      	add	r1, sp, #8
 80075c4:	f000 f868 	bl	8007698 <_svfiprintf_r>
 80075c8:	9b02      	ldr	r3, [sp, #8]
 80075ca:	2200      	movs	r2, #0
 80075cc:	701a      	strb	r2, [r3, #0]
 80075ce:	b01c      	add	sp, #112	; 0x70
 80075d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80075d4:	b003      	add	sp, #12
 80075d6:	4770      	bx	lr
 80075d8:	200000b0 	.word	0x200000b0
 80075dc:	ffff0208 	.word	0xffff0208

080075e0 <__malloc_lock>:
 80075e0:	4770      	bx	lr

080075e2 <__malloc_unlock>:
 80075e2:	4770      	bx	lr

080075e4 <__ssputs_r>:
 80075e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075e8:	688e      	ldr	r6, [r1, #8]
 80075ea:	429e      	cmp	r6, r3
 80075ec:	4682      	mov	sl, r0
 80075ee:	460c      	mov	r4, r1
 80075f0:	4690      	mov	r8, r2
 80075f2:	4699      	mov	r9, r3
 80075f4:	d837      	bhi.n	8007666 <__ssputs_r+0x82>
 80075f6:	898a      	ldrh	r2, [r1, #12]
 80075f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075fc:	d031      	beq.n	8007662 <__ssputs_r+0x7e>
 80075fe:	6825      	ldr	r5, [r4, #0]
 8007600:	6909      	ldr	r1, [r1, #16]
 8007602:	1a6f      	subs	r7, r5, r1
 8007604:	6965      	ldr	r5, [r4, #20]
 8007606:	2302      	movs	r3, #2
 8007608:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800760c:	fb95 f5f3 	sdiv	r5, r5, r3
 8007610:	f109 0301 	add.w	r3, r9, #1
 8007614:	443b      	add	r3, r7
 8007616:	429d      	cmp	r5, r3
 8007618:	bf38      	it	cc
 800761a:	461d      	movcc	r5, r3
 800761c:	0553      	lsls	r3, r2, #21
 800761e:	d530      	bpl.n	8007682 <__ssputs_r+0x9e>
 8007620:	4629      	mov	r1, r5
 8007622:	f7ff ff53 	bl	80074cc <_malloc_r>
 8007626:	4606      	mov	r6, r0
 8007628:	b950      	cbnz	r0, 8007640 <__ssputs_r+0x5c>
 800762a:	230c      	movs	r3, #12
 800762c:	f8ca 3000 	str.w	r3, [sl]
 8007630:	89a3      	ldrh	r3, [r4, #12]
 8007632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007636:	81a3      	strh	r3, [r4, #12]
 8007638:	f04f 30ff 	mov.w	r0, #4294967295
 800763c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007640:	463a      	mov	r2, r7
 8007642:	6921      	ldr	r1, [r4, #16]
 8007644:	f7ff fee0 	bl	8007408 <memcpy>
 8007648:	89a3      	ldrh	r3, [r4, #12]
 800764a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800764e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007652:	81a3      	strh	r3, [r4, #12]
 8007654:	6126      	str	r6, [r4, #16]
 8007656:	6165      	str	r5, [r4, #20]
 8007658:	443e      	add	r6, r7
 800765a:	1bed      	subs	r5, r5, r7
 800765c:	6026      	str	r6, [r4, #0]
 800765e:	60a5      	str	r5, [r4, #8]
 8007660:	464e      	mov	r6, r9
 8007662:	454e      	cmp	r6, r9
 8007664:	d900      	bls.n	8007668 <__ssputs_r+0x84>
 8007666:	464e      	mov	r6, r9
 8007668:	4632      	mov	r2, r6
 800766a:	4641      	mov	r1, r8
 800766c:	6820      	ldr	r0, [r4, #0]
 800766e:	f000 fa93 	bl	8007b98 <memmove>
 8007672:	68a3      	ldr	r3, [r4, #8]
 8007674:	1b9b      	subs	r3, r3, r6
 8007676:	60a3      	str	r3, [r4, #8]
 8007678:	6823      	ldr	r3, [r4, #0]
 800767a:	441e      	add	r6, r3
 800767c:	6026      	str	r6, [r4, #0]
 800767e:	2000      	movs	r0, #0
 8007680:	e7dc      	b.n	800763c <__ssputs_r+0x58>
 8007682:	462a      	mov	r2, r5
 8007684:	f000 faa1 	bl	8007bca <_realloc_r>
 8007688:	4606      	mov	r6, r0
 800768a:	2800      	cmp	r0, #0
 800768c:	d1e2      	bne.n	8007654 <__ssputs_r+0x70>
 800768e:	6921      	ldr	r1, [r4, #16]
 8007690:	4650      	mov	r0, sl
 8007692:	f7ff fecd 	bl	8007430 <_free_r>
 8007696:	e7c8      	b.n	800762a <__ssputs_r+0x46>

08007698 <_svfiprintf_r>:
 8007698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800769c:	461d      	mov	r5, r3
 800769e:	898b      	ldrh	r3, [r1, #12]
 80076a0:	061f      	lsls	r7, r3, #24
 80076a2:	b09d      	sub	sp, #116	; 0x74
 80076a4:	4680      	mov	r8, r0
 80076a6:	460c      	mov	r4, r1
 80076a8:	4616      	mov	r6, r2
 80076aa:	d50f      	bpl.n	80076cc <_svfiprintf_r+0x34>
 80076ac:	690b      	ldr	r3, [r1, #16]
 80076ae:	b96b      	cbnz	r3, 80076cc <_svfiprintf_r+0x34>
 80076b0:	2140      	movs	r1, #64	; 0x40
 80076b2:	f7ff ff0b 	bl	80074cc <_malloc_r>
 80076b6:	6020      	str	r0, [r4, #0]
 80076b8:	6120      	str	r0, [r4, #16]
 80076ba:	b928      	cbnz	r0, 80076c8 <_svfiprintf_r+0x30>
 80076bc:	230c      	movs	r3, #12
 80076be:	f8c8 3000 	str.w	r3, [r8]
 80076c2:	f04f 30ff 	mov.w	r0, #4294967295
 80076c6:	e0c8      	b.n	800785a <_svfiprintf_r+0x1c2>
 80076c8:	2340      	movs	r3, #64	; 0x40
 80076ca:	6163      	str	r3, [r4, #20]
 80076cc:	2300      	movs	r3, #0
 80076ce:	9309      	str	r3, [sp, #36]	; 0x24
 80076d0:	2320      	movs	r3, #32
 80076d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076d6:	2330      	movs	r3, #48	; 0x30
 80076d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076dc:	9503      	str	r5, [sp, #12]
 80076de:	f04f 0b01 	mov.w	fp, #1
 80076e2:	4637      	mov	r7, r6
 80076e4:	463d      	mov	r5, r7
 80076e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80076ea:	b10b      	cbz	r3, 80076f0 <_svfiprintf_r+0x58>
 80076ec:	2b25      	cmp	r3, #37	; 0x25
 80076ee:	d13e      	bne.n	800776e <_svfiprintf_r+0xd6>
 80076f0:	ebb7 0a06 	subs.w	sl, r7, r6
 80076f4:	d00b      	beq.n	800770e <_svfiprintf_r+0x76>
 80076f6:	4653      	mov	r3, sl
 80076f8:	4632      	mov	r2, r6
 80076fa:	4621      	mov	r1, r4
 80076fc:	4640      	mov	r0, r8
 80076fe:	f7ff ff71 	bl	80075e4 <__ssputs_r>
 8007702:	3001      	adds	r0, #1
 8007704:	f000 80a4 	beq.w	8007850 <_svfiprintf_r+0x1b8>
 8007708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800770a:	4453      	add	r3, sl
 800770c:	9309      	str	r3, [sp, #36]	; 0x24
 800770e:	783b      	ldrb	r3, [r7, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 809d 	beq.w	8007850 <_svfiprintf_r+0x1b8>
 8007716:	2300      	movs	r3, #0
 8007718:	f04f 32ff 	mov.w	r2, #4294967295
 800771c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007720:	9304      	str	r3, [sp, #16]
 8007722:	9307      	str	r3, [sp, #28]
 8007724:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007728:	931a      	str	r3, [sp, #104]	; 0x68
 800772a:	462f      	mov	r7, r5
 800772c:	2205      	movs	r2, #5
 800772e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007732:	4850      	ldr	r0, [pc, #320]	; (8007874 <_svfiprintf_r+0x1dc>)
 8007734:	f7f8 fd4c 	bl	80001d0 <memchr>
 8007738:	9b04      	ldr	r3, [sp, #16]
 800773a:	b9d0      	cbnz	r0, 8007772 <_svfiprintf_r+0xda>
 800773c:	06d9      	lsls	r1, r3, #27
 800773e:	bf44      	itt	mi
 8007740:	2220      	movmi	r2, #32
 8007742:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007746:	071a      	lsls	r2, r3, #28
 8007748:	bf44      	itt	mi
 800774a:	222b      	movmi	r2, #43	; 0x2b
 800774c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007750:	782a      	ldrb	r2, [r5, #0]
 8007752:	2a2a      	cmp	r2, #42	; 0x2a
 8007754:	d015      	beq.n	8007782 <_svfiprintf_r+0xea>
 8007756:	9a07      	ldr	r2, [sp, #28]
 8007758:	462f      	mov	r7, r5
 800775a:	2000      	movs	r0, #0
 800775c:	250a      	movs	r5, #10
 800775e:	4639      	mov	r1, r7
 8007760:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007764:	3b30      	subs	r3, #48	; 0x30
 8007766:	2b09      	cmp	r3, #9
 8007768:	d94d      	bls.n	8007806 <_svfiprintf_r+0x16e>
 800776a:	b1b8      	cbz	r0, 800779c <_svfiprintf_r+0x104>
 800776c:	e00f      	b.n	800778e <_svfiprintf_r+0xf6>
 800776e:	462f      	mov	r7, r5
 8007770:	e7b8      	b.n	80076e4 <_svfiprintf_r+0x4c>
 8007772:	4a40      	ldr	r2, [pc, #256]	; (8007874 <_svfiprintf_r+0x1dc>)
 8007774:	1a80      	subs	r0, r0, r2
 8007776:	fa0b f000 	lsl.w	r0, fp, r0
 800777a:	4318      	orrs	r0, r3
 800777c:	9004      	str	r0, [sp, #16]
 800777e:	463d      	mov	r5, r7
 8007780:	e7d3      	b.n	800772a <_svfiprintf_r+0x92>
 8007782:	9a03      	ldr	r2, [sp, #12]
 8007784:	1d11      	adds	r1, r2, #4
 8007786:	6812      	ldr	r2, [r2, #0]
 8007788:	9103      	str	r1, [sp, #12]
 800778a:	2a00      	cmp	r2, #0
 800778c:	db01      	blt.n	8007792 <_svfiprintf_r+0xfa>
 800778e:	9207      	str	r2, [sp, #28]
 8007790:	e004      	b.n	800779c <_svfiprintf_r+0x104>
 8007792:	4252      	negs	r2, r2
 8007794:	f043 0302 	orr.w	r3, r3, #2
 8007798:	9207      	str	r2, [sp, #28]
 800779a:	9304      	str	r3, [sp, #16]
 800779c:	783b      	ldrb	r3, [r7, #0]
 800779e:	2b2e      	cmp	r3, #46	; 0x2e
 80077a0:	d10c      	bne.n	80077bc <_svfiprintf_r+0x124>
 80077a2:	787b      	ldrb	r3, [r7, #1]
 80077a4:	2b2a      	cmp	r3, #42	; 0x2a
 80077a6:	d133      	bne.n	8007810 <_svfiprintf_r+0x178>
 80077a8:	9b03      	ldr	r3, [sp, #12]
 80077aa:	1d1a      	adds	r2, r3, #4
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	9203      	str	r2, [sp, #12]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	bfb8      	it	lt
 80077b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80077b8:	3702      	adds	r7, #2
 80077ba:	9305      	str	r3, [sp, #20]
 80077bc:	4d2e      	ldr	r5, [pc, #184]	; (8007878 <_svfiprintf_r+0x1e0>)
 80077be:	7839      	ldrb	r1, [r7, #0]
 80077c0:	2203      	movs	r2, #3
 80077c2:	4628      	mov	r0, r5
 80077c4:	f7f8 fd04 	bl	80001d0 <memchr>
 80077c8:	b138      	cbz	r0, 80077da <_svfiprintf_r+0x142>
 80077ca:	2340      	movs	r3, #64	; 0x40
 80077cc:	1b40      	subs	r0, r0, r5
 80077ce:	fa03 f000 	lsl.w	r0, r3, r0
 80077d2:	9b04      	ldr	r3, [sp, #16]
 80077d4:	4303      	orrs	r3, r0
 80077d6:	3701      	adds	r7, #1
 80077d8:	9304      	str	r3, [sp, #16]
 80077da:	7839      	ldrb	r1, [r7, #0]
 80077dc:	4827      	ldr	r0, [pc, #156]	; (800787c <_svfiprintf_r+0x1e4>)
 80077de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077e2:	2206      	movs	r2, #6
 80077e4:	1c7e      	adds	r6, r7, #1
 80077e6:	f7f8 fcf3 	bl	80001d0 <memchr>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	d038      	beq.n	8007860 <_svfiprintf_r+0x1c8>
 80077ee:	4b24      	ldr	r3, [pc, #144]	; (8007880 <_svfiprintf_r+0x1e8>)
 80077f0:	bb13      	cbnz	r3, 8007838 <_svfiprintf_r+0x1a0>
 80077f2:	9b03      	ldr	r3, [sp, #12]
 80077f4:	3307      	adds	r3, #7
 80077f6:	f023 0307 	bic.w	r3, r3, #7
 80077fa:	3308      	adds	r3, #8
 80077fc:	9303      	str	r3, [sp, #12]
 80077fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007800:	444b      	add	r3, r9
 8007802:	9309      	str	r3, [sp, #36]	; 0x24
 8007804:	e76d      	b.n	80076e2 <_svfiprintf_r+0x4a>
 8007806:	fb05 3202 	mla	r2, r5, r2, r3
 800780a:	2001      	movs	r0, #1
 800780c:	460f      	mov	r7, r1
 800780e:	e7a6      	b.n	800775e <_svfiprintf_r+0xc6>
 8007810:	2300      	movs	r3, #0
 8007812:	3701      	adds	r7, #1
 8007814:	9305      	str	r3, [sp, #20]
 8007816:	4619      	mov	r1, r3
 8007818:	250a      	movs	r5, #10
 800781a:	4638      	mov	r0, r7
 800781c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007820:	3a30      	subs	r2, #48	; 0x30
 8007822:	2a09      	cmp	r2, #9
 8007824:	d903      	bls.n	800782e <_svfiprintf_r+0x196>
 8007826:	2b00      	cmp	r3, #0
 8007828:	d0c8      	beq.n	80077bc <_svfiprintf_r+0x124>
 800782a:	9105      	str	r1, [sp, #20]
 800782c:	e7c6      	b.n	80077bc <_svfiprintf_r+0x124>
 800782e:	fb05 2101 	mla	r1, r5, r1, r2
 8007832:	2301      	movs	r3, #1
 8007834:	4607      	mov	r7, r0
 8007836:	e7f0      	b.n	800781a <_svfiprintf_r+0x182>
 8007838:	ab03      	add	r3, sp, #12
 800783a:	9300      	str	r3, [sp, #0]
 800783c:	4622      	mov	r2, r4
 800783e:	4b11      	ldr	r3, [pc, #68]	; (8007884 <_svfiprintf_r+0x1ec>)
 8007840:	a904      	add	r1, sp, #16
 8007842:	4640      	mov	r0, r8
 8007844:	f3af 8000 	nop.w
 8007848:	f1b0 3fff 	cmp.w	r0, #4294967295
 800784c:	4681      	mov	r9, r0
 800784e:	d1d6      	bne.n	80077fe <_svfiprintf_r+0x166>
 8007850:	89a3      	ldrh	r3, [r4, #12]
 8007852:	065b      	lsls	r3, r3, #25
 8007854:	f53f af35 	bmi.w	80076c2 <_svfiprintf_r+0x2a>
 8007858:	9809      	ldr	r0, [sp, #36]	; 0x24
 800785a:	b01d      	add	sp, #116	; 0x74
 800785c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007860:	ab03      	add	r3, sp, #12
 8007862:	9300      	str	r3, [sp, #0]
 8007864:	4622      	mov	r2, r4
 8007866:	4b07      	ldr	r3, [pc, #28]	; (8007884 <_svfiprintf_r+0x1ec>)
 8007868:	a904      	add	r1, sp, #16
 800786a:	4640      	mov	r0, r8
 800786c:	f000 f882 	bl	8007974 <_printf_i>
 8007870:	e7ea      	b.n	8007848 <_svfiprintf_r+0x1b0>
 8007872:	bf00      	nop
 8007874:	08007e18 	.word	0x08007e18
 8007878:	08007e1e 	.word	0x08007e1e
 800787c:	08007e22 	.word	0x08007e22
 8007880:	00000000 	.word	0x00000000
 8007884:	080075e5 	.word	0x080075e5

08007888 <_printf_common>:
 8007888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800788c:	4691      	mov	r9, r2
 800788e:	461f      	mov	r7, r3
 8007890:	688a      	ldr	r2, [r1, #8]
 8007892:	690b      	ldr	r3, [r1, #16]
 8007894:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007898:	4293      	cmp	r3, r2
 800789a:	bfb8      	it	lt
 800789c:	4613      	movlt	r3, r2
 800789e:	f8c9 3000 	str.w	r3, [r9]
 80078a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80078a6:	4606      	mov	r6, r0
 80078a8:	460c      	mov	r4, r1
 80078aa:	b112      	cbz	r2, 80078b2 <_printf_common+0x2a>
 80078ac:	3301      	adds	r3, #1
 80078ae:	f8c9 3000 	str.w	r3, [r9]
 80078b2:	6823      	ldr	r3, [r4, #0]
 80078b4:	0699      	lsls	r1, r3, #26
 80078b6:	bf42      	ittt	mi
 80078b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80078bc:	3302      	addmi	r3, #2
 80078be:	f8c9 3000 	strmi.w	r3, [r9]
 80078c2:	6825      	ldr	r5, [r4, #0]
 80078c4:	f015 0506 	ands.w	r5, r5, #6
 80078c8:	d107      	bne.n	80078da <_printf_common+0x52>
 80078ca:	f104 0a19 	add.w	sl, r4, #25
 80078ce:	68e3      	ldr	r3, [r4, #12]
 80078d0:	f8d9 2000 	ldr.w	r2, [r9]
 80078d4:	1a9b      	subs	r3, r3, r2
 80078d6:	42ab      	cmp	r3, r5
 80078d8:	dc28      	bgt.n	800792c <_printf_common+0xa4>
 80078da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80078de:	6822      	ldr	r2, [r4, #0]
 80078e0:	3300      	adds	r3, #0
 80078e2:	bf18      	it	ne
 80078e4:	2301      	movne	r3, #1
 80078e6:	0692      	lsls	r2, r2, #26
 80078e8:	d42d      	bmi.n	8007946 <_printf_common+0xbe>
 80078ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078ee:	4639      	mov	r1, r7
 80078f0:	4630      	mov	r0, r6
 80078f2:	47c0      	blx	r8
 80078f4:	3001      	adds	r0, #1
 80078f6:	d020      	beq.n	800793a <_printf_common+0xb2>
 80078f8:	6823      	ldr	r3, [r4, #0]
 80078fa:	68e5      	ldr	r5, [r4, #12]
 80078fc:	f8d9 2000 	ldr.w	r2, [r9]
 8007900:	f003 0306 	and.w	r3, r3, #6
 8007904:	2b04      	cmp	r3, #4
 8007906:	bf08      	it	eq
 8007908:	1aad      	subeq	r5, r5, r2
 800790a:	68a3      	ldr	r3, [r4, #8]
 800790c:	6922      	ldr	r2, [r4, #16]
 800790e:	bf0c      	ite	eq
 8007910:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007914:	2500      	movne	r5, #0
 8007916:	4293      	cmp	r3, r2
 8007918:	bfc4      	itt	gt
 800791a:	1a9b      	subgt	r3, r3, r2
 800791c:	18ed      	addgt	r5, r5, r3
 800791e:	f04f 0900 	mov.w	r9, #0
 8007922:	341a      	adds	r4, #26
 8007924:	454d      	cmp	r5, r9
 8007926:	d11a      	bne.n	800795e <_printf_common+0xd6>
 8007928:	2000      	movs	r0, #0
 800792a:	e008      	b.n	800793e <_printf_common+0xb6>
 800792c:	2301      	movs	r3, #1
 800792e:	4652      	mov	r2, sl
 8007930:	4639      	mov	r1, r7
 8007932:	4630      	mov	r0, r6
 8007934:	47c0      	blx	r8
 8007936:	3001      	adds	r0, #1
 8007938:	d103      	bne.n	8007942 <_printf_common+0xba>
 800793a:	f04f 30ff 	mov.w	r0, #4294967295
 800793e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007942:	3501      	adds	r5, #1
 8007944:	e7c3      	b.n	80078ce <_printf_common+0x46>
 8007946:	18e1      	adds	r1, r4, r3
 8007948:	1c5a      	adds	r2, r3, #1
 800794a:	2030      	movs	r0, #48	; 0x30
 800794c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007950:	4422      	add	r2, r4
 8007952:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007956:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800795a:	3302      	adds	r3, #2
 800795c:	e7c5      	b.n	80078ea <_printf_common+0x62>
 800795e:	2301      	movs	r3, #1
 8007960:	4622      	mov	r2, r4
 8007962:	4639      	mov	r1, r7
 8007964:	4630      	mov	r0, r6
 8007966:	47c0      	blx	r8
 8007968:	3001      	adds	r0, #1
 800796a:	d0e6      	beq.n	800793a <_printf_common+0xb2>
 800796c:	f109 0901 	add.w	r9, r9, #1
 8007970:	e7d8      	b.n	8007924 <_printf_common+0x9c>
	...

08007974 <_printf_i>:
 8007974:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007978:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800797c:	460c      	mov	r4, r1
 800797e:	7e09      	ldrb	r1, [r1, #24]
 8007980:	b085      	sub	sp, #20
 8007982:	296e      	cmp	r1, #110	; 0x6e
 8007984:	4617      	mov	r7, r2
 8007986:	4606      	mov	r6, r0
 8007988:	4698      	mov	r8, r3
 800798a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800798c:	f000 80b3 	beq.w	8007af6 <_printf_i+0x182>
 8007990:	d822      	bhi.n	80079d8 <_printf_i+0x64>
 8007992:	2963      	cmp	r1, #99	; 0x63
 8007994:	d036      	beq.n	8007a04 <_printf_i+0x90>
 8007996:	d80a      	bhi.n	80079ae <_printf_i+0x3a>
 8007998:	2900      	cmp	r1, #0
 800799a:	f000 80b9 	beq.w	8007b10 <_printf_i+0x19c>
 800799e:	2958      	cmp	r1, #88	; 0x58
 80079a0:	f000 8083 	beq.w	8007aaa <_printf_i+0x136>
 80079a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80079ac:	e032      	b.n	8007a14 <_printf_i+0xa0>
 80079ae:	2964      	cmp	r1, #100	; 0x64
 80079b0:	d001      	beq.n	80079b6 <_printf_i+0x42>
 80079b2:	2969      	cmp	r1, #105	; 0x69
 80079b4:	d1f6      	bne.n	80079a4 <_printf_i+0x30>
 80079b6:	6820      	ldr	r0, [r4, #0]
 80079b8:	6813      	ldr	r3, [r2, #0]
 80079ba:	0605      	lsls	r5, r0, #24
 80079bc:	f103 0104 	add.w	r1, r3, #4
 80079c0:	d52a      	bpl.n	8007a18 <_printf_i+0xa4>
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	6011      	str	r1, [r2, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	da03      	bge.n	80079d2 <_printf_i+0x5e>
 80079ca:	222d      	movs	r2, #45	; 0x2d
 80079cc:	425b      	negs	r3, r3
 80079ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80079d2:	486f      	ldr	r0, [pc, #444]	; (8007b90 <_printf_i+0x21c>)
 80079d4:	220a      	movs	r2, #10
 80079d6:	e039      	b.n	8007a4c <_printf_i+0xd8>
 80079d8:	2973      	cmp	r1, #115	; 0x73
 80079da:	f000 809d 	beq.w	8007b18 <_printf_i+0x1a4>
 80079de:	d808      	bhi.n	80079f2 <_printf_i+0x7e>
 80079e0:	296f      	cmp	r1, #111	; 0x6f
 80079e2:	d020      	beq.n	8007a26 <_printf_i+0xb2>
 80079e4:	2970      	cmp	r1, #112	; 0x70
 80079e6:	d1dd      	bne.n	80079a4 <_printf_i+0x30>
 80079e8:	6823      	ldr	r3, [r4, #0]
 80079ea:	f043 0320 	orr.w	r3, r3, #32
 80079ee:	6023      	str	r3, [r4, #0]
 80079f0:	e003      	b.n	80079fa <_printf_i+0x86>
 80079f2:	2975      	cmp	r1, #117	; 0x75
 80079f4:	d017      	beq.n	8007a26 <_printf_i+0xb2>
 80079f6:	2978      	cmp	r1, #120	; 0x78
 80079f8:	d1d4      	bne.n	80079a4 <_printf_i+0x30>
 80079fa:	2378      	movs	r3, #120	; 0x78
 80079fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a00:	4864      	ldr	r0, [pc, #400]	; (8007b94 <_printf_i+0x220>)
 8007a02:	e055      	b.n	8007ab0 <_printf_i+0x13c>
 8007a04:	6813      	ldr	r3, [r2, #0]
 8007a06:	1d19      	adds	r1, r3, #4
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	6011      	str	r1, [r2, #0]
 8007a0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a14:	2301      	movs	r3, #1
 8007a16:	e08c      	b.n	8007b32 <_printf_i+0x1be>
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	6011      	str	r1, [r2, #0]
 8007a1c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a20:	bf18      	it	ne
 8007a22:	b21b      	sxthne	r3, r3
 8007a24:	e7cf      	b.n	80079c6 <_printf_i+0x52>
 8007a26:	6813      	ldr	r3, [r2, #0]
 8007a28:	6825      	ldr	r5, [r4, #0]
 8007a2a:	1d18      	adds	r0, r3, #4
 8007a2c:	6010      	str	r0, [r2, #0]
 8007a2e:	0628      	lsls	r0, r5, #24
 8007a30:	d501      	bpl.n	8007a36 <_printf_i+0xc2>
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	e002      	b.n	8007a3c <_printf_i+0xc8>
 8007a36:	0668      	lsls	r0, r5, #25
 8007a38:	d5fb      	bpl.n	8007a32 <_printf_i+0xbe>
 8007a3a:	881b      	ldrh	r3, [r3, #0]
 8007a3c:	4854      	ldr	r0, [pc, #336]	; (8007b90 <_printf_i+0x21c>)
 8007a3e:	296f      	cmp	r1, #111	; 0x6f
 8007a40:	bf14      	ite	ne
 8007a42:	220a      	movne	r2, #10
 8007a44:	2208      	moveq	r2, #8
 8007a46:	2100      	movs	r1, #0
 8007a48:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a4c:	6865      	ldr	r5, [r4, #4]
 8007a4e:	60a5      	str	r5, [r4, #8]
 8007a50:	2d00      	cmp	r5, #0
 8007a52:	f2c0 8095 	blt.w	8007b80 <_printf_i+0x20c>
 8007a56:	6821      	ldr	r1, [r4, #0]
 8007a58:	f021 0104 	bic.w	r1, r1, #4
 8007a5c:	6021      	str	r1, [r4, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d13d      	bne.n	8007ade <_printf_i+0x16a>
 8007a62:	2d00      	cmp	r5, #0
 8007a64:	f040 808e 	bne.w	8007b84 <_printf_i+0x210>
 8007a68:	4665      	mov	r5, ip
 8007a6a:	2a08      	cmp	r2, #8
 8007a6c:	d10b      	bne.n	8007a86 <_printf_i+0x112>
 8007a6e:	6823      	ldr	r3, [r4, #0]
 8007a70:	07db      	lsls	r3, r3, #31
 8007a72:	d508      	bpl.n	8007a86 <_printf_i+0x112>
 8007a74:	6923      	ldr	r3, [r4, #16]
 8007a76:	6862      	ldr	r2, [r4, #4]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	bfde      	ittt	le
 8007a7c:	2330      	movle	r3, #48	; 0x30
 8007a7e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a82:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a86:	ebac 0305 	sub.w	r3, ip, r5
 8007a8a:	6123      	str	r3, [r4, #16]
 8007a8c:	f8cd 8000 	str.w	r8, [sp]
 8007a90:	463b      	mov	r3, r7
 8007a92:	aa03      	add	r2, sp, #12
 8007a94:	4621      	mov	r1, r4
 8007a96:	4630      	mov	r0, r6
 8007a98:	f7ff fef6 	bl	8007888 <_printf_common>
 8007a9c:	3001      	adds	r0, #1
 8007a9e:	d14d      	bne.n	8007b3c <_printf_i+0x1c8>
 8007aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa4:	b005      	add	sp, #20
 8007aa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007aaa:	4839      	ldr	r0, [pc, #228]	; (8007b90 <_printf_i+0x21c>)
 8007aac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007ab0:	6813      	ldr	r3, [r2, #0]
 8007ab2:	6821      	ldr	r1, [r4, #0]
 8007ab4:	1d1d      	adds	r5, r3, #4
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	6015      	str	r5, [r2, #0]
 8007aba:	060a      	lsls	r2, r1, #24
 8007abc:	d50b      	bpl.n	8007ad6 <_printf_i+0x162>
 8007abe:	07ca      	lsls	r2, r1, #31
 8007ac0:	bf44      	itt	mi
 8007ac2:	f041 0120 	orrmi.w	r1, r1, #32
 8007ac6:	6021      	strmi	r1, [r4, #0]
 8007ac8:	b91b      	cbnz	r3, 8007ad2 <_printf_i+0x15e>
 8007aca:	6822      	ldr	r2, [r4, #0]
 8007acc:	f022 0220 	bic.w	r2, r2, #32
 8007ad0:	6022      	str	r2, [r4, #0]
 8007ad2:	2210      	movs	r2, #16
 8007ad4:	e7b7      	b.n	8007a46 <_printf_i+0xd2>
 8007ad6:	064d      	lsls	r5, r1, #25
 8007ad8:	bf48      	it	mi
 8007ada:	b29b      	uxthmi	r3, r3
 8007adc:	e7ef      	b.n	8007abe <_printf_i+0x14a>
 8007ade:	4665      	mov	r5, ip
 8007ae0:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ae4:	fb02 3311 	mls	r3, r2, r1, r3
 8007ae8:	5cc3      	ldrb	r3, [r0, r3]
 8007aea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007aee:	460b      	mov	r3, r1
 8007af0:	2900      	cmp	r1, #0
 8007af2:	d1f5      	bne.n	8007ae0 <_printf_i+0x16c>
 8007af4:	e7b9      	b.n	8007a6a <_printf_i+0xf6>
 8007af6:	6813      	ldr	r3, [r2, #0]
 8007af8:	6825      	ldr	r5, [r4, #0]
 8007afa:	6961      	ldr	r1, [r4, #20]
 8007afc:	1d18      	adds	r0, r3, #4
 8007afe:	6010      	str	r0, [r2, #0]
 8007b00:	0628      	lsls	r0, r5, #24
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	d501      	bpl.n	8007b0a <_printf_i+0x196>
 8007b06:	6019      	str	r1, [r3, #0]
 8007b08:	e002      	b.n	8007b10 <_printf_i+0x19c>
 8007b0a:	066a      	lsls	r2, r5, #25
 8007b0c:	d5fb      	bpl.n	8007b06 <_printf_i+0x192>
 8007b0e:	8019      	strh	r1, [r3, #0]
 8007b10:	2300      	movs	r3, #0
 8007b12:	6123      	str	r3, [r4, #16]
 8007b14:	4665      	mov	r5, ip
 8007b16:	e7b9      	b.n	8007a8c <_printf_i+0x118>
 8007b18:	6813      	ldr	r3, [r2, #0]
 8007b1a:	1d19      	adds	r1, r3, #4
 8007b1c:	6011      	str	r1, [r2, #0]
 8007b1e:	681d      	ldr	r5, [r3, #0]
 8007b20:	6862      	ldr	r2, [r4, #4]
 8007b22:	2100      	movs	r1, #0
 8007b24:	4628      	mov	r0, r5
 8007b26:	f7f8 fb53 	bl	80001d0 <memchr>
 8007b2a:	b108      	cbz	r0, 8007b30 <_printf_i+0x1bc>
 8007b2c:	1b40      	subs	r0, r0, r5
 8007b2e:	6060      	str	r0, [r4, #4]
 8007b30:	6863      	ldr	r3, [r4, #4]
 8007b32:	6123      	str	r3, [r4, #16]
 8007b34:	2300      	movs	r3, #0
 8007b36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b3a:	e7a7      	b.n	8007a8c <_printf_i+0x118>
 8007b3c:	6923      	ldr	r3, [r4, #16]
 8007b3e:	462a      	mov	r2, r5
 8007b40:	4639      	mov	r1, r7
 8007b42:	4630      	mov	r0, r6
 8007b44:	47c0      	blx	r8
 8007b46:	3001      	adds	r0, #1
 8007b48:	d0aa      	beq.n	8007aa0 <_printf_i+0x12c>
 8007b4a:	6823      	ldr	r3, [r4, #0]
 8007b4c:	079b      	lsls	r3, r3, #30
 8007b4e:	d413      	bmi.n	8007b78 <_printf_i+0x204>
 8007b50:	68e0      	ldr	r0, [r4, #12]
 8007b52:	9b03      	ldr	r3, [sp, #12]
 8007b54:	4298      	cmp	r0, r3
 8007b56:	bfb8      	it	lt
 8007b58:	4618      	movlt	r0, r3
 8007b5a:	e7a3      	b.n	8007aa4 <_printf_i+0x130>
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	464a      	mov	r2, r9
 8007b60:	4639      	mov	r1, r7
 8007b62:	4630      	mov	r0, r6
 8007b64:	47c0      	blx	r8
 8007b66:	3001      	adds	r0, #1
 8007b68:	d09a      	beq.n	8007aa0 <_printf_i+0x12c>
 8007b6a:	3501      	adds	r5, #1
 8007b6c:	68e3      	ldr	r3, [r4, #12]
 8007b6e:	9a03      	ldr	r2, [sp, #12]
 8007b70:	1a9b      	subs	r3, r3, r2
 8007b72:	42ab      	cmp	r3, r5
 8007b74:	dcf2      	bgt.n	8007b5c <_printf_i+0x1e8>
 8007b76:	e7eb      	b.n	8007b50 <_printf_i+0x1dc>
 8007b78:	2500      	movs	r5, #0
 8007b7a:	f104 0919 	add.w	r9, r4, #25
 8007b7e:	e7f5      	b.n	8007b6c <_printf_i+0x1f8>
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d1ac      	bne.n	8007ade <_printf_i+0x16a>
 8007b84:	7803      	ldrb	r3, [r0, #0]
 8007b86:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b8a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b8e:	e76c      	b.n	8007a6a <_printf_i+0xf6>
 8007b90:	08007e29 	.word	0x08007e29
 8007b94:	08007e3a 	.word	0x08007e3a

08007b98 <memmove>:
 8007b98:	4288      	cmp	r0, r1
 8007b9a:	b510      	push	{r4, lr}
 8007b9c:	eb01 0302 	add.w	r3, r1, r2
 8007ba0:	d807      	bhi.n	8007bb2 <memmove+0x1a>
 8007ba2:	1e42      	subs	r2, r0, #1
 8007ba4:	4299      	cmp	r1, r3
 8007ba6:	d00a      	beq.n	8007bbe <memmove+0x26>
 8007ba8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bac:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007bb0:	e7f8      	b.n	8007ba4 <memmove+0xc>
 8007bb2:	4283      	cmp	r3, r0
 8007bb4:	d9f5      	bls.n	8007ba2 <memmove+0xa>
 8007bb6:	1881      	adds	r1, r0, r2
 8007bb8:	1ad2      	subs	r2, r2, r3
 8007bba:	42d3      	cmn	r3, r2
 8007bbc:	d100      	bne.n	8007bc0 <memmove+0x28>
 8007bbe:	bd10      	pop	{r4, pc}
 8007bc0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bc4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007bc8:	e7f7      	b.n	8007bba <memmove+0x22>

08007bca <_realloc_r>:
 8007bca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bcc:	4607      	mov	r7, r0
 8007bce:	4614      	mov	r4, r2
 8007bd0:	460e      	mov	r6, r1
 8007bd2:	b921      	cbnz	r1, 8007bde <_realloc_r+0x14>
 8007bd4:	4611      	mov	r1, r2
 8007bd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007bda:	f7ff bc77 	b.w	80074cc <_malloc_r>
 8007bde:	b922      	cbnz	r2, 8007bea <_realloc_r+0x20>
 8007be0:	f7ff fc26 	bl	8007430 <_free_r>
 8007be4:	4625      	mov	r5, r4
 8007be6:	4628      	mov	r0, r5
 8007be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bea:	f000 f814 	bl	8007c16 <_malloc_usable_size_r>
 8007bee:	42a0      	cmp	r0, r4
 8007bf0:	d20f      	bcs.n	8007c12 <_realloc_r+0x48>
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	4638      	mov	r0, r7
 8007bf6:	f7ff fc69 	bl	80074cc <_malloc_r>
 8007bfa:	4605      	mov	r5, r0
 8007bfc:	2800      	cmp	r0, #0
 8007bfe:	d0f2      	beq.n	8007be6 <_realloc_r+0x1c>
 8007c00:	4631      	mov	r1, r6
 8007c02:	4622      	mov	r2, r4
 8007c04:	f7ff fc00 	bl	8007408 <memcpy>
 8007c08:	4631      	mov	r1, r6
 8007c0a:	4638      	mov	r0, r7
 8007c0c:	f7ff fc10 	bl	8007430 <_free_r>
 8007c10:	e7e9      	b.n	8007be6 <_realloc_r+0x1c>
 8007c12:	4635      	mov	r5, r6
 8007c14:	e7e7      	b.n	8007be6 <_realloc_r+0x1c>

08007c16 <_malloc_usable_size_r>:
 8007c16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c1a:	1f18      	subs	r0, r3, #4
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	bfbc      	itt	lt
 8007c20:	580b      	ldrlt	r3, [r1, r0]
 8007c22:	18c0      	addlt	r0, r0, r3
 8007c24:	4770      	bx	lr
	...

08007c28 <_init>:
 8007c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c2a:	bf00      	nop
 8007c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c2e:	bc08      	pop	{r3}
 8007c30:	469e      	mov	lr, r3
 8007c32:	4770      	bx	lr

08007c34 <_fini>:
 8007c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c36:	bf00      	nop
 8007c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c3a:	bc08      	pop	{r3}
 8007c3c:	469e      	mov	lr, r3
 8007c3e:	4770      	bx	lr
