module wideexpr_00390(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s7;
  assign y1 = {(4'sb0110)+(((ctrl[4]?{s2,s3}:4'sb1011))|(({s2,u0,6'sb001001,u4})!=((1'sb1)+(4'sb1011))))};
  assign y2 = (ctrl[1]?1'sb1:((ctrl[0]?(ctrl[6]?((2'sb00)>>(2'sb01))>>>($signed(6'sb110011)):-((ctrl[4]?3'sb110:s2))):(s4)-((s7)>>>(+(s2)))))^~(3'sb100));
  assign y3 = 6'sb111101;
  assign y4 = (ctrl[2]?u7:(5'b01101)!=({u2,(3'sb001)>>(((ctrl[0]?(ctrl[7]?s3:4'sb0001):(5'sb11111)^(s7)))<<((s3)<<((s1)|(6'sb110001)))),{4'sb1100}}));
  assign y5 = $unsigned({1'b0,{{4{+(4'sb1111)}},(+(2'sb11))^({u7,s7}),s4},({4{(3'b110)<<<(s3)}})<<<(4'sb0000),6'sb010010});
  assign y6 = +((-((ctrl[0]?~^(s4):(5'b01101)+(6'b111011))))>>>($signed((ctrl[6]?(1'sb1)>>(s4):s6))));
  assign y7 = ({4{{s0,(ctrl[5]?(-(s7))<<(&(s1)):s5),s3,((ctrl[2]?~|(u0):$unsigned(s3)))<=(5'sb11110)}}})|((6'sb111111)<<((ctrl[4]?6'b001111:u0)));
endmodule
