/*
 * Copyright (c) 2015, NVIDIA CORPORATION. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#ifndef __HWMAILBOX_T18X_H
#define __HWMAILBOX_T18X_H

#define HWMB_REG_IDX	AHSP

/* Mailbox register Offsets in AMISC */
#define HWMBOX0_REG     0x00000
#define HWMBOX1_REG     0X08000
#define HWMBOX2_REG     0X10000
#define HWMBOX3_REG     0X18000
#define HWMBOX4_REG     0X20000
#define HWMBOX5_REG     0X28000
#define HWMBOX6_REG     0X30000
#define HWMBOX7_REG     0X80000

#endif /* __HWMAILBOX_T18X_H */
