|XCVR_top
RST_N_in => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RST_N
XCVR_Ref_Clock_external => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.XCVR_Ref_Clock
XCVR_Ref_Clock_external => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.init_clk
XCVR_Ref_Clock_internal => ~NO_FANOUT~
init_clk => ~NO_FANOUT~
RX_ser_bank[0][0] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_ser[0]
TX_ser_bnak[0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_ser[0]
tx_Para_data_bank[0][0][0] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][0]
tx_Para_data_bank[0][0][1] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][1]
tx_Para_data_bank[0][0][2] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][2]
tx_Para_data_bank[0][0][3] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][3]
tx_Para_data_bank[0][0][4] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][4]
tx_Para_data_bank[0][0][5] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][5]
tx_Para_data_bank[0][0][6] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][6]
tx_Para_data_bank[0][0][7] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][7]
tx_Para_data_bank[0][0][8] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][8]
tx_Para_data_bank[0][0][9] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][9]
tx_Para_data_bank[0][0][10] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][10]
tx_Para_data_bank[0][0][11] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][11]
tx_Para_data_bank[0][0][12] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][12]
tx_Para_data_bank[0][0][13] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][13]
tx_Para_data_bank[0][0][14] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][14]
tx_Para_data_bank[0][0][15] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][15]
rx_Para_data_bank[0][0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][0]
rx_Para_data_bank[0][0][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][1]
rx_Para_data_bank[0][0][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][2]
rx_Para_data_bank[0][0][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][3]
rx_Para_data_bank[0][0][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][4]
rx_Para_data_bank[0][0][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][5]
rx_Para_data_bank[0][0][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][6]
rx_Para_data_bank[0][0][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][7]
rx_Para_data_bank[0][0][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][8]
rx_Para_data_bank[0][0][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][9]
rx_Para_data_bank[0][0][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][10]
rx_Para_data_bank[0][0][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][11]
rx_Para_data_bank[0][0][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][12]
rx_Para_data_bank[0][0][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][13]
rx_Para_data_bank[0][0][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][14]
rx_Para_data_bank[0][0][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][15]
ext_tx_para_data_clk_bank[0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_clk_ch[0]
ext_rx_para_data_clk_bank[0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_clk_ch[0]
tx_traffic_ready_ext_bank[0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.tx_traffic_ready_ext_ch
rx_traffic_ready_ext_bank[0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.rx_traffic_ready_ext_ch
Ref_clock_ckh_LED <= Ref_clock_ckh_LED.DB_MAX_OUTPUT_PORT_TYPE
clk_div_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
RJ45_CLK_BUF_EN_0_N <= <GND>
RJ45_CLK_BUF_EN_1_N <= <GND>
opt0_en <= <VCC>
opt1_en <= <VCC>
opt0_dis <= <GND>
opt1_dis <= <GND>
opt0_reset_n <= <VCC>
opt1_reset_n <= <VCC>
error_cnt_ch_bank[0][0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][0]
error_cnt_ch_bank[0][0][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][1]
error_cnt_ch_bank[0][0][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][2]
error_cnt_ch_bank[0][0][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][3]
error_cnt_ch_bank[0][0][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][4]
error_cnt_ch_bank[0][0][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][5]
error_cnt_ch_bank[0][0][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][6]
error_cnt_ch_bank[0][0][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][7]
error_cnt_ch_bank[0][0][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][8]
error_cnt_ch_bank[0][0][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][9]
error_cnt_ch_bank[0][0][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][10]
error_cnt_ch_bank[0][0][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][11]
error_cnt_ch_bank[0][0][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][12]
error_cnt_ch_bank[0][0][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][13]
error_cnt_ch_bank[0][0][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][14]
error_cnt_ch_bank[0][0][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][15]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen
RST_N => frame_gen:Data_gen_loop:0:judg_if_data_is_internal:Data_gen.SYSTEM_RESET_N
RST_N => frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.SYSTEM_RESET_N
RST_N => traffic:generate_traffic_loop:0:traffic.Reset_n
RST_N => reset_logic:rst_logic.Reset_n
RST_N => encoder_16b20b:generate_16B20B_enc_loop:0:enc.RESET_N
RST_N => decoder_16b20b:generate_16B20B_dec_loop:0:dec.RESET_N
TX_para_external_ch[0][0] => ~NO_FANOUT~
TX_para_external_ch[0][1] => ~NO_FANOUT~
TX_para_external_ch[0][2] => ~NO_FANOUT~
TX_para_external_ch[0][3] => ~NO_FANOUT~
TX_para_external_ch[0][4] => ~NO_FANOUT~
TX_para_external_ch[0][5] => ~NO_FANOUT~
TX_para_external_ch[0][6] => ~NO_FANOUT~
TX_para_external_ch[0][7] => ~NO_FANOUT~
TX_para_external_ch[0][8] => ~NO_FANOUT~
TX_para_external_ch[0][9] => ~NO_FANOUT~
TX_para_external_ch[0][10] => ~NO_FANOUT~
TX_para_external_ch[0][11] => ~NO_FANOUT~
TX_para_external_ch[0][12] => ~NO_FANOUT~
TX_para_external_ch[0][13] => ~NO_FANOUT~
TX_para_external_ch[0][14] => ~NO_FANOUT~
TX_para_external_ch[0][15] => ~NO_FANOUT~
RX_para_external_ch[0][0] <= <GND>
RX_para_external_ch[0][1] <= <GND>
RX_para_external_ch[0][2] <= <GND>
RX_para_external_ch[0][3] <= <GND>
RX_para_external_ch[0][4] <= <GND>
RX_para_external_ch[0][5] <= <GND>
RX_para_external_ch[0][6] <= <GND>
RX_para_external_ch[0][7] <= <GND>
RX_para_external_ch[0][8] <= <GND>
RX_para_external_ch[0][9] <= <GND>
RX_para_external_ch[0][10] <= <GND>
RX_para_external_ch[0][11] <= <GND>
RX_para_external_ch[0][12] <= <GND>
RX_para_external_ch[0][13] <= <GND>
RX_para_external_ch[0][14] <= <GND>
RX_para_external_ch[0][15] <= <GND>
TX_para_external_clk_ch[0] <= <GND>
RX_para_external_clk_ch[0] <= <GND>
tx_traffic_ready_ext_ch <= <GND>
rx_traffic_ready_ext_ch <= <GND>
error_cnt_ch[0][0] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[0]
error_cnt_ch[0][1] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[1]
error_cnt_ch[0][2] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[2]
error_cnt_ch[0][3] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[3]
error_cnt_ch[0][4] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[4]
error_cnt_ch[0][5] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[5]
error_cnt_ch[0][6] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[6]
error_cnt_ch[0][7] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[7]
error_cnt_ch[0][8] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[8]
error_cnt_ch[0][9] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[9]
error_cnt_ch[0][10] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[10]
error_cnt_ch[0][11] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[11]
error_cnt_ch[0][12] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[12]
error_cnt_ch[0][13] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[13]
error_cnt_ch[0][14] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[14]
error_cnt_ch[0][15] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[15]
XCVR_Ref_Clock => xcvr_3125_4ch:XCVR.cal_blk_clk
XCVR_Ref_Clock => xcvr_3125_4ch:XCVR.pll_inclk
XCVR_Ref_Clock => xcvr_3125_4ch:XCVR.reconfig_clk
XCVR_Ref_Clock => xcvr_3125_4ch:XCVR.rx_cruclk[0]
XCVR_Ref_Clock => xcvr_reconfig_3125_4ch:XCVR_reconfig.reconfig_clk
init_clk => reset_logic:rst_logic.INIT_CLK
RX_ser[0] => xcvr_3125_4ch:XCVR.rx_datain[0]
TX_ser[0] <= xcvr_3125_4ch:XCVR.tx_dataout[0]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR
cal_blk_clk => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.cal_blk_clk
pll_inclk => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.pll_inclk
reconfig_clk => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_clk
reconfig_togxb[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_togxb[0]
reconfig_togxb[1] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_togxb[1]
reconfig_togxb[2] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_togxb[2]
reconfig_togxb[3] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_togxb[3]
rx_coreclk[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_coreclk[0]
rx_cruclk[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_cruclk[0]
rx_datain[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_datain[0]
rx_digitalreset[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_digitalreset[0]
rx_enapatternalign[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_enapatternalign[0]
rx_seriallpbken[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_seriallpbken[0]
tx_coreclk[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_coreclk[0]
tx_datain[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[0]
tx_datain[1] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[1]
tx_datain[2] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[2]
tx_datain[3] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[3]
tx_datain[4] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[4]
tx_datain[5] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[5]
tx_datain[6] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[6]
tx_datain[7] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[7]
tx_datain[8] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[8]
tx_datain[9] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[9]
tx_datain[10] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[10]
tx_datain[11] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[11]
tx_datain[12] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[12]
tx_datain[13] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[13]
tx_datain[14] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[14]
tx_datain[15] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[15]
tx_datain[16] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[16]
tx_datain[17] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[17]
tx_datain[18] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[18]
tx_datain[19] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_datain[19]
tx_digitalreset[0] => XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_digitalreset[0]
coreclkout[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.coreclkout[0]
pll_locked[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.pll_locked[0]
reconfig_fromgxb[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[0]
reconfig_fromgxb[1] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[1]
reconfig_fromgxb[2] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[2]
reconfig_fromgxb[3] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[3]
reconfig_fromgxb[4] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[4]
reconfig_fromgxb[5] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[5]
reconfig_fromgxb[6] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[6]
reconfig_fromgxb[7] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[7]
reconfig_fromgxb[8] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[8]
reconfig_fromgxb[9] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[9]
reconfig_fromgxb[10] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[10]
reconfig_fromgxb[11] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[11]
reconfig_fromgxb[12] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[12]
reconfig_fromgxb[13] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[13]
reconfig_fromgxb[14] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[14]
reconfig_fromgxb[15] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[15]
reconfig_fromgxb[16] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.reconfig_fromgxb[16]
rx_clkout[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_clkout[0]
rx_dataout[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[0]
rx_dataout[1] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[1]
rx_dataout[2] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[2]
rx_dataout[3] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[3]
rx_dataout[4] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[4]
rx_dataout[5] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[5]
rx_dataout[6] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[6]
rx_dataout[7] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[7]
rx_dataout[8] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[8]
rx_dataout[9] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[9]
rx_dataout[10] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[10]
rx_dataout[11] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[11]
rx_dataout[12] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[12]
rx_dataout[13] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[13]
rx_dataout[14] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[14]
rx_dataout[15] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[15]
rx_dataout[16] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[16]
rx_dataout[17] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[17]
rx_dataout[18] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[18]
rx_dataout[19] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_dataout[19]
rx_freqlocked[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_freqlocked[0]
rx_patterndetect[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_patterndetect[0]
rx_patterndetect[1] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_patterndetect[1]
rx_syncstatus[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_syncstatus[0]
rx_syncstatus[1] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.rx_syncstatus[1]
tx_clkout[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_clkout[0]
tx_dataout[0] <= XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component.tx_dataout[0]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component
cal_blk_clk => cal_blk0.CLK
coreclkout[0] <= central_clk_div0.CORECLKOUT
pll_inclk => tx_pll0.CLK
pll_locked[0] <= tx_pll0.LOCKED
reconfig_clk => cent_unit0.DPRIOCLK
reconfig_clk => cent_unit0.FIXEDCLK
reconfig_fromgxb[0] <= cent_unit0.DPRIOOUT
reconfig_fromgxb[1] <= receive_pma0.ANALOGTESTBUS2
reconfig_fromgxb[2] <= receive_pma0.ANALOGTESTBUS3
reconfig_fromgxb[3] <= receive_pma0.ANALOGTESTBUS4
reconfig_fromgxb[4] <= receive_pma0.ANALOGTESTBUS5
reconfig_fromgxb[5] <= <GND>
reconfig_fromgxb[6] <= <GND>
reconfig_fromgxb[7] <= <GND>
reconfig_fromgxb[8] <= <GND>
reconfig_fromgxb[9] <= <GND>
reconfig_fromgxb[10] <= <GND>
reconfig_fromgxb[11] <= <GND>
reconfig_fromgxb[12] <= <GND>
reconfig_fromgxb[13] <= <GND>
reconfig_fromgxb[14] <= <GND>
reconfig_fromgxb[15] <= <GND>
reconfig_fromgxb[16] <= <GND>
reconfig_togxb[0] => cent_unit0.DPRIOIN
reconfig_togxb[1] => cent_unit0.DPRIODISABLE
reconfig_togxb[2] => cent_unit0.DPRIOLOAD
reconfig_togxb[3] => receive_pcs0.CDRCTRL_LOCK_TO_REF_CLK
rx_clkout[0] <= receive_pcs0.CLK
rx_coreclk[0] => receive_pcs0.CORECLK
rx_cruclk[0] => rx_cdr_pll0.CLK
rx_datain[0] => receive_pma0.DATAIN
rx_dataout[0] <= receive_pcs0.DATAOUT
rx_dataout[1] <= receive_pcs0.DATAOUT1
rx_dataout[2] <= receive_pcs0.DATAOUT2
rx_dataout[3] <= receive_pcs0.DATAOUT3
rx_dataout[4] <= receive_pcs0.DATAOUT4
rx_dataout[5] <= receive_pcs0.DATAOUT5
rx_dataout[6] <= receive_pcs0.DATAOUT6
rx_dataout[7] <= receive_pcs0.DATAOUT7
rx_dataout[8] <= receive_pcs0.DATAOUT8
rx_dataout[9] <= receive_pcs0.DATAOUT9
rx_dataout[10] <= receive_pcs0.DATAOUT10
rx_dataout[11] <= receive_pcs0.DATAOUT11
rx_dataout[12] <= receive_pcs0.DATAOUT12
rx_dataout[13] <= receive_pcs0.DATAOUT13
rx_dataout[14] <= receive_pcs0.DATAOUT14
rx_dataout[15] <= receive_pcs0.DATAOUT15
rx_dataout[16] <= receive_pcs0.DATAOUT16
rx_dataout[17] <= receive_pcs0.DATAOUT17
rx_dataout[18] <= receive_pcs0.DATAOUT18
rx_dataout[19] <= receive_pcs0.DATAOUT19
rx_digitalreset[0] => cent_unit0.RXDIGITALRESET
rx_enapatternalign[0] => receive_pcs0.ENAPATTERNALIGN
rx_freqlocked[0] <= rx_cdr_pll0.FREQLOCK
rx_patterndetect[0] <= receive_pcs0.PATTERNDETECT
rx_patterndetect[1] <= receive_pcs0.PATTERNDETECT1
rx_seriallpbken[0] => receive_pma0.SERIALLPBKEN
rx_syncstatus[0] <= receive_pcs0.SYNCSTATUS
rx_syncstatus[1] <= receive_pcs0.SYNCSTATUS1
tx_clkout[0] <= transmit_pcs0.CLK
tx_coreclk[0] => transmit_pcs0.CORECLK
tx_datain[0] => transmit_pcs0.DATAIN
tx_datain[1] => transmit_pcs0.DATAIN1
tx_datain[2] => transmit_pcs0.DATAIN2
tx_datain[3] => transmit_pcs0.DATAIN3
tx_datain[4] => transmit_pcs0.DATAIN4
tx_datain[5] => transmit_pcs0.DATAIN5
tx_datain[6] => transmit_pcs0.DATAIN6
tx_datain[7] => transmit_pcs0.DATAIN7
tx_datain[8] => transmit_pcs0.DATAIN8
tx_datain[9] => transmit_pcs0.DATAIN9
tx_datain[10] => transmit_pcs0.DATAIN10
tx_datain[11] => transmit_pcs0.DATAIN11
tx_datain[12] => transmit_pcs0.DATAIN12
tx_datain[13] => transmit_pcs0.DATAIN13
tx_datain[14] => transmit_pcs0.DATAIN14
tx_datain[15] => transmit_pcs0.DATAIN15
tx_datain[16] => transmit_pcs0.DATAIN16
tx_datain[17] => transmit_pcs0.DATAIN17
tx_datain[18] => transmit_pcs0.DATAIN18
tx_datain[19] => transmit_pcs0.DATAIN19
tx_dataout[0] <= transmit_pma0.DATAOUT
tx_digitalreset[0] => tx_digitalreset_reg0c[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig
reconfig_clk => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_clk
reconfig_fromgxb[0] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[0]
reconfig_fromgxb[1] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[1]
reconfig_fromgxb[2] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[2]
reconfig_fromgxb[3] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[3]
reconfig_fromgxb[4] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[4]
reconfig_fromgxb[5] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[5]
reconfig_fromgxb[6] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[6]
reconfig_fromgxb[7] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[7]
reconfig_fromgxb[8] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[8]
reconfig_fromgxb[9] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[9]
reconfig_fromgxb[10] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[10]
reconfig_fromgxb[11] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[11]
reconfig_fromgxb[12] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[12]
reconfig_fromgxb[13] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[13]
reconfig_fromgxb[14] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[14]
reconfig_fromgxb[15] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[15]
reconfig_fromgxb[16] => XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_fromgxb[16]
busy <= XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.busy
reconfig_togxb[0] <= XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_togxb[0]
reconfig_togxb[1] <= XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_togxb[1]
reconfig_togxb[2] <= XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_togxb[2]
reconfig_togxb[3] <= XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component.reconfig_togxb[3]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component
busy <= alt_cal:calibration.busy
reconfig_clk => alt_cal:calibration.clock
reconfig_clk => address_pres_reg[0].CLK
reconfig_clk => address_pres_reg[1].CLK
reconfig_clk => address_pres_reg[2].CLK
reconfig_clk => address_pres_reg[3].CLK
reconfig_clk => address_pres_reg[4].CLK
reconfig_clk => address_pres_reg[5].CLK
reconfig_clk => address_pres_reg[6].CLK
reconfig_clk => address_pres_reg[7].CLK
reconfig_clk => address_pres_reg[8].CLK
reconfig_clk => address_pres_reg[9].CLK
reconfig_clk => address_pres_reg[10].CLK
reconfig_clk => address_pres_reg[11].CLK
reconfig_clk => XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio.dpclk
reconfig_fromgxb[0] => XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio.dprioout
reconfig_fromgxb[1] => alt_cal:calibration.testbuses[0]
reconfig_fromgxb[2] => alt_cal:calibration.testbuses[1]
reconfig_fromgxb[3] => alt_cal:calibration.testbuses[2]
reconfig_fromgxb[4] => alt_cal:calibration.testbuses[3]
reconfig_fromgxb[5] => alt_cal:calibration.testbuses[4]
reconfig_fromgxb[6] => alt_cal:calibration.testbuses[5]
reconfig_fromgxb[7] => alt_cal:calibration.testbuses[6]
reconfig_fromgxb[8] => alt_cal:calibration.testbuses[7]
reconfig_fromgxb[9] => alt_cal:calibration.testbuses[8]
reconfig_fromgxb[10] => alt_cal:calibration.testbuses[9]
reconfig_fromgxb[11] => alt_cal:calibration.testbuses[10]
reconfig_fromgxb[12] => alt_cal:calibration.testbuses[11]
reconfig_fromgxb[13] => alt_cal:calibration.testbuses[12]
reconfig_fromgxb[14] => alt_cal:calibration.testbuses[13]
reconfig_fromgxb[15] => alt_cal:calibration.testbuses[14]
reconfig_fromgxb[16] => alt_cal:calibration.testbuses[15]
reconfig_togxb[0] <= XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio.dprioin
reconfig_togxb[1] <= XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio.dpriodisable
reconfig_togxb[2] <= XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio.dprioload
reconfig_togxb[3] <= alt_cal:calibration.busy


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration
clock => done.CLK
clock => pd_1[0].CLK
clock => pd_1[1].CLK
clock => pd_1[2].CLK
clock => pd_1[3].CLK
clock => pd_0[0].CLK
clock => pd_0[1].CLK
clock => pd_0[2].CLK
clock => pd_0[3].CLK
clock => pd_1_p[0].CLK
clock => pd_1_p[1].CLK
clock => pd_1_p[2].CLK
clock => pd_1_p[3].CLK
clock => pd_0_p[0].CLK
clock => pd_0_p[1].CLK
clock => pd_0_p[2].CLK
clock => pd_0_p[3].CLK
clock => delay_oc_count[0].CLK
clock => delay_oc_count[1].CLK
clock => delay_oc_count[2].CLK
clock => delay_oc_count[3].CLK
clock => delay_oc_count[4].CLK
clock => delay_oc_count[5].CLK
clock => delay_oc_count[6].CLK
clock => delay_oc_count[7].CLK
clock => delay_oc_count[8].CLK
clock => delay_oc_count[9].CLK
clock => delay_oc_count[10].CLK
clock => delay_oc_count[11].CLK
clock => delay_oc_count[12].CLK
clock => delay_oc_count[13].CLK
clock => delay_oc_count[14].CLK
clock => delay_oc_count[15].CLK
clock => delay_oc_count[16].CLK
clock => channel_backup[0].CLK
clock => channel_backup[1].CLK
clock => kickstart_ch.CLK
clock => recal_counter[0].CLK
clock => recal_counter[1].CLK
clock => do_recal.CLK
clock => quad_done.CLK
clock => powerup_done.CLK
clock => kick_done.CLK
clock => powerdown_done.CLK
clock => ignore_solid[0].CLK
clock => ignore_solid[1].CLK
clock => ignore_solid[2].CLK
clock => ignore_solid[3].CLK
clock => dprio_reuse.CLK
clock => dprio_save[0].CLK
clock => dprio_save[1].CLK
clock => dprio_save[2].CLK
clock => dprio_save[3].CLK
clock => dprio_save[4].CLK
clock => dprio_save[5].CLK
clock => dprio_save[6].CLK
clock => dprio_save[7].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => cal_inc[0].CLK
clock => cal_inc[1].CLK
clock => cal_inc[2].CLK
clock => cal_inc[3].CLK
clock => cal_done[0].CLK
clock => cal_done[1].CLK
clock => cal_done[2].CLK
clock => cal_done[3].CLK
clock => rx_inc.CLK
clock => rx_done.CLK
clock => cal_pd270_l[0].CLK
clock => cal_pd270_l[1].CLK
clock => cal_pd270_l[2].CLK
clock => cal_pd270_l[3].CLK
clock => cal_pd180_l[0].CLK
clock => cal_pd180_l[1].CLK
clock => cal_pd180_l[2].CLK
clock => cal_pd180_l[3].CLK
clock => cal_pd90_l[0].CLK
clock => cal_pd90_l[1].CLK
clock => cal_pd90_l[2].CLK
clock => cal_pd90_l[3].CLK
clock => cal_pd0_l[0].CLK
clock => cal_pd0_l[1].CLK
clock => cal_pd0_l[2].CLK
clock => cal_pd0_l[3].CLK
clock => cal_pd270[0].CLK
clock => cal_pd270[1].CLK
clock => cal_pd270[2].CLK
clock => cal_pd270[3].CLK
clock => cal_pd180[0].CLK
clock => cal_pd180[1].CLK
clock => cal_pd180[2].CLK
clock => cal_pd180[3].CLK
clock => cal_pd90[0].CLK
clock => cal_pd90[1].CLK
clock => cal_pd90[2].CLK
clock => cal_pd90[3].CLK
clock => cal_pd0[0].CLK
clock => cal_pd0[1].CLK
clock => cal_pd0[2].CLK
clock => cal_pd0[3].CLK
clock => cal_rx_lr_l[0].CLK
clock => cal_rx_lr_l[1].CLK
clock => cal_rx_lr_l[2].CLK
clock => cal_rx_lr_l[3].CLK
clock => cal_rx_lr_l[4].CLK
clock => cal_rx_lr[0].CLK
clock => cal_rx_lr[1].CLK
clock => cal_rx_lr[2].CLK
clock => cal_rx_lr[3].CLK
clock => cal_rx_lr[4].CLK
clock => cal_en.CLK
clock => alt_cal_channel[0].CLK
clock => alt_cal_channel[1].CLK
clock => alt_cal_channel[2].CLK
clock => alt_cal_channel[3].CLK
clock => alt_cal_channel[4].CLK
clock => alt_cal_channel[5].CLK
clock => alt_cal_channel[6].CLK
clock => alt_cal_channel[7].CLK
clock => alt_cal_channel[8].CLK
clock => alt_cal_channel[9].CLK
clock => did_dprio.CLK
clock => read.CLK
clock => write_reg.CLK
clock => dataout[0].CLK
clock => dataout[1].CLK
clock => dataout[2].CLK
clock => dataout[3].CLK
clock => dataout[4].CLK
clock => dataout[5].CLK
clock => dataout[6].CLK
clock => dataout[7].CLK
clock => dataout[8].CLK
clock => dataout[9].CLK
clock => dataout[10].CLK
clock => dataout[11].CLK
clock => dataout[12].CLK
clock => dataout[13].CLK
clock => dataout[14].CLK
clock => dataout[15].CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => address[3].CLK
clock => address[4].CLK
clock => address[5].CLK
clock => address[6].CLK
clock => address[7].CLK
clock => address[8].CLK
clock => address[9].CLK
clock => address[10].CLK
clock => address[11].CLK
clock => alt_cal_busy.CLK
clock => p0addr.CLK
clock => ch_testbus1q[0].CLK
clock => ch_testbus1q[1].CLK
clock => ch_testbus1q[2].CLK
clock => ch_testbus1q[3].CLK
clock => ch_testbus0q[0].CLK
clock => ch_testbus0q[1].CLK
clock => ch_testbus0q[2].CLK
clock => ch_testbus0q[3].CLK
clock => data_e1q[0].CLK
clock => data_e1q[1].CLK
clock => data_e1q[2].CLK
clock => data_e1q[3].CLK
clock => data_e0q[0].CLK
clock => data_e0q[1].CLK
clock => data_e0q[2].CLK
clock => data_e0q[3].CLK
clock => ret_state~14.DATAIN
clock => state~24.DATAIN
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => alt_cal_busy.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => write_reg.OUTPUTSELECT
reset => read.OUTPUTSELECT
reset => did_dprio.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => cal_en.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_inc.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_reuse.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => powerdown_done.OUTPUTSELECT
reset => kick_done.OUTPUTSELECT
reset => powerup_done.OUTPUTSELECT
reset => quad_done.OUTPUTSELECT
reset => do_recal.OUTPUTSELECT
reset => recal_counter.OUTPUTSELECT
reset => recal_counter.OUTPUTSELECT
reset => pd_1_p[2].ENA
reset => pd_1_p[1].ENA
reset => pd_1_p[0].ENA
reset => pd_0[3].ENA
reset => pd_0[2].ENA
reset => pd_0[1].ENA
reset => pd_0[0].ENA
reset => pd_1[3].ENA
reset => pd_1[2].ENA
reset => pd_1[1].ENA
reset => pd_1[0].ENA
reset => done.ENA
reset => pd_1_p[3].ENA
reset => pd_0_p[0].ENA
reset => pd_0_p[1].ENA
reset => pd_0_p[2].ENA
reset => pd_0_p[3].ENA
reset => delay_oc_count[0].ENA
reset => delay_oc_count[1].ENA
reset => delay_oc_count[2].ENA
reset => delay_oc_count[3].ENA
reset => delay_oc_count[4].ENA
reset => delay_oc_count[5].ENA
reset => delay_oc_count[6].ENA
reset => delay_oc_count[7].ENA
reset => delay_oc_count[8].ENA
reset => delay_oc_count[9].ENA
reset => delay_oc_count[10].ENA
reset => delay_oc_count[11].ENA
reset => delay_oc_count[12].ENA
reset => delay_oc_count[13].ENA
reset => delay_oc_count[14].ENA
reset => delay_oc_count[15].ENA
reset => delay_oc_count[16].ENA
reset => channel_backup[0].ENA
reset => channel_backup[1].ENA
reset => kickstart_ch.ENA
start => always1.IN1
transceiver_init => always1.IN1
busy <= alt_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[12] <= alt_cal_channel[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[13] <= alt_cal_channel[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[14] <= kickstart_ch.DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[15] <= <GND>
quad_addr[0] <= alt_cal_channel[2].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[1] <= alt_cal_channel[3].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[2] <= alt_cal_channel[4].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[3] <= alt_cal_channel[5].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[4] <= alt_cal_channel[6].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[5] <= alt_cal_channel[7].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[6] <= alt_cal_channel[8].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[7] <= alt_cal_channel[9].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[8] <= <GND>
dprio_dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dprio_datain[0] => dataout.DATAB
dprio_datain[0] => dprio_save.DATAB
dprio_datain[0] => Selector74.IN4
dprio_datain[1] => dataout.DATAB
dprio_datain[1] => dprio_save.DATAB
dprio_datain[1] => Selector73.IN4
dprio_datain[2] => dataout.DATAB
dprio_datain[2] => dprio_save.DATAB
dprio_datain[2] => Selector72.IN4
dprio_datain[2] => cal_en.OUTPUTSELECT
dprio_datain[2] => Selector30.IN6
dprio_datain[2] => Selector36.IN1
dprio_datain[3] => dataout.DATAB
dprio_datain[3] => Selector71.IN5
dprio_datain[4] => dataout.DATAB
dprio_datain[4] => Selector70.IN5
dprio_datain[5] => dataout.DATAB
dprio_datain[5] => Selector69.IN6
dprio_datain[6] => dataout.DATAB
dprio_datain[6] => Selector68.IN5
dprio_datain[7] => Selector67.IN7
dprio_datain[8] => Selector66.IN7
dprio_datain[9] => Selector65.IN7
dprio_datain[10] => Selector64.IN7
dprio_datain[11] => dataout.DATAB
dprio_datain[11] => dprio_save.DATAB
dprio_datain[11] => Selector63.IN4
dprio_datain[12] => dataout.DATAB
dprio_datain[12] => dprio_save.DATAB
dprio_datain[12] => Selector62.IN4
dprio_datain[13] => dataout.DATAB
dprio_datain[13] => dprio_save.DATAB
dprio_datain[13] => Selector61.IN4
dprio_datain[14] => dprio_save.DATAB
dprio_datain[14] => Selector60.IN3
dprio_datain[15] => dataout.DATAB
dprio_datain[15] => dprio_save.DATAB
dprio_datain[15] => Selector59.IN4
dprio_wren <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
dprio_rden <= read.DB_MAX_OUTPUT_PORT_TYPE
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => read.OUTPUTSELECT
dprio_busy => did_dprio.OUTPUTSELECT
dprio_busy => alt_cal_channel.OUTPUTSELECT
dprio_busy => alt_cal_channel.OUTPUTSELECT
dprio_busy => kickstart_ch.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => write_reg.OUTPUTSELECT
retain_addr <= <GND>
remap_addr[0] => Equal0.IN11
remap_addr[1] => Equal0.IN10
remap_addr[2] => Equal0.IN9
remap_addr[3] => Equal0.IN8
remap_addr[4] => Equal0.IN7
remap_addr[5] => Equal0.IN6
remap_addr[6] => Equal0.IN5
remap_addr[7] => Equal0.IN4
remap_addr[8] => Equal0.IN3
remap_addr[9] => Equal0.IN2
remap_addr[10] => Equal0.IN1
remap_addr[11] => Equal0.IN0
testbuses[0] => testbuses[0].IN1
testbuses[1] => testbuses[1].IN1
testbuses[2] => testbuses[2].IN1
testbuses[3] => testbuses[3].IN1
testbuses[4] => testbuses[4].IN1
testbuses[5] => testbuses[5].IN1
testbuses[6] => testbuses[6].IN1
testbuses[7] => testbuses[7].IN1
testbuses[8] => testbuses[8].IN1
testbuses[9] => testbuses[9].IN1
testbuses[10] => testbuses[10].IN1
testbuses[11] => testbuses[11].IN1
testbuses[12] => testbuses[12].IN1
testbuses[13] => testbuses[13].IN1
testbuses[14] => testbuses[14].IN1
testbuses[15] => testbuses[15].IN1
cal_error[0] <= <GND>
cal_error[1] <= <GND>
cal_error[2] <= <GND>
cal_error[3] <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux
data[0][0] => mux_snc:auto_generated.data[0]
data[0][1] => mux_snc:auto_generated.data[1]
data[0][2] => mux_snc:auto_generated.data[2]
data[0][3] => mux_snc:auto_generated.data[3]
data[1][0] => mux_snc:auto_generated.data[4]
data[1][1] => mux_snc:auto_generated.data[5]
data[1][2] => mux_snc:auto_generated.data[6]
data[1][3] => mux_snc:auto_generated.data[7]
data[2][0] => mux_snc:auto_generated.data[8]
data[2][1] => mux_snc:auto_generated.data[9]
data[2][2] => mux_snc:auto_generated.data[10]
data[2][3] => mux_snc:auto_generated.data[11]
data[3][0] => mux_snc:auto_generated.data[12]
data[3][1] => mux_snc:auto_generated.data[13]
data[3][2] => mux_snc:auto_generated.data[14]
data[3][3] => mux_snc:auto_generated.data[15]
sel[0] => mux_snc:auto_generated.sel[0]
sel[1] => mux_snc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_snc:auto_generated.result[0]
result[1] <= mux_snc:auto_generated.result[1]
result[2] <= mux_snc:auto_generated.result[2]
result[3] <= mux_snc:auto_generated.result[3]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_snc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio
address[0] => addr_shift_reg.DATAB
address[1] => addr_shift_reg.DATAB
address[2] => addr_shift_reg.DATAB
address[3] => addr_shift_reg.DATAB
address[4] => addr_shift_reg.DATAB
address[5] => addr_shift_reg.DATAB
address[6] => addr_shift_reg.DATAB
address[7] => addr_shift_reg.DATAB
address[8] => addr_shift_reg.DATAB
address[9] => addr_shift_reg.DATAB
address[10] => addr_shift_reg.DATAB
address[11] => addr_shift_reg.DATAB
address[12] => addr_shift_reg.DATAB
address[13] => addr_shift_reg.DATAB
address[14] => addr_shift_reg.DATAB
address[15] => addr_shift_reg.DATAB
busy <= busy_state.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => wr_out_data_shift_reg.DATAB
datain[1] => wr_out_data_shift_reg.DATAB
datain[2] => wr_out_data_shift_reg.DATAB
datain[3] => wr_out_data_shift_reg.DATAB
datain[4] => wr_out_data_shift_reg.DATAB
datain[5] => wr_out_data_shift_reg.DATAB
datain[6] => wr_out_data_shift_reg.DATAB
datain[7] => wr_out_data_shift_reg.DATAB
datain[8] => wr_out_data_shift_reg.DATAB
datain[9] => wr_out_data_shift_reg.DATAB
datain[10] => wr_out_data_shift_reg.DATAB
datain[11] => wr_out_data_shift_reg.DATAB
datain[12] => wr_out_data_shift_reg.DATAB
datain[13] => wr_out_data_shift_reg.DATAB
datain[14] => wr_out_data_shift_reg.DATAB
datain[15] => wr_out_data_shift_reg.DATAB
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dpclk => lpm_counter:state_mc_counter.clock
dpclk => wr_out_data_shift_reg[31].CLK
dpclk => wr_out_data_shift_reg[30].CLK
dpclk => wr_out_data_shift_reg[29].CLK
dpclk => wr_out_data_shift_reg[28].CLK
dpclk => wr_out_data_shift_reg[27].CLK
dpclk => wr_out_data_shift_reg[26].CLK
dpclk => wr_out_data_shift_reg[25].CLK
dpclk => wr_out_data_shift_reg[24].CLK
dpclk => wr_out_data_shift_reg[23].CLK
dpclk => wr_out_data_shift_reg[22].CLK
dpclk => wr_out_data_shift_reg[21].CLK
dpclk => wr_out_data_shift_reg[20].CLK
dpclk => wr_out_data_shift_reg[19].CLK
dpclk => wr_out_data_shift_reg[18].CLK
dpclk => wr_out_data_shift_reg[17].CLK
dpclk => wr_out_data_shift_reg[16].CLK
dpclk => wr_out_data_shift_reg[15].CLK
dpclk => wr_out_data_shift_reg[14].CLK
dpclk => wr_out_data_shift_reg[13].CLK
dpclk => wr_out_data_shift_reg[12].CLK
dpclk => wr_out_data_shift_reg[11].CLK
dpclk => wr_out_data_shift_reg[10].CLK
dpclk => wr_out_data_shift_reg[9].CLK
dpclk => wr_out_data_shift_reg[8].CLK
dpclk => wr_out_data_shift_reg[7].CLK
dpclk => wr_out_data_shift_reg[6].CLK
dpclk => wr_out_data_shift_reg[5].CLK
dpclk => wr_out_data_shift_reg[4].CLK
dpclk => wr_out_data_shift_reg[3].CLK
dpclk => wr_out_data_shift_reg[2].CLK
dpclk => wr_out_data_shift_reg[1].CLK
dpclk => wr_out_data_shift_reg[0].CLK
dpclk => state_mc_reg[0].CLK
dpclk => state_mc_reg[1].CLK
dpclk => state_mc_reg[2].CLK
dpclk => startup_cntr[2].CLK
dpclk => startup_cntr[1].CLK
dpclk => startup_cntr[0].CLK
dpclk => rd_out_data_shift_reg[15].CLK
dpclk => rd_out_data_shift_reg[14].CLK
dpclk => rd_out_data_shift_reg[13].CLK
dpclk => rd_out_data_shift_reg[12].CLK
dpclk => rd_out_data_shift_reg[11].CLK
dpclk => rd_out_data_shift_reg[10].CLK
dpclk => rd_out_data_shift_reg[9].CLK
dpclk => rd_out_data_shift_reg[8].CLK
dpclk => rd_out_data_shift_reg[7].CLK
dpclk => rd_out_data_shift_reg[6].CLK
dpclk => rd_out_data_shift_reg[5].CLK
dpclk => rd_out_data_shift_reg[4].CLK
dpclk => rd_out_data_shift_reg[3].CLK
dpclk => rd_out_data_shift_reg[2].CLK
dpclk => rd_out_data_shift_reg[1].CLK
dpclk => rd_out_data_shift_reg[0].CLK
dpclk => in_data_shift_reg[0].CLK
dpclk => in_data_shift_reg[1].CLK
dpclk => in_data_shift_reg[2].CLK
dpclk => in_data_shift_reg[3].CLK
dpclk => in_data_shift_reg[4].CLK
dpclk => in_data_shift_reg[5].CLK
dpclk => in_data_shift_reg[6].CLK
dpclk => in_data_shift_reg[7].CLK
dpclk => in_data_shift_reg[8].CLK
dpclk => in_data_shift_reg[9].CLK
dpclk => in_data_shift_reg[10].CLK
dpclk => in_data_shift_reg[11].CLK
dpclk => in_data_shift_reg[12].CLK
dpclk => in_data_shift_reg[13].CLK
dpclk => in_data_shift_reg[14].CLK
dpclk => in_data_shift_reg[15].CLK
dpclk => addr_shift_reg[31].CLK
dpclk => addr_shift_reg[30].CLK
dpclk => addr_shift_reg[29].CLK
dpclk => addr_shift_reg[28].CLK
dpclk => addr_shift_reg[27].CLK
dpclk => addr_shift_reg[26].CLK
dpclk => addr_shift_reg[25].CLK
dpclk => addr_shift_reg[24].CLK
dpclk => addr_shift_reg[23].CLK
dpclk => addr_shift_reg[22].CLK
dpclk => addr_shift_reg[21].CLK
dpclk => addr_shift_reg[20].CLK
dpclk => addr_shift_reg[19].CLK
dpclk => addr_shift_reg[18].CLK
dpclk => addr_shift_reg[17].CLK
dpclk => addr_shift_reg[16].CLK
dpclk => addr_shift_reg[15].CLK
dpclk => addr_shift_reg[14].CLK
dpclk => addr_shift_reg[13].CLK
dpclk => addr_shift_reg[12].CLK
dpclk => addr_shift_reg[11].CLK
dpclk => addr_shift_reg[10].CLK
dpclk => addr_shift_reg[9].CLK
dpclk => addr_shift_reg[8].CLK
dpclk => addr_shift_reg[7].CLK
dpclk => addr_shift_reg[6].CLK
dpclk => addr_shift_reg[5].CLK
dpclk => addr_shift_reg[4].CLK
dpclk => addr_shift_reg[3].CLK
dpclk => addr_shift_reg[2].CLK
dpclk => addr_shift_reg[1].CLK
dpclk => addr_shift_reg[0].CLK
dpriodisable <= wire_startup_cntr_w_lg_w_q_range461w470w[0].DB_MAX_OUTPUT_PORT_TYPE
dprioin <= wire_dprioin_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
dprioload <= dprioload.DB_MAX_OUTPUT_PORT_TYPE
dprioout => in_data_shift_reg[0].DATAIN
quad_address[0] => addr_shift_reg.DATAB
quad_address[0] => rd_out_data_shift_reg.DATAB
quad_address[0] => wr_out_data_shift_reg.DATAB
quad_address[1] => addr_shift_reg.DATAB
quad_address[1] => rd_out_data_shift_reg.DATAB
quad_address[1] => wr_out_data_shift_reg.DATAB
quad_address[2] => addr_shift_reg.DATAB
quad_address[2] => rd_out_data_shift_reg.DATAB
quad_address[2] => wr_out_data_shift_reg.DATAB
quad_address[3] => addr_shift_reg.DATAB
quad_address[3] => rd_out_data_shift_reg.DATAB
quad_address[3] => wr_out_data_shift_reg.DATAB
quad_address[4] => addr_shift_reg.DATAB
quad_address[4] => rd_out_data_shift_reg.DATAB
quad_address[4] => wr_out_data_shift_reg.DATAB
quad_address[5] => addr_shift_reg.DATAB
quad_address[5] => rd_out_data_shift_reg.DATAB
quad_address[5] => wr_out_data_shift_reg.DATAB
quad_address[6] => addr_shift_reg.DATAB
quad_address[6] => rd_out_data_shift_reg.DATAB
quad_address[6] => wr_out_data_shift_reg.DATAB
quad_address[7] => addr_shift_reg.DATAB
quad_address[7] => rd_out_data_shift_reg.DATAB
quad_address[7] => wr_out_data_shift_reg.DATAB
quad_address[8] => addr_shift_reg.DATAB
quad_address[8] => rd_out_data_shift_reg.DATAB
quad_address[8] => wr_out_data_shift_reg.DATAB
rden => wire_dprio_w_lg_w_lg_w_lg_wren42w65w66w[0].IN1
rden => wire_dprio_w_lg_rden449w[0].IN0
rden => wire_dprio_w_lg_w_lg_rden40w41w[0].IN0
rden => wire_dprio_w_lg_w_lg_w_lg_wren42w65w78w[0].IN1
reset => startup_cntr.OUTPUTSELECT
reset => startup_cntr.OUTPUTSELECT
reset => startup_cntr.OUTPUTSELECT
reset => lpm_counter:state_mc_counter.sclr
reset => wr_out_data_shift_reg[31].ACLR
reset => wr_out_data_shift_reg[30].ACLR
reset => wr_out_data_shift_reg[29].ACLR
reset => wr_out_data_shift_reg[28].ACLR
reset => wr_out_data_shift_reg[27].ACLR
reset => wr_out_data_shift_reg[26].ACLR
reset => wr_out_data_shift_reg[25].ACLR
reset => wr_out_data_shift_reg[24].ACLR
reset => wr_out_data_shift_reg[23].ACLR
reset => wr_out_data_shift_reg[22].ACLR
reset => wr_out_data_shift_reg[21].ACLR
reset => wr_out_data_shift_reg[20].ACLR
reset => wr_out_data_shift_reg[19].ACLR
reset => wr_out_data_shift_reg[18].ACLR
reset => wr_out_data_shift_reg[17].ACLR
reset => wr_out_data_shift_reg[16].ACLR
reset => wr_out_data_shift_reg[15].ACLR
reset => wr_out_data_shift_reg[14].ACLR
reset => wr_out_data_shift_reg[13].ACLR
reset => wr_out_data_shift_reg[12].ACLR
reset => wr_out_data_shift_reg[11].ACLR
reset => wr_out_data_shift_reg[10].ACLR
reset => wr_out_data_shift_reg[9].ACLR
reset => wr_out_data_shift_reg[8].ACLR
reset => wr_out_data_shift_reg[7].ACLR
reset => wr_out_data_shift_reg[6].ACLR
reset => wr_out_data_shift_reg[5].ACLR
reset => wr_out_data_shift_reg[4].ACLR
reset => wr_out_data_shift_reg[3].ACLR
reset => wr_out_data_shift_reg[2].ACLR
reset => wr_out_data_shift_reg[1].ACLR
reset => wr_out_data_shift_reg[0].ACLR
reset => state_mc_reg[0].ACLR
reset => state_mc_reg[1].ACLR
reset => state_mc_reg[2].ACLR
reset => rd_out_data_shift_reg[15].ACLR
reset => rd_out_data_shift_reg[14].ACLR
reset => rd_out_data_shift_reg[13].ACLR
reset => rd_out_data_shift_reg[12].ACLR
reset => rd_out_data_shift_reg[11].ACLR
reset => rd_out_data_shift_reg[10].ACLR
reset => rd_out_data_shift_reg[9].ACLR
reset => rd_out_data_shift_reg[8].ACLR
reset => rd_out_data_shift_reg[7].ACLR
reset => rd_out_data_shift_reg[6].ACLR
reset => rd_out_data_shift_reg[5].ACLR
reset => rd_out_data_shift_reg[4].ACLR
reset => rd_out_data_shift_reg[3].ACLR
reset => rd_out_data_shift_reg[2].ACLR
reset => rd_out_data_shift_reg[1].ACLR
reset => rd_out_data_shift_reg[0].ACLR
reset => in_data_shift_reg[0].ACLR
reset => in_data_shift_reg[1].ACLR
reset => in_data_shift_reg[2].ACLR
reset => in_data_shift_reg[3].ACLR
reset => in_data_shift_reg[4].ACLR
reset => in_data_shift_reg[5].ACLR
reset => in_data_shift_reg[6].ACLR
reset => in_data_shift_reg[7].ACLR
reset => in_data_shift_reg[8].ACLR
reset => in_data_shift_reg[9].ACLR
reset => in_data_shift_reg[10].ACLR
reset => in_data_shift_reg[11].ACLR
reset => in_data_shift_reg[12].ACLR
reset => in_data_shift_reg[13].ACLR
reset => in_data_shift_reg[14].ACLR
reset => in_data_shift_reg[15].ACLR
reset => addr_shift_reg[31].ACLR
reset => addr_shift_reg[30].ACLR
reset => addr_shift_reg[29].ACLR
reset => addr_shift_reg[28].ACLR
reset => addr_shift_reg[27].ACLR
reset => addr_shift_reg[26].ACLR
reset => addr_shift_reg[25].ACLR
reset => addr_shift_reg[24].ACLR
reset => addr_shift_reg[23].ACLR
reset => addr_shift_reg[22].ACLR
reset => addr_shift_reg[21].ACLR
reset => addr_shift_reg[20].ACLR
reset => addr_shift_reg[19].ACLR
reset => addr_shift_reg[18].ACLR
reset => addr_shift_reg[17].ACLR
reset => addr_shift_reg[16].ACLR
reset => addr_shift_reg[15].ACLR
reset => addr_shift_reg[14].ACLR
reset => addr_shift_reg[13].ACLR
reset => addr_shift_reg[12].ACLR
reset => addr_shift_reg[11].ACLR
reset => addr_shift_reg[10].ACLR
reset => addr_shift_reg[9].ACLR
reset => addr_shift_reg[8].ACLR
reset => addr_shift_reg[7].ACLR
reset => addr_shift_reg[6].ACLR
reset => addr_shift_reg[5].ACLR
reset => addr_shift_reg[4].ACLR
reset => addr_shift_reg[3].ACLR
reset => addr_shift_reg[2].ACLR
reset => addr_shift_reg[1].ACLR
reset => addr_shift_reg[0].ACLR
wren => wire_dprio_w_lg_rden449w[0].IN1
wren => wire_dprio_w_lg_wren67w[0].IN1
wren => wire_dprio_w_lg_wren44w[0].IN1
wren => wire_dprio_w_lg_wren81w[0].IN0
wren => wire_dprio_w_lg_w_lg_wren42w65w[0].IN0
wren => wire_dprio_w_lg_w_lg_wren42w43w[0].IN1
wren => wire_dprio_w_lg_w_lg_wren42w60w[0].IN0
wren_data => wire_dprio_w_lg_w_lg_rden40w41w[0].IN1
wren_data => wire_dprio_w_lg_wren81w[0].IN1
wren_data => wire_dprio_w_lg_w_lg_wren42w65w[0].IN1
wren_data => wire_dprio_w_lg_w_lg_wren42w60w[0].IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr
dataa[0] => cmpr_19i:auto_generated.dataa[0]
dataa[1] => cmpr_19i:auto_generated.dataa[1]
dataa[2] => cmpr_19i:auto_generated.dataa[2]
dataa[3] => cmpr_19i:auto_generated.dataa[3]
dataa[4] => cmpr_19i:auto_generated.dataa[4]
dataa[5] => cmpr_19i:auto_generated.dataa[5]
datab[0] => cmpr_19i:auto_generated.datab[0]
datab[1] => cmpr_19i:auto_generated.datab[1]
datab[2] => cmpr_19i:auto_generated.datab[2]
datab[3] => cmpr_19i:auto_generated.datab[3]
datab[4] => cmpr_19i:auto_generated.datab[4]
datab[5] => cmpr_19i:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_19i:auto_generated.aeb
agb <= cmpr_19i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr|cmpr_19i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN12
dataa[1] => _.IN0
dataa[1] => op_1.IN10
dataa[2] => _.IN0
dataa[2] => op_1.IN8
dataa[3] => _.IN0
dataa[3] => op_1.IN6
dataa[4] => _.IN0
dataa[4] => op_1.IN4
dataa[5] => _.IN0
dataa[5] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN11
datab[1] => _.IN1
datab[1] => op_1.IN9
datab[2] => _.IN1
datab[2] => op_1.IN7
datab[3] => _.IN1
datab[3] => op_1.IN5
datab[4] => _.IN1
datab[4] => op_1.IN3
datab[5] => _.IN1
datab[5] => op_1.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:rd_data_output_cmpr
dataa[0] => cmpr_dci:auto_generated.dataa[0]
dataa[1] => cmpr_dci:auto_generated.dataa[1]
dataa[2] => cmpr_dci:auto_generated.dataa[2]
dataa[3] => cmpr_dci:auto_generated.dataa[3]
dataa[4] => cmpr_dci:auto_generated.dataa[4]
dataa[5] => cmpr_dci:auto_generated.dataa[5]
datab[0] => cmpr_dci:auto_generated.datab[0]
datab[1] => cmpr_dci:auto_generated.datab[1]
datab[2] => cmpr_dci:auto_generated.datab[2]
datab[3] => cmpr_dci:auto_generated.datab[3]
datab[4] => cmpr_dci:auto_generated.datab[4]
datab[5] => cmpr_dci:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_dci:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_dci:auto_generated.ageb


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:rd_data_output_cmpr|cmpr_dci:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:state_mc_cmpr
dataa[0] => cmpr_nuh:auto_generated.dataa[0]
dataa[1] => cmpr_nuh:auto_generated.dataa[1]
dataa[2] => cmpr_nuh:auto_generated.dataa[2]
dataa[3] => cmpr_nuh:auto_generated.dataa[3]
dataa[4] => cmpr_nuh:auto_generated.dataa[4]
dataa[5] => cmpr_nuh:auto_generated.dataa[5]
datab[0] => cmpr_nuh:auto_generated.datab[0]
datab[1] => cmpr_nuh:auto_generated.datab[1]
datab[2] => cmpr_nuh:auto_generated.datab[2]
datab[3] => cmpr_nuh:auto_generated.datab[3]
datab[4] => cmpr_nuh:auto_generated.datab[4]
datab[5] => cmpr_nuh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_nuh:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:state_mc_cmpr|cmpr_nuh:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter
clock => cntr_u4o:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_u4o:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_u4o:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_u4o:auto_generated.q[0]
q[1] <= cntr_u4o:auto_generated.q[1]
q[2] <= cntr_u4o:auto_generated.q[2]
q[3] <= cntr_u4o:auto_generated.q[3]
q[4] <= cntr_u4o:auto_generated.q[4]
q[5] <= cntr_u4o:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter|cntr_u4o:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_decode:state_mc_decode
data[0] => decode_8kg:auto_generated.data[0]
data[1] => decode_8kg:auto_generated.data[1]
data[2] => decode_8kg:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_8kg:auto_generated.eq[0]
eq[1] <= decode_8kg:auto_generated.eq[1]
eq[2] <= decode_8kg:auto_generated.eq[2]
eq[3] <= decode_8kg:auto_generated.eq[3]
eq[4] <= decode_8kg:auto_generated.eq[4]
eq[5] <= decode_8kg:auto_generated.eq[5]
eq[6] <= decode_8kg:auto_generated.eq[6]
eq[7] <= decode_8kg:auto_generated.eq[7]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_decode:state_mc_decode|decode_8kg:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:\Data_gen_loop:0:judg_if_data_is_internal:Data_gen
TX_D[0] <= tx_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
TX_D[1] <= tx_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
TX_D[2] <= tx_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
TX_D[3] <= tx_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
TX_D[4] <= tx_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
TX_D[5] <= tx_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
TX_D[6] <= tx_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
TX_D[7] <= tx_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
TX_D[8] <= tx_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
TX_D[9] <= tx_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
TX_D[10] <= tx_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
TX_D[11] <= tx_d_r[11].DB_MAX_OUTPUT_PORT_TYPE
TX_D[12] <= tx_d_r[12].DB_MAX_OUTPUT_PORT_TYPE
TX_D[13] <= tx_d_r[13].DB_MAX_OUTPUT_PORT_TYPE
TX_D[14] <= tx_d_r[14].DB_MAX_OUTPUT_PORT_TYPE
TX_D[15] <= tx_d_r[15].DB_MAX_OUTPUT_PORT_TYPE
TX_traffic_ready => TxData_cnt.IN0
USER_CLK => tx_d_r[0].CLK
USER_CLK => tx_d_r[1].CLK
USER_CLK => tx_d_r[2].CLK
USER_CLK => tx_d_r[3].CLK
USER_CLK => tx_d_r[4].CLK
USER_CLK => tx_d_r[5].CLK
USER_CLK => tx_d_r[6].CLK
USER_CLK => tx_d_r[7].CLK
USER_CLK => tx_d_r[8].CLK
USER_CLK => tx_d_r[9].CLK
USER_CLK => tx_d_r[10].CLK
USER_CLK => tx_d_r[11].CLK
USER_CLK => tx_d_r[12].CLK
USER_CLK => tx_d_r[13].CLK
USER_CLK => tx_d_r[14].CLK
USER_CLK => tx_d_r[15].CLK
SYSTEM_RESET_N => TxData_cnt.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_CHECK:\Data_check_loop:0:judg_if_data_is_internal:Data_check
RX_D[0] => ~NO_FANOUT~
RX_D[1] => ~NO_FANOUT~
RX_D[2] => ~NO_FANOUT~
RX_D[3] => ~NO_FANOUT~
RX_D[4] => ~NO_FANOUT~
RX_D[5] => ~NO_FANOUT~
RX_D[6] => ~NO_FANOUT~
RX_D[7] => ~NO_FANOUT~
RX_D[8] => ~NO_FANOUT~
RX_D[9] => ~NO_FANOUT~
RX_D[10] => ~NO_FANOUT~
RX_D[11] => ~NO_FANOUT~
RX_D[12] => ~NO_FANOUT~
RX_D[13] => ~NO_FANOUT~
RX_D[14] => ~NO_FANOUT~
RX_D[15] => ~NO_FANOUT~
RX_errdetect[0] => Equal0.IN3
RX_errdetect[1] => Equal0.IN2
RX_disperr[0] => Equal1.IN3
RX_disperr[1] => Equal1.IN2
rx_freq_locked => error_cnt.IN1
RX_traffic_ready => err_count_r[5].ENA
RX_traffic_ready => err_count_r[4].ENA
RX_traffic_ready => err_count_r[3].ENA
RX_traffic_ready => err_count_r[2].ENA
RX_traffic_ready => err_count_r[1].ENA
RX_traffic_ready => err_count_r[0].ENA
RX_traffic_ready => err_count_r[6].ENA
RX_traffic_ready => err_count_r[7].ENA
RX_traffic_ready => err_count_r[8].ENA
RX_traffic_ready => err_count_r[9].ENA
RX_traffic_ready => err_count_r[10].ENA
RX_traffic_ready => err_count_r[11].ENA
RX_traffic_ready => err_count_r[12].ENA
RX_traffic_ready => err_count_r[13].ENA
RX_traffic_ready => err_count_r[14].ENA
RX_traffic_ready => err_count_r[15].ENA
ERROR_COUNT[0] <= err_count_r[0].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[1] <= err_count_r[1].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[2] <= err_count_r[2].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[3] <= err_count_r[3].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[4] <= err_count_r[4].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[5] <= err_count_r[5].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[6] <= err_count_r[6].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[7] <= err_count_r[7].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[8] <= err_count_r[8].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[9] <= err_count_r[9].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[10] <= err_count_r[10].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[11] <= err_count_r[11].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[12] <= err_count_r[12].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[13] <= err_count_r[13].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[14] <= err_count_r[14].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[15] <= err_count_r[15].DB_MAX_OUTPUT_PORT_TYPE
USER_CLK => err_count_r[0].CLK
USER_CLK => err_count_r[1].CLK
USER_CLK => err_count_r[2].CLK
USER_CLK => err_count_r[3].CLK
USER_CLK => err_count_r[4].CLK
USER_CLK => err_count_r[5].CLK
USER_CLK => err_count_r[6].CLK
USER_CLK => err_count_r[7].CLK
USER_CLK => err_count_r[8].CLK
USER_CLK => err_count_r[9].CLK
USER_CLK => err_count_r[10].CLK
USER_CLK => err_count_r[11].CLK
USER_CLK => err_count_r[12].CLK
USER_CLK => err_count_r[13].CLK
USER_CLK => err_count_r[14].CLK
USER_CLK => err_count_r[15].CLK
SYSTEM_RESET_N => err_count_r[0].ACLR
SYSTEM_RESET_N => err_count_r[1].ACLR
SYSTEM_RESET_N => err_count_r[2].ACLR
SYSTEM_RESET_N => err_count_r[3].ACLR
SYSTEM_RESET_N => err_count_r[4].ACLR
SYSTEM_RESET_N => err_count_r[5].ACLR
SYSTEM_RESET_N => err_count_r[6].ACLR
SYSTEM_RESET_N => err_count_r[7].ACLR
SYSTEM_RESET_N => err_count_r[8].ACLR
SYSTEM_RESET_N => err_count_r[9].ACLR
SYSTEM_RESET_N => err_count_r[10].ACLR
SYSTEM_RESET_N => err_count_r[11].ACLR
SYSTEM_RESET_N => err_count_r[12].ACLR
SYSTEM_RESET_N => err_count_r[13].ACLR
SYSTEM_RESET_N => err_count_r[14].ACLR
SYSTEM_RESET_N => err_count_r[15].ACLR


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic
Reset_n => Tx_procedure.IN0
tx_traffic_ready <= tx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_traffic_ready <= rx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector16.IN3
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector40.IN3
gp_sync_can_start <= gp_sync_can_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
lane_up => Tx_procedure.IN1
lane_up => lane_up_r_tx.DATAIN
lane_up => lane_up_r_rx.DATAIN
TX_K[0] <= TX_K[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_K[1] <= TX_K[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_K[0] => Rx_K_i[0].DATAIN
RX_K[1] => Rx_K_i[1].DATAIN
Tx_DATA_Xcvr[0] <= Tx_DATA_Xcvr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[1] <= Tx_DATA_Xcvr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[2] <= Tx_DATA_Xcvr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[3] <= Tx_DATA_Xcvr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[4] <= Tx_DATA_Xcvr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[5] <= Tx_DATA_Xcvr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[6] <= Tx_DATA_Xcvr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[7] <= Tx_DATA_Xcvr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[8] <= Tx_DATA_Xcvr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[9] <= Tx_DATA_Xcvr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[10] <= Tx_DATA_Xcvr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[11] <= Tx_DATA_Xcvr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[12] <= Tx_DATA_Xcvr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[13] <= Tx_DATA_Xcvr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[14] <= Tx_DATA_Xcvr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[15] <= Tx_DATA_Xcvr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_Xcvr[0] => Rx_DATA_Xcvr_i[0].DATAIN
Rx_DATA_Xcvr[1] => Rx_DATA_Xcvr_i[1].DATAIN
Rx_DATA_Xcvr[2] => Rx_DATA_Xcvr_i[2].DATAIN
Rx_DATA_Xcvr[3] => Rx_DATA_Xcvr_i[3].DATAIN
Rx_DATA_Xcvr[4] => Rx_DATA_Xcvr_i[4].DATAIN
Rx_DATA_Xcvr[5] => Rx_DATA_Xcvr_i[5].DATAIN
Rx_DATA_Xcvr[6] => Rx_DATA_Xcvr_i[6].DATAIN
Rx_DATA_Xcvr[7] => Rx_DATA_Xcvr_i[7].DATAIN
Rx_DATA_Xcvr[8] => Rx_DATA_Xcvr_i[8].DATAIN
Rx_DATA_Xcvr[9] => Rx_DATA_Xcvr_i[9].DATAIN
Rx_DATA_Xcvr[10] => Rx_DATA_Xcvr_i[10].DATAIN
Rx_DATA_Xcvr[11] => Rx_DATA_Xcvr_i[11].DATAIN
Rx_DATA_Xcvr[12] => Rx_DATA_Xcvr_i[12].DATAIN
Rx_DATA_Xcvr[13] => Rx_DATA_Xcvr_i[13].DATAIN
Rx_DATA_Xcvr[14] => Rx_DATA_Xcvr_i[14].DATAIN
Rx_DATA_Xcvr[15] => Rx_DATA_Xcvr_i[15].DATAIN
Tx_DATA_client[0] => Tx_DATA_client_r[0].DATAIN
Tx_DATA_client[1] => Tx_DATA_client_r[1].DATAIN
Tx_DATA_client[2] => Tx_DATA_client_r[2].DATAIN
Tx_DATA_client[3] => Tx_DATA_client_r[3].DATAIN
Tx_DATA_client[4] => Tx_DATA_client_r[4].DATAIN
Tx_DATA_client[5] => Tx_DATA_client_r[5].DATAIN
Tx_DATA_client[6] => Tx_DATA_client_r[6].DATAIN
Tx_DATA_client[7] => Tx_DATA_client_r[7].DATAIN
Tx_DATA_client[8] => Tx_DATA_client_r[8].DATAIN
Tx_DATA_client[9] => Tx_DATA_client_r[9].DATAIN
Tx_DATA_client[10] => Tx_DATA_client_r[10].DATAIN
Tx_DATA_client[11] => Tx_DATA_client_r[11].DATAIN
Tx_DATA_client[12] => Tx_DATA_client_r[12].DATAIN
Tx_DATA_client[13] => Tx_DATA_client_r[13].DATAIN
Tx_DATA_client[14] => Tx_DATA_client_r[14].DATAIN
Tx_DATA_client[15] => Tx_DATA_client_r[15].DATAIN
Rx_DATA_client[0] <= Rx_DATA_client[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[1] <= Rx_DATA_client[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[2] <= Rx_DATA_client[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[3] <= Rx_DATA_client[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[4] <= Rx_DATA_client[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[5] <= Rx_DATA_client[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[6] <= Rx_DATA_client[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[7] <= Rx_DATA_client[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[8] <= Rx_DATA_client[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[9] <= Rx_DATA_client[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[10] <= Rx_DATA_client[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[11] <= Rx_DATA_client[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[12] <= Rx_DATA_client[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[13] <= Rx_DATA_client[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[14] <= Rx_DATA_client[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[15] <= Rx_DATA_client[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_Clk => Tx_DATA_Xcvr_r[0].CLK
Tx_Clk => Tx_DATA_Xcvr_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr_r[2].CLK
Tx_Clk => Tx_DATA_Xcvr_r[3].CLK
Tx_Clk => Tx_DATA_Xcvr_r[4].CLK
Tx_Clk => Tx_DATA_Xcvr_r[5].CLK
Tx_Clk => Tx_DATA_Xcvr_r[6].CLK
Tx_Clk => Tx_DATA_Xcvr_r[7].CLK
Tx_Clk => Tx_DATA_Xcvr_r[8].CLK
Tx_Clk => Tx_DATA_Xcvr_r[9].CLK
Tx_Clk => Tx_DATA_Xcvr_r[10].CLK
Tx_Clk => Tx_DATA_Xcvr_r[11].CLK
Tx_Clk => Tx_DATA_Xcvr_r[12].CLK
Tx_Clk => Tx_DATA_Xcvr_r[13].CLK
Tx_Clk => Tx_DATA_Xcvr_r[14].CLK
Tx_Clk => Tx_DATA_Xcvr_r[15].CLK
Tx_Clk => lane_up_r_tx.CLK
Tx_Clk => TX_K[0]~reg0.CLK
Tx_Clk => TX_K[1]~reg0.CLK
Tx_Clk => Tx_DATA_client_r[0].CLK
Tx_Clk => Tx_DATA_client_r[1].CLK
Tx_Clk => Tx_DATA_client_r[2].CLK
Tx_Clk => Tx_DATA_client_r[3].CLK
Tx_Clk => Tx_DATA_client_r[4].CLK
Tx_Clk => Tx_DATA_client_r[5].CLK
Tx_Clk => Tx_DATA_client_r[6].CLK
Tx_Clk => Tx_DATA_client_r[7].CLK
Tx_Clk => Tx_DATA_client_r[8].CLK
Tx_Clk => Tx_DATA_client_r[9].CLK
Tx_Clk => Tx_DATA_client_r[10].CLK
Tx_Clk => Tx_DATA_client_r[11].CLK
Tx_Clk => Tx_DATA_client_r[12].CLK
Tx_Clk => Tx_DATA_client_r[13].CLK
Tx_Clk => Tx_DATA_client_r[14].CLK
Tx_Clk => Tx_DATA_client_r[15].CLK
Tx_Clk => tx_traffic_ready_r.CLK
Tx_Clk => tx_traffic_ready~reg0.CLK
Tx_Clk => Tx_K_r[0].CLK
Tx_Clk => Tx_K_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr[0]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[1]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[2]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[3]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[4]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[5]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[6]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[7]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[8]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[9]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[10]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[11]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[12]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[13]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[14]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[15]~reg0.CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[0].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[1].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[2].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[3].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[4].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[5].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[6].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[7].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[8].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[9].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[10].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[11].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[12].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[13].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[14].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[15].CLK
Tx_Clk => tx_status~1.DATAIN
Rx_Clk => flag_swap_r.CLK
Rx_Clk => Rx_DATA_client_r[0].CLK
Rx_Clk => Rx_DATA_client_r[1].CLK
Rx_Clk => Rx_DATA_client_r[2].CLK
Rx_Clk => Rx_DATA_client_r[3].CLK
Rx_Clk => Rx_DATA_client_r[4].CLK
Rx_Clk => Rx_DATA_client_r[5].CLK
Rx_Clk => Rx_DATA_client_r[6].CLK
Rx_Clk => Rx_DATA_client_r[7].CLK
Rx_Clk => Rx_DATA_client_r[8].CLK
Rx_Clk => Rx_DATA_client_r[9].CLK
Rx_Clk => Rx_DATA_client_r[10].CLK
Rx_Clk => Rx_DATA_client_r[11].CLK
Rx_Clk => Rx_DATA_client_r[12].CLK
Rx_Clk => Rx_DATA_client_r[13].CLK
Rx_Clk => Rx_DATA_client_r[14].CLK
Rx_Clk => Rx_DATA_client_r[15].CLK
Rx_Clk => flag_swap.CLK
Rx_Clk => lane_up_r_rx.CLK
Rx_Clk => Rx_K_i[0].CLK
Rx_Clk => Rx_K_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[0].CLK
Rx_Clk => Rx_DATA_Xcvr_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[2].CLK
Rx_Clk => Rx_DATA_Xcvr_i[3].CLK
Rx_Clk => Rx_DATA_Xcvr_i[4].CLK
Rx_Clk => Rx_DATA_Xcvr_i[5].CLK
Rx_Clk => Rx_DATA_Xcvr_i[6].CLK
Rx_Clk => Rx_DATA_Xcvr_i[7].CLK
Rx_Clk => Rx_DATA_Xcvr_i[8].CLK
Rx_Clk => Rx_DATA_Xcvr_i[9].CLK
Rx_Clk => Rx_DATA_Xcvr_i[10].CLK
Rx_Clk => Rx_DATA_Xcvr_i[11].CLK
Rx_Clk => Rx_DATA_Xcvr_i[12].CLK
Rx_Clk => Rx_DATA_Xcvr_i[13].CLK
Rx_Clk => Rx_DATA_Xcvr_i[14].CLK
Rx_Clk => Rx_DATA_Xcvr_i[15].CLK
Rx_Clk => gp_sync_can_start_r.CLK
Rx_Clk => gp_sync_can_start~reg0.CLK
Rx_Clk => rx_traffic_ready_r.CLK
Rx_Clk => rx_traffic_ready~reg0.CLK
Rx_Clk => Rx_DATA_client[0]~reg0.CLK
Rx_Clk => Rx_DATA_client[1]~reg0.CLK
Rx_Clk => Rx_DATA_client[2]~reg0.CLK
Rx_Clk => Rx_DATA_client[3]~reg0.CLK
Rx_Clk => Rx_DATA_client[4]~reg0.CLK
Rx_Clk => Rx_DATA_client[5]~reg0.CLK
Rx_Clk => Rx_DATA_client[6]~reg0.CLK
Rx_Clk => Rx_DATA_client[7]~reg0.CLK
Rx_Clk => Rx_DATA_client[8]~reg0.CLK
Rx_Clk => Rx_DATA_client[9]~reg0.CLK
Rx_Clk => Rx_DATA_client[10]~reg0.CLK
Rx_Clk => Rx_DATA_client[11]~reg0.CLK
Rx_Clk => Rx_DATA_client[12]~reg0.CLK
Rx_Clk => Rx_DATA_client[13]~reg0.CLK
Rx_Clk => Rx_DATA_client[14]~reg0.CLK
Rx_Clk => Rx_DATA_client[15]~reg0.CLK
Rx_Clk => rx_status~1.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic
Reset_n => align_en_r.ACLR
Reset_n => XCVR_rst_out_r.PRESET
Reset_n => lane_up_r.ACLR
Reset_n => align_en~reg0.ACLR
Reset_n => XCVR_rst_out~reg0.PRESET
Reset_n => lane_up~reg0.ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[0].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[1].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[2].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[3].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[4].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[5].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[6].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[7].ACLR
Reset_n => \lane_up_FSM:locked_cnt[0].ACLR
Reset_n => \lane_up_FSM:locked_cnt[1].ACLR
Reset_n => \lane_up_FSM:locked_cnt[2].ACLR
Reset_n => \lane_up_FSM:locked_cnt[3].ACLR
Reset_n => \lane_up_FSM:locked_cnt[4].ACLR
Reset_n => \lane_up_FSM:locked_cnt[5].ACLR
Reset_n => \lane_up_FSM:locked_cnt[6].ACLR
Reset_n => \lane_up_FSM:locked_cnt[7].ACLR
Reset_n => \lane_up_FSM:locked_cnt[8].ACLR
Reset_n => \lane_up_FSM:locked_cnt[9].ACLR
Reset_n => \lane_up_FSM:locked_cnt[10].ACLR
Reset_n => \lane_up_FSM:locked_cnt[11].ACLR
Reset_n => \lane_up_FSM:locked_cnt[12].ACLR
Reset_n => \lane_up_FSM:locked_cnt[13].ACLR
Reset_n => \lane_up_FSM:locked_cnt[14].ACLR
Reset_n => \lane_up_FSM:locked_cnt[15].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[0].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[1].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[2].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[3].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[4].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[5].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[6].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[7].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[8].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[9].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[10].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[11].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[12].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[13].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[14].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[15].ACLR
Reset_n => lane_up_status~3.DATAIN
Reset_n => all_locked.ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[7].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[6].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[5].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[4].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[3].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[2].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[1].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[0].ENA
Reset_n => RX_freq_locked_r.ENA
Reset_n => XCVR_pll_locked_r.ENA
INIT_CLK => all_locked.CLK
INIT_CLK => XCVR_pll_locked_r.CLK
INIT_CLK => RX_freq_locked_r.CLK
INIT_CLK => align_en_r.CLK
INIT_CLK => XCVR_rst_out_r.CLK
INIT_CLK => lane_up_r.CLK
INIT_CLK => align_en~reg0.CLK
INIT_CLK => XCVR_rst_out~reg0.CLK
INIT_CLK => lane_up~reg0.CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[0].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[1].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[2].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[3].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[4].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[5].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[6].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[7].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[0].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[1].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[2].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[3].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[4].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[5].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[6].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[7].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[0].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[1].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[2].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[3].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[4].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[5].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[6].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[7].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[8].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[9].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[10].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[11].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[12].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[13].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[14].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[15].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[0].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[1].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[2].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[3].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[4].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[5].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[6].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[7].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[8].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[9].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[10].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[11].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[12].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[13].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[14].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[15].CLK
INIT_CLK => lane_up_status~1.DATAIN
XCVR_rst_out <= XCVR_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
align_en <= align_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
lane_up <= lane_up~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_freq_locked[0] => RX_freq_locked_r.DATAIN
XCVR_pll_locked => XCVR_pll_locked_r.DATAIN
RX_elastic_buf_overflow => error_happen.IN1
RX_sync_status[0][0] => ~NO_FANOUT~
RX_sync_status[0][1] => ~NO_FANOUT~
RX_pattern_detected[0][0] => ~NO_FANOUT~
RX_pattern_detected[0][1] => ~NO_FANOUT~
RX_errdetect[0][0] => WideOr0.IN0
RX_errdetect[0][1] => WideOr0.IN1
RX_disperr[0][0] => WideOr1.IN0
RX_disperr[0][1] => WideOr1.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_out[16]~reg0.ACLR
RESET_N => data_out[17]~reg0.ACLR
RESET_N => data_out[18]~reg0.ACLR
RESET_N => data_out[19]~reg0.ACLR
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
CLK => data_out[16]~reg0.CLK
CLK => data_out[17]~reg0.CLK
CLK => data_out[18]~reg0.CLK
CLK => data_out[19]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_1[0].DATAIN
data_in[9] => data_in_buf_1[1].DATAIN
data_in[10] => data_in_buf_1[2].DATAIN
data_in[11] => data_in_buf_1[3].DATAIN
data_in[12] => data_in_buf_1[4].DATAIN
data_in[13] => data_in_buf_1[5].DATAIN
data_in[14] => data_in_buf_1[6].DATAIN
data_in[15] => data_in_buf_1[7].DATAIN
disp_in[0] => data_in_buf_0[8].DATAIN
disp_in[1] => data_in_buf_1[8].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_in_buf_0[9].ENA
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[9].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
RESET_N => disp_out[1]~reg0.ENA
RESET_N => disp_out[0]~reg0.ENA
CLK => disp_out[0]~reg0.CLK
CLK => disp_out[1]~reg0.CLK
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_1[9].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_in_buf_0[9].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_0[8].DATAIN
data_in[9] => data_in_buf_0[9].DATAIN
data_in[10] => data_in_buf_1[0].DATAIN
data_in[11] => data_in_buf_1[1].DATAIN
data_in[12] => data_in_buf_1[2].DATAIN
data_in[13] => data_in_buf_1[3].DATAIN
data_in[14] => data_in_buf_1[4].DATAIN
data_in[15] => data_in_buf_1[5].DATAIN
data_in[16] => data_in_buf_1[6].DATAIN
data_in[17] => data_in_buf_1[7].DATAIN
data_in[18] => data_in_buf_1[8].DATAIN
data_in[19] => data_in_buf_1[9].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[0] <= disp_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[1] <= disp_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_err[0] <= decode_v:decoder_0.code_err
code_err[1] <= decode_v:decoder_1.code_err
disp_err[0] <= decode_v:decoder_0.disp_err
disp_err[1] <= decode_v:decoder_1.disp_err


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG
inclk => inclk.IN1
outclk <= clk_buffer_altclkctrl_0:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG
inclk => inclk.IN1
outclk <= clk_buffer_altclkctrl_0:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


