C:\BLG222E_project1\BLG222E\ExampleSubmission_v2>call C:\Xilinx\Vivado\2017.4\settings64.bat
A subdirectory or file Simulation_Files already exists.
        1 file(s) copied.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Register16bit.v" into library work
INFO: [VRFC 10-311] analyzing module Register16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Register16bitSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module Register16bitSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top Register16bitSimulation -snapshot reg16sim -debug typical
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.Register16bit
Compiling module work.FileOperation
Compiling module work.Register16bitSimulation
Built simulation snapshot reg16sim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Simulation_Files/xsim.dir/reg16sim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 15:50:49 2025...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/reg16sim/xsim_script.tcl
# xsim {reg16sim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
------------------------------------
Register16bit Simulation Started
[PASS] Test No: 1, Component: Q, Actual Value: 0x00000025, Expected Value: 0x00000025
[PASS] Test No: 2, Component: Q, Actual Value: 0x00000024, Expected Value: 0x00000024
[PASS] Test No: 3, Component: Q, Actual Value: 0x00000025, Expected Value: 0x00000025
[PASS] Test No: 4, Component: Q, Actual Value: 0x00000026, Expected Value: 0x00000026
Register16bit Simulation Finished
0 Test Failed
4 Test Passed
------------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Sun Apr 20 15:50:54 2025...
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Register32bit.v" into library work
INFO: [VRFC 10-311] analyzing module Register32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Register32bitSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module Register32bitSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top Register32bitSimulation -snapshot reg32sim -debug typical
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.Register32bit
Compiling module work.FileOperation
Compiling module work.Register32bitSimulation
Built simulation snapshot reg32sim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Simulation_Files/xsim.dir/reg32sim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 15:51:02 2025...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/reg32sim/xsim_script.tcl
# xsim {reg32sim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
------------------------------------
Register32bit Simulation Started
[PASS] Test No: 1, Component: Q, Actual Value: 0x00001234, Expected Value: 0x00001234
[PASS] Test No: 2, Component: Q, Actual Value: 0x00001233, Expected Value: 0x00001233
[PASS] Test No: 3, Component: Q, Actual Value: 0x00001234, Expected Value: 0x00001234
[PASS] Test No: 4, Component: Q, Actual Value: 0x00001235, Expected Value: 0x00001235
Register32bit Simulation Finished
0 Test Failed
4 Test Passed
------------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Sun Apr 20 15:51:07 2025...
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Register32bit.v" into library work
INFO: [VRFC 10-311] analyzing module Register32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/RegisterFile.v" into library work
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/RegisterFileSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module RegisterFileSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top RegisterFileSimulation -snapshot regfilesim -debug typical
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1770] port R1_Q remains unconnected for this instance [C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/RegisterFileSimulation.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.Register32bit
Compiling module work.RegisterFile
Compiling module work.FileOperation
Compiling module work.RegisterFileSimulation
Built simulation snapshot regfilesim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Simulation_Files/xsim.dir/regfilesim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 15:51:15 2025...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/regfilesim/xsim_script.tcl
# xsim {regfilesim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
------------------------------------
RegisterFile Simulation Started
[PASS] Test No: 1, Component: OutA, Actual Value: 0x12345678, Expected Value: 0x12345678
[PASS] Test No: 1, Component: OutB, Actual Value: 0x56781234, Expected Value: 0x56781234
[PASS] Test No: 2, Component: OutA, Actual Value: 0x12345678, Expected Value: 0x12345678
[PASS] Test No: 2, Component: OutB, Actual Value: 0x34567890, Expected Value: 0x34567890
RegisterFile Simulation Finished
0 Test Failed
4 Test Passed
------------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Sun Apr 20 15:51:20 2025...
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Register16bit.v" into library work
INFO: [VRFC 10-311] analyzing module Register16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/AddressRegisterFile.v" into library work
INFO: [VRFC 10-311] analyzing module AddressRegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/AddressRegisterFileSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module AddressRegisterFileSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top AddressRegisterFileSimulation -snapshot addregfilesim -debug typical
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1770] port PC_Q remains unconnected for this instance [C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/AddressRegisterFileSimulation.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.Register16bit
Compiling module work.AddressRegisterFile
Compiling module work.FileOperation
Compiling module work.AddressRegisterFileSimulation
Built simulation snapshot addregfilesim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Simulation_Files/xsim.dir/addregfilesim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 15:51:29 2025...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/addregfilesim/xsim_script.tcl
# xsim {addregfilesim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
------------------------------------
AddressRegisterFile Simulation Started
[PASS] Test No: 1, Component: OutC, Actual Value: 0x00001234, Expected Value: 0x00001234
[PASS] Test No: 1, Component: OutD, Actual Value: 0x00005678, Expected Value: 0x00005678
[PASS] Test No: 2, Component: OutC, Actual Value: 0x00001234, Expected Value: 0x00001234
[PASS] Test No: 2, Component: OutD, Actual Value: 0x00003548, Expected Value: 0x00003548
AddressRegisterFile Simulation Finished
0 Test Failed
4 Test Passed
------------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Sun Apr 20 15:51:34 2025...
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/InstructionRegister.v" into library work
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/InstructionRegisterSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module InstructionRegisterSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top InstructionRegisterSimulation -snapshot insregsim -debug typical
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.InstructionRegister
Compiling module work.FileOperation
Compiling module work.InstructionRegisterSimulation
Built simulation snapshot insregsim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Simulation_Files/xsim.dir/insregsim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 15:51:40 2025...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/insregsim/xsim_script.tcl
# xsim {insregsim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
------------------------------------
InstructionRegister Simulation Started
[PASS] Test No: 1, Component: IROut, Actual Value: 0x00002315, Expected Value: 0x00002315
[PASS] Test No: 2, Component: IROut, Actual Value: 0x00001567, Expected Value: 0x00001567
InstructionRegister Simulation Finished
0 Test Failed
2 Test Passed
------------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Sun Apr 20 15:51:46 2025...
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/DataRegister.v" into library work
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/DataRegisterSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module DataRegisterSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top DataRegisterSimulation -snapshot dataregsim -debug typical
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.DataRegister
Compiling module work.FileOperation
Compiling module work.DataRegisterSimulation
Built simulation snapshot dataregsim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Simulation_Files/xsim.dir/dataregsim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 15:51:56 2025...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dataregsim/xsim_script.tcl
# xsim {dataregsim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
------------------------------------
DataRegister Simulation Started
[PASS] Test No: 1, Component: DROut, Actual Value: 0x00022018, Expected Value: 0x00022018
[PASS] Test No: 2, Component: DROut, Actual Value: 0x00000025, Expected Value: 0x00000025
[PASS] Test No: 3, Component: DROut, Actual Value: 0x12345678, Expected Value: 0x12345678
[PASS] Test No: 4, Component: DROut, Actual Value: 0x00000025, Expected Value: 0x00000025
DataRegister Simulation Finished
0 Test Failed
4 Test Passed
------------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Sun Apr 20 15:52:02 2025...
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/ArithmeticLogicUnit.v" into library work
INFO: [VRFC 10-311] analyzing module ArithmeticLogicUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/ArithmeticLogicUnitSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module ArithmeticLogicUnitSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top ArithmeticLogicUnitSimulation -snapshot alusim -debug typical
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.ArithmeticLogicUnit
Compiling module work.FileOperation
Compiling module work.ArithmeticLogicUnitSimulation
Built simulation snapshot alusim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Simulation_Files/xsim.dir/alusim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 15:52:10 2025...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/alusim/xsim_script.tcl
# xsim {alusim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
------------------------------------
ArithmeticLogicUnit Simulation Started
[PASS] Test No: 1, Component: ALUOut, Actual Value: 0x55555555, Expected Value: 0x55555555
[PASS] Test No: 1, Component: Z, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 1, Component: C, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 1, Component: N, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 1, Component: O, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 2, Component: ALUOut, Actual Value: 0x55555555, Expected Value: 0x55555555
[PASS] Test No: 2, Component: Z, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 2, Component: C, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 2, Component: N, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 2, Component: O, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 3, Component: ALUOut, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 3, Component: Z, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 3, Component: C, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 3, Component: N, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 3, Component: O, Actual Value: 0x00000000, Expected Value: 0x00000000
ArithmeticLogicUnit Simulation Finished
0 Test Failed
15 Test Passed
------------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Sun Apr 20 15:52:16 2025...
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Register16bit.v" into library work
INFO: [VRFC 10-311] analyzing module Register16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Register32bit.v" into library work
INFO: [VRFC 10-311] analyzing module Register32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/RegisterFile.v" into library work
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/AddressRegisterFile.v" into library work
INFO: [VRFC 10-311] analyzing module AddressRegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/InstructionRegister.v" into library work
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/DataRegister.v" into library work
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/ArithmeticLogicUnit.v" into library work
INFO: [VRFC 10-311] analyzing module ArithmeticLogicUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Memory.v" into library work
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/ArithmeticLogicUnitSystem.v" into library work
INFO: [VRFC 10-311] analyzing module ArithmeticLogicUnitSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/ArithmeticLogicUnitSystemSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module ArithmeticLogicUnitSystemSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top ArithmeticLogicUnitSystemSimulation -snapshot alusyssim -debug typical
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1770] port OutA remains unconnected for this instance [C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/ArithmeticLogicUnitSystemSimulation.v:25]
WARNING: [VRFC 10-1770] port R1_Q remains unconnected for this instance [C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/ArithmeticLogicUnitSystem.v:86]
WARNING: [VRFC 10-1770] port PC_Q remains unconnected for this instance [C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/ArithmeticLogicUnitSystem.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.Register32bit
Compiling module work.RegisterFile
Compiling module work.Register16bit
Compiling module work.AddressRegisterFile
Compiling module work.InstructionRegister
Compiling module work.DataRegister
Compiling module work.Memory
Compiling module work.ArithmeticLogicUnit
Compiling module work.ArithmeticLogicUnitSystem
Compiling module work.FileOperation
Compiling module work.ArithmeticLogicUnitSystemSimulat...
Built simulation snapshot alusyssim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/BLG222E_project1/BLG222E/ExampleSubmission_v2/Simulation_Files/xsim.dir/alusyssim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 15:52:39 2025...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/alusyssim/xsim_script.tcl
# xsim {alusyssim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
------------------------------------
ArithmeticLogicUnitSystem Simulation Started
[PASS] Test No: 1, Component: OutA, Actual Value: 0x77777777, Expected Value: 0x77777777
[PASS] Test No: 1, Component: OutB, Actual Value: 0x88888887, Expected Value: 0x88888887
[PASS] Test No: 1, Component: ALUOut, Actual Value: 0xfffffffe, Expected Value: 0xfffffffe
[PASS] Test No: 1, Component: Z, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 1, Component: C, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 1, Component: N, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 1, Component: O, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 1, Component: MuxAOut, Actual Value: 0xfffffffe, Expected Value: 0xfffffffe
[PASS] Test No: 1, Component: MuxBOut, Actual Value: 0xfffffffe, Expected Value: 0xfffffffe
[PASS] Test No: 1, Component: MuxCOut, Actual Value: 0x000000fe, Expected Value: 0x000000fe
[PASS] Test No: 1, Component: MuxDOut, Actual Value: 0x77777777, Expected Value: 0x77777777
[PASS] Test No: 1, Component: R2, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 1, Component: S3, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 2, Component: OutA, Actual Value: 0x77777777, Expected Value: 0x77777777
[PASS] Test No: 2, Component: OutB, Actual Value: 0x88888887, Expected Value: 0x88888887
[PASS] Test No: 2, Component: ALUOut, Actual Value: 0xfffffffe, Expected Value: 0xfffffffe
[PASS] Test No: 2, Component: Z, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 2, Component: C, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 2, Component: N, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 2, Component: O, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 2, Component: MuxAOut, Actual Value: 0xfffffffe, Expected Value: 0xfffffffe
[PASS] Test No: 2, Component: MuxBOut, Actual Value: 0xfffffffe, Expected Value: 0xfffffffe
[PASS] Test No: 2, Component: MuxCOut, Actual Value: 0x000000fe, Expected Value: 0x000000fe
[PASS] Test No: 2, Component: MuxDOut, Actual Value: 0x77777777, Expected Value: 0x77777777
[PASS] Test No: 2, Component: R2, Actual Value: 0xfffffffe, Expected Value: 0xfffffffe
[PASS] Test No: 2, Component: S3, Actual Value: 0xfffffffe, Expected Value: 0xfffffffe
[PASS] Test No: 2, Component: PC, Actual Value: 0x0000fffe, Expected Value: 0x0000fffe
[PASS] Test No: 3, Component: OutC, Actual Value: 0x00001254, Expected Value: 0x00001254
[PASS] Test No: 3, Component: Address, Actual Value: 0x00000023, Expected Value: 0x00000023
[PASS] Test No: 3, Component: Memout, Actual Value: 0x00000015, Expected Value: 0x00000015
[PASS] Test No: 3, Component: IROut, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 3, Component: DROut, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 4, Component: OutC, Actual Value: 0x00001254, Expected Value: 0x00001254
[PASS] Test No: 4, Component: Address, Actual Value: 0x00000023, Expected Value: 0x00000023
[PASS] Test No: 4, Component: Memout, Actual Value: 0x00000015, Expected Value: 0x00000015
[PASS] Test No: 4, Component: IROut, Actual Value: 0x00000015, Expected Value: 0x00000015
ArithmeticLogicUnitSystem Simulation Finished
0 Test Failed
36 Test Passed
------------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Sun Apr 20 15:52:44 2025...
Press any key to continue . . .