
401FreeRTOS_first.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007510  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  080076f0  080076f0  000086f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007880  08007880  0000906c  2**0
                  CONTENTS
  4 .ARM          00000008  08007880  08007880  00008880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007888  08007888  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007888  08007888  00008888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800788c  0800788c  0000888c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007890  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0004c9d8  2000006c  080078fc  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2004ca44  080078fc  00009a44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d1c  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000335e  00000000  00000000  0001ddb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c0  00000000  00000000  00021118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f2b  00000000  00000000  000224d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f3f  00000000  00000000  00023403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b06  00000000  00000000  00047342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db3dd  00000000  00000000  0005ee48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a225  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005764  00000000  00000000  0013a268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  0013f9cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080076d8 	.word	0x080076d8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	080076d8 	.word	0x080076d8

08000220 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000220:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000222:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000226:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002b0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800022a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800022e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000232:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000234:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000236:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000238:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800023a:	d332      	bcc.n	80002a2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800023c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800023e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000240:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000242:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000244:	d314      	bcc.n	8000270 <_CheckCase2>

08000246 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000246:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000248:	19d0      	adds	r0, r2, r7
 800024a:	bf00      	nop

0800024c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800024c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000250:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000254:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000256:	d005      	beq.n	8000264 <_CSDone>
        LDRB     R3,[R1], #+1
 8000258:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000260:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000262:	d1f3      	bne.n	800024c <_LoopCopyStraight>

08000264 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000264:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000268:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800026a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800026e:	4770      	bx	lr

08000270 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000270:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000272:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000274:	d319      	bcc.n	80002aa <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000276:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000278:	1b12      	subs	r2, r2, r4

0800027a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800027e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000282:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000286:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000288:	d005      	beq.n	8000296 <_No2ChunkNeeded>

0800028a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800028a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800028e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000292:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000294:	d1f9      	bne.n	800028a <_LoopCopyAfterWrapAround>

08000296 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000296:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800029a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800029c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800029e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002a0:	4770      	bx	lr

080002a2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002a2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002a4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002a6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002a8:	d2cd      	bcs.n	8000246 <_Case4>

080002aa <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002aa:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002ac:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ae:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002b0:	2004b324 	.word	0x2004b324
	...

080002c0 <memchr>:
 80002c0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002c4:	2a10      	cmp	r2, #16
 80002c6:	db2b      	blt.n	8000320 <memchr+0x60>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	d008      	beq.n	80002e0 <memchr+0x20>
 80002ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d2:	3a01      	subs	r2, #1
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d02d      	beq.n	8000334 <memchr+0x74>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	b342      	cbz	r2, 8000330 <memchr+0x70>
 80002de:	d1f6      	bne.n	80002ce <memchr+0xe>
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
 80002e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ea:	f022 0407 	bic.w	r4, r2, #7
 80002ee:	f07f 0700 	mvns.w	r7, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002f8:	3c08      	subs	r4, #8
 80002fa:	ea85 0501 	eor.w	r5, r5, r1
 80002fe:	ea86 0601 	eor.w	r6, r6, r1
 8000302:	fa85 f547 	uadd8	r5, r5, r7
 8000306:	faa3 f587 	sel	r5, r3, r7
 800030a:	fa86 f647 	uadd8	r6, r6, r7
 800030e:	faa5 f687 	sel	r6, r5, r7
 8000312:	b98e      	cbnz	r6, 8000338 <memchr+0x78>
 8000314:	d1ee      	bne.n	80002f4 <memchr+0x34>
 8000316:	bcf0      	pop	{r4, r5, r6, r7}
 8000318:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800031c:	f002 0207 	and.w	r2, r2, #7
 8000320:	b132      	cbz	r2, 8000330 <memchr+0x70>
 8000322:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000326:	3a01      	subs	r2, #1
 8000328:	ea83 0301 	eor.w	r3, r3, r1
 800032c:	b113      	cbz	r3, 8000334 <memchr+0x74>
 800032e:	d1f8      	bne.n	8000322 <memchr+0x62>
 8000330:	2000      	movs	r0, #0
 8000332:	4770      	bx	lr
 8000334:	3801      	subs	r0, #1
 8000336:	4770      	bx	lr
 8000338:	2d00      	cmp	r5, #0
 800033a:	bf06      	itte	eq
 800033c:	4635      	moveq	r5, r6
 800033e:	3803      	subeq	r0, #3
 8000340:	3807      	subne	r0, #7
 8000342:	f015 0f01 	tst.w	r5, #1
 8000346:	d107      	bne.n	8000358 <memchr+0x98>
 8000348:	3001      	adds	r0, #1
 800034a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800034e:	bf02      	ittt	eq
 8000350:	3001      	addeq	r0, #1
 8000352:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000356:	3001      	addeq	r0, #1
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	3801      	subs	r0, #1
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop

08000360 <__aeabi_uldivmod>:
 8000360:	b953      	cbnz	r3, 8000378 <__aeabi_uldivmod+0x18>
 8000362:	b94a      	cbnz	r2, 8000378 <__aeabi_uldivmod+0x18>
 8000364:	2900      	cmp	r1, #0
 8000366:	bf08      	it	eq
 8000368:	2800      	cmpeq	r0, #0
 800036a:	bf1c      	itt	ne
 800036c:	f04f 31ff 	movne.w	r1, #4294967295
 8000370:	f04f 30ff 	movne.w	r0, #4294967295
 8000374:	f000 b96a 	b.w	800064c <__aeabi_idiv0>
 8000378:	f1ad 0c08 	sub.w	ip, sp, #8
 800037c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000380:	f000 f806 	bl	8000390 <__udivmoddi4>
 8000384:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000388:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038c:	b004      	add	sp, #16
 800038e:	4770      	bx	lr

08000390 <__udivmoddi4>:
 8000390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000394:	9d08      	ldr	r5, [sp, #32]
 8000396:	460c      	mov	r4, r1
 8000398:	2b00      	cmp	r3, #0
 800039a:	d14e      	bne.n	800043a <__udivmoddi4+0xaa>
 800039c:	4694      	mov	ip, r2
 800039e:	458c      	cmp	ip, r1
 80003a0:	4686      	mov	lr, r0
 80003a2:	fab2 f282 	clz	r2, r2
 80003a6:	d962      	bls.n	800046e <__udivmoddi4+0xde>
 80003a8:	b14a      	cbz	r2, 80003be <__udivmoddi4+0x2e>
 80003aa:	f1c2 0320 	rsb	r3, r2, #32
 80003ae:	4091      	lsls	r1, r2
 80003b0:	fa20 f303 	lsr.w	r3, r0, r3
 80003b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003b8:	4319      	orrs	r1, r3
 80003ba:	fa00 fe02 	lsl.w	lr, r0, r2
 80003be:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c2:	fa1f f68c 	uxth.w	r6, ip
 80003c6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ce:	fb07 1114 	mls	r1, r7, r4, r1
 80003d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003d6:	fb04 f106 	mul.w	r1, r4, r6
 80003da:	4299      	cmp	r1, r3
 80003dc:	d90a      	bls.n	80003f4 <__udivmoddi4+0x64>
 80003de:	eb1c 0303 	adds.w	r3, ip, r3
 80003e2:	f104 30ff 	add.w	r0, r4, #4294967295
 80003e6:	f080 8112 	bcs.w	800060e <__udivmoddi4+0x27e>
 80003ea:	4299      	cmp	r1, r3
 80003ec:	f240 810f 	bls.w	800060e <__udivmoddi4+0x27e>
 80003f0:	3c02      	subs	r4, #2
 80003f2:	4463      	add	r3, ip
 80003f4:	1a59      	subs	r1, r3, r1
 80003f6:	fa1f f38e 	uxth.w	r3, lr
 80003fa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003fe:	fb07 1110 	mls	r1, r7, r0, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb00 f606 	mul.w	r6, r0, r6
 800040a:	429e      	cmp	r6, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x94>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f100 31ff 	add.w	r1, r0, #4294967295
 8000416:	f080 80fc 	bcs.w	8000612 <__udivmoddi4+0x282>
 800041a:	429e      	cmp	r6, r3
 800041c:	f240 80f9 	bls.w	8000612 <__udivmoddi4+0x282>
 8000420:	4463      	add	r3, ip
 8000422:	3802      	subs	r0, #2
 8000424:	1b9b      	subs	r3, r3, r6
 8000426:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800042a:	2100      	movs	r1, #0
 800042c:	b11d      	cbz	r5, 8000436 <__udivmoddi4+0xa6>
 800042e:	40d3      	lsrs	r3, r2
 8000430:	2200      	movs	r2, #0
 8000432:	e9c5 3200 	strd	r3, r2, [r5]
 8000436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043a:	428b      	cmp	r3, r1
 800043c:	d905      	bls.n	800044a <__udivmoddi4+0xba>
 800043e:	b10d      	cbz	r5, 8000444 <__udivmoddi4+0xb4>
 8000440:	e9c5 0100 	strd	r0, r1, [r5]
 8000444:	2100      	movs	r1, #0
 8000446:	4608      	mov	r0, r1
 8000448:	e7f5      	b.n	8000436 <__udivmoddi4+0xa6>
 800044a:	fab3 f183 	clz	r1, r3
 800044e:	2900      	cmp	r1, #0
 8000450:	d146      	bne.n	80004e0 <__udivmoddi4+0x150>
 8000452:	42a3      	cmp	r3, r4
 8000454:	d302      	bcc.n	800045c <__udivmoddi4+0xcc>
 8000456:	4290      	cmp	r0, r2
 8000458:	f0c0 80f0 	bcc.w	800063c <__udivmoddi4+0x2ac>
 800045c:	1a86      	subs	r6, r0, r2
 800045e:	eb64 0303 	sbc.w	r3, r4, r3
 8000462:	2001      	movs	r0, #1
 8000464:	2d00      	cmp	r5, #0
 8000466:	d0e6      	beq.n	8000436 <__udivmoddi4+0xa6>
 8000468:	e9c5 6300 	strd	r6, r3, [r5]
 800046c:	e7e3      	b.n	8000436 <__udivmoddi4+0xa6>
 800046e:	2a00      	cmp	r2, #0
 8000470:	f040 8090 	bne.w	8000594 <__udivmoddi4+0x204>
 8000474:	eba1 040c 	sub.w	r4, r1, ip
 8000478:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800047c:	fa1f f78c 	uxth.w	r7, ip
 8000480:	2101      	movs	r1, #1
 8000482:	fbb4 f6f8 	udiv	r6, r4, r8
 8000486:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800048a:	fb08 4416 	mls	r4, r8, r6, r4
 800048e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000492:	fb07 f006 	mul.w	r0, r7, r6
 8000496:	4298      	cmp	r0, r3
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x11c>
 800049a:	eb1c 0303 	adds.w	r3, ip, r3
 800049e:	f106 34ff 	add.w	r4, r6, #4294967295
 80004a2:	d202      	bcs.n	80004aa <__udivmoddi4+0x11a>
 80004a4:	4298      	cmp	r0, r3
 80004a6:	f200 80cd 	bhi.w	8000644 <__udivmoddi4+0x2b4>
 80004aa:	4626      	mov	r6, r4
 80004ac:	1a1c      	subs	r4, r3, r0
 80004ae:	fa1f f38e 	uxth.w	r3, lr
 80004b2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004b6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004be:	fb00 f707 	mul.w	r7, r0, r7
 80004c2:	429f      	cmp	r7, r3
 80004c4:	d908      	bls.n	80004d8 <__udivmoddi4+0x148>
 80004c6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ca:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ce:	d202      	bcs.n	80004d6 <__udivmoddi4+0x146>
 80004d0:	429f      	cmp	r7, r3
 80004d2:	f200 80b0 	bhi.w	8000636 <__udivmoddi4+0x2a6>
 80004d6:	4620      	mov	r0, r4
 80004d8:	1bdb      	subs	r3, r3, r7
 80004da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004de:	e7a5      	b.n	800042c <__udivmoddi4+0x9c>
 80004e0:	f1c1 0620 	rsb	r6, r1, #32
 80004e4:	408b      	lsls	r3, r1
 80004e6:	fa22 f706 	lsr.w	r7, r2, r6
 80004ea:	431f      	orrs	r7, r3
 80004ec:	fa20 fc06 	lsr.w	ip, r0, r6
 80004f0:	fa04 f301 	lsl.w	r3, r4, r1
 80004f4:	ea43 030c 	orr.w	r3, r3, ip
 80004f8:	40f4      	lsrs	r4, r6
 80004fa:	fa00 f801 	lsl.w	r8, r0, r1
 80004fe:	0c38      	lsrs	r0, r7, #16
 8000500:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000504:	fbb4 fef0 	udiv	lr, r4, r0
 8000508:	fa1f fc87 	uxth.w	ip, r7
 800050c:	fb00 441e 	mls	r4, r0, lr, r4
 8000510:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000514:	fb0e f90c 	mul.w	r9, lr, ip
 8000518:	45a1      	cmp	r9, r4
 800051a:	fa02 f201 	lsl.w	r2, r2, r1
 800051e:	d90a      	bls.n	8000536 <__udivmoddi4+0x1a6>
 8000520:	193c      	adds	r4, r7, r4
 8000522:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000526:	f080 8084 	bcs.w	8000632 <__udivmoddi4+0x2a2>
 800052a:	45a1      	cmp	r9, r4
 800052c:	f240 8081 	bls.w	8000632 <__udivmoddi4+0x2a2>
 8000530:	f1ae 0e02 	sub.w	lr, lr, #2
 8000534:	443c      	add	r4, r7
 8000536:	eba4 0409 	sub.w	r4, r4, r9
 800053a:	fa1f f983 	uxth.w	r9, r3
 800053e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000542:	fb00 4413 	mls	r4, r0, r3, r4
 8000546:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800054a:	fb03 fc0c 	mul.w	ip, r3, ip
 800054e:	45a4      	cmp	ip, r4
 8000550:	d907      	bls.n	8000562 <__udivmoddi4+0x1d2>
 8000552:	193c      	adds	r4, r7, r4
 8000554:	f103 30ff 	add.w	r0, r3, #4294967295
 8000558:	d267      	bcs.n	800062a <__udivmoddi4+0x29a>
 800055a:	45a4      	cmp	ip, r4
 800055c:	d965      	bls.n	800062a <__udivmoddi4+0x29a>
 800055e:	3b02      	subs	r3, #2
 8000560:	443c      	add	r4, r7
 8000562:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000566:	fba0 9302 	umull	r9, r3, r0, r2
 800056a:	eba4 040c 	sub.w	r4, r4, ip
 800056e:	429c      	cmp	r4, r3
 8000570:	46ce      	mov	lr, r9
 8000572:	469c      	mov	ip, r3
 8000574:	d351      	bcc.n	800061a <__udivmoddi4+0x28a>
 8000576:	d04e      	beq.n	8000616 <__udivmoddi4+0x286>
 8000578:	b155      	cbz	r5, 8000590 <__udivmoddi4+0x200>
 800057a:	ebb8 030e 	subs.w	r3, r8, lr
 800057e:	eb64 040c 	sbc.w	r4, r4, ip
 8000582:	fa04 f606 	lsl.w	r6, r4, r6
 8000586:	40cb      	lsrs	r3, r1
 8000588:	431e      	orrs	r6, r3
 800058a:	40cc      	lsrs	r4, r1
 800058c:	e9c5 6400 	strd	r6, r4, [r5]
 8000590:	2100      	movs	r1, #0
 8000592:	e750      	b.n	8000436 <__udivmoddi4+0xa6>
 8000594:	f1c2 0320 	rsb	r3, r2, #32
 8000598:	fa20 f103 	lsr.w	r1, r0, r3
 800059c:	fa0c fc02 	lsl.w	ip, ip, r2
 80005a0:	fa24 f303 	lsr.w	r3, r4, r3
 80005a4:	4094      	lsls	r4, r2
 80005a6:	430c      	orrs	r4, r1
 80005a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005ac:	fa00 fe02 	lsl.w	lr, r0, r2
 80005b0:	fa1f f78c 	uxth.w	r7, ip
 80005b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005b8:	fb08 3110 	mls	r1, r8, r0, r3
 80005bc:	0c23      	lsrs	r3, r4, #16
 80005be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005c2:	fb00 f107 	mul.w	r1, r0, r7
 80005c6:	4299      	cmp	r1, r3
 80005c8:	d908      	bls.n	80005dc <__udivmoddi4+0x24c>
 80005ca:	eb1c 0303 	adds.w	r3, ip, r3
 80005ce:	f100 36ff 	add.w	r6, r0, #4294967295
 80005d2:	d22c      	bcs.n	800062e <__udivmoddi4+0x29e>
 80005d4:	4299      	cmp	r1, r3
 80005d6:	d92a      	bls.n	800062e <__udivmoddi4+0x29e>
 80005d8:	3802      	subs	r0, #2
 80005da:	4463      	add	r3, ip
 80005dc:	1a5b      	subs	r3, r3, r1
 80005de:	b2a4      	uxth	r4, r4
 80005e0:	fbb3 f1f8 	udiv	r1, r3, r8
 80005e4:	fb08 3311 	mls	r3, r8, r1, r3
 80005e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005ec:	fb01 f307 	mul.w	r3, r1, r7
 80005f0:	42a3      	cmp	r3, r4
 80005f2:	d908      	bls.n	8000606 <__udivmoddi4+0x276>
 80005f4:	eb1c 0404 	adds.w	r4, ip, r4
 80005f8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005fc:	d213      	bcs.n	8000626 <__udivmoddi4+0x296>
 80005fe:	42a3      	cmp	r3, r4
 8000600:	d911      	bls.n	8000626 <__udivmoddi4+0x296>
 8000602:	3902      	subs	r1, #2
 8000604:	4464      	add	r4, ip
 8000606:	1ae4      	subs	r4, r4, r3
 8000608:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800060c:	e739      	b.n	8000482 <__udivmoddi4+0xf2>
 800060e:	4604      	mov	r4, r0
 8000610:	e6f0      	b.n	80003f4 <__udivmoddi4+0x64>
 8000612:	4608      	mov	r0, r1
 8000614:	e706      	b.n	8000424 <__udivmoddi4+0x94>
 8000616:	45c8      	cmp	r8, r9
 8000618:	d2ae      	bcs.n	8000578 <__udivmoddi4+0x1e8>
 800061a:	ebb9 0e02 	subs.w	lr, r9, r2
 800061e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000622:	3801      	subs	r0, #1
 8000624:	e7a8      	b.n	8000578 <__udivmoddi4+0x1e8>
 8000626:	4631      	mov	r1, r6
 8000628:	e7ed      	b.n	8000606 <__udivmoddi4+0x276>
 800062a:	4603      	mov	r3, r0
 800062c:	e799      	b.n	8000562 <__udivmoddi4+0x1d2>
 800062e:	4630      	mov	r0, r6
 8000630:	e7d4      	b.n	80005dc <__udivmoddi4+0x24c>
 8000632:	46d6      	mov	lr, sl
 8000634:	e77f      	b.n	8000536 <__udivmoddi4+0x1a6>
 8000636:	4463      	add	r3, ip
 8000638:	3802      	subs	r0, #2
 800063a:	e74d      	b.n	80004d8 <__udivmoddi4+0x148>
 800063c:	4606      	mov	r6, r0
 800063e:	4623      	mov	r3, r4
 8000640:	4608      	mov	r0, r1
 8000642:	e70f      	b.n	8000464 <__udivmoddi4+0xd4>
 8000644:	3e02      	subs	r6, #2
 8000646:	4463      	add	r3, ip
 8000648:	e730      	b.n	80004ac <__udivmoddi4+0x11c>
 800064a:	bf00      	nop

0800064c <__aeabi_idiv0>:
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop

08000650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b088      	sub	sp, #32
 8000654:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000656:	f000 faef 	bl	8000c38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065a:	f000 f857 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065e:	f000 f8c1 	bl	80007e4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //Enable the CYCCNT counter
  DWT_CTRL |= (1<<0);
 8000662:	4b22      	ldr	r3, [pc, #136]	@ (80006ec <main+0x9c>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a21      	ldr	r2, [pc, #132]	@ (80006ec <main+0x9c>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(500000);
 800066e:	4820      	ldr	r0, [pc, #128]	@ (80006f0 <main+0xa0>)
 8000670:	f004 f96a 	bl	8004948 <SEGGER_UART_init>

  SEGGER_SYSVIEW_Conf();
 8000674:	f003 ff92 	bl	800459c <SEGGER_SYSVIEW_Conf>

  //SEGGER_SYSVIEW_Start();

  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 8000678:	f107 0308 	add.w	r3, r7, #8
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	2302      	movs	r3, #2
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	4b1c      	ldr	r3, [pc, #112]	@ (80006f4 <main+0xa4>)
 8000684:	22c8      	movs	r2, #200	@ 0xc8
 8000686:	491c      	ldr	r1, [pc, #112]	@ (80006f8 <main+0xa8>)
 8000688:	481c      	ldr	r0, [pc, #112]	@ (80006fc <main+0xac>)
 800068a:	f002 f8b9 	bl	8002800 <xTaskCreate>
 800068e:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d00b      	beq.n	80006ae <main+0x5e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800069a:	f383 8811 	msr	BASEPRI, r3
 800069e:	f3bf 8f6f 	isb	sy
 80006a2:	f3bf 8f4f 	dsb	sy
 80006a6:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006a8:	bf00      	nop
 80006aa:	bf00      	nop
 80006ac:	e7fd      	b.n	80006aa <main+0x5a>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	2302      	movs	r3, #2
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <main+0xb0>)
 80006b8:	22c8      	movs	r2, #200	@ 0xc8
 80006ba:	4912      	ldr	r1, [pc, #72]	@ (8000704 <main+0xb4>)
 80006bc:	4812      	ldr	r0, [pc, #72]	@ (8000708 <main+0xb8>)
 80006be:	f002 f89f 	bl	8002800 <xTaskCreate>
 80006c2:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d00b      	beq.n	80006e2 <main+0x92>
        __asm volatile
 80006ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006ce:	f383 8811 	msr	BASEPRI, r3
 80006d2:	f3bf 8f6f 	isb	sy
 80006d6:	f3bf 8f4f 	dsb	sy
 80006da:	60fb      	str	r3, [r7, #12]
    }
 80006dc:	bf00      	nop
 80006de:	bf00      	nop
 80006e0:	e7fd      	b.n	80006de <main+0x8e>

  //Start the FreeRTOS scheduler
  vTaskStartScheduler();
 80006e2:	f002 fa09 	bl	8002af8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006e6:	bf00      	nop
 80006e8:	e7fd      	b.n	80006e6 <main+0x96>
 80006ea:	bf00      	nop
 80006ec:	e0001000 	.word	0xe0001000
 80006f0:	0007a120 	.word	0x0007a120
 80006f4:	080076f0 	.word	0x080076f0
 80006f8:	08007708 	.word	0x08007708
 80006fc:	0800098d 	.word	0x0800098d
 8000700:	08007710 	.word	0x08007710
 8000704:	08007728 	.word	0x08007728
 8000708:	080009c5 	.word	0x080009c5

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b094      	sub	sp, #80	@ 0x50
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	2234      	movs	r2, #52	@ 0x34
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f006 fb54 	bl	8006dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	f107 0308 	add.w	r3, r7, #8
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	4b29      	ldr	r3, [pc, #164]	@ (80007dc <SystemClock_Config+0xd0>)
 8000736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000738:	4a28      	ldr	r2, [pc, #160]	@ (80007dc <SystemClock_Config+0xd0>)
 800073a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800073e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000740:	4b26      	ldr	r3, [pc, #152]	@ (80007dc <SystemClock_Config+0xd0>)
 8000742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800074c:	2300      	movs	r3, #0
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <SystemClock_Config+0xd4>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a22      	ldr	r2, [pc, #136]	@ (80007e0 <SystemClock_Config+0xd4>)
 8000756:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800075a:	6013      	str	r3, [r2, #0]
 800075c:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <SystemClock_Config+0xd4>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000764:	603b      	str	r3, [r7, #0]
 8000766:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000768:	2302      	movs	r3, #2
 800076a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800076c:	2301      	movs	r3, #1
 800076e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000770:	2310      	movs	r3, #16
 8000772:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000774:	2302      	movs	r3, #2
 8000776:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000778:	2300      	movs	r3, #0
 800077a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800077c:	2308      	movs	r3, #8
 800077e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000780:	2364      	movs	r3, #100	@ 0x64
 8000782:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000784:	2302      	movs	r3, #2
 8000786:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800078c:	2302      	movs	r3, #2
 800078e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000790:	f107 031c 	add.w	r3, r7, #28
 8000794:	4618      	mov	r0, r3
 8000796:	f000 ff5f 	bl	8001658 <HAL_RCC_OscConfig>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007a0:	f000 f93e 	bl	8000a20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a4:	230f      	movs	r3, #15
 80007a6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a8:	2302      	movs	r3, #2
 80007aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007bc:	f107 0308 	add.w	r3, r7, #8
 80007c0:	2103      	movs	r1, #3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fd0a 	bl	80011dc <HAL_RCC_ClockConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007ce:	f000 f927 	bl	8000a20 <Error_Handler>
  }
}
 80007d2:	bf00      	nop
 80007d4:	3750      	adds	r7, #80	@ 0x50
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800
 80007e0:	40007000 	.word	0x40007000

080007e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08c      	sub	sp, #48	@ 0x30
 80007e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	f107 031c 	add.w	r3, r7, #28
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]
 80007f6:	60da      	str	r2, [r3, #12]
 80007f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	61bb      	str	r3, [r7, #24]
 80007fe:	4b5d      	ldr	r3, [pc, #372]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	4a5c      	ldr	r2, [pc, #368]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000804:	f043 0304 	orr.w	r3, r3, #4
 8000808:	6313      	str	r3, [r2, #48]	@ 0x30
 800080a:	4b5a      	ldr	r3, [pc, #360]	@ (8000974 <MX_GPIO_Init+0x190>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	f003 0304 	and.w	r3, r3, #4
 8000812:	61bb      	str	r3, [r7, #24]
 8000814:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
 800081a:	4b56      	ldr	r3, [pc, #344]	@ (8000974 <MX_GPIO_Init+0x190>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a55      	ldr	r2, [pc, #340]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b53      	ldr	r3, [pc, #332]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
 8000836:	4b4f      	ldr	r3, [pc, #316]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a4e      	ldr	r2, [pc, #312]	@ (8000974 <MX_GPIO_Init+0x190>)
 800083c:	f043 0302 	orr.w	r3, r3, #2
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b4c      	ldr	r3, [pc, #304]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	4b48      	ldr	r3, [pc, #288]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a47      	ldr	r2, [pc, #284]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000858:	f043 0308 	orr.w	r3, r3, #8
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b45      	ldr	r3, [pc, #276]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0308 	and.w	r3, r3, #8
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	4b41      	ldr	r3, [pc, #260]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	4a40      	ldr	r2, [pc, #256]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000874:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000878:	6313      	str	r3, [r2, #48]	@ 0x30
 800087a:	4b3e      	ldr	r3, [pc, #248]	@ (8000974 <MX_GPIO_Init+0x190>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	4b3a      	ldr	r3, [pc, #232]	@ (8000974 <MX_GPIO_Init+0x190>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a39      	ldr	r2, [pc, #228]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b37      	ldr	r3, [pc, #220]	@ (8000974 <MX_GPIO_Init+0x190>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0301 	and.w	r3, r3, #1
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	f244 0181 	movw	r1, #16513	@ 0x4081
 80008a8:	4833      	ldr	r0, [pc, #204]	@ (8000978 <MX_GPIO_Init+0x194>)
 80008aa:	f000 fc7d 	bl	80011a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	@ 0x40
 80008b2:	4832      	ldr	r0, [pc, #200]	@ (800097c <MX_GPIO_Init+0x198>)
 80008b4:	f000 fc78 	bl	80011a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	482c      	ldr	r0, [pc, #176]	@ (8000980 <MX_GPIO_Init+0x19c>)
 80008d0:	f000 fad6 	bl	8000e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008d4:	f244 0381 	movw	r3, #16513	@ 0x4081
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008da:	2301      	movs	r3, #1
 80008dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2300      	movs	r3, #0
 80008e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e6:	f107 031c 	add.w	r3, r7, #28
 80008ea:	4619      	mov	r1, r3
 80008ec:	4822      	ldr	r0, [pc, #136]	@ (8000978 <MX_GPIO_Init+0x194>)
 80008ee:	f000 fac7 	bl	8000e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80008f2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f8:	2302      	movs	r3, #2
 80008fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000900:	2303      	movs	r3, #3
 8000902:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000904:	2307      	movs	r3, #7
 8000906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4619      	mov	r1, r3
 800090e:	481d      	ldr	r0, [pc, #116]	@ (8000984 <MX_GPIO_Init+0x1a0>)
 8000910:	f000 fab6 	bl	8000e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000914:	2340      	movs	r3, #64	@ 0x40
 8000916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000918:	2301      	movs	r3, #1
 800091a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4619      	mov	r1, r3
 800092a:	4814      	ldr	r0, [pc, #80]	@ (800097c <MX_GPIO_Init+0x198>)
 800092c:	f000 faa8 	bl	8000e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000930:	2380      	movs	r3, #128	@ 0x80
 8000932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000934:	2300      	movs	r3, #0
 8000936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800093c:	f107 031c 	add.w	r3, r7, #28
 8000940:	4619      	mov	r1, r3
 8000942:	480e      	ldr	r0, [pc, #56]	@ (800097c <MX_GPIO_Init+0x198>)
 8000944:	f000 fa9c 	bl	8000e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000948:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800094c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094e:	2302      	movs	r3, #2
 8000950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000956:	2303      	movs	r3, #3
 8000958:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800095a:	230a      	movs	r3, #10
 800095c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	4808      	ldr	r0, [pc, #32]	@ (8000988 <MX_GPIO_Init+0x1a4>)
 8000966:	f000 fa8b 	bl	8000e80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800096a:	bf00      	nop
 800096c:	3730      	adds	r7, #48	@ 0x30
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40023800 	.word	0x40023800
 8000978:	40020400 	.word	0x40020400
 800097c:	40021800 	.word	0x40021800
 8000980:	40020800 	.word	0x40020800
 8000984:	40020c00 	.word	0x40020c00
 8000988:	40020000 	.word	0x40020000

0800098c <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void* parameters){
 800098c:	b580      	push	{r7, lr}
 800098e:	b09c      	sub	sp, #112	@ 0x70
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1){
		//printf("%s\n", (char*)parameters);
		snprintf(msg,100,(char*)parameters);
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	2164      	movs	r1, #100	@ 0x64
 800099c:	4618      	mov	r0, r3
 800099e:	f006 f9cf 	bl	8006d40 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 80009a2:	f107 030c 	add.w	r3, r7, #12
 80009a6:	4618      	mov	r0, r3
 80009a8:	f006 f92c 	bl	8006c04 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 80009ac:	4b04      	ldr	r3, [pc, #16]	@ (80009c0 <task1_handler+0x34>)
 80009ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	f3bf 8f4f 	dsb	sy
 80009b8:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,(char*)parameters);
 80009bc:	bf00      	nop
 80009be:	e7e9      	b.n	8000994 <task1_handler+0x8>
 80009c0:	e000ed04 	.word	0xe000ed04

080009c4 <task2_handler>:
	}
}

static void task2_handler(void* parameters){
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b09c      	sub	sp, #112	@ 0x70
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	char msg[100];
		while(1){
			//printf("%s\n", (char*)parameters);
			snprintf(msg,100,(char*)parameters);
 80009cc:	f107 030c 	add.w	r3, r7, #12
 80009d0:	687a      	ldr	r2, [r7, #4]
 80009d2:	2164      	movs	r1, #100	@ 0x64
 80009d4:	4618      	mov	r0, r3
 80009d6:	f006 f9b3 	bl	8006d40 <sniprintf>
			SEGGER_SYSVIEW_PrintfTarget(msg);
 80009da:	f107 030c 	add.w	r3, r7, #12
 80009de:	4618      	mov	r0, r3
 80009e0:	f006 f910 	bl	8006c04 <SEGGER_SYSVIEW_PrintfTarget>
			taskYIELD();
 80009e4:	4b04      	ldr	r3, [pc, #16]	@ (80009f8 <task2_handler+0x34>)
 80009e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	f3bf 8f4f 	dsb	sy
 80009f0:	f3bf 8f6f 	isb	sy
			snprintf(msg,100,(char*)parameters);
 80009f4:	bf00      	nop
 80009f6:	e7e9      	b.n	80009cc <task2_handler+0x8>
 80009f8:	e000ed04 	.word	0xe000ed04

080009fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a04      	ldr	r2, [pc, #16]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d101      	bne.n	8000a12 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a0e:	f000 f935 	bl	8000c7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40001000 	.word	0x40001000

08000a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a24:	b672      	cpsid	i
}
 8000a26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <Error_Handler+0x8>

08000a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a42:	4b0d      	ldr	r3, [pc, #52]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	603b      	str	r3, [r7, #0]
 8000a52:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a56:	4a08      	ldr	r2, [pc, #32]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a5e:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a66:	603b      	str	r3, [r7, #0]
 8000a68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000a6a:	f003 fa07 	bl	8003e7c <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40023800 	.word	0x40023800

08000a7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08e      	sub	sp, #56	@ 0x38
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000a84:	2300      	movs	r3, #0
 8000a86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	4b33      	ldr	r3, [pc, #204]	@ (8000b60 <HAL_InitTick+0xe4>)
 8000a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a94:	4a32      	ldr	r2, [pc, #200]	@ (8000b60 <HAL_InitTick+0xe4>)
 8000a96:	f043 0310 	orr.w	r3, r3, #16
 8000a9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a9c:	4b30      	ldr	r3, [pc, #192]	@ (8000b60 <HAL_InitTick+0xe4>)
 8000a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa0:	f003 0310 	and.w	r3, r3, #16
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000aa8:	f107 0210 	add.w	r2, r7, #16
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4611      	mov	r1, r2
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f000 fd9e 	bl	80015f4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ab8:	6a3b      	ldr	r3, [r7, #32]
 8000aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d103      	bne.n	8000aca <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ac2:	f000 fd83 	bl	80015cc <HAL_RCC_GetPCLK1Freq>
 8000ac6:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ac8:	e004      	b.n	8000ad4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000aca:	f000 fd7f 	bl	80015cc <HAL_RCC_GetPCLK1Freq>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	005b      	lsls	r3, r3, #1
 8000ad2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ad6:	4a23      	ldr	r2, [pc, #140]	@ (8000b64 <HAL_InitTick+0xe8>)
 8000ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8000adc:	0c9b      	lsrs	r3, r3, #18
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ae2:	4b21      	ldr	r3, [pc, #132]	@ (8000b68 <HAL_InitTick+0xec>)
 8000ae4:	4a21      	ldr	r2, [pc, #132]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000ae6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b68 <HAL_InitTick+0xec>)
 8000aea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000aee:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000af0:	4a1d      	ldr	r2, [pc, #116]	@ (8000b68 <HAL_InitTick+0xec>)
 8000af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000af4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000af6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b68 <HAL_InitTick+0xec>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b68 <HAL_InitTick+0xec>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b02:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <HAL_InitTick+0xec>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b08:	4817      	ldr	r0, [pc, #92]	@ (8000b68 <HAL_InitTick+0xec>)
 8000b0a:	f001 f829 	bl	8001b60 <HAL_TIM_Base_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b14:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d11b      	bne.n	8000b54 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b1c:	4812      	ldr	r0, [pc, #72]	@ (8000b68 <HAL_InitTick+0xec>)
 8000b1e:	f001 f879 	bl	8001c14 <HAL_TIM_Base_Start_IT>
 8000b22:	4603      	mov	r3, r0
 8000b24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d111      	bne.n	8000b54 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b30:	2036      	movs	r0, #54	@ 0x36
 8000b32:	f000 f997 	bl	8000e64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2b0f      	cmp	r3, #15
 8000b3a:	d808      	bhi.n	8000b4e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	6879      	ldr	r1, [r7, #4]
 8000b40:	2036      	movs	r0, #54	@ 0x36
 8000b42:	f000 f973 	bl	8000e2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b46:	4a0a      	ldr	r2, [pc, #40]	@ (8000b70 <HAL_InitTick+0xf4>)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6013      	str	r3, [r2, #0]
 8000b4c:	e002      	b.n	8000b54 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3738      	adds	r7, #56	@ 0x38
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40023800 	.word	0x40023800
 8000b64:	431bde83 	.word	0x431bde83
 8000b68:	20000088 	.word	0x20000088
 8000b6c:	40001000 	.word	0x40001000
 8000b70:	20000004 	.word	0x20000004

08000b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <NMI_Handler+0x4>

08000b7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <HardFault_Handler+0x4>

08000b84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <MemManage_Handler+0x4>

08000b8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
	...

08000bac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bb0:	4802      	ldr	r0, [pc, #8]	@ (8000bbc <TIM6_DAC_IRQHandler+0x10>)
 8000bb2:	f001 f89f 	bl	8001cf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20000088 	.word	0x20000088

08000bc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bc4:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <SystemInit+0x20>)
 8000bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bca:	4a05      	ldr	r2, [pc, #20]	@ (8000be0 <SystemInit+0x20>)
 8000bcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8000be4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c1c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000be8:	f7ff ffea 	bl	8000bc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bec:	480c      	ldr	r0, [pc, #48]	@ (8000c20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bee:	490d      	ldr	r1, [pc, #52]	@ (8000c24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf4:	e002      	b.n	8000bfc <LoopCopyDataInit>

08000bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bfa:	3304      	adds	r3, #4

08000bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c00:	d3f9      	bcc.n	8000bf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c02:	4a0a      	ldr	r2, [pc, #40]	@ (8000c2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c04:	4c0a      	ldr	r4, [pc, #40]	@ (8000c30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c08:	e001      	b.n	8000c0e <LoopFillZerobss>

08000c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c0c:	3204      	adds	r2, #4

08000c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c10:	d3fb      	bcc.n	8000c0a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000c12:	f006 f8e1 	bl	8006dd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c16:	f7ff fd1b 	bl	8000650 <main>
  bx  lr    
 8000c1a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000c1c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000c20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c24:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c28:	08007890 	.word	0x08007890
  ldr r2, =_sbss
 8000c2c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c30:	2004ca44 	.word	0x2004ca44

08000c34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c34:	e7fe      	b.n	8000c34 <ADC_IRQHandler>
	...

08000c38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c78 <HAL_Init+0x40>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a0d      	ldr	r2, [pc, #52]	@ (8000c78 <HAL_Init+0x40>)
 8000c42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c48:	4b0b      	ldr	r3, [pc, #44]	@ (8000c78 <HAL_Init+0x40>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c78 <HAL_Init+0x40>)
 8000c4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c54:	4b08      	ldr	r3, [pc, #32]	@ (8000c78 <HAL_Init+0x40>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a07      	ldr	r2, [pc, #28]	@ (8000c78 <HAL_Init+0x40>)
 8000c5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c60:	2003      	movs	r0, #3
 8000c62:	f000 f8d8 	bl	8000e16 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c66:	200f      	movs	r0, #15
 8000c68:	f7ff ff08 	bl	8000a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c6c:	f7ff fede 	bl	8000a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023c00 	.word	0x40023c00

08000c7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c80:	4b06      	ldr	r3, [pc, #24]	@ (8000c9c <HAL_IncTick+0x20>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <HAL_IncTick+0x24>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <HAL_IncTick+0x24>)
 8000c8e:	6013      	str	r3, [r2, #0]
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	20000008 	.word	0x20000008
 8000ca0:	200000d0 	.word	0x200000d0

08000ca4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca8:	4b03      	ldr	r3, [pc, #12]	@ (8000cb8 <HAL_GetTick+0x14>)
 8000caa:	681b      	ldr	r3, [r3, #0]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	200000d0 	.word	0x200000d0

08000cbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <__NVIC_SetPriorityGrouping+0x44>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cd8:	4013      	ands	r3, r2
 8000cda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ce4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ce8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cee:	4a04      	ldr	r2, [pc, #16]	@ (8000d00 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	60d3      	str	r3, [r2, #12]
}
 8000cf4:	bf00      	nop
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d08:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <__NVIC_GetPriorityGrouping+0x18>)
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	0a1b      	lsrs	r3, r3, #8
 8000d0e:	f003 0307 	and.w	r3, r3, #7
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	db0b      	blt.n	8000d4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	f003 021f 	and.w	r2, r3, #31
 8000d38:	4907      	ldr	r1, [pc, #28]	@ (8000d58 <__NVIC_EnableIRQ+0x38>)
 8000d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3e:	095b      	lsrs	r3, r3, #5
 8000d40:	2001      	movs	r0, #1
 8000d42:	fa00 f202 	lsl.w	r2, r0, r2
 8000d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000e100 	.word	0xe000e100

08000d5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	6039      	str	r1, [r7, #0]
 8000d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	db0a      	blt.n	8000d86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	490c      	ldr	r1, [pc, #48]	@ (8000da8 <__NVIC_SetPriority+0x4c>)
 8000d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7a:	0112      	lsls	r2, r2, #4
 8000d7c:	b2d2      	uxtb	r2, r2
 8000d7e:	440b      	add	r3, r1
 8000d80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d84:	e00a      	b.n	8000d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	b2da      	uxtb	r2, r3
 8000d8a:	4908      	ldr	r1, [pc, #32]	@ (8000dac <__NVIC_SetPriority+0x50>)
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	f003 030f 	and.w	r3, r3, #15
 8000d92:	3b04      	subs	r3, #4
 8000d94:	0112      	lsls	r2, r2, #4
 8000d96:	b2d2      	uxtb	r2, r2
 8000d98:	440b      	add	r3, r1
 8000d9a:	761a      	strb	r2, [r3, #24]
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	e000e100 	.word	0xe000e100
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b089      	sub	sp, #36	@ 0x24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	60f8      	str	r0, [r7, #12]
 8000db8:	60b9      	str	r1, [r7, #8]
 8000dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	f003 0307 	and.w	r3, r3, #7
 8000dc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	f1c3 0307 	rsb	r3, r3, #7
 8000dca:	2b04      	cmp	r3, #4
 8000dcc:	bf28      	it	cs
 8000dce:	2304      	movcs	r3, #4
 8000dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	2b06      	cmp	r3, #6
 8000dd8:	d902      	bls.n	8000de0 <NVIC_EncodePriority+0x30>
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	3b03      	subs	r3, #3
 8000dde:	e000      	b.n	8000de2 <NVIC_EncodePriority+0x32>
 8000de0:	2300      	movs	r3, #0
 8000de2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de4:	f04f 32ff 	mov.w	r2, #4294967295
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	43da      	mvns	r2, r3
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	401a      	ands	r2, r3
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000e02:	43d9      	mvns	r1, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e08:	4313      	orrs	r3, r2
         );
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3724      	adds	r7, #36	@ 0x24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b082      	sub	sp, #8
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f7ff ff4c 	bl	8000cbc <__NVIC_SetPriorityGrouping>
}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
 8000e38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e3e:	f7ff ff61 	bl	8000d04 <__NVIC_GetPriorityGrouping>
 8000e42:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	68b9      	ldr	r1, [r7, #8]
 8000e48:	6978      	ldr	r0, [r7, #20]
 8000e4a:	f7ff ffb1 	bl	8000db0 <NVIC_EncodePriority>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e54:	4611      	mov	r1, r2
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff ff80 	bl	8000d5c <__NVIC_SetPriority>
}
 8000e5c:	bf00      	nop
 8000e5e:	3718      	adds	r7, #24
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff ff54 	bl	8000d20 <__NVIC_EnableIRQ>
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b089      	sub	sp, #36	@ 0x24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e92:	2300      	movs	r3, #0
 8000e94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
 8000e9a:	e165      	b.n	8001168 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	697a      	ldr	r2, [r7, #20]
 8000eac:	4013      	ands	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	f040 8154 	bne.w	8001162 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f003 0303 	and.w	r3, r3, #3
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d005      	beq.n	8000ed2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ece:	2b02      	cmp	r3, #2
 8000ed0:	d130      	bne.n	8000f34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	2203      	movs	r2, #3
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	68da      	ldr	r2, [r3, #12]
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	69ba      	ldr	r2, [r7, #24]
 8000f00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f08:	2201      	movs	r2, #1
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	4013      	ands	r3, r2
 8000f16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	091b      	lsrs	r3, r3, #4
 8000f1e:	f003 0201 	and.w	r2, r3, #1
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 0303 	and.w	r3, r3, #3
 8000f3c:	2b03      	cmp	r3, #3
 8000f3e:	d017      	beq.n	8000f70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	43db      	mvns	r3, r3
 8000f52:	69ba      	ldr	r2, [r7, #24]
 8000f54:	4013      	ands	r3, r2
 8000f56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 0303 	and.w	r3, r3, #3
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d123      	bne.n	8000fc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	08da      	lsrs	r2, r3, #3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3208      	adds	r2, #8
 8000f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	f003 0307 	and.w	r3, r3, #7
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	220f      	movs	r2, #15
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	691a      	ldr	r2, [r3, #16]
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	08da      	lsrs	r2, r3, #3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	3208      	adds	r2, #8
 8000fbe:	69b9      	ldr	r1, [r7, #24]
 8000fc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	2203      	movs	r2, #3
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0203 	and.w	r2, r3, #3
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001000:	2b00      	cmp	r3, #0
 8001002:	f000 80ae 	beq.w	8001162 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	4b5d      	ldr	r3, [pc, #372]	@ (8001180 <HAL_GPIO_Init+0x300>)
 800100c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800100e:	4a5c      	ldr	r2, [pc, #368]	@ (8001180 <HAL_GPIO_Init+0x300>)
 8001010:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001014:	6453      	str	r3, [r2, #68]	@ 0x44
 8001016:	4b5a      	ldr	r3, [pc, #360]	@ (8001180 <HAL_GPIO_Init+0x300>)
 8001018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001022:	4a58      	ldr	r2, [pc, #352]	@ (8001184 <HAL_GPIO_Init+0x304>)
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	089b      	lsrs	r3, r3, #2
 8001028:	3302      	adds	r3, #2
 800102a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800102e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	f003 0303 	and.w	r3, r3, #3
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	220f      	movs	r2, #15
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4013      	ands	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a4f      	ldr	r2, [pc, #316]	@ (8001188 <HAL_GPIO_Init+0x308>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d025      	beq.n	800109a <HAL_GPIO_Init+0x21a>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a4e      	ldr	r2, [pc, #312]	@ (800118c <HAL_GPIO_Init+0x30c>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d01f      	beq.n	8001096 <HAL_GPIO_Init+0x216>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a4d      	ldr	r2, [pc, #308]	@ (8001190 <HAL_GPIO_Init+0x310>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d019      	beq.n	8001092 <HAL_GPIO_Init+0x212>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a4c      	ldr	r2, [pc, #304]	@ (8001194 <HAL_GPIO_Init+0x314>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d013      	beq.n	800108e <HAL_GPIO_Init+0x20e>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a4b      	ldr	r2, [pc, #300]	@ (8001198 <HAL_GPIO_Init+0x318>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d00d      	beq.n	800108a <HAL_GPIO_Init+0x20a>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a4a      	ldr	r2, [pc, #296]	@ (800119c <HAL_GPIO_Init+0x31c>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d007      	beq.n	8001086 <HAL_GPIO_Init+0x206>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a49      	ldr	r2, [pc, #292]	@ (80011a0 <HAL_GPIO_Init+0x320>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d101      	bne.n	8001082 <HAL_GPIO_Init+0x202>
 800107e:	2306      	movs	r3, #6
 8001080:	e00c      	b.n	800109c <HAL_GPIO_Init+0x21c>
 8001082:	2307      	movs	r3, #7
 8001084:	e00a      	b.n	800109c <HAL_GPIO_Init+0x21c>
 8001086:	2305      	movs	r3, #5
 8001088:	e008      	b.n	800109c <HAL_GPIO_Init+0x21c>
 800108a:	2304      	movs	r3, #4
 800108c:	e006      	b.n	800109c <HAL_GPIO_Init+0x21c>
 800108e:	2303      	movs	r3, #3
 8001090:	e004      	b.n	800109c <HAL_GPIO_Init+0x21c>
 8001092:	2302      	movs	r3, #2
 8001094:	e002      	b.n	800109c <HAL_GPIO_Init+0x21c>
 8001096:	2301      	movs	r3, #1
 8001098:	e000      	b.n	800109c <HAL_GPIO_Init+0x21c>
 800109a:	2300      	movs	r3, #0
 800109c:	69fa      	ldr	r2, [r7, #28]
 800109e:	f002 0203 	and.w	r2, r2, #3
 80010a2:	0092      	lsls	r2, r2, #2
 80010a4:	4093      	lsls	r3, r2
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010ac:	4935      	ldr	r1, [pc, #212]	@ (8001184 <HAL_GPIO_Init+0x304>)
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	089b      	lsrs	r3, r3, #2
 80010b2:	3302      	adds	r3, #2
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ba:	4b3a      	ldr	r3, [pc, #232]	@ (80011a4 <HAL_GPIO_Init+0x324>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	43db      	mvns	r3, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4013      	ands	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010de:	4a31      	ldr	r2, [pc, #196]	@ (80011a4 <HAL_GPIO_Init+0x324>)
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010e4:	4b2f      	ldr	r3, [pc, #188]	@ (80011a4 <HAL_GPIO_Init+0x324>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	43db      	mvns	r3, r3
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	4013      	ands	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d003      	beq.n	8001108 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001108:	4a26      	ldr	r2, [pc, #152]	@ (80011a4 <HAL_GPIO_Init+0x324>)
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800110e:	4b25      	ldr	r3, [pc, #148]	@ (80011a4 <HAL_GPIO_Init+0x324>)
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	43db      	mvns	r3, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4013      	ands	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4313      	orrs	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001132:	4a1c      	ldr	r2, [pc, #112]	@ (80011a4 <HAL_GPIO_Init+0x324>)
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001138:	4b1a      	ldr	r3, [pc, #104]	@ (80011a4 <HAL_GPIO_Init+0x324>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d003      	beq.n	800115c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800115c:	4a11      	ldr	r2, [pc, #68]	@ (80011a4 <HAL_GPIO_Init+0x324>)
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	3301      	adds	r3, #1
 8001166:	61fb      	str	r3, [r7, #28]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	2b0f      	cmp	r3, #15
 800116c:	f67f ae96 	bls.w	8000e9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001170:	bf00      	nop
 8001172:	bf00      	nop
 8001174:	3724      	adds	r7, #36	@ 0x24
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	40023800 	.word	0x40023800
 8001184:	40013800 	.word	0x40013800
 8001188:	40020000 	.word	0x40020000
 800118c:	40020400 	.word	0x40020400
 8001190:	40020800 	.word	0x40020800
 8001194:	40020c00 	.word	0x40020c00
 8001198:	40021000 	.word	0x40021000
 800119c:	40021400 	.word	0x40021400
 80011a0:	40021800 	.word	0x40021800
 80011a4:	40013c00 	.word	0x40013c00

080011a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	807b      	strh	r3, [r7, #2]
 80011b4:	4613      	mov	r3, r2
 80011b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011b8:	787b      	ldrb	r3, [r7, #1]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011be:	887a      	ldrh	r2, [r7, #2]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011c4:	e003      	b.n	80011ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011c6:	887b      	ldrh	r3, [r7, #2]
 80011c8:	041a      	lsls	r2, r3, #16
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	619a      	str	r2, [r3, #24]
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
	...

080011dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d101      	bne.n	80011f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e0cc      	b.n	800138a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011f0:	4b68      	ldr	r3, [pc, #416]	@ (8001394 <HAL_RCC_ClockConfig+0x1b8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0307 	and.w	r3, r3, #7
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d90c      	bls.n	8001218 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011fe:	4b65      	ldr	r3, [pc, #404]	@ (8001394 <HAL_RCC_ClockConfig+0x1b8>)
 8001200:	683a      	ldr	r2, [r7, #0]
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001206:	4b63      	ldr	r3, [pc, #396]	@ (8001394 <HAL_RCC_ClockConfig+0x1b8>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	429a      	cmp	r2, r3
 8001212:	d001      	beq.n	8001218 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e0b8      	b.n	800138a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 0302 	and.w	r3, r3, #2
 8001220:	2b00      	cmp	r3, #0
 8001222:	d020      	beq.n	8001266 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0304 	and.w	r3, r3, #4
 800122c:	2b00      	cmp	r3, #0
 800122e:	d005      	beq.n	800123c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001230:	4b59      	ldr	r3, [pc, #356]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	4a58      	ldr	r2, [pc, #352]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 8001236:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800123a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0308 	and.w	r3, r3, #8
 8001244:	2b00      	cmp	r3, #0
 8001246:	d005      	beq.n	8001254 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001248:	4b53      	ldr	r3, [pc, #332]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	4a52      	ldr	r2, [pc, #328]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 800124e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001252:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001254:	4b50      	ldr	r3, [pc, #320]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	494d      	ldr	r1, [pc, #308]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 8001262:	4313      	orrs	r3, r2
 8001264:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d044      	beq.n	80012fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d107      	bne.n	800128a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127a:	4b47      	ldr	r3, [pc, #284]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d119      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e07f      	b.n	800138a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b02      	cmp	r3, #2
 8001290:	d003      	beq.n	800129a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001296:	2b03      	cmp	r3, #3
 8001298:	d107      	bne.n	80012aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800129a:	4b3f      	ldr	r3, [pc, #252]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d109      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e06f      	b.n	800138a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e067      	b.n	800138a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ba:	4b37      	ldr	r3, [pc, #220]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f023 0203 	bic.w	r2, r3, #3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	4934      	ldr	r1, [pc, #208]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 80012c8:	4313      	orrs	r3, r2
 80012ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012cc:	f7ff fcea 	bl	8000ca4 <HAL_GetTick>
 80012d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012d2:	e00a      	b.n	80012ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012d4:	f7ff fce6 	bl	8000ca4 <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e04f      	b.n	800138a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	f003 020c 	and.w	r2, r3, #12
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d1eb      	bne.n	80012d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012fc:	4b25      	ldr	r3, [pc, #148]	@ (8001394 <HAL_RCC_ClockConfig+0x1b8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0307 	and.w	r3, r3, #7
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	429a      	cmp	r2, r3
 8001308:	d20c      	bcs.n	8001324 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800130a:	4b22      	ldr	r3, [pc, #136]	@ (8001394 <HAL_RCC_ClockConfig+0x1b8>)
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	b2d2      	uxtb	r2, r2
 8001310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001312:	4b20      	ldr	r3, [pc, #128]	@ (8001394 <HAL_RCC_ClockConfig+0x1b8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	683a      	ldr	r2, [r7, #0]
 800131c:	429a      	cmp	r2, r3
 800131e:	d001      	beq.n	8001324 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e032      	b.n	800138a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0304 	and.w	r3, r3, #4
 800132c:	2b00      	cmp	r3, #0
 800132e:	d008      	beq.n	8001342 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001330:	4b19      	ldr	r3, [pc, #100]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	4916      	ldr	r1, [pc, #88]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 800133e:	4313      	orrs	r3, r2
 8001340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0308 	and.w	r3, r3, #8
 800134a:	2b00      	cmp	r3, #0
 800134c:	d009      	beq.n	8001362 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800134e:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	691b      	ldr	r3, [r3, #16]
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	490e      	ldr	r1, [pc, #56]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 800135e:	4313      	orrs	r3, r2
 8001360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001362:	f000 f821 	bl	80013a8 <HAL_RCC_GetSysClockFreq>
 8001366:	4602      	mov	r2, r0
 8001368:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <HAL_RCC_ClockConfig+0x1bc>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	091b      	lsrs	r3, r3, #4
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	490a      	ldr	r1, [pc, #40]	@ (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001374:	5ccb      	ldrb	r3, [r1, r3]
 8001376:	fa22 f303 	lsr.w	r3, r2, r3
 800137a:	4a09      	ldr	r2, [pc, #36]	@ (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800137c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800137e:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <HAL_RCC_ClockConfig+0x1c8>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fb7a 	bl	8000a7c <HAL_InitTick>

  return HAL_OK;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40023c00 	.word	0x40023c00
 8001398:	40023800 	.word	0x40023800
 800139c:	0800780c 	.word	0x0800780c
 80013a0:	20000000 	.word	0x20000000
 80013a4:	20000004 	.word	0x20000004

080013a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013ac:	b094      	sub	sp, #80	@ 0x50
 80013ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80013b0:	2300      	movs	r3, #0
 80013b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80013b4:	2300      	movs	r3, #0
 80013b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80013b8:	2300      	movs	r3, #0
 80013ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80013bc:	2300      	movs	r3, #0
 80013be:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013c0:	4b79      	ldr	r3, [pc, #484]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 030c 	and.w	r3, r3, #12
 80013c8:	2b08      	cmp	r3, #8
 80013ca:	d00d      	beq.n	80013e8 <HAL_RCC_GetSysClockFreq+0x40>
 80013cc:	2b08      	cmp	r3, #8
 80013ce:	f200 80e1 	bhi.w	8001594 <HAL_RCC_GetSysClockFreq+0x1ec>
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d002      	beq.n	80013dc <HAL_RCC_GetSysClockFreq+0x34>
 80013d6:	2b04      	cmp	r3, #4
 80013d8:	d003      	beq.n	80013e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80013da:	e0db      	b.n	8001594 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013dc:	4b73      	ldr	r3, [pc, #460]	@ (80015ac <HAL_RCC_GetSysClockFreq+0x204>)
 80013de:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80013e0:	e0db      	b.n	800159a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013e2:	4b73      	ldr	r3, [pc, #460]	@ (80015b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80013e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80013e6:	e0d8      	b.n	800159a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013e8:	4b6f      	ldr	r3, [pc, #444]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013f0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013f2:	4b6d      	ldr	r3, [pc, #436]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d063      	beq.n	80014c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013fe:	4b6a      	ldr	r3, [pc, #424]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	099b      	lsrs	r3, r3, #6
 8001404:	2200      	movs	r2, #0
 8001406:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001408:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800140a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800140c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001410:	633b      	str	r3, [r7, #48]	@ 0x30
 8001412:	2300      	movs	r3, #0
 8001414:	637b      	str	r3, [r7, #52]	@ 0x34
 8001416:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800141a:	4622      	mov	r2, r4
 800141c:	462b      	mov	r3, r5
 800141e:	f04f 0000 	mov.w	r0, #0
 8001422:	f04f 0100 	mov.w	r1, #0
 8001426:	0159      	lsls	r1, r3, #5
 8001428:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800142c:	0150      	lsls	r0, r2, #5
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4621      	mov	r1, r4
 8001434:	1a51      	subs	r1, r2, r1
 8001436:	6139      	str	r1, [r7, #16]
 8001438:	4629      	mov	r1, r5
 800143a:	eb63 0301 	sbc.w	r3, r3, r1
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800144c:	4659      	mov	r1, fp
 800144e:	018b      	lsls	r3, r1, #6
 8001450:	4651      	mov	r1, sl
 8001452:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001456:	4651      	mov	r1, sl
 8001458:	018a      	lsls	r2, r1, #6
 800145a:	4651      	mov	r1, sl
 800145c:	ebb2 0801 	subs.w	r8, r2, r1
 8001460:	4659      	mov	r1, fp
 8001462:	eb63 0901 	sbc.w	r9, r3, r1
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	f04f 0300 	mov.w	r3, #0
 800146e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001472:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001476:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800147a:	4690      	mov	r8, r2
 800147c:	4699      	mov	r9, r3
 800147e:	4623      	mov	r3, r4
 8001480:	eb18 0303 	adds.w	r3, r8, r3
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	462b      	mov	r3, r5
 8001488:	eb49 0303 	adc.w	r3, r9, r3
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	f04f 0200 	mov.w	r2, #0
 8001492:	f04f 0300 	mov.w	r3, #0
 8001496:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800149a:	4629      	mov	r1, r5
 800149c:	024b      	lsls	r3, r1, #9
 800149e:	4621      	mov	r1, r4
 80014a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80014a4:	4621      	mov	r1, r4
 80014a6:	024a      	lsls	r2, r1, #9
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014ae:	2200      	movs	r2, #0
 80014b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80014b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80014b8:	f7fe ff52 	bl	8000360 <__aeabi_uldivmod>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4613      	mov	r3, r2
 80014c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80014c4:	e058      	b.n	8001578 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014c6:	4b38      	ldr	r3, [pc, #224]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	099b      	lsrs	r3, r3, #6
 80014cc:	2200      	movs	r2, #0
 80014ce:	4618      	mov	r0, r3
 80014d0:	4611      	mov	r1, r2
 80014d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80014d6:	623b      	str	r3, [r7, #32]
 80014d8:	2300      	movs	r3, #0
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
 80014dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80014e0:	4642      	mov	r2, r8
 80014e2:	464b      	mov	r3, r9
 80014e4:	f04f 0000 	mov.w	r0, #0
 80014e8:	f04f 0100 	mov.w	r1, #0
 80014ec:	0159      	lsls	r1, r3, #5
 80014ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014f2:	0150      	lsls	r0, r2, #5
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	4641      	mov	r1, r8
 80014fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80014fe:	4649      	mov	r1, r9
 8001500:	eb63 0b01 	sbc.w	fp, r3, r1
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	f04f 0300 	mov.w	r3, #0
 800150c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001510:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001514:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001518:	ebb2 040a 	subs.w	r4, r2, sl
 800151c:	eb63 050b 	sbc.w	r5, r3, fp
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	f04f 0300 	mov.w	r3, #0
 8001528:	00eb      	lsls	r3, r5, #3
 800152a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800152e:	00e2      	lsls	r2, r4, #3
 8001530:	4614      	mov	r4, r2
 8001532:	461d      	mov	r5, r3
 8001534:	4643      	mov	r3, r8
 8001536:	18e3      	adds	r3, r4, r3
 8001538:	603b      	str	r3, [r7, #0]
 800153a:	464b      	mov	r3, r9
 800153c:	eb45 0303 	adc.w	r3, r5, r3
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	f04f 0300 	mov.w	r3, #0
 800154a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800154e:	4629      	mov	r1, r5
 8001550:	028b      	lsls	r3, r1, #10
 8001552:	4621      	mov	r1, r4
 8001554:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001558:	4621      	mov	r1, r4
 800155a:	028a      	lsls	r2, r1, #10
 800155c:	4610      	mov	r0, r2
 800155e:	4619      	mov	r1, r3
 8001560:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001562:	2200      	movs	r2, #0
 8001564:	61bb      	str	r3, [r7, #24]
 8001566:	61fa      	str	r2, [r7, #28]
 8001568:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800156c:	f7fe fef8 	bl	8000360 <__aeabi_uldivmod>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4613      	mov	r3, r2
 8001576:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001578:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	0c1b      	lsrs	r3, r3, #16
 800157e:	f003 0303 	and.w	r3, r3, #3
 8001582:	3301      	adds	r3, #1
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001588:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800158a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800158c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001590:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001592:	e002      	b.n	800159a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001594:	4b05      	ldr	r3, [pc, #20]	@ (80015ac <HAL_RCC_GetSysClockFreq+0x204>)
 8001596:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001598:	bf00      	nop
    }
  }
  return sysclockfreq;
 800159a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800159c:	4618      	mov	r0, r3
 800159e:	3750      	adds	r7, #80	@ 0x50
 80015a0:	46bd      	mov	sp, r7
 80015a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80015a6:	bf00      	nop
 80015a8:	40023800 	.word	0x40023800
 80015ac:	00f42400 	.word	0x00f42400
 80015b0:	007a1200 	.word	0x007a1200

080015b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015b8:	4b03      	ldr	r3, [pc, #12]	@ (80015c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80015ba:	681b      	ldr	r3, [r3, #0]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000000 	.word	0x20000000

080015cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80015d0:	f7ff fff0 	bl	80015b4 <HAL_RCC_GetHCLKFreq>
 80015d4:	4602      	mov	r2, r0
 80015d6:	4b05      	ldr	r3, [pc, #20]	@ (80015ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	0a9b      	lsrs	r3, r3, #10
 80015dc:	f003 0307 	and.w	r3, r3, #7
 80015e0:	4903      	ldr	r1, [pc, #12]	@ (80015f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015e2:	5ccb      	ldrb	r3, [r1, r3]
 80015e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40023800 	.word	0x40023800
 80015f0:	0800781c 	.word	0x0800781c

080015f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	220f      	movs	r2, #15
 8001602:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001604:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <HAL_RCC_GetClockConfig+0x5c>)
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	f003 0203 	and.w	r2, r3, #3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001610:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <HAL_RCC_GetClockConfig+0x5c>)
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <HAL_RCC_GetClockConfig+0x5c>)
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001628:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <HAL_RCC_GetClockConfig+0x5c>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	08db      	lsrs	r3, r3, #3
 800162e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001636:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <HAL_RCC_GetClockConfig+0x60>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0207 	and.w	r2, r3, #7
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	601a      	str	r2, [r3, #0]
}
 8001642:	bf00      	nop
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	40023800 	.word	0x40023800
 8001654:	40023c00 	.word	0x40023c00

08001658 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e273      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	2b00      	cmp	r3, #0
 8001674:	d075      	beq.n	8001762 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001676:	4b88      	ldr	r3, [pc, #544]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 030c 	and.w	r3, r3, #12
 800167e:	2b04      	cmp	r3, #4
 8001680:	d00c      	beq.n	800169c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001682:	4b85      	ldr	r3, [pc, #532]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800168a:	2b08      	cmp	r3, #8
 800168c:	d112      	bne.n	80016b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800168e:	4b82      	ldr	r3, [pc, #520]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001696:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800169a:	d10b      	bne.n	80016b4 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800169c:	4b7e      	ldr	r3, [pc, #504]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d05b      	beq.n	8001760 <HAL_RCC_OscConfig+0x108>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d157      	bne.n	8001760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e24e      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016bc:	d106      	bne.n	80016cc <HAL_RCC_OscConfig+0x74>
 80016be:	4b76      	ldr	r3, [pc, #472]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a75      	ldr	r2, [pc, #468]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	e01d      	b.n	8001708 <HAL_RCC_OscConfig+0xb0>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016d4:	d10c      	bne.n	80016f0 <HAL_RCC_OscConfig+0x98>
 80016d6:	4b70      	ldr	r3, [pc, #448]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a6f      	ldr	r2, [pc, #444]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	4b6d      	ldr	r3, [pc, #436]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a6c      	ldr	r2, [pc, #432]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016ec:	6013      	str	r3, [r2, #0]
 80016ee:	e00b      	b.n	8001708 <HAL_RCC_OscConfig+0xb0>
 80016f0:	4b69      	ldr	r3, [pc, #420]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a68      	ldr	r2, [pc, #416]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016fa:	6013      	str	r3, [r2, #0]
 80016fc:	4b66      	ldr	r3, [pc, #408]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a65      	ldr	r2, [pc, #404]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001702:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d013      	beq.n	8001738 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001710:	f7ff fac8 	bl	8000ca4 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001718:	f7ff fac4 	bl	8000ca4 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b64      	cmp	r3, #100	@ 0x64
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e213      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172a:	4b5b      	ldr	r3, [pc, #364]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d0f0      	beq.n	8001718 <HAL_RCC_OscConfig+0xc0>
 8001736:	e014      	b.n	8001762 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001738:	f7ff fab4 	bl	8000ca4 <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001740:	f7ff fab0 	bl	8000ca4 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b64      	cmp	r3, #100	@ 0x64
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e1ff      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001752:	4b51      	ldr	r3, [pc, #324]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1f0      	bne.n	8001740 <HAL_RCC_OscConfig+0xe8>
 800175e:	e000      	b.n	8001762 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d063      	beq.n	8001836 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800176e:	4b4a      	ldr	r3, [pc, #296]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	2b00      	cmp	r3, #0
 8001778:	d00b      	beq.n	8001792 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800177a:	4b47      	ldr	r3, [pc, #284]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001782:	2b08      	cmp	r3, #8
 8001784:	d11c      	bne.n	80017c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001786:	4b44      	ldr	r3, [pc, #272]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d116      	bne.n	80017c0 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001792:	4b41      	ldr	r3, [pc, #260]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d005      	beq.n	80017aa <HAL_RCC_OscConfig+0x152>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d001      	beq.n	80017aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e1d3      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	4937      	ldr	r1, [pc, #220]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017be:	e03a      	b.n	8001836 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d020      	beq.n	800180a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017c8:	4b34      	ldr	r3, [pc, #208]	@ (800189c <HAL_RCC_OscConfig+0x244>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ce:	f7ff fa69 	bl	8000ca4 <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017d6:	f7ff fa65 	bl	8000ca4 <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e1b4      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0f0      	beq.n	80017d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f4:	4b28      	ldr	r3, [pc, #160]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	4925      	ldr	r1, [pc, #148]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 8001804:	4313      	orrs	r3, r2
 8001806:	600b      	str	r3, [r1, #0]
 8001808:	e015      	b.n	8001836 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800180a:	4b24      	ldr	r3, [pc, #144]	@ (800189c <HAL_RCC_OscConfig+0x244>)
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001810:	f7ff fa48 	bl	8000ca4 <HAL_GetTick>
 8001814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001818:	f7ff fa44 	bl	8000ca4 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e193      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800182a:	4b1b      	ldr	r3, [pc, #108]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1f0      	bne.n	8001818 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0308 	and.w	r3, r3, #8
 800183e:	2b00      	cmp	r3, #0
 8001840:	d036      	beq.n	80018b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d016      	beq.n	8001878 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <HAL_RCC_OscConfig+0x248>)
 800184c:	2201      	movs	r2, #1
 800184e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001850:	f7ff fa28 	bl	8000ca4 <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001856:	e008      	b.n	800186a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001858:	f7ff fa24 	bl	8000ca4 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b02      	cmp	r3, #2
 8001864:	d901      	bls.n	800186a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e173      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186a:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <HAL_RCC_OscConfig+0x240>)
 800186c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d0f0      	beq.n	8001858 <HAL_RCC_OscConfig+0x200>
 8001876:	e01b      	b.n	80018b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001878:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <HAL_RCC_OscConfig+0x248>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800187e:	f7ff fa11 	bl	8000ca4 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001884:	e00e      	b.n	80018a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001886:	f7ff fa0d 	bl	8000ca4 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d907      	bls.n	80018a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e15c      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
 8001898:	40023800 	.word	0x40023800
 800189c:	42470000 	.word	0x42470000
 80018a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a4:	4b8a      	ldr	r3, [pc, #552]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80018a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d1ea      	bne.n	8001886 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f000 8097 	beq.w	80019ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018be:	2300      	movs	r3, #0
 80018c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018c2:	4b83      	ldr	r3, [pc, #524]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10f      	bne.n	80018ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	4b7f      	ldr	r3, [pc, #508]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	4a7e      	ldr	r2, [pc, #504]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80018d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018de:	4b7c      	ldr	r3, [pc, #496]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018ea:	2301      	movs	r3, #1
 80018ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ee:	4b79      	ldr	r3, [pc, #484]	@ (8001ad4 <HAL_RCC_OscConfig+0x47c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d118      	bne.n	800192c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018fa:	4b76      	ldr	r3, [pc, #472]	@ (8001ad4 <HAL_RCC_OscConfig+0x47c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a75      	ldr	r2, [pc, #468]	@ (8001ad4 <HAL_RCC_OscConfig+0x47c>)
 8001900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001906:	f7ff f9cd 	bl	8000ca4 <HAL_GetTick>
 800190a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190c:	e008      	b.n	8001920 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800190e:	f7ff f9c9 	bl	8000ca4 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b02      	cmp	r3, #2
 800191a:	d901      	bls.n	8001920 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e118      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001920:	4b6c      	ldr	r3, [pc, #432]	@ (8001ad4 <HAL_RCC_OscConfig+0x47c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001928:	2b00      	cmp	r3, #0
 800192a:	d0f0      	beq.n	800190e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d106      	bne.n	8001942 <HAL_RCC_OscConfig+0x2ea>
 8001934:	4b66      	ldr	r3, [pc, #408]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001938:	4a65      	ldr	r2, [pc, #404]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001940:	e01c      	b.n	800197c <HAL_RCC_OscConfig+0x324>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	2b05      	cmp	r3, #5
 8001948:	d10c      	bne.n	8001964 <HAL_RCC_OscConfig+0x30c>
 800194a:	4b61      	ldr	r3, [pc, #388]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 800194c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800194e:	4a60      	ldr	r2, [pc, #384]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	6713      	str	r3, [r2, #112]	@ 0x70
 8001956:	4b5e      	ldr	r3, [pc, #376]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800195a:	4a5d      	ldr	r2, [pc, #372]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6713      	str	r3, [r2, #112]	@ 0x70
 8001962:	e00b      	b.n	800197c <HAL_RCC_OscConfig+0x324>
 8001964:	4b5a      	ldr	r3, [pc, #360]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001968:	4a59      	ldr	r2, [pc, #356]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 800196a:	f023 0301 	bic.w	r3, r3, #1
 800196e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001970:	4b57      	ldr	r3, [pc, #348]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001974:	4a56      	ldr	r2, [pc, #344]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001976:	f023 0304 	bic.w	r3, r3, #4
 800197a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d015      	beq.n	80019b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001984:	f7ff f98e 	bl	8000ca4 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198a:	e00a      	b.n	80019a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800198c:	f7ff f98a 	bl	8000ca4 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800199a:	4293      	cmp	r3, r2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e0d7      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019a2:	4b4b      	ldr	r3, [pc, #300]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0ee      	beq.n	800198c <HAL_RCC_OscConfig+0x334>
 80019ae:	e014      	b.n	80019da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019b0:	f7ff f978 	bl	8000ca4 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019b8:	f7ff f974 	bl	8000ca4 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e0c1      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ce:	4b40      	ldr	r3, [pc, #256]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80019d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1ee      	bne.n	80019b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80019da:	7dfb      	ldrb	r3, [r7, #23]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d105      	bne.n	80019ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019e0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80019e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e4:	4a3a      	ldr	r2, [pc, #232]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80019e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	f000 80ad 	beq.w	8001b50 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019f6:	4b36      	ldr	r3, [pc, #216]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 030c 	and.w	r3, r3, #12
 80019fe:	2b08      	cmp	r3, #8
 8001a00:	d060      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	699b      	ldr	r3, [r3, #24]
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d145      	bne.n	8001a96 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0a:	4b33      	ldr	r3, [pc, #204]	@ (8001ad8 <HAL_RCC_OscConfig+0x480>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a10:	f7ff f948 	bl	8000ca4 <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a18:	f7ff f944 	bl	8000ca4 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e093      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a2a:	4b29      	ldr	r3, [pc, #164]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69da      	ldr	r2, [r3, #28]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a44:	019b      	lsls	r3, r3, #6
 8001a46:	431a      	orrs	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4c:	085b      	lsrs	r3, r3, #1
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	041b      	lsls	r3, r3, #16
 8001a52:	431a      	orrs	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a58:	061b      	lsls	r3, r3, #24
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	071b      	lsls	r3, r3, #28
 8001a62:	491b      	ldr	r1, [pc, #108]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a68:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad8 <HAL_RCC_OscConfig+0x480>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6e:	f7ff f919 	bl	8000ca4 <HAL_GetTick>
 8001a72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a76:	f7ff f915 	bl	8000ca4 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e064      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a88:	4b11      	ldr	r3, [pc, #68]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d0f0      	beq.n	8001a76 <HAL_RCC_OscConfig+0x41e>
 8001a94:	e05c      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a96:	4b10      	ldr	r3, [pc, #64]	@ (8001ad8 <HAL_RCC_OscConfig+0x480>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9c:	f7ff f902 	bl	8000ca4 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa4:	f7ff f8fe 	bl	8000ca4 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e04d      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ab6:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <HAL_RCC_OscConfig+0x478>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d1f0      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x44c>
 8001ac2:	e045      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d107      	bne.n	8001adc <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e040      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40007000 	.word	0x40007000
 8001ad8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001adc:	4b1f      	ldr	r3, [pc, #124]	@ (8001b5c <HAL_RCC_OscConfig+0x504>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d030      	beq.n	8001b4c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d129      	bne.n	8001b4c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d122      	bne.n	8001b4c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d119      	bne.n	8001b4c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b22:	085b      	lsrs	r3, r3, #1
 8001b24:	3b01      	subs	r3, #1
 8001b26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d10f      	bne.n	8001b4c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d107      	bne.n	8001b4c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e000      	b.n	8001b52 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3718      	adds	r7, #24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40023800 	.word	0x40023800

08001b60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e041      	b.n	8001bf6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d106      	bne.n	8001b8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 f839 	bl	8001bfe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2202      	movs	r2, #2
 8001b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3304      	adds	r3, #4
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4610      	mov	r0, r2
 8001ba0:	f000 f9c0 	bl	8001f24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
	...

08001c14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d001      	beq.n	8001c2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e04e      	b.n	8001cca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2202      	movs	r2, #2
 8001c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f042 0201 	orr.w	r2, r2, #1
 8001c42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a23      	ldr	r2, [pc, #140]	@ (8001cd8 <HAL_TIM_Base_Start_IT+0xc4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d022      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x80>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c56:	d01d      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x80>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a1f      	ldr	r2, [pc, #124]	@ (8001cdc <HAL_TIM_Base_Start_IT+0xc8>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d018      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x80>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a1e      	ldr	r2, [pc, #120]	@ (8001ce0 <HAL_TIM_Base_Start_IT+0xcc>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d013      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x80>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a1c      	ldr	r2, [pc, #112]	@ (8001ce4 <HAL_TIM_Base_Start_IT+0xd0>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d00e      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x80>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce8 <HAL_TIM_Base_Start_IT+0xd4>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d009      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x80>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a19      	ldr	r2, [pc, #100]	@ (8001cec <HAL_TIM_Base_Start_IT+0xd8>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d004      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x80>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a18      	ldr	r2, [pc, #96]	@ (8001cf0 <HAL_TIM_Base_Start_IT+0xdc>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d111      	bne.n	8001cb8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2b06      	cmp	r3, #6
 8001ca4:	d010      	beq.n	8001cc8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f042 0201 	orr.w	r2, r2, #1
 8001cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cb6:	e007      	b.n	8001cc8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f042 0201 	orr.w	r2, r2, #1
 8001cc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	40010000 	.word	0x40010000
 8001cdc:	40000400 	.word	0x40000400
 8001ce0:	40000800 	.word	0x40000800
 8001ce4:	40000c00 	.word	0x40000c00
 8001ce8:	40010400 	.word	0x40010400
 8001cec:	40014000 	.word	0x40014000
 8001cf0:	40001800 	.word	0x40001800

08001cf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d020      	beq.n	8001d58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d01b      	beq.n	8001d58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f06f 0202 	mvn.w	r2, #2
 8001d28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 f8d2 	bl	8001ee8 <HAL_TIM_IC_CaptureCallback>
 8001d44:	e005      	b.n	8001d52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f000 f8c4 	bl	8001ed4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 f8d5 	bl	8001efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d020      	beq.n	8001da4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d01b      	beq.n	8001da4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f06f 0204 	mvn.w	r2, #4
 8001d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2202      	movs	r2, #2
 8001d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d003      	beq.n	8001d92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f000 f8ac 	bl	8001ee8 <HAL_TIM_IC_CaptureCallback>
 8001d90:	e005      	b.n	8001d9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 f89e 	bl	8001ed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f000 f8af 	bl	8001efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d020      	beq.n	8001df0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f003 0308 	and.w	r3, r3, #8
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d01b      	beq.n	8001df0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f06f 0208 	mvn.w	r2, #8
 8001dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2204      	movs	r2, #4
 8001dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	f003 0303 	and.w	r3, r3, #3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f886 	bl	8001ee8 <HAL_TIM_IC_CaptureCallback>
 8001ddc:	e005      	b.n	8001dea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f000 f878 	bl	8001ed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f000 f889 	bl	8001efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	f003 0310 	and.w	r3, r3, #16
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d020      	beq.n	8001e3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	f003 0310 	and.w	r3, r3, #16
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d01b      	beq.n	8001e3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f06f 0210 	mvn.w	r2, #16
 8001e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2208      	movs	r2, #8
 8001e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f860 	bl	8001ee8 <HAL_TIM_IC_CaptureCallback>
 8001e28:	e005      	b.n	8001e36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f000 f852 	bl	8001ed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 f863 	bl	8001efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00c      	beq.n	8001e60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d007      	beq.n	8001e60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f06f 0201 	mvn.w	r2, #1
 8001e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7fe fdce 	bl	80009fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00c      	beq.n	8001e84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d007      	beq.n	8001e84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f000 f906 	bl	8002090 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d00c      	beq.n	8001ea8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d007      	beq.n	8001ea8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 f834 	bl	8001f10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f003 0320 	and.w	r3, r3, #32
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d00c      	beq.n	8001ecc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f003 0320 	and.w	r3, r3, #32
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d007      	beq.n	8001ecc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f06f 0220 	mvn.w	r2, #32
 8001ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f8d8 	bl	800207c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ecc:	bf00      	nop
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a46      	ldr	r2, [pc, #280]	@ (8002050 <TIM_Base_SetConfig+0x12c>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d013      	beq.n	8001f64 <TIM_Base_SetConfig+0x40>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f42:	d00f      	beq.n	8001f64 <TIM_Base_SetConfig+0x40>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a43      	ldr	r2, [pc, #268]	@ (8002054 <TIM_Base_SetConfig+0x130>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d00b      	beq.n	8001f64 <TIM_Base_SetConfig+0x40>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a42      	ldr	r2, [pc, #264]	@ (8002058 <TIM_Base_SetConfig+0x134>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d007      	beq.n	8001f64 <TIM_Base_SetConfig+0x40>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a41      	ldr	r2, [pc, #260]	@ (800205c <TIM_Base_SetConfig+0x138>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d003      	beq.n	8001f64 <TIM_Base_SetConfig+0x40>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a40      	ldr	r2, [pc, #256]	@ (8002060 <TIM_Base_SetConfig+0x13c>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d108      	bne.n	8001f76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a35      	ldr	r2, [pc, #212]	@ (8002050 <TIM_Base_SetConfig+0x12c>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d02b      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f84:	d027      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a32      	ldr	r2, [pc, #200]	@ (8002054 <TIM_Base_SetConfig+0x130>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d023      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a31      	ldr	r2, [pc, #196]	@ (8002058 <TIM_Base_SetConfig+0x134>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d01f      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a30      	ldr	r2, [pc, #192]	@ (800205c <TIM_Base_SetConfig+0x138>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d01b      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a2f      	ldr	r2, [pc, #188]	@ (8002060 <TIM_Base_SetConfig+0x13c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d017      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a2e      	ldr	r2, [pc, #184]	@ (8002064 <TIM_Base_SetConfig+0x140>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d013      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a2d      	ldr	r2, [pc, #180]	@ (8002068 <TIM_Base_SetConfig+0x144>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d00f      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a2c      	ldr	r2, [pc, #176]	@ (800206c <TIM_Base_SetConfig+0x148>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d00b      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a2b      	ldr	r2, [pc, #172]	@ (8002070 <TIM_Base_SetConfig+0x14c>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d007      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a2a      	ldr	r2, [pc, #168]	@ (8002074 <TIM_Base_SetConfig+0x150>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d003      	beq.n	8001fd6 <TIM_Base_SetConfig+0xb2>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a29      	ldr	r2, [pc, #164]	@ (8002078 <TIM_Base_SetConfig+0x154>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d108      	bne.n	8001fe8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	68fa      	ldr	r2, [r7, #12]
 8001ffa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a10      	ldr	r2, [pc, #64]	@ (8002050 <TIM_Base_SetConfig+0x12c>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d003      	beq.n	800201c <TIM_Base_SetConfig+0xf8>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a12      	ldr	r2, [pc, #72]	@ (8002060 <TIM_Base_SetConfig+0x13c>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d103      	bne.n	8002024 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	691a      	ldr	r2, [r3, #16]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	691b      	ldr	r3, [r3, #16]
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	2b01      	cmp	r3, #1
 8002034:	d105      	bne.n	8002042 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f023 0201 	bic.w	r2, r3, #1
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	611a      	str	r2, [r3, #16]
  }
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40010000 	.word	0x40010000
 8002054:	40000400 	.word	0x40000400
 8002058:	40000800 	.word	0x40000800
 800205c:	40000c00 	.word	0x40000c00
 8002060:	40010400 	.word	0x40010400
 8002064:	40014000 	.word	0x40014000
 8002068:	40014400 	.word	0x40014400
 800206c:	40014800 	.word	0x40014800
 8002070:	40001800 	.word	0x40001800
 8002074:	40001c00 	.word	0x40001c00
 8002078:	40002000 	.word	0x40002000

0800207c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f103 0208 	add.w	r2, r3, #8
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f04f 32ff 	mov.w	r2, #4294967295
 80020bc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f103 0208 	add.w	r2, r3, #8
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f103 0208 	add.w	r2, r3, #8
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80020fe:	b480      	push	{r7}
 8002100:	b085      	sub	sp, #20
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002114:	d103      	bne.n	800211e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	e00c      	b.n	8002138 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3308      	adds	r3, #8
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	e002      	b.n	800212c <vListInsert+0x2e>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	429a      	cmp	r2, r3
 8002136:	d2f6      	bcs.n	8002126 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	1c5a      	adds	r2, r3, #1
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	601a      	str	r2, [r3, #0]
}
 8002164:	bf00      	nop
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6892      	ldr	r2, [r2, #8]
 8002186:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	6852      	ldr	r2, [r2, #4]
 8002190:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	429a      	cmp	r2, r3
 800219a:	d103      	bne.n	80021a4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	1e5a      	subs	r2, r3, #1
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80021ce:	2301      	movs	r3, #1
 80021d0:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d10b      	bne.n	80021f4 <xQueueGenericReset+0x30>
        __asm volatile
 80021dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021e0:	f383 8811 	msr	BASEPRI, r3
 80021e4:	f3bf 8f6f 	isb	sy
 80021e8:	f3bf 8f4f 	dsb	sy
 80021ec:	60fb      	str	r3, [r7, #12]
    }
 80021ee:	bf00      	nop
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d052      	beq.n	80022a0 <xQueueGenericReset+0xdc>
        ( pxQueue->uxLength >= 1U ) &&
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d04e      	beq.n	80022a0 <xQueueGenericReset+0xdc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800220a:	2100      	movs	r1, #0
 800220c:	fba3 2302 	umull	r2, r3, r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d000      	beq.n	8002216 <xQueueGenericReset+0x52>
 8002214:	2101      	movs	r1, #1
 8002216:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002218:	2b00      	cmp	r3, #0
 800221a:	d141      	bne.n	80022a0 <xQueueGenericReset+0xdc>
    {
        taskENTER_CRITICAL();
 800221c:	f001 feae 	bl	8003f7c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002228:	6939      	ldr	r1, [r7, #16]
 800222a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800222c:	fb01 f303 	mul.w	r3, r1, r3
 8002230:	441a      	add	r2, r3
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	2200      	movs	r2, #0
 800223a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800224c:	3b01      	subs	r3, #1
 800224e:	6939      	ldr	r1, [r7, #16]
 8002250:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002252:	fb01 f303 	mul.w	r3, r1, r3
 8002256:	441a      	add	r2, r3
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	22ff      	movs	r2, #255	@ 0xff
 8002260:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	22ff      	movs	r2, #255	@ 0xff
 8002268:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d109      	bne.n	8002286 <xQueueGenericReset+0xc2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00f      	beq.n	800229a <xQueueGenericReset+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	3310      	adds	r3, #16
 800227e:	4618      	mov	r0, r3
 8002280:	f000 ff90 	bl	80031a4 <xTaskRemoveFromEventList>
 8002284:	e009      	b.n	800229a <xQueueGenericReset+0xd6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	3310      	adds	r3, #16
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff ff0a 	bl	80020a4 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	3324      	adds	r3, #36	@ 0x24
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff05 	bl	80020a4 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800229a:	f001 fea1 	bl	8003fe0 <vPortExitCritical>
 800229e:	e001      	b.n	80022a4 <xQueueGenericReset+0xe0>
    }
    else
    {
        xReturn = pdFAIL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10b      	bne.n	80022c2 <xQueueGenericReset+0xfe>
        __asm volatile
 80022aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ae:	f383 8811 	msr	BASEPRI, r3
 80022b2:	f3bf 8f6f 	isb	sy
 80022b6:	f3bf 8f4f 	dsb	sy
 80022ba:	60bb      	str	r3, [r7, #8]
    }
 80022bc:	bf00      	nop
 80022be:	bf00      	nop
 80022c0:	e7fd      	b.n	80022be <xQueueGenericReset+0xfa>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80022c2:	697b      	ldr	r3, [r7, #20]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b08a      	sub	sp, #40	@ 0x28
 80022d0:	af02      	add	r7, sp, #8
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	4613      	mov	r3, r2
 80022d8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d02e      	beq.n	8002342 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80022e4:	2100      	movs	r1, #0
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	fba3 2302 	umull	r2, r3, r3, r2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d000      	beq.n	80022f4 <xQueueGenericCreate+0x28>
 80022f2:	2101      	movs	r1, #1
 80022f4:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d123      	bne.n	8002342 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	68ba      	ldr	r2, [r7, #8]
 80022fe:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002302:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8002306:	d81c      	bhi.n	8002342 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	fb02 f303 	mul.w	r3, r2, r3
 8002310:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	3350      	adds	r3, #80	@ 0x50
 8002316:	4618      	mov	r0, r3
 8002318:	f001 ff62 	bl	80041e0 <pvPortMalloc>
 800231c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d01d      	beq.n	8002360 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	3350      	adds	r3, #80	@ 0x50
 800232c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800232e:	79fa      	ldrb	r2, [r7, #7]
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	4613      	mov	r3, r2
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	68b9      	ldr	r1, [r7, #8]
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f815 	bl	800236a <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002340:	e00e      	b.n	8002360 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d10b      	bne.n	8002360 <xQueueGenericCreate+0x94>
        __asm volatile
 8002348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800234c:	f383 8811 	msr	BASEPRI, r3
 8002350:	f3bf 8f6f 	isb	sy
 8002354:	f3bf 8f4f 	dsb	sy
 8002358:	613b      	str	r3, [r7, #16]
    }
 800235a:	bf00      	nop
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002360:	69fb      	ldr	r3, [r7, #28]
    }
 8002362:	4618      	mov	r0, r3
 8002364:	3720      	adds	r7, #32
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b084      	sub	sp, #16
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
 8002376:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d103      	bne.n	8002386 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	e002      	b.n	800238c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002398:	2101      	movs	r1, #1
 800239a:	69b8      	ldr	r0, [r7, #24]
 800239c:	f7ff ff12 	bl	80021c4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	78fa      	ldrb	r2, [r7, #3]
 80023a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80023a8:	78fb      	ldrb	r3, [r7, #3]
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	68f9      	ldr	r1, [r7, #12]
 80023ae:	2073      	movs	r0, #115	@ 0x73
 80023b0:	f003 fe0e 	bl	8005fd0 <SEGGER_SYSVIEW_RecordU32x3>
}
 80023b4:	bf00      	nop
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b08f      	sub	sp, #60	@ 0x3c
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80023c8:	2300      	movs	r3, #0
 80023ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80023d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10b      	bne.n	80023ee <xQueueReceive+0x32>
        __asm volatile
 80023d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023da:	f383 8811 	msr	BASEPRI, r3
 80023de:	f3bf 8f6f 	isb	sy
 80023e2:	f3bf 8f4f 	dsb	sy
 80023e6:	623b      	str	r3, [r7, #32]
    }
 80023e8:	bf00      	nop
 80023ea:	bf00      	nop
 80023ec:	e7fd      	b.n	80023ea <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d103      	bne.n	80023fc <xQueueReceive+0x40>
 80023f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <xQueueReceive+0x44>
 80023fc:	2301      	movs	r3, #1
 80023fe:	e000      	b.n	8002402 <xQueueReceive+0x46>
 8002400:	2300      	movs	r3, #0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d10b      	bne.n	800241e <xQueueReceive+0x62>
        __asm volatile
 8002406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800240a:	f383 8811 	msr	BASEPRI, r3
 800240e:	f3bf 8f6f 	isb	sy
 8002412:	f3bf 8f4f 	dsb	sy
 8002416:	61fb      	str	r3, [r7, #28]
    }
 8002418:	bf00      	nop
 800241a:	bf00      	nop
 800241c:	e7fd      	b.n	800241a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800241e:	f001 f8d1 	bl	80035c4 <xTaskGetSchedulerState>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d102      	bne.n	800242e <xQueueReceive+0x72>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d101      	bne.n	8002432 <xQueueReceive+0x76>
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <xQueueReceive+0x78>
 8002432:	2300      	movs	r3, #0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10b      	bne.n	8002450 <xQueueReceive+0x94>
        __asm volatile
 8002438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800243c:	f383 8811 	msr	BASEPRI, r3
 8002440:	f3bf 8f6f 	isb	sy
 8002444:	f3bf 8f4f 	dsb	sy
 8002448:	61bb      	str	r3, [r7, #24]
    }
 800244a:	bf00      	nop
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002450:	f001 fd94 	bl	8003f7c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002458:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245c:	2b00      	cmp	r3, #0
 800245e:	d024      	beq.n	80024aa <xQueueReceive+0xee>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002460:	68b9      	ldr	r1, [r7, #8]
 8002462:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002464:	f000 f8b2 	bl	80025cc <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800246a:	4618      	mov	r0, r3
 800246c:	f004 fade 	bl	8006a2c <SEGGER_SYSVIEW_ShrinkId>
 8002470:	4604      	mov	r4, r0
 8002472:	2000      	movs	r0, #0
 8002474:	f004 fada 	bl	8006a2c <SEGGER_SYSVIEW_ShrinkId>
 8002478:	4602      	mov	r2, r0
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2101      	movs	r1, #1
 800247e:	9100      	str	r1, [sp, #0]
 8002480:	4621      	mov	r1, r4
 8002482:	205c      	movs	r0, #92	@ 0x5c
 8002484:	f003 fe1a 	bl	80060bc <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	1e5a      	subs	r2, r3, #1
 800248c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800248e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d004      	beq.n	80024a2 <xQueueReceive+0xe6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800249a:	3310      	adds	r3, #16
 800249c:	4618      	mov	r0, r3
 800249e:	f000 fe81 	bl	80031a4 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80024a2:	f001 fd9d 	bl	8003fe0 <vPortExitCritical>
                return pdPASS;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e08a      	b.n	80025c0 <xQueueReceive+0x204>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d113      	bne.n	80024d8 <xQueueReceive+0x11c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80024b0:	f001 fd96 	bl	8003fe0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80024b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024b6:	4618      	mov	r0, r3
 80024b8:	f004 fab8 	bl	8006a2c <SEGGER_SYSVIEW_ShrinkId>
 80024bc:	4604      	mov	r4, r0
 80024be:	2000      	movs	r0, #0
 80024c0:	f004 fab4 	bl	8006a2c <SEGGER_SYSVIEW_ShrinkId>
 80024c4:	4602      	mov	r2, r0
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2101      	movs	r1, #1
 80024ca:	9100      	str	r1, [sp, #0]
 80024cc:	4621      	mov	r1, r4
 80024ce:	205c      	movs	r0, #92	@ 0x5c
 80024d0:	f003 fdf4 	bl	80060bc <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80024d4:	2300      	movs	r3, #0
 80024d6:	e073      	b.n	80025c0 <xQueueReceive+0x204>
                }
                else if( xEntryTimeSet == pdFALSE )
 80024d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d106      	bne.n	80024ec <xQueueReceive+0x130>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80024de:	f107 0310 	add.w	r3, r7, #16
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 ff38 	bl	8003358 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80024e8:	2301      	movs	r3, #1
 80024ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80024ec:	f001 fd78 	bl	8003fe0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80024f0:	f000 fb64 	bl	8002bbc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80024f4:	f001 fd42 	bl	8003f7c <vPortEnterCritical>
 80024f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80024fe:	b25b      	sxtb	r3, r3
 8002500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002504:	d103      	bne.n	800250e <xQueueReceive+0x152>
 8002506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800250e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002510:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002514:	b25b      	sxtb	r3, r3
 8002516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251a:	d103      	bne.n	8002524 <xQueueReceive+0x168>
 800251c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002524:	f001 fd5c 	bl	8003fe0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002528:	1d3a      	adds	r2, r7, #4
 800252a:	f107 0310 	add.w	r3, r7, #16
 800252e:	4611      	mov	r1, r2
 8002530:	4618      	mov	r0, r3
 8002532:	f000 ff27 	bl	8003384 <xTaskCheckForTimeOut>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d124      	bne.n	8002586 <xQueueReceive+0x1ca>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800253c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800253e:	f000 f8bd 	bl	80026bc <prvIsQueueEmpty>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d018      	beq.n	800257a <xQueueReceive+0x1be>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800254a:	3324      	adds	r3, #36	@ 0x24
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	4611      	mov	r1, r2
 8002550:	4618      	mov	r0, r3
 8002552:	f000 fdb7 	bl	80030c4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002556:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002558:	f000 f85e 	bl	8002618 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800255c:	f000 fb3c 	bl	8002bd8 <xTaskResumeAll>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	f47f af74 	bne.w	8002450 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8002568:	4b17      	ldr	r3, [pc, #92]	@ (80025c8 <xQueueReceive+0x20c>)
 800256a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	f3bf 8f4f 	dsb	sy
 8002574:	f3bf 8f6f 	isb	sy
 8002578:	e76a      	b.n	8002450 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800257a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800257c:	f000 f84c 	bl	8002618 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002580:	f000 fb2a 	bl	8002bd8 <xTaskResumeAll>
 8002584:	e764      	b.n	8002450 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002586:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002588:	f000 f846 	bl	8002618 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800258c:	f000 fb24 	bl	8002bd8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002590:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002592:	f000 f893 	bl	80026bc <prvIsQueueEmpty>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	f43f af59 	beq.w	8002450 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 800259e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a0:	4618      	mov	r0, r3
 80025a2:	f004 fa43 	bl	8006a2c <SEGGER_SYSVIEW_ShrinkId>
 80025a6:	4604      	mov	r4, r0
 80025a8:	2000      	movs	r0, #0
 80025aa:	f004 fa3f 	bl	8006a2c <SEGGER_SYSVIEW_ShrinkId>
 80025ae:	4602      	mov	r2, r0
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2101      	movs	r1, #1
 80025b4:	9100      	str	r1, [sp, #0]
 80025b6:	4621      	mov	r1, r4
 80025b8:	205c      	movs	r0, #92	@ 0x5c
 80025ba:	f003 fd7f 	bl	80060bc <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80025be:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3734      	adds	r7, #52	@ 0x34
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd90      	pop	{r4, r7, pc}
 80025c8:	e000ed04 	.word	0xe000ed04

080025cc <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d018      	beq.n	8002610 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e6:	441a      	add	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d303      	bcc.n	8002600 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	68d9      	ldr	r1, [r3, #12]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002608:	461a      	mov	r2, r3
 800260a:	6838      	ldr	r0, [r7, #0]
 800260c:	f004 fc0a 	bl	8006e24 <memcpy>
    }
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002620:	f001 fcac 	bl	8003f7c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800262a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800262c:	e011      	b.n	8002652 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002632:	2b00      	cmp	r3, #0
 8002634:	d012      	beq.n	800265c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	3324      	adds	r3, #36	@ 0x24
 800263a:	4618      	mov	r0, r3
 800263c:	f000 fdb2 	bl	80031a4 <xTaskRemoveFromEventList>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8002646:	f000 ff05 	bl	8003454 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800264a:	7bfb      	ldrb	r3, [r7, #15]
 800264c:	3b01      	subs	r3, #1
 800264e:	b2db      	uxtb	r3, r3
 8002650:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002656:	2b00      	cmp	r3, #0
 8002658:	dce9      	bgt.n	800262e <prvUnlockQueue+0x16>
 800265a:	e000      	b.n	800265e <prvUnlockQueue+0x46>
                    break;
 800265c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	22ff      	movs	r2, #255	@ 0xff
 8002662:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002666:	f001 fcbb 	bl	8003fe0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800266a:	f001 fc87 	bl	8003f7c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002674:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002676:	e011      	b.n	800269c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d012      	beq.n	80026a6 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3310      	adds	r3, #16
 8002684:	4618      	mov	r0, r3
 8002686:	f000 fd8d 	bl	80031a4 <xTaskRemoveFromEventList>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002690:	f000 fee0 	bl	8003454 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002694:	7bbb      	ldrb	r3, [r7, #14]
 8002696:	3b01      	subs	r3, #1
 8002698:	b2db      	uxtb	r3, r3
 800269a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800269c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	dce9      	bgt.n	8002678 <prvUnlockQueue+0x60>
 80026a4:	e000      	b.n	80026a8 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80026a6:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	22ff      	movs	r2, #255	@ 0xff
 80026ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80026b0:	f001 fc96 	bl	8003fe0 <vPortExitCritical>
}
 80026b4:	bf00      	nop
 80026b6:	3710      	adds	r7, #16
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80026c4:	f001 fc5a 	bl	8003f7c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d102      	bne.n	80026d6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80026d0:	2301      	movs	r3, #1
 80026d2:	60fb      	str	r3, [r7, #12]
 80026d4:	e001      	b.n	80026da <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80026da:	f001 fc81 	bl	8003fe0 <vPortExitCritical>

    return xReturn;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d10b      	bne.n	8002714 <vQueueAddToRegistry+0x2c>
        __asm volatile
 80026fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002700:	f383 8811 	msr	BASEPRI, r3
 8002704:	f3bf 8f6f 	isb	sy
 8002708:	f3bf 8f4f 	dsb	sy
 800270c:	60fb      	str	r3, [r7, #12]
    }
 800270e:	bf00      	nop
 8002710:	bf00      	nop
 8002712:	e7fd      	b.n	8002710 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d024      	beq.n	8002764 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800271a:	2300      	movs	r3, #0
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	e01e      	b.n	800275e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002720:	4a1c      	ldr	r2, [pc, #112]	@ (8002794 <vQueueAddToRegistry+0xac>)
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	4413      	add	r3, r2
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	429a      	cmp	r2, r3
 800272e:	d105      	bne.n	800273c <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4a17      	ldr	r2, [pc, #92]	@ (8002794 <vQueueAddToRegistry+0xac>)
 8002736:	4413      	add	r3, r2
 8002738:	613b      	str	r3, [r7, #16]
                    break;
 800273a:	e013      	b.n	8002764 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10a      	bne.n	8002758 <vQueueAddToRegistry+0x70>
 8002742:	4a14      	ldr	r2, [pc, #80]	@ (8002794 <vQueueAddToRegistry+0xac>)
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d104      	bne.n	8002758 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4a10      	ldr	r2, [pc, #64]	@ (8002794 <vQueueAddToRegistry+0xac>)
 8002754:	4413      	add	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	3301      	adds	r3, #1
 800275c:	617b      	str	r3, [r7, #20]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2b07      	cmp	r3, #7
 8002762:	d9dd      	bls.n	8002720 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00f      	beq.n	800278a <vQueueAddToRegistry+0xa2>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4618      	mov	r0, r3
 800277a:	f004 f957 	bl	8006a2c <SEGGER_SYSVIEW_ShrinkId>
 800277e:	4601      	mov	r1, r0
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	2071      	movs	r0, #113	@ 0x71
 8002786:	f003 fbc9 	bl	8005f1c <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	200000d4 	.word	0x200000d4

08002798 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80027a8:	f001 fbe8 	bl	8003f7c <vPortEnterCritical>
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80027b2:	b25b      	sxtb	r3, r3
 80027b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b8:	d103      	bne.n	80027c2 <vQueueWaitForMessageRestricted+0x2a>
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80027c8:	b25b      	sxtb	r3, r3
 80027ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ce:	d103      	bne.n	80027d8 <vQueueWaitForMessageRestricted+0x40>
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80027d8:	f001 fc02 	bl	8003fe0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d106      	bne.n	80027f2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	3324      	adds	r3, #36	@ 0x24
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	68b9      	ldr	r1, [r7, #8]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f000 fc8f 	bl	8003110 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80027f2:	6978      	ldr	r0, [r7, #20]
 80027f4:	f7ff ff10 	bl	8002618 <prvUnlockQueue>
    }
 80027f8:	bf00      	nop
 80027fa:	3718      	adds	r7, #24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002800:	b580      	push	{r7, lr}
 8002802:	b08c      	sub	sp, #48	@ 0x30
 8002804:	af04      	add	r7, sp, #16
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	603b      	str	r3, [r7, #0]
 800280c:	4613      	mov	r3, r2
 800280e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002810:	88fb      	ldrh	r3, [r7, #6]
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4618      	mov	r0, r3
 8002816:	f001 fce3 	bl	80041e0 <pvPortMalloc>
 800281a:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d013      	beq.n	800284a <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002822:	2058      	movs	r0, #88	@ 0x58
 8002824:	f001 fcdc 	bl	80041e0 <pvPortMalloc>
 8002828:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002830:	2258      	movs	r2, #88	@ 0x58
 8002832:	2100      	movs	r1, #0
 8002834:	69f8      	ldr	r0, [r7, #28]
 8002836:	f004 fac7 	bl	8006dc8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002840:	e005      	b.n	800284e <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002842:	6978      	ldr	r0, [r7, #20]
 8002844:	f001 fd88 	bl	8004358 <vPortFree>
 8002848:	e001      	b.n	800284e <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800284a:	2300      	movs	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d013      	beq.n	800287c <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002854:	88fa      	ldrh	r2, [r7, #6]
 8002856:	2300      	movs	r3, #0
 8002858:	9303      	str	r3, [sp, #12]
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	9302      	str	r3, [sp, #8]
 800285e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002860:	9301      	str	r3, [sp, #4]
 8002862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	68b9      	ldr	r1, [r7, #8]
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f000 f80e 	bl	800288c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002870:	69f8      	ldr	r0, [r7, #28]
 8002872:	f000 f89b 	bl	80029ac <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002876:	2301      	movs	r3, #1
 8002878:	61bb      	str	r3, [r7, #24]
 800287a:	e002      	b.n	8002882 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800287c:	f04f 33ff 	mov.w	r3, #4294967295
 8002880:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002882:	69bb      	ldr	r3, [r7, #24]
    }
 8002884:	4618      	mov	r0, r3
 8002886:	3720      	adds	r7, #32
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
 8002898:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800289a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	461a      	mov	r2, r3
 80028a4:	21a5      	movs	r1, #165	@ 0xa5
 80028a6:	f004 fa8f 	bl	8006dc8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80028aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80028b4:	3b01      	subs	r3, #1
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4413      	add	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	f023 0307 	bic.w	r3, r3, #7
 80028c2:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00b      	beq.n	80028e6 <prvInitialiseNewTask+0x5a>
        __asm volatile
 80028ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028d2:	f383 8811 	msr	BASEPRI, r3
 80028d6:	f3bf 8f6f 	isb	sy
 80028da:	f3bf 8f4f 	dsb	sy
 80028de:	617b      	str	r3, [r7, #20]
    }
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	e7fd      	b.n	80028e2 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d01e      	beq.n	800292a <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80028ec:	2300      	movs	r3, #0
 80028ee:	61fb      	str	r3, [r7, #28]
 80028f0:	e012      	b.n	8002918 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	4413      	add	r3, r2
 80028f8:	7819      	ldrb	r1, [r3, #0]
 80028fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	4413      	add	r3, r2
 8002900:	3334      	adds	r3, #52	@ 0x34
 8002902:	460a      	mov	r2, r1
 8002904:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	4413      	add	r3, r2
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d006      	beq.n	8002920 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	3301      	adds	r3, #1
 8002916:	61fb      	str	r3, [r7, #28]
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	2b09      	cmp	r3, #9
 800291c:	d9e9      	bls.n	80028f2 <prvInitialiseNewTask+0x66>
 800291e:	e000      	b.n	8002922 <prvInitialiseNewTask+0x96>
            {
                break;
 8002920:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002924:	2200      	movs	r2, #0
 8002926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800292a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800292c:	2b04      	cmp	r3, #4
 800292e:	d90b      	bls.n	8002948 <prvInitialiseNewTask+0xbc>
        __asm volatile
 8002930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002934:	f383 8811 	msr	BASEPRI, r3
 8002938:	f3bf 8f6f 	isb	sy
 800293c:	f3bf 8f4f 	dsb	sy
 8002940:	613b      	str	r3, [r7, #16]
    }
 8002942:	bf00      	nop
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800294a:	2b04      	cmp	r3, #4
 800294c:	d901      	bls.n	8002952 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800294e:	2304      	movs	r3, #4
 8002950:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002954:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002956:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800295a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800295c:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800295e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002960:	3304      	adds	r3, #4
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff fbbe 	bl	80020e4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800296a:	3318      	adds	r3, #24
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff fbb9 	bl	80020e4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002976:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297a:	f1c3 0205 	rsb	r2, r3, #5
 800297e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002980:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002986:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	68f9      	ldr	r1, [r7, #12]
 800298c:	69b8      	ldr	r0, [r7, #24]
 800298e:	f001 f943 	bl	8003c18 <pxPortInitialiseStack>
 8002992:	4602      	mov	r2, r0
 8002994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002996:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800299a:	2b00      	cmp	r3, #0
 800299c:	d002      	beq.n	80029a4 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800299e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029a2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80029a4:	bf00      	nop
 80029a6:	3720      	adds	r7, #32
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80029ac:	b5b0      	push	{r4, r5, r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af02      	add	r7, sp, #8
 80029b2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80029b4:	f001 fae2 	bl	8003f7c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80029b8:	4b49      	ldr	r3, [pc, #292]	@ (8002ae0 <prvAddNewTaskToReadyList+0x134>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	3301      	adds	r3, #1
 80029be:	4a48      	ldr	r2, [pc, #288]	@ (8002ae0 <prvAddNewTaskToReadyList+0x134>)
 80029c0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80029c2:	4b48      	ldr	r3, [pc, #288]	@ (8002ae4 <prvAddNewTaskToReadyList+0x138>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d109      	bne.n	80029de <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80029ca:	4a46      	ldr	r2, [pc, #280]	@ (8002ae4 <prvAddNewTaskToReadyList+0x138>)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80029d0:	4b43      	ldr	r3, [pc, #268]	@ (8002ae0 <prvAddNewTaskToReadyList+0x134>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d110      	bne.n	80029fa <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80029d8:	f000 fd5a 	bl	8003490 <prvInitialiseTaskLists>
 80029dc:	e00d      	b.n	80029fa <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80029de:	4b42      	ldr	r3, [pc, #264]	@ (8002ae8 <prvAddNewTaskToReadyList+0x13c>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d109      	bne.n	80029fa <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80029e6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ae4 <prvAddNewTaskToReadyList+0x138>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d802      	bhi.n	80029fa <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80029f4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ae4 <prvAddNewTaskToReadyList+0x138>)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80029fa:	4b3c      	ldr	r3, [pc, #240]	@ (8002aec <prvAddNewTaskToReadyList+0x140>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	3301      	adds	r3, #1
 8002a00:	4a3a      	ldr	r2, [pc, #232]	@ (8002aec <prvAddNewTaskToReadyList+0x140>)
 8002a02:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002a04:	4b39      	ldr	r3, [pc, #228]	@ (8002aec <prvAddNewTaskToReadyList+0x140>)
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d016      	beq.n	8002a40 <prvAddNewTaskToReadyList+0x94>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f003 ff43 	bl	80068a0 <SEGGER_SYSVIEW_OnTaskCreate>
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	461d      	mov	r5, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	461c      	mov	r4, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	1ae3      	subs	r3, r4, r3
 8002a38:	9300      	str	r3, [sp, #0]
 8002a3a:	462b      	mov	r3, r5
 8002a3c:	f001 fe50 	bl	80046e0 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f003 ffb0 	bl	80069a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	409a      	lsls	r2, r3
 8002a50:	4b27      	ldr	r3, [pc, #156]	@ (8002af0 <prvAddNewTaskToReadyList+0x144>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	4a26      	ldr	r2, [pc, #152]	@ (8002af0 <prvAddNewTaskToReadyList+0x144>)
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a5e:	4925      	ldr	r1, [pc, #148]	@ (8002af4 <prvAddNewTaskToReadyList+0x148>)
 8002a60:	4613      	mov	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	689a      	ldr	r2, [r3, #8]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	60da      	str	r2, [r3, #12]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	3204      	adds	r2, #4
 8002a86:	605a      	str	r2, [r3, #4]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	1d1a      	adds	r2, r3, #4
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a94:	4613      	mov	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	4a15      	ldr	r2, [pc, #84]	@ (8002af4 <prvAddNewTaskToReadyList+0x148>)
 8002a9e:	441a      	add	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	615a      	str	r2, [r3, #20]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aa8:	4912      	ldr	r1, [pc, #72]	@ (8002af4 <prvAddNewTaskToReadyList+0x148>)
 8002aaa:	4613      	mov	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	4413      	add	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	440b      	add	r3, r1
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	1c59      	adds	r1, r3, #1
 8002ab8:	480e      	ldr	r0, [pc, #56]	@ (8002af4 <prvAddNewTaskToReadyList+0x148>)
 8002aba:	4613      	mov	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4413      	add	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	4403      	add	r3, r0
 8002ac4:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002ac6:	f001 fa8b 	bl	8003fe0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002aca:	4b07      	ldr	r3, [pc, #28]	@ (8002ae8 <prvAddNewTaskToReadyList+0x13c>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <prvAddNewTaskToReadyList+0x12a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002ad2:	4b04      	ldr	r3, [pc, #16]	@ (8002ae4 <prvAddNewTaskToReadyList+0x138>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002ad6:	bf00      	nop
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bdb0      	pop	{r4, r5, r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	200001ec 	.word	0x200001ec
 8002ae4:	20000114 	.word	0x20000114
 8002ae8:	200001f8 	.word	0x200001f8
 8002aec:	20000208 	.word	0x20000208
 8002af0:	200001f4 	.word	0x200001f4
 8002af4:	20000118 	.word	0x20000118

08002af8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8002afe:	4b27      	ldr	r3, [pc, #156]	@ (8002b9c <vTaskStartScheduler+0xa4>)
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	2300      	movs	r3, #0
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2300      	movs	r3, #0
 8002b08:	2282      	movs	r2, #130	@ 0x82
 8002b0a:	4925      	ldr	r1, [pc, #148]	@ (8002ba0 <vTaskStartScheduler+0xa8>)
 8002b0c:	4825      	ldr	r0, [pc, #148]	@ (8002ba4 <vTaskStartScheduler+0xac>)
 8002b0e:	f7ff fe77 	bl	8002800 <xTaskCreate>
 8002b12:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d102      	bne.n	8002b20 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8002b1a:	f000 fdf1 	bl	8003700 <xTimerCreateTimerTask>
 8002b1e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d124      	bne.n	8002b70 <vTaskStartScheduler+0x78>
        __asm volatile
 8002b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b2a:	f383 8811 	msr	BASEPRI, r3
 8002b2e:	f3bf 8f6f 	isb	sy
 8002b32:	f3bf 8f4f 	dsb	sy
 8002b36:	60bb      	str	r3, [r7, #8]
    }
 8002b38:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba8 <vTaskStartScheduler+0xb0>)
 8002b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b40:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002b42:	4b1a      	ldr	r3, [pc, #104]	@ (8002bac <vTaskStartScheduler+0xb4>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002b48:	4b19      	ldr	r3, [pc, #100]	@ (8002bb0 <vTaskStartScheduler+0xb8>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002b4e:	4b19      	ldr	r3, [pc, #100]	@ (8002bb4 <vTaskStartScheduler+0xbc>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	4b12      	ldr	r3, [pc, #72]	@ (8002b9c <vTaskStartScheduler+0xa4>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d102      	bne.n	8002b60 <vTaskStartScheduler+0x68>
 8002b5a:	f003 fe85 	bl	8006868 <SEGGER_SYSVIEW_OnIdle>
 8002b5e:	e004      	b.n	8002b6a <vTaskStartScheduler+0x72>
 8002b60:	4b14      	ldr	r3, [pc, #80]	@ (8002bb4 <vTaskStartScheduler+0xbc>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f003 fedd 	bl	8006924 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8002b6a:	f001 f8e3 	bl	8003d34 <xPortStartScheduler>
 8002b6e:	e00f      	b.n	8002b90 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b76:	d10b      	bne.n	8002b90 <vTaskStartScheduler+0x98>
        __asm volatile
 8002b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b7c:	f383 8811 	msr	BASEPRI, r3
 8002b80:	f3bf 8f6f 	isb	sy
 8002b84:	f3bf 8f4f 	dsb	sy
 8002b88:	607b      	str	r3, [r7, #4]
    }
 8002b8a:	bf00      	nop
 8002b8c:	bf00      	nop
 8002b8e:	e7fd      	b.n	8002b8c <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002b90:	4b09      	ldr	r3, [pc, #36]	@ (8002bb8 <vTaskStartScheduler+0xc0>)
 8002b92:	681b      	ldr	r3, [r3, #0]
}
 8002b94:	bf00      	nop
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20000210 	.word	0x20000210
 8002ba0:	08007730 	.word	0x08007730
 8002ba4:	0800346d 	.word	0x0800346d
 8002ba8:	2000020c 	.word	0x2000020c
 8002bac:	200001f8 	.word	0x200001f8
 8002bb0:	200001f0 	.word	0x200001f0
 8002bb4:	20000114 	.word	0x20000114
 8002bb8:	2000000c 	.word	0x2000000c

08002bbc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002bc0:	4b04      	ldr	r3, [pc, #16]	@ (8002bd4 <vTaskSuspendAll+0x18>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	4a03      	ldr	r2, [pc, #12]	@ (8002bd4 <vTaskSuspendAll+0x18>)
 8002bc8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002bca:	bf00      	nop
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	20000214 	.word	0x20000214

08002bd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002be2:	2300      	movs	r3, #0
 8002be4:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002be6:	4b6d      	ldr	r3, [pc, #436]	@ (8002d9c <xTaskResumeAll+0x1c4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d10b      	bne.n	8002c06 <xTaskResumeAll+0x2e>
        __asm volatile
 8002bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bf2:	f383 8811 	msr	BASEPRI, r3
 8002bf6:	f3bf 8f6f 	isb	sy
 8002bfa:	f3bf 8f4f 	dsb	sy
 8002bfe:	607b      	str	r3, [r7, #4]
    }
 8002c00:	bf00      	nop
 8002c02:	bf00      	nop
 8002c04:	e7fd      	b.n	8002c02 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002c06:	f001 f9b9 	bl	8003f7c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002c0a:	4b64      	ldr	r3, [pc, #400]	@ (8002d9c <xTaskResumeAll+0x1c4>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	4a62      	ldr	r2, [pc, #392]	@ (8002d9c <xTaskResumeAll+0x1c4>)
 8002c12:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c14:	4b61      	ldr	r3, [pc, #388]	@ (8002d9c <xTaskResumeAll+0x1c4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f040 80b8 	bne.w	8002d8e <xTaskResumeAll+0x1b6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002c1e:	4b60      	ldr	r3, [pc, #384]	@ (8002da0 <xTaskResumeAll+0x1c8>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f000 80b3 	beq.w	8002d8e <xTaskResumeAll+0x1b6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c28:	e08e      	b.n	8002d48 <xTaskResumeAll+0x170>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c2a:	4b5e      	ldr	r3, [pc, #376]	@ (8002da4 <xTaskResumeAll+0x1cc>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c36:	613b      	str	r3, [r7, #16]
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	69fa      	ldr	r2, [r7, #28]
 8002c3e:	6a12      	ldr	r2, [r2, #32]
 8002c40:	609a      	str	r2, [r3, #8]
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	6a1b      	ldr	r3, [r3, #32]
 8002c46:	69fa      	ldr	r2, [r7, #28]
 8002c48:	69d2      	ldr	r2, [r2, #28]
 8002c4a:	605a      	str	r2, [r3, #4]
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	3318      	adds	r3, #24
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d103      	bne.n	8002c60 <xTaskResumeAll+0x88>
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	6a1a      	ldr	r2, [r3, #32]
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	605a      	str	r2, [r3, #4]
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	2200      	movs	r2, #0
 8002c64:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	1e5a      	subs	r2, r3, #1
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	60fb      	str	r3, [r7, #12]
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	69fa      	ldr	r2, [r7, #28]
 8002c7c:	68d2      	ldr	r2, [r2, #12]
 8002c7e:	609a      	str	r2, [r3, #8]
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	69fa      	ldr	r2, [r7, #28]
 8002c86:	6892      	ldr	r2, [r2, #8]
 8002c88:	605a      	str	r2, [r3, #4]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	3304      	adds	r3, #4
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d103      	bne.n	8002c9e <xTaskResumeAll+0xc6>
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	615a      	str	r2, [r3, #20]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	1e5a      	subs	r2, r3, #1
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f003 fe79 	bl	80069a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cba:	2201      	movs	r2, #1
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	4b3a      	ldr	r3, [pc, #232]	@ (8002da8 <xTaskResumeAll+0x1d0>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	4a38      	ldr	r2, [pc, #224]	@ (8002da8 <xTaskResumeAll+0x1d0>)
 8002cc6:	6013      	str	r3, [r2, #0]
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ccc:	4937      	ldr	r1, [pc, #220]	@ (8002dac <xTaskResumeAll+0x1d4>)
 8002cce:	4613      	mov	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	3304      	adds	r3, #4
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	60da      	str	r2, [r3, #12]
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	69fa      	ldr	r2, [r7, #28]
 8002cf2:	3204      	adds	r2, #4
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	1d1a      	adds	r2, r3, #4
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	609a      	str	r2, [r3, #8]
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	4a28      	ldr	r2, [pc, #160]	@ (8002dac <xTaskResumeAll+0x1d4>)
 8002d0c:	441a      	add	r2, r3
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	615a      	str	r2, [r3, #20]
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d16:	4925      	ldr	r1, [pc, #148]	@ (8002dac <xTaskResumeAll+0x1d4>)
 8002d18:	4613      	mov	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	1c59      	adds	r1, r3, #1
 8002d26:	4821      	ldr	r0, [pc, #132]	@ (8002dac <xTaskResumeAll+0x1d4>)
 8002d28:	4613      	mov	r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	4413      	add	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4403      	add	r3, r0
 8002d32:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d38:	4b1d      	ldr	r3, [pc, #116]	@ (8002db0 <xTaskResumeAll+0x1d8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d302      	bcc.n	8002d48 <xTaskResumeAll+0x170>
                    {
                        xYieldPending = pdTRUE;
 8002d42:	4b1c      	ldr	r3, [pc, #112]	@ (8002db4 <xTaskResumeAll+0x1dc>)
 8002d44:	2201      	movs	r2, #1
 8002d46:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d48:	4b16      	ldr	r3, [pc, #88]	@ (8002da4 <xTaskResumeAll+0x1cc>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f47f af6c 	bne.w	8002c2a <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <xTaskResumeAll+0x184>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002d58:	f000 fc18 	bl	800358c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002d5c:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <xTaskResumeAll+0x1e0>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d010      	beq.n	8002d8a <xTaskResumeAll+0x1b2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002d68:	f000 f84a 	bl	8002e00 <xTaskIncrementTick>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <xTaskResumeAll+0x1a0>
                            {
                                xYieldPending = pdTRUE;
 8002d72:	4b10      	ldr	r3, [pc, #64]	@ (8002db4 <xTaskResumeAll+0x1dc>)
 8002d74:	2201      	movs	r2, #1
 8002d76:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1f1      	bne.n	8002d68 <xTaskResumeAll+0x190>

                        xPendedTicks = 0;
 8002d84:	4b0c      	ldr	r3, [pc, #48]	@ (8002db8 <xTaskResumeAll+0x1e0>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002db4 <xTaskResumeAll+0x1dc>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002d8e:	f001 f927 	bl	8003fe0 <vPortExitCritical>

    return xAlreadyYielded;
 8002d92:	697b      	ldr	r3, [r7, #20]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3720      	adds	r7, #32
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	20000214 	.word	0x20000214
 8002da0:	200001ec 	.word	0x200001ec
 8002da4:	200001ac 	.word	0x200001ac
 8002da8:	200001f4 	.word	0x200001f4
 8002dac:	20000118 	.word	0x20000118
 8002db0:	20000114 	.word	0x20000114
 8002db4:	20000200 	.word	0x20000200
 8002db8:	200001fc 	.word	0x200001fc

08002dbc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002dc2:	4b05      	ldr	r3, [pc, #20]	@ (8002dd8 <xTaskGetTickCount+0x1c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002dc8:	687b      	ldr	r3, [r7, #4]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	200001f0 	.word	0x200001f0

08002ddc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002de2:	f001 f9bb 	bl	800415c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002de6:	2300      	movs	r3, #0
 8002de8:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002dea:	4b04      	ldr	r3, [pc, #16]	@ (8002dfc <xTaskGetTickCountFromISR+0x20>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002df0:	683b      	ldr	r3, [r7, #0]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	200001f0 	.word	0x200001f0

08002e00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08a      	sub	sp, #40	@ 0x28
 8002e04:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002e06:	2300      	movs	r3, #0
 8002e08:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e0a:	4b70      	ldr	r3, [pc, #448]	@ (8002fcc <xTaskIncrementTick+0x1cc>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	f040 80d2 	bne.w	8002fb8 <xTaskIncrementTick+0x1b8>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002e14:	4b6e      	ldr	r3, [pc, #440]	@ (8002fd0 <xTaskIncrementTick+0x1d0>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002e1c:	4a6c      	ldr	r2, [pc, #432]	@ (8002fd0 <xTaskIncrementTick+0x1d0>)
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d121      	bne.n	8002e6c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002e28:	4b6a      	ldr	r3, [pc, #424]	@ (8002fd4 <xTaskIncrementTick+0x1d4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00b      	beq.n	8002e4a <xTaskIncrementTick+0x4a>
        __asm volatile
 8002e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e36:	f383 8811 	msr	BASEPRI, r3
 8002e3a:	f3bf 8f6f 	isb	sy
 8002e3e:	f3bf 8f4f 	dsb	sy
 8002e42:	607b      	str	r3, [r7, #4]
    }
 8002e44:	bf00      	nop
 8002e46:	bf00      	nop
 8002e48:	e7fd      	b.n	8002e46 <xTaskIncrementTick+0x46>
 8002e4a:	4b62      	ldr	r3, [pc, #392]	@ (8002fd4 <xTaskIncrementTick+0x1d4>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	61fb      	str	r3, [r7, #28]
 8002e50:	4b61      	ldr	r3, [pc, #388]	@ (8002fd8 <xTaskIncrementTick+0x1d8>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a5f      	ldr	r2, [pc, #380]	@ (8002fd4 <xTaskIncrementTick+0x1d4>)
 8002e56:	6013      	str	r3, [r2, #0]
 8002e58:	4a5f      	ldr	r2, [pc, #380]	@ (8002fd8 <xTaskIncrementTick+0x1d8>)
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	6013      	str	r3, [r2, #0]
 8002e5e:	4b5f      	ldr	r3, [pc, #380]	@ (8002fdc <xTaskIncrementTick+0x1dc>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	3301      	adds	r3, #1
 8002e64:	4a5d      	ldr	r2, [pc, #372]	@ (8002fdc <xTaskIncrementTick+0x1dc>)
 8002e66:	6013      	str	r3, [r2, #0]
 8002e68:	f000 fb90 	bl	800358c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002e6c:	4b5c      	ldr	r3, [pc, #368]	@ (8002fe0 <xTaskIncrementTick+0x1e0>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6a3a      	ldr	r2, [r7, #32]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	f0c0 80a5 	bcc.w	8002fc2 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e78:	4b56      	ldr	r3, [pc, #344]	@ (8002fd4 <xTaskIncrementTick+0x1d4>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d104      	bne.n	8002e8c <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e82:	4b57      	ldr	r3, [pc, #348]	@ (8002fe0 <xTaskIncrementTick+0x1e0>)
 8002e84:	f04f 32ff 	mov.w	r2, #4294967295
 8002e88:	601a      	str	r2, [r3, #0]
                    break;
 8002e8a:	e09a      	b.n	8002fc2 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e8c:	4b51      	ldr	r3, [pc, #324]	@ (8002fd4 <xTaskIncrementTick+0x1d4>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002e9c:	6a3a      	ldr	r2, [r7, #32]
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d203      	bcs.n	8002eac <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002ea4:	4a4e      	ldr	r2, [pc, #312]	@ (8002fe0 <xTaskIncrementTick+0x1e0>)
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002eaa:	e08a      	b.n	8002fc2 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	68d2      	ldr	r2, [r2, #12]
 8002eba:	609a      	str	r2, [r3, #8]
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	6892      	ldr	r2, [r2, #8]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d103      	bne.n	8002eda <xTaskIncrementTick+0xda>
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	605a      	str	r2, [r3, #4]
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	2200      	movs	r2, #0
 8002ede:	615a      	str	r2, [r3, #20]
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	1e5a      	subs	r2, r3, #1
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d01e      	beq.n	8002f30 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef6:	60fb      	str	r3, [r7, #12]
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	6a12      	ldr	r2, [r2, #32]
 8002f00:	609a      	str	r2, [r3, #8]
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	69d2      	ldr	r2, [r2, #28]
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	3318      	adds	r3, #24
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d103      	bne.n	8002f20 <xTaskIncrementTick+0x120>
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	6a1a      	ldr	r2, [r3, #32]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	605a      	str	r2, [r3, #4]
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2200      	movs	r2, #0
 8002f24:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	1e5a      	subs	r2, r3, #1
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f003 fd38 	bl	80069a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	409a      	lsls	r2, r3
 8002f40:	4b28      	ldr	r3, [pc, #160]	@ (8002fe4 <xTaskIncrementTick+0x1e4>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	4a27      	ldr	r2, [pc, #156]	@ (8002fe4 <xTaskIncrementTick+0x1e4>)
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f4e:	4926      	ldr	r1, [pc, #152]	@ (8002fe8 <xTaskIncrementTick+0x1e8>)
 8002f50:	4613      	mov	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	3304      	adds	r3, #4
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	609a      	str	r2, [r3, #8]
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	60da      	str	r2, [r3, #12]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	3204      	adds	r2, #4
 8002f76:	605a      	str	r2, [r3, #4]
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	1d1a      	adds	r2, r3, #4
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	609a      	str	r2, [r3, #8]
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f84:	4613      	mov	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4a16      	ldr	r2, [pc, #88]	@ (8002fe8 <xTaskIncrementTick+0x1e8>)
 8002f8e:	441a      	add	r2, r3
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	615a      	str	r2, [r3, #20]
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f98:	4913      	ldr	r1, [pc, #76]	@ (8002fe8 <xTaskIncrementTick+0x1e8>)
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	1c59      	adds	r1, r3, #1
 8002fa8:	480f      	ldr	r0, [pc, #60]	@ (8002fe8 <xTaskIncrementTick+0x1e8>)
 8002faa:	4613      	mov	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	4413      	add	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4403      	add	r3, r0
 8002fb4:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002fb6:	e75f      	b.n	8002e78 <xTaskIncrementTick+0x78>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fec <xTaskIncrementTick+0x1ec>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	4a0b      	ldr	r2, [pc, #44]	@ (8002fec <xTaskIncrementTick+0x1ec>)
 8002fc0:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3728      	adds	r7, #40	@ 0x28
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	20000214 	.word	0x20000214
 8002fd0:	200001f0 	.word	0x200001f0
 8002fd4:	200001a4 	.word	0x200001a4
 8002fd8:	200001a8 	.word	0x200001a8
 8002fdc:	20000204 	.word	0x20000204
 8002fe0:	2000020c 	.word	0x2000020c
 8002fe4:	200001f4 	.word	0x200001f4
 8002fe8:	20000118 	.word	0x20000118
 8002fec:	200001fc 	.word	0x200001fc

08002ff0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80030ac <vTaskSwitchContext+0xbc>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002ffe:	4b2c      	ldr	r3, [pc, #176]	@ (80030b0 <vTaskSwitchContext+0xc0>)
 8003000:	2201      	movs	r2, #1
 8003002:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003004:	e04e      	b.n	80030a4 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8003006:	4b2a      	ldr	r3, [pc, #168]	@ (80030b0 <vTaskSwitchContext+0xc0>)
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800300c:	4b29      	ldr	r3, [pc, #164]	@ (80030b4 <vTaskSwitchContext+0xc4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	fab3 f383 	clz	r3, r3
 8003018:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800301a:	7afb      	ldrb	r3, [r7, #11]
 800301c:	f1c3 031f 	rsb	r3, r3, #31
 8003020:	617b      	str	r3, [r7, #20]
 8003022:	4925      	ldr	r1, [pc, #148]	@ (80030b8 <vTaskSwitchContext+0xc8>)
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	4613      	mov	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	4413      	add	r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10b      	bne.n	800304e <vTaskSwitchContext+0x5e>
        __asm volatile
 8003036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800303a:	f383 8811 	msr	BASEPRI, r3
 800303e:	f3bf 8f6f 	isb	sy
 8003042:	f3bf 8f4f 	dsb	sy
 8003046:	607b      	str	r3, [r7, #4]
    }
 8003048:	bf00      	nop
 800304a:	bf00      	nop
 800304c:	e7fd      	b.n	800304a <vTaskSwitchContext+0x5a>
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	4613      	mov	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4a17      	ldr	r2, [pc, #92]	@ (80030b8 <vTaskSwitchContext+0xc8>)
 800305a:	4413      	add	r3, r2
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	605a      	str	r2, [r3, #4]
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	3308      	adds	r3, #8
 8003070:	429a      	cmp	r2, r3
 8003072:	d104      	bne.n	800307e <vTaskSwitchContext+0x8e>
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	685a      	ldr	r2, [r3, #4]
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	605a      	str	r2, [r3, #4]
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	4a0d      	ldr	r2, [pc, #52]	@ (80030bc <vTaskSwitchContext+0xcc>)
 8003086:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003088:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <vTaskSwitchContext+0xcc>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	4b0c      	ldr	r3, [pc, #48]	@ (80030c0 <vTaskSwitchContext+0xd0>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	429a      	cmp	r2, r3
 8003092:	d102      	bne.n	800309a <vTaskSwitchContext+0xaa>
 8003094:	f003 fbe8 	bl	8006868 <SEGGER_SYSVIEW_OnIdle>
}
 8003098:	e004      	b.n	80030a4 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 800309a:	4b08      	ldr	r3, [pc, #32]	@ (80030bc <vTaskSwitchContext+0xcc>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f003 fc40 	bl	8006924 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80030a4:	bf00      	nop
 80030a6:	3718      	adds	r7, #24
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	20000214 	.word	0x20000214
 80030b0:	20000200 	.word	0x20000200
 80030b4:	200001f4 	.word	0x200001f4
 80030b8:	20000118 	.word	0x20000118
 80030bc:	20000114 	.word	0x20000114
 80030c0:	20000210 	.word	0x20000210

080030c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10b      	bne.n	80030ec <vTaskPlaceOnEventList+0x28>
        __asm volatile
 80030d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d8:	f383 8811 	msr	BASEPRI, r3
 80030dc:	f3bf 8f6f 	isb	sy
 80030e0:	f3bf 8f4f 	dsb	sy
 80030e4:	60fb      	str	r3, [r7, #12]
    }
 80030e6:	bf00      	nop
 80030e8:	bf00      	nop
 80030ea:	e7fd      	b.n	80030e8 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80030ec:	4b07      	ldr	r3, [pc, #28]	@ (800310c <vTaskPlaceOnEventList+0x48>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	3318      	adds	r3, #24
 80030f2:	4619      	mov	r1, r3
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f7ff f802 	bl	80020fe <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80030fa:	2101      	movs	r1, #1
 80030fc:	6838      	ldr	r0, [r7, #0]
 80030fe:	f000 fa7f 	bl	8003600 <prvAddCurrentTaskToDelayedList>
}
 8003102:	bf00      	nop
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20000114 	.word	0x20000114

08003110 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10b      	bne.n	800313a <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8003122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003126:	f383 8811 	msr	BASEPRI, r3
 800312a:	f3bf 8f6f 	isb	sy
 800312e:	f3bf 8f4f 	dsb	sy
 8003132:	613b      	str	r3, [r7, #16]
    }
 8003134:	bf00      	nop
 8003136:	bf00      	nop
 8003138:	e7fd      	b.n	8003136 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	4b17      	ldr	r3, [pc, #92]	@ (80031a0 <vTaskPlaceOnEventListRestricted+0x90>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	61da      	str	r2, [r3, #28]
 8003148:	4b15      	ldr	r3, [pc, #84]	@ (80031a0 <vTaskPlaceOnEventListRestricted+0x90>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	6892      	ldr	r2, [r2, #8]
 8003150:	621a      	str	r2, [r3, #32]
 8003152:	4b13      	ldr	r3, [pc, #76]	@ (80031a0 <vTaskPlaceOnEventListRestricted+0x90>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	3218      	adds	r2, #24
 800315c:	605a      	str	r2, [r3, #4]
 800315e:	4b10      	ldr	r3, [pc, #64]	@ (80031a0 <vTaskPlaceOnEventListRestricted+0x90>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f103 0218 	add.w	r2, r3, #24
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	609a      	str	r2, [r3, #8]
 800316a:	4b0d      	ldr	r3, [pc, #52]	@ (80031a0 <vTaskPlaceOnEventListRestricted+0x90>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	629a      	str	r2, [r3, #40]	@ 0x28
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	1c5a      	adds	r2, r3, #1
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d002      	beq.n	8003188 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8003182:	f04f 33ff 	mov.w	r3, #4294967295
 8003186:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003188:	2024      	movs	r0, #36	@ 0x24
 800318a:	f002 fe6d 	bl	8005e68 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800318e:	6879      	ldr	r1, [r7, #4]
 8003190:	68b8      	ldr	r0, [r7, #8]
 8003192:	f000 fa35 	bl	8003600 <prvAddCurrentTaskToDelayedList>
    }
 8003196:	bf00      	nop
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20000114 	.word	0x20000114

080031a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b08a      	sub	sp, #40	@ 0x28
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10b      	bne.n	80031d2 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80031ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031be:	f383 8811 	msr	BASEPRI, r3
 80031c2:	f3bf 8f6f 	isb	sy
 80031c6:	f3bf 8f4f 	dsb	sy
 80031ca:	60fb      	str	r3, [r7, #12]
    }
 80031cc:	bf00      	nop
 80031ce:	bf00      	nop
 80031d0:	e7fd      	b.n	80031ce <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80031d2:	6a3b      	ldr	r3, [r7, #32]
 80031d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d6:	61fb      	str	r3, [r7, #28]
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	69db      	ldr	r3, [r3, #28]
 80031dc:	6a3a      	ldr	r2, [r7, #32]
 80031de:	6a12      	ldr	r2, [r2, #32]
 80031e0:	609a      	str	r2, [r3, #8]
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	6a3a      	ldr	r2, [r7, #32]
 80031e8:	69d2      	ldr	r2, [r2, #28]
 80031ea:	605a      	str	r2, [r3, #4]
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	3318      	adds	r3, #24
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d103      	bne.n	8003200 <xTaskRemoveFromEventList+0x5c>
 80031f8:	6a3b      	ldr	r3, [r7, #32]
 80031fa:	6a1a      	ldr	r2, [r3, #32]
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	605a      	str	r2, [r3, #4]
 8003200:	6a3b      	ldr	r3, [r7, #32]
 8003202:	2200      	movs	r2, #0
 8003204:	629a      	str	r2, [r3, #40]	@ 0x28
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	1e5a      	subs	r2, r3, #1
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003210:	4b4b      	ldr	r3, [pc, #300]	@ (8003340 <xTaskRemoveFromEventList+0x19c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d162      	bne.n	80032de <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003218:	6a3b      	ldr	r3, [r7, #32]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	617b      	str	r3, [r7, #20]
 800321e:	6a3b      	ldr	r3, [r7, #32]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	6a3a      	ldr	r2, [r7, #32]
 8003224:	68d2      	ldr	r2, [r2, #12]
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	6a3a      	ldr	r2, [r7, #32]
 800322e:	6892      	ldr	r2, [r2, #8]
 8003230:	605a      	str	r2, [r3, #4]
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	3304      	adds	r3, #4
 800323a:	429a      	cmp	r2, r3
 800323c:	d103      	bne.n	8003246 <xTaskRemoveFromEventList+0xa2>
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	68da      	ldr	r2, [r3, #12]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	2200      	movs	r2, #0
 800324a:	615a      	str	r2, [r3, #20]
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	1e5a      	subs	r2, r3, #1
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	4618      	mov	r0, r3
 800325a:	f003 fba5 	bl	80069a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003262:	2201      	movs	r2, #1
 8003264:	409a      	lsls	r2, r3
 8003266:	4b37      	ldr	r3, [pc, #220]	@ (8003344 <xTaskRemoveFromEventList+0x1a0>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4313      	orrs	r3, r2
 800326c:	4a35      	ldr	r2, [pc, #212]	@ (8003344 <xTaskRemoveFromEventList+0x1a0>)
 800326e:	6013      	str	r3, [r2, #0]
 8003270:	6a3b      	ldr	r3, [r7, #32]
 8003272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003274:	4934      	ldr	r1, [pc, #208]	@ (8003348 <xTaskRemoveFromEventList+0x1a4>)
 8003276:	4613      	mov	r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	4413      	add	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	440b      	add	r3, r1
 8003280:	3304      	adds	r3, #4
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	613b      	str	r3, [r7, #16]
 8003286:	6a3b      	ldr	r3, [r7, #32]
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	6a3b      	ldr	r3, [r7, #32]
 8003292:	60da      	str	r2, [r3, #12]
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	6a3a      	ldr	r2, [r7, #32]
 800329a:	3204      	adds	r2, #4
 800329c:	605a      	str	r2, [r3, #4]
 800329e:	6a3b      	ldr	r3, [r7, #32]
 80032a0:	1d1a      	adds	r2, r3, #4
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	609a      	str	r2, [r3, #8]
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032aa:	4613      	mov	r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	4413      	add	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4a25      	ldr	r2, [pc, #148]	@ (8003348 <xTaskRemoveFromEventList+0x1a4>)
 80032b4:	441a      	add	r2, r3
 80032b6:	6a3b      	ldr	r3, [r7, #32]
 80032b8:	615a      	str	r2, [r3, #20]
 80032ba:	6a3b      	ldr	r3, [r7, #32]
 80032bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032be:	4922      	ldr	r1, [pc, #136]	@ (8003348 <xTaskRemoveFromEventList+0x1a4>)
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	1c59      	adds	r1, r3, #1
 80032ce:	481e      	ldr	r0, [pc, #120]	@ (8003348 <xTaskRemoveFromEventList+0x1a4>)
 80032d0:	4613      	mov	r3, r2
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	4403      	add	r3, r0
 80032da:	6019      	str	r1, [r3, #0]
 80032dc:	e01b      	b.n	8003316 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80032de:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <xTaskRemoveFromEventList+0x1a8>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	61bb      	str	r3, [r7, #24]
 80032e4:	6a3b      	ldr	r3, [r7, #32]
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	61da      	str	r2, [r3, #28]
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	689a      	ldr	r2, [r3, #8]
 80032ee:	6a3b      	ldr	r3, [r7, #32]
 80032f0:	621a      	str	r2, [r3, #32]
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	6a3a      	ldr	r2, [r7, #32]
 80032f8:	3218      	adds	r2, #24
 80032fa:	605a      	str	r2, [r3, #4]
 80032fc:	6a3b      	ldr	r3, [r7, #32]
 80032fe:	f103 0218 	add.w	r2, r3, #24
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	609a      	str	r2, [r3, #8]
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	4a10      	ldr	r2, [pc, #64]	@ (800334c <xTaskRemoveFromEventList+0x1a8>)
 800330a:	629a      	str	r2, [r3, #40]	@ 0x28
 800330c:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <xTaskRemoveFromEventList+0x1a8>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	3301      	adds	r3, #1
 8003312:	4a0e      	ldr	r2, [pc, #56]	@ (800334c <xTaskRemoveFromEventList+0x1a8>)
 8003314:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003316:	6a3b      	ldr	r3, [r7, #32]
 8003318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800331a:	4b0d      	ldr	r3, [pc, #52]	@ (8003350 <xTaskRemoveFromEventList+0x1ac>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003320:	429a      	cmp	r2, r3
 8003322:	d905      	bls.n	8003330 <xTaskRemoveFromEventList+0x18c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003324:	2301      	movs	r3, #1
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003328:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <xTaskRemoveFromEventList+0x1b0>)
 800332a:	2201      	movs	r2, #1
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	e001      	b.n	8003334 <xTaskRemoveFromEventList+0x190>
    }
    else
    {
        xReturn = pdFALSE;
 8003330:	2300      	movs	r3, #0
 8003332:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 8003334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003336:	4618      	mov	r0, r3
 8003338:	3728      	adds	r7, #40	@ 0x28
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	20000214 	.word	0x20000214
 8003344:	200001f4 	.word	0x200001f4
 8003348:	20000118 	.word	0x20000118
 800334c:	200001ac 	.word	0x200001ac
 8003350:	20000114 	.word	0x20000114
 8003354:	20000200 	.word	0x20000200

08003358 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003360:	4b06      	ldr	r3, [pc, #24]	@ (800337c <vTaskInternalSetTimeOutState+0x24>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003368:	4b05      	ldr	r3, [pc, #20]	@ (8003380 <vTaskInternalSetTimeOutState+0x28>)
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	605a      	str	r2, [r3, #4]
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr
 800337c:	20000204 	.word	0x20000204
 8003380:	200001f0 	.word	0x200001f0

08003384 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b088      	sub	sp, #32
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d10b      	bne.n	80033ac <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8003394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003398:	f383 8811 	msr	BASEPRI, r3
 800339c:	f3bf 8f6f 	isb	sy
 80033a0:	f3bf 8f4f 	dsb	sy
 80033a4:	613b      	str	r3, [r7, #16]
    }
 80033a6:	bf00      	nop
 80033a8:	bf00      	nop
 80033aa:	e7fd      	b.n	80033a8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10b      	bne.n	80033ca <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80033b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033b6:	f383 8811 	msr	BASEPRI, r3
 80033ba:	f3bf 8f6f 	isb	sy
 80033be:	f3bf 8f4f 	dsb	sy
 80033c2:	60fb      	str	r3, [r7, #12]
    }
 80033c4:	bf00      	nop
 80033c6:	bf00      	nop
 80033c8:	e7fd      	b.n	80033c6 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80033ca:	f000 fdd7 	bl	8003f7c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80033ce:	4b1f      	ldr	r3, [pc, #124]	@ (800344c <xTaskCheckForTimeOut+0xc8>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e6:	d102      	bne.n	80033ee <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61fb      	str	r3, [r7, #28]
 80033ec:	e026      	b.n	800343c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	4b17      	ldr	r3, [pc, #92]	@ (8003450 <xTaskCheckForTimeOut+0xcc>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d00a      	beq.n	8003410 <xTaskCheckForTimeOut+0x8c>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	429a      	cmp	r2, r3
 8003402:	d305      	bcc.n	8003410 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003404:	2301      	movs	r3, #1
 8003406:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2200      	movs	r2, #0
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	e015      	b.n	800343c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	429a      	cmp	r2, r3
 8003418:	d20b      	bcs.n	8003432 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	1ad2      	subs	r2, r2, r3
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7ff ff96 	bl	8003358 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800342c:	2300      	movs	r3, #0
 800342e:	61fb      	str	r3, [r7, #28]
 8003430:	e004      	b.n	800343c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003438:	2301      	movs	r3, #1
 800343a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800343c:	f000 fdd0 	bl	8003fe0 <vPortExitCritical>

    return xReturn;
 8003440:	69fb      	ldr	r3, [r7, #28]
}
 8003442:	4618      	mov	r0, r3
 8003444:	3720      	adds	r7, #32
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	200001f0 	.word	0x200001f0
 8003450:	20000204 	.word	0x20000204

08003454 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003454:	b480      	push	{r7}
 8003456:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003458:	4b03      	ldr	r3, [pc, #12]	@ (8003468 <vTaskMissedYield+0x14>)
 800345a:	2201      	movs	r2, #1
 800345c:	601a      	str	r2, [r3, #0]
}
 800345e:	bf00      	nop
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	20000200 	.word	0x20000200

0800346c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003474:	f000 f84c 	bl	8003510 <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 8003478:	4b04      	ldr	r3, [pc, #16]	@ (800348c <prvIdleTask+0x20>)
 800347a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	f3bf 8f4f 	dsb	sy
 8003484:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003488:	bf00      	nop
 800348a:	e7f3      	b.n	8003474 <prvIdleTask+0x8>
 800348c:	e000ed04 	.word	0xe000ed04

08003490 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003496:	2300      	movs	r3, #0
 8003498:	607b      	str	r3, [r7, #4]
 800349a:	e00c      	b.n	80034b6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	4613      	mov	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4413      	add	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4a12      	ldr	r2, [pc, #72]	@ (80034f0 <prvInitialiseTaskLists+0x60>)
 80034a8:	4413      	add	r3, r2
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fe fdfa 	bl	80020a4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	3301      	adds	r3, #1
 80034b4:	607b      	str	r3, [r7, #4]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d9ef      	bls.n	800349c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80034bc:	480d      	ldr	r0, [pc, #52]	@ (80034f4 <prvInitialiseTaskLists+0x64>)
 80034be:	f7fe fdf1 	bl	80020a4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80034c2:	480d      	ldr	r0, [pc, #52]	@ (80034f8 <prvInitialiseTaskLists+0x68>)
 80034c4:	f7fe fdee 	bl	80020a4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80034c8:	480c      	ldr	r0, [pc, #48]	@ (80034fc <prvInitialiseTaskLists+0x6c>)
 80034ca:	f7fe fdeb 	bl	80020a4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80034ce:	480c      	ldr	r0, [pc, #48]	@ (8003500 <prvInitialiseTaskLists+0x70>)
 80034d0:	f7fe fde8 	bl	80020a4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80034d4:	480b      	ldr	r0, [pc, #44]	@ (8003504 <prvInitialiseTaskLists+0x74>)
 80034d6:	f7fe fde5 	bl	80020a4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80034da:	4b0b      	ldr	r3, [pc, #44]	@ (8003508 <prvInitialiseTaskLists+0x78>)
 80034dc:	4a05      	ldr	r2, [pc, #20]	@ (80034f4 <prvInitialiseTaskLists+0x64>)
 80034de:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80034e0:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <prvInitialiseTaskLists+0x7c>)
 80034e2:	4a05      	ldr	r2, [pc, #20]	@ (80034f8 <prvInitialiseTaskLists+0x68>)
 80034e4:	601a      	str	r2, [r3, #0]
}
 80034e6:	bf00      	nop
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20000118 	.word	0x20000118
 80034f4:	2000017c 	.word	0x2000017c
 80034f8:	20000190 	.word	0x20000190
 80034fc:	200001ac 	.word	0x200001ac
 8003500:	200001c0 	.word	0x200001c0
 8003504:	200001d8 	.word	0x200001d8
 8003508:	200001a4 	.word	0x200001a4
 800350c:	200001a8 	.word	0x200001a8

08003510 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003516:	e019      	b.n	800354c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003518:	f000 fd30 	bl	8003f7c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800351c:	4b10      	ldr	r3, [pc, #64]	@ (8003560 <prvCheckTasksWaitingTermination+0x50>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	3304      	adds	r3, #4
 8003528:	4618      	mov	r0, r3
 800352a:	f7fe fe21 	bl	8002170 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800352e:	4b0d      	ldr	r3, [pc, #52]	@ (8003564 <prvCheckTasksWaitingTermination+0x54>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	3b01      	subs	r3, #1
 8003534:	4a0b      	ldr	r2, [pc, #44]	@ (8003564 <prvCheckTasksWaitingTermination+0x54>)
 8003536:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003538:	4b0b      	ldr	r3, [pc, #44]	@ (8003568 <prvCheckTasksWaitingTermination+0x58>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	3b01      	subs	r3, #1
 800353e:	4a0a      	ldr	r2, [pc, #40]	@ (8003568 <prvCheckTasksWaitingTermination+0x58>)
 8003540:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8003542:	f000 fd4d 	bl	8003fe0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 f810 	bl	800356c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800354c:	4b06      	ldr	r3, [pc, #24]	@ (8003568 <prvCheckTasksWaitingTermination+0x58>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1e1      	bne.n	8003518 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003554:	bf00      	nop
 8003556:	bf00      	nop
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	200001c0 	.word	0x200001c0
 8003564:	200001ec 	.word	0x200001ec
 8003568:	200001d4 	.word	0x200001d4

0800356c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003578:	4618      	mov	r0, r3
 800357a:	f000 feed 	bl	8004358 <vPortFree>
            vPortFree( pxTCB );
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 feea 	bl	8004358 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003584:	bf00      	nop
 8003586:	3708      	adds	r7, #8
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003590:	4b0a      	ldr	r3, [pc, #40]	@ (80035bc <prvResetNextTaskUnblockTime+0x30>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d104      	bne.n	80035a4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800359a:	4b09      	ldr	r3, [pc, #36]	@ (80035c0 <prvResetNextTaskUnblockTime+0x34>)
 800359c:	f04f 32ff 	mov.w	r2, #4294967295
 80035a0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80035a2:	e005      	b.n	80035b0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035a4:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <prvResetNextTaskUnblockTime+0x30>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a04      	ldr	r2, [pc, #16]	@ (80035c0 <prvResetNextTaskUnblockTime+0x34>)
 80035ae:	6013      	str	r3, [r2, #0]
}
 80035b0:	bf00      	nop
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	200001a4 	.word	0x200001a4
 80035c0:	2000020c 	.word	0x2000020c

080035c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80035ca:	4b0b      	ldr	r3, [pc, #44]	@ (80035f8 <xTaskGetSchedulerState+0x34>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d102      	bne.n	80035d8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80035d2:	2301      	movs	r3, #1
 80035d4:	607b      	str	r3, [r7, #4]
 80035d6:	e008      	b.n	80035ea <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035d8:	4b08      	ldr	r3, [pc, #32]	@ (80035fc <xTaskGetSchedulerState+0x38>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d102      	bne.n	80035e6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80035e0:	2302      	movs	r3, #2
 80035e2:	607b      	str	r3, [r7, #4]
 80035e4:	e001      	b.n	80035ea <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80035e6:	2300      	movs	r3, #0
 80035e8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80035ea:	687b      	ldr	r3, [r7, #4]
    }
 80035ec:	4618      	mov	r0, r3
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr
 80035f8:	200001f8 	.word	0x200001f8
 80035fc:	20000214 	.word	0x20000214

08003600 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800360a:	4b36      	ldr	r3, [pc, #216]	@ (80036e4 <prvAddCurrentTaskToDelayedList+0xe4>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003610:	4b35      	ldr	r3, [pc, #212]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	3304      	adds	r3, #4
 8003616:	4618      	mov	r0, r3
 8003618:	f7fe fdaa 	bl	8002170 <uxListRemove>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10b      	bne.n	800363a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003622:	4b31      	ldr	r3, [pc, #196]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003628:	2201      	movs	r2, #1
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	43da      	mvns	r2, r3
 8003630:	4b2e      	ldr	r3, [pc, #184]	@ (80036ec <prvAddCurrentTaskToDelayedList+0xec>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4013      	ands	r3, r2
 8003636:	4a2d      	ldr	r2, [pc, #180]	@ (80036ec <prvAddCurrentTaskToDelayedList+0xec>)
 8003638:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003640:	d124      	bne.n	800368c <prvAddCurrentTaskToDelayedList+0x8c>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d021      	beq.n	800368c <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003648:	4b29      	ldr	r3, [pc, #164]	@ (80036f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	613b      	str	r3, [r7, #16]
 800364e:	4b26      	ldr	r3, [pc, #152]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	609a      	str	r2, [r3, #8]
 8003656:	4b24      	ldr	r3, [pc, #144]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	6892      	ldr	r2, [r2, #8]
 800365e:	60da      	str	r2, [r3, #12]
 8003660:	4b21      	ldr	r3, [pc, #132]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	3204      	adds	r2, #4
 800366a:	605a      	str	r2, [r3, #4]
 800366c:	4b1e      	ldr	r3, [pc, #120]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	1d1a      	adds	r2, r3, #4
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	609a      	str	r2, [r3, #8]
 8003676:	4b1c      	ldr	r3, [pc, #112]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a1d      	ldr	r2, [pc, #116]	@ (80036f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800367c:	615a      	str	r2, [r3, #20]
 800367e:	4b1c      	ldr	r3, [pc, #112]	@ (80036f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	3301      	adds	r3, #1
 8003684:	4a1a      	ldr	r2, [pc, #104]	@ (80036f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003686:	6013      	str	r3, [r2, #0]
 8003688:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800368a:	e026      	b.n	80036da <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4413      	add	r3, r2
 8003692:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003694:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d209      	bcs.n	80036b8 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036a4:	4b13      	ldr	r3, [pc, #76]	@ (80036f4 <prvAddCurrentTaskToDelayedList+0xf4>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	4b0f      	ldr	r3, [pc, #60]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	3304      	adds	r3, #4
 80036ae:	4619      	mov	r1, r3
 80036b0:	4610      	mov	r0, r2
 80036b2:	f7fe fd24 	bl	80020fe <vListInsert>
}
 80036b6:	e010      	b.n	80036da <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036b8:	4b0f      	ldr	r3, [pc, #60]	@ (80036f8 <prvAddCurrentTaskToDelayedList+0xf8>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4b0a      	ldr	r3, [pc, #40]	@ (80036e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	3304      	adds	r3, #4
 80036c2:	4619      	mov	r1, r3
 80036c4:	4610      	mov	r0, r2
 80036c6:	f7fe fd1a 	bl	80020fe <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80036ca:	4b0c      	ldr	r3, [pc, #48]	@ (80036fc <prvAddCurrentTaskToDelayedList+0xfc>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d202      	bcs.n	80036da <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80036d4:	4a09      	ldr	r2, [pc, #36]	@ (80036fc <prvAddCurrentTaskToDelayedList+0xfc>)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6013      	str	r3, [r2, #0]
}
 80036da:	bf00      	nop
 80036dc:	3718      	adds	r7, #24
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	200001f0 	.word	0x200001f0
 80036e8:	20000114 	.word	0x20000114
 80036ec:	200001f4 	.word	0x200001f4
 80036f0:	200001d8 	.word	0x200001d8
 80036f4:	200001a8 	.word	0x200001a8
 80036f8:	200001a4 	.word	0x200001a4
 80036fc:	2000020c 	.word	0x2000020c

08003700 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003706:	2300      	movs	r3, #0
 8003708:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800370a:	f000 fa4f 	bl	8003bac <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800370e:	4b12      	ldr	r3, [pc, #72]	@ (8003758 <xTimerCreateTimerTask+0x58>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00b      	beq.n	800372e <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8003716:	4b11      	ldr	r3, [pc, #68]	@ (800375c <xTimerCreateTimerTask+0x5c>)
 8003718:	9301      	str	r3, [sp, #4]
 800371a:	2302      	movs	r3, #2
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	2300      	movs	r3, #0
 8003720:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003724:	490e      	ldr	r1, [pc, #56]	@ (8003760 <xTimerCreateTimerTask+0x60>)
 8003726:	480f      	ldr	r0, [pc, #60]	@ (8003764 <xTimerCreateTimerTask+0x64>)
 8003728:	f7ff f86a 	bl	8002800 <xTaskCreate>
 800372c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10b      	bne.n	800374c <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8003734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003738:	f383 8811 	msr	BASEPRI, r3
 800373c:	f3bf 8f6f 	isb	sy
 8003740:	f3bf 8f4f 	dsb	sy
 8003744:	603b      	str	r3, [r7, #0]
    }
 8003746:	bf00      	nop
 8003748:	bf00      	nop
 800374a:	e7fd      	b.n	8003748 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800374c:	687b      	ldr	r3, [r7, #4]
    }
 800374e:	4618      	mov	r0, r3
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	20000248 	.word	0x20000248
 800375c:	2000024c 	.word	0x2000024c
 8003760:	08007738 	.word	0x08007738
 8003764:	0800380d 	.word	0x0800380d

08003768 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003774:	e008      	b.n	8003788 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	4413      	add	r3, r2
 800377e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	699a      	ldr	r2, [r3, #24]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	18d1      	adds	r1, r2, r3
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f000 f8df 	bl	8003958 <prvInsertTimerInActiveList>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1ea      	bne.n	8003776 <prvReloadTimer+0xe>
        }
    }
 80037a0:	bf00      	nop
 80037a2:	bf00      	nop
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037b6:	4b14      	ldr	r3, [pc, #80]	@ (8003808 <prvProcessExpiredTimer+0x5c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	3304      	adds	r3, #4
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7fe fcd3 	bl	8002170 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d005      	beq.n	80037e4 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f7ff ffc3 	bl	8003768 <prvReloadTimer>
 80037e2:	e008      	b.n	80037f6 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037ea:	f023 0301 	bic.w	r3, r3, #1
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6a1b      	ldr	r3, [r3, #32]
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	4798      	blx	r3
    }
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	20000240 	.word	0x20000240

0800380c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003814:	f107 0308 	add.w	r3, r7, #8
 8003818:	4618      	mov	r0, r3
 800381a:	f000 f859 	bl	80038d0 <prvGetNextExpireTime>
 800381e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	4619      	mov	r1, r3
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f000 f805 	bl	8003834 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800382a:	f000 f8d7 	bl	80039dc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800382e:	bf00      	nop
 8003830:	e7f0      	b.n	8003814 <prvTimerTask+0x8>
	...

08003834 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800383e:	f7ff f9bd 	bl	8002bbc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003842:	f107 0308 	add.w	r3, r7, #8
 8003846:	4618      	mov	r0, r3
 8003848:	f000 f866 	bl	8003918 <prvSampleTimeNow>
 800384c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d130      	bne.n	80038b6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10a      	bne.n	8003870 <prvProcessTimerOrBlockTask+0x3c>
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	429a      	cmp	r2, r3
 8003860:	d806      	bhi.n	8003870 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003862:	f7ff f9b9 	bl	8002bd8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003866:	68f9      	ldr	r1, [r7, #12]
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f7ff ff9f 	bl	80037ac <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800386e:	e024      	b.n	80038ba <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d008      	beq.n	8003888 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003876:	4b13      	ldr	r3, [pc, #76]	@ (80038c4 <prvProcessTimerOrBlockTask+0x90>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <prvProcessTimerOrBlockTask+0x50>
 8003880:	2301      	movs	r3, #1
 8003882:	e000      	b.n	8003886 <prvProcessTimerOrBlockTask+0x52>
 8003884:	2300      	movs	r3, #0
 8003886:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003888:	4b0f      	ldr	r3, [pc, #60]	@ (80038c8 <prvProcessTimerOrBlockTask+0x94>)
 800388a:	6818      	ldr	r0, [r3, #0]
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	4619      	mov	r1, r3
 8003896:	f7fe ff7f 	bl	8002798 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800389a:	f7ff f99d 	bl	8002bd8 <xTaskResumeAll>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10a      	bne.n	80038ba <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80038a4:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <prvProcessTimerOrBlockTask+0x98>)
 80038a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	f3bf 8f4f 	dsb	sy
 80038b0:	f3bf 8f6f 	isb	sy
    }
 80038b4:	e001      	b.n	80038ba <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80038b6:	f7ff f98f 	bl	8002bd8 <xTaskResumeAll>
    }
 80038ba:	bf00      	nop
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20000244 	.word	0x20000244
 80038c8:	20000248 	.word	0x20000248
 80038cc:	e000ed04 	.word	0xe000ed04

080038d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80038d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003914 <prvGetNextExpireTime+0x44>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <prvGetNextExpireTime+0x16>
 80038e2:	2201      	movs	r2, #1
 80038e4:	e000      	b.n	80038e8 <prvGetNextExpireTime+0x18>
 80038e6:	2200      	movs	r2, #0
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d105      	bne.n	8003900 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80038f4:	4b07      	ldr	r3, [pc, #28]	@ (8003914 <prvGetNextExpireTime+0x44>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	e001      	b.n	8003904 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003900:	2300      	movs	r3, #0
 8003902:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003904:	68fb      	ldr	r3, [r7, #12]
    }
 8003906:	4618      	mov	r0, r3
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	20000240 	.word	0x20000240

08003918 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003920:	f7ff fa4c 	bl	8002dbc <xTaskGetTickCount>
 8003924:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003926:	4b0b      	ldr	r3, [pc, #44]	@ (8003954 <prvSampleTimeNow+0x3c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	429a      	cmp	r2, r3
 800392e:	d205      	bcs.n	800393c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003930:	f000 f916 	bl	8003b60 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	601a      	str	r2, [r3, #0]
 800393a:	e002      	b.n	8003942 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003942:	4a04      	ldr	r2, [pc, #16]	@ (8003954 <prvSampleTimeNow+0x3c>)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003948:	68fb      	ldr	r3, [r7, #12]
    }
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000250 	.word	0x20000250

08003958 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
 8003964:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003966:	2300      	movs	r3, #0
 8003968:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	429a      	cmp	r2, r3
 800397c:	d812      	bhi.n	80039a4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	1ad2      	subs	r2, r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	429a      	cmp	r2, r3
 800398a:	d302      	bcc.n	8003992 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800398c:	2301      	movs	r3, #1
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	e01b      	b.n	80039ca <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003992:	4b10      	ldr	r3, [pc, #64]	@ (80039d4 <prvInsertTimerInActiveList+0x7c>)
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	3304      	adds	r3, #4
 800399a:	4619      	mov	r1, r3
 800399c:	4610      	mov	r0, r2
 800399e:	f7fe fbae 	bl	80020fe <vListInsert>
 80039a2:	e012      	b.n	80039ca <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d206      	bcs.n	80039ba <prvInsertTimerInActiveList+0x62>
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d302      	bcc.n	80039ba <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80039b4:	2301      	movs	r3, #1
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	e007      	b.n	80039ca <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80039ba:	4b07      	ldr	r3, [pc, #28]	@ (80039d8 <prvInsertTimerInActiveList+0x80>)
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	3304      	adds	r3, #4
 80039c2:	4619      	mov	r1, r3
 80039c4:	4610      	mov	r0, r2
 80039c6:	f7fe fb9a 	bl	80020fe <vListInsert>
            }
        }

        return xProcessTimerNow;
 80039ca:	697b      	ldr	r3, [r7, #20]
    }
 80039cc:	4618      	mov	r0, r3
 80039ce:	3718      	adds	r7, #24
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	20000244 	.word	0x20000244
 80039d8:	20000240 	.word	0x20000240

080039dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80039dc:	b580      	push	{r7, lr}
 80039de:	b088      	sub	sp, #32
 80039e0:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80039e2:	e0a9      	b.n	8003b38 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f2c0 80a6 	blt.w	8003b38 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d004      	beq.n	8003a02 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	3304      	adds	r3, #4
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fe fbb7 	bl	8002170 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003a02:	1d3b      	adds	r3, r7, #4
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff ff87 	bl	8003918 <prvSampleTimeNow>
 8003a0a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	2b08      	cmp	r3, #8
 8003a12:	f200 808e 	bhi.w	8003b32 <prvProcessReceivedCommands+0x156>
 8003a16:	a201      	add	r2, pc, #4	@ (adr r2, 8003a1c <prvProcessReceivedCommands+0x40>)
 8003a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1c:	08003a41 	.word	0x08003a41
 8003a20:	08003a41 	.word	0x08003a41
 8003a24:	08003aa9 	.word	0x08003aa9
 8003a28:	08003abd 	.word	0x08003abd
 8003a2c:	08003b09 	.word	0x08003b09
 8003a30:	08003a41 	.word	0x08003a41
 8003a34:	08003a41 	.word	0x08003a41
 8003a38:	08003aa9 	.word	0x08003aa9
 8003a3c:	08003abd 	.word	0x08003abd
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a46:	f043 0301 	orr.w	r3, r3, #1
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	18d1      	adds	r1, r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	69f8      	ldr	r0, [r7, #28]
 8003a60:	f7ff ff7a 	bl	8003958 <prvInsertTimerInActiveList>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d065      	beq.n	8003b36 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d009      	beq.n	8003a8c <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	4413      	add	r3, r2
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	4619      	mov	r1, r3
 8003a84:	69f8      	ldr	r0, [r7, #28]
 8003a86:	f7ff fe6f 	bl	8003768 <prvReloadTimer>
 8003a8a:	e008      	b.n	8003a9e <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a92:	f023 0301 	bic.w	r3, r3, #1
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	69f8      	ldr	r0, [r7, #28]
 8003aa4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003aa6:	e046      	b.n	8003b36 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003aae:	f023 0301 	bic.w	r3, r3, #1
 8003ab2:	b2da      	uxtb	r2, r3
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003aba:	e03d      	b.n	8003b38 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ac2:	f043 0301 	orr.w	r3, r3, #1
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d10b      	bne.n	8003af4 <prvProcessReceivedCommands+0x118>
        __asm volatile
 8003adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae0:	f383 8811 	msr	BASEPRI, r3
 8003ae4:	f3bf 8f6f 	isb	sy
 8003ae8:	f3bf 8f4f 	dsb	sy
 8003aec:	617b      	str	r3, [r7, #20]
    }
 8003aee:	bf00      	nop
 8003af0:	bf00      	nop
 8003af2:	e7fd      	b.n	8003af0 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	699a      	ldr	r2, [r3, #24]
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	18d1      	adds	r1, r2, r3
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	69f8      	ldr	r0, [r7, #28]
 8003b02:	f7ff ff29 	bl	8003958 <prvInsertTimerInActiveList>
                        break;
 8003b06:	e017      	b.n	8003b38 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d103      	bne.n	8003b1e <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8003b16:	69f8      	ldr	r0, [r7, #28]
 8003b18:	f000 fc1e 	bl	8004358 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003b1c:	e00c      	b.n	8003b38 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b24:	f023 0301 	bic.w	r3, r3, #1
 8003b28:	b2da      	uxtb	r2, r3
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003b30:	e002      	b.n	8003b38 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003b32:	bf00      	nop
 8003b34:	e000      	b.n	8003b38 <prvProcessReceivedCommands+0x15c>
                        break;
 8003b36:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003b38:	4b08      	ldr	r3, [pc, #32]	@ (8003b5c <prvProcessReceivedCommands+0x180>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f107 0108 	add.w	r1, r7, #8
 8003b40:	2200      	movs	r2, #0
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7fe fc3a 	bl	80023bc <xQueueReceive>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f47f af4a 	bne.w	80039e4 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8003b50:	bf00      	nop
 8003b52:	bf00      	nop
 8003b54:	3720      	adds	r7, #32
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20000248 	.word	0x20000248

08003b60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003b66:	e009      	b.n	8003b7c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b68:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba4 <prvSwitchTimerLists+0x44>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003b72:	f04f 31ff 	mov.w	r1, #4294967295
 8003b76:	6838      	ldr	r0, [r7, #0]
 8003b78:	f7ff fe18 	bl	80037ac <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003b7c:	4b09      	ldr	r3, [pc, #36]	@ (8003ba4 <prvSwitchTimerLists+0x44>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f0      	bne.n	8003b68 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003b86:	4b07      	ldr	r3, [pc, #28]	@ (8003ba4 <prvSwitchTimerLists+0x44>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003b8c:	4b06      	ldr	r3, [pc, #24]	@ (8003ba8 <prvSwitchTimerLists+0x48>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a04      	ldr	r2, [pc, #16]	@ (8003ba4 <prvSwitchTimerLists+0x44>)
 8003b92:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003b94:	4a04      	ldr	r2, [pc, #16]	@ (8003ba8 <prvSwitchTimerLists+0x48>)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6013      	str	r3, [r2, #0]
    }
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20000240 	.word	0x20000240
 8003ba8:	20000244 	.word	0x20000244

08003bac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003bb0:	f000 f9e4 	bl	8003f7c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003bb4:	4b12      	ldr	r3, [pc, #72]	@ (8003c00 <prvCheckForValidListAndQueue+0x54>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d11d      	bne.n	8003bf8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003bbc:	4811      	ldr	r0, [pc, #68]	@ (8003c04 <prvCheckForValidListAndQueue+0x58>)
 8003bbe:	f7fe fa71 	bl	80020a4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003bc2:	4811      	ldr	r0, [pc, #68]	@ (8003c08 <prvCheckForValidListAndQueue+0x5c>)
 8003bc4:	f7fe fa6e 	bl	80020a4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003bc8:	4b10      	ldr	r3, [pc, #64]	@ (8003c0c <prvCheckForValidListAndQueue+0x60>)
 8003bca:	4a0e      	ldr	r2, [pc, #56]	@ (8003c04 <prvCheckForValidListAndQueue+0x58>)
 8003bcc:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003bce:	4b10      	ldr	r3, [pc, #64]	@ (8003c10 <prvCheckForValidListAndQueue+0x64>)
 8003bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003c08 <prvCheckForValidListAndQueue+0x5c>)
 8003bd2:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	210c      	movs	r1, #12
 8003bd8:	200a      	movs	r0, #10
 8003bda:	f7fe fb77 	bl	80022cc <xQueueGenericCreate>
 8003bde:	4603      	mov	r3, r0
 8003be0:	4a07      	ldr	r2, [pc, #28]	@ (8003c00 <prvCheckForValidListAndQueue+0x54>)
 8003be2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003be4:	4b06      	ldr	r3, [pc, #24]	@ (8003c00 <prvCheckForValidListAndQueue+0x54>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d005      	beq.n	8003bf8 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003bec:	4b04      	ldr	r3, [pc, #16]	@ (8003c00 <prvCheckForValidListAndQueue+0x54>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4908      	ldr	r1, [pc, #32]	@ (8003c14 <prvCheckForValidListAndQueue+0x68>)
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fe fd78 	bl	80026e8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003bf8:	f000 f9f2 	bl	8003fe0 <vPortExitCritical>
    }
 8003bfc:	bf00      	nop
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	20000248 	.word	0x20000248
 8003c04:	20000218 	.word	0x20000218
 8003c08:	2000022c 	.word	0x2000022c
 8003c0c:	20000240 	.word	0x20000240
 8003c10:	20000244 	.word	0x20000244
 8003c14:	08007740 	.word	0x08007740

08003c18 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	3b04      	subs	r3, #4
 8003c28:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003c30:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	3b04      	subs	r3, #4
 8003c36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f023 0201 	bic.w	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	3b04      	subs	r3, #4
 8003c46:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003c48:	4a0c      	ldr	r2, [pc, #48]	@ (8003c7c <pxPortInitialiseStack+0x64>)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	3b14      	subs	r3, #20
 8003c52:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	3b04      	subs	r3, #4
 8003c5e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f06f 0202 	mvn.w	r2, #2
 8003c66:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	3b20      	subs	r3, #32
 8003c6c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3714      	adds	r7, #20
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr
 8003c7c:	08003c81 	.word	0x08003c81

08003c80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003c86:	2300      	movs	r3, #0
 8003c88:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003c8a:	4b13      	ldr	r3, [pc, #76]	@ (8003cd8 <prvTaskExitError+0x58>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c92:	d00b      	beq.n	8003cac <prvTaskExitError+0x2c>
        __asm volatile
 8003c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c98:	f383 8811 	msr	BASEPRI, r3
 8003c9c:	f3bf 8f6f 	isb	sy
 8003ca0:	f3bf 8f4f 	dsb	sy
 8003ca4:	60fb      	str	r3, [r7, #12]
    }
 8003ca6:	bf00      	nop
 8003ca8:	bf00      	nop
 8003caa:	e7fd      	b.n	8003ca8 <prvTaskExitError+0x28>
        __asm volatile
 8003cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb0:	f383 8811 	msr	BASEPRI, r3
 8003cb4:	f3bf 8f6f 	isb	sy
 8003cb8:	f3bf 8f4f 	dsb	sy
 8003cbc:	60bb      	str	r3, [r7, #8]
    }
 8003cbe:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003cc0:	bf00      	nop
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d0fc      	beq.n	8003cc2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	20000010 	.word	0x20000010
 8003cdc:	00000000 	.word	0x00000000

08003ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003ce0:	4b07      	ldr	r3, [pc, #28]	@ (8003d00 <pxCurrentTCBConst2>)
 8003ce2:	6819      	ldr	r1, [r3, #0]
 8003ce4:	6808      	ldr	r0, [r1, #0]
 8003ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cea:	f380 8809 	msr	PSP, r0
 8003cee:	f3bf 8f6f 	isb	sy
 8003cf2:	f04f 0000 	mov.w	r0, #0
 8003cf6:	f380 8811 	msr	BASEPRI, r0
 8003cfa:	4770      	bx	lr
 8003cfc:	f3af 8000 	nop.w

08003d00 <pxCurrentTCBConst2>:
 8003d00:	20000114 	.word	0x20000114
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003d04:	bf00      	nop
 8003d06:	bf00      	nop

08003d08 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003d08:	4808      	ldr	r0, [pc, #32]	@ (8003d2c <prvPortStartFirstTask+0x24>)
 8003d0a:	6800      	ldr	r0, [r0, #0]
 8003d0c:	6800      	ldr	r0, [r0, #0]
 8003d0e:	f380 8808 	msr	MSP, r0
 8003d12:	f04f 0000 	mov.w	r0, #0
 8003d16:	f380 8814 	msr	CONTROL, r0
 8003d1a:	b662      	cpsie	i
 8003d1c:	b661      	cpsie	f
 8003d1e:	f3bf 8f4f 	dsb	sy
 8003d22:	f3bf 8f6f 	isb	sy
 8003d26:	df00      	svc	0
 8003d28:	bf00      	nop
 8003d2a:	0000      	.short	0x0000
 8003d2c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003d30:	bf00      	nop
 8003d32:	bf00      	nop

08003d34 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003d3a:	4b47      	ldr	r3, [pc, #284]	@ (8003e58 <xPortStartScheduler+0x124>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a47      	ldr	r2, [pc, #284]	@ (8003e5c <xPortStartScheduler+0x128>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d10b      	bne.n	8003d5c <xPortStartScheduler+0x28>
        __asm volatile
 8003d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d48:	f383 8811 	msr	BASEPRI, r3
 8003d4c:	f3bf 8f6f 	isb	sy
 8003d50:	f3bf 8f4f 	dsb	sy
 8003d54:	613b      	str	r3, [r7, #16]
    }
 8003d56:	bf00      	nop
 8003d58:	bf00      	nop
 8003d5a:	e7fd      	b.n	8003d58 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003d5c:	4b3e      	ldr	r3, [pc, #248]	@ (8003e58 <xPortStartScheduler+0x124>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a3f      	ldr	r2, [pc, #252]	@ (8003e60 <xPortStartScheduler+0x12c>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d10b      	bne.n	8003d7e <xPortStartScheduler+0x4a>
        __asm volatile
 8003d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d6a:	f383 8811 	msr	BASEPRI, r3
 8003d6e:	f3bf 8f6f 	isb	sy
 8003d72:	f3bf 8f4f 	dsb	sy
 8003d76:	60fb      	str	r3, [r7, #12]
    }
 8003d78:	bf00      	nop
 8003d7a:	bf00      	nop
 8003d7c:	e7fd      	b.n	8003d7a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003d7e:	4b39      	ldr	r3, [pc, #228]	@ (8003e64 <xPortStartScheduler+0x130>)
 8003d80:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	22ff      	movs	r2, #255	@ 0xff
 8003d8e:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003d98:	78fb      	ldrb	r3, [r7, #3]
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	4b31      	ldr	r3, [pc, #196]	@ (8003e68 <xPortStartScheduler+0x134>)
 8003da4:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003da6:	4b31      	ldr	r3, [pc, #196]	@ (8003e6c <xPortStartScheduler+0x138>)
 8003da8:	2207      	movs	r2, #7
 8003daa:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003dac:	e009      	b.n	8003dc2 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 8003dae:	4b2f      	ldr	r3, [pc, #188]	@ (8003e6c <xPortStartScheduler+0x138>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	3b01      	subs	r3, #1
 8003db4:	4a2d      	ldr	r2, [pc, #180]	@ (8003e6c <xPortStartScheduler+0x138>)
 8003db6:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003db8:	78fb      	ldrb	r3, [r7, #3]
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003dc2:	78fb      	ldrb	r3, [r7, #3]
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dca:	2b80      	cmp	r3, #128	@ 0x80
 8003dcc:	d0ef      	beq.n	8003dae <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003dce:	4b27      	ldr	r3, [pc, #156]	@ (8003e6c <xPortStartScheduler+0x138>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f1c3 0307 	rsb	r3, r3, #7
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d00b      	beq.n	8003df2 <xPortStartScheduler+0xbe>
        __asm volatile
 8003dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dde:	f383 8811 	msr	BASEPRI, r3
 8003de2:	f3bf 8f6f 	isb	sy
 8003de6:	f3bf 8f4f 	dsb	sy
 8003dea:	60bb      	str	r3, [r7, #8]
    }
 8003dec:	bf00      	nop
 8003dee:	bf00      	nop
 8003df0:	e7fd      	b.n	8003dee <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003df2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e6c <xPortStartScheduler+0x138>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	021b      	lsls	r3, r3, #8
 8003df8:	4a1c      	ldr	r2, [pc, #112]	@ (8003e6c <xPortStartScheduler+0x138>)
 8003dfa:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e6c <xPortStartScheduler+0x138>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e04:	4a19      	ldr	r2, [pc, #100]	@ (8003e6c <xPortStartScheduler+0x138>)
 8003e06:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	b2da      	uxtb	r2, r3
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003e10:	4b17      	ldr	r3, [pc, #92]	@ (8003e70 <xPortStartScheduler+0x13c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a16      	ldr	r2, [pc, #88]	@ (8003e70 <xPortStartScheduler+0x13c>)
 8003e16:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e1a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003e1c:	4b14      	ldr	r3, [pc, #80]	@ (8003e70 <xPortStartScheduler+0x13c>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a13      	ldr	r2, [pc, #76]	@ (8003e70 <xPortStartScheduler+0x13c>)
 8003e22:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003e26:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003e28:	f000 f968 	bl	80040fc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003e2c:	4b11      	ldr	r3, [pc, #68]	@ (8003e74 <xPortStartScheduler+0x140>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003e32:	f000 f987 	bl	8004144 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003e36:	4b10      	ldr	r3, [pc, #64]	@ (8003e78 <xPortStartScheduler+0x144>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a0f      	ldr	r2, [pc, #60]	@ (8003e78 <xPortStartScheduler+0x144>)
 8003e3c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003e40:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003e42:	f7ff ff61 	bl	8003d08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003e46:	f7ff f8d3 	bl	8002ff0 <vTaskSwitchContext>
    prvTaskExitError();
 8003e4a:	f7ff ff19 	bl	8003c80 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3718      	adds	r7, #24
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	e000ed00 	.word	0xe000ed00
 8003e5c:	410fc271 	.word	0x410fc271
 8003e60:	410fc270 	.word	0x410fc270
 8003e64:	e000e400 	.word	0xe000e400
 8003e68:	20000254 	.word	0x20000254
 8003e6c:	20000258 	.word	0x20000258
 8003e70:	e000ed20 	.word	0xe000ed20
 8003e74:	20000010 	.word	0x20000010
 8003e78:	e000ef34 	.word	0xe000ef34

08003e7c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003e82:	4b38      	ldr	r3, [pc, #224]	@ (8003f64 <vInitPrioGroupValue+0xe8>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a38      	ldr	r2, [pc, #224]	@ (8003f68 <vInitPrioGroupValue+0xec>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d10b      	bne.n	8003ea4 <vInitPrioGroupValue+0x28>
        __asm volatile
 8003e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e90:	f383 8811 	msr	BASEPRI, r3
 8003e94:	f3bf 8f6f 	isb	sy
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	613b      	str	r3, [r7, #16]
    }
 8003e9e:	bf00      	nop
 8003ea0:	bf00      	nop
 8003ea2:	e7fd      	b.n	8003ea0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8003f64 <vInitPrioGroupValue+0xe8>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a30      	ldr	r2, [pc, #192]	@ (8003f6c <vInitPrioGroupValue+0xf0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d10b      	bne.n	8003ec6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 8003eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eb2:	f383 8811 	msr	BASEPRI, r3
 8003eb6:	f3bf 8f6f 	isb	sy
 8003eba:	f3bf 8f4f 	dsb	sy
 8003ebe:	60fb      	str	r3, [r7, #12]
    }
 8003ec0:	bf00      	nop
 8003ec2:	bf00      	nop
 8003ec4:	e7fd      	b.n	8003ec2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8003f70 <vInitPrioGroupValue+0xf4>)
 8003ec8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	22ff      	movs	r2, #255	@ 0xff
 8003ed6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ee0:	78fb      	ldrb	r3, [r7, #3]
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003ee8:	b2da      	uxtb	r2, r3
 8003eea:	4b22      	ldr	r3, [pc, #136]	@ (8003f74 <vInitPrioGroupValue+0xf8>)
 8003eec:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003eee:	4b22      	ldr	r3, [pc, #136]	@ (8003f78 <vInitPrioGroupValue+0xfc>)
 8003ef0:	2207      	movs	r2, #7
 8003ef2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ef4:	e009      	b.n	8003f0a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8003ef6:	4b20      	ldr	r3, [pc, #128]	@ (8003f78 <vInitPrioGroupValue+0xfc>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	4a1e      	ldr	r2, [pc, #120]	@ (8003f78 <vInitPrioGroupValue+0xfc>)
 8003efe:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003f00:	78fb      	ldrb	r3, [r7, #3]
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003f0a:	78fb      	ldrb	r3, [r7, #3]
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f12:	2b80      	cmp	r3, #128	@ 0x80
 8003f14:	d0ef      	beq.n	8003ef6 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003f16:	4b18      	ldr	r3, [pc, #96]	@ (8003f78 <vInitPrioGroupValue+0xfc>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f1c3 0307 	rsb	r3, r3, #7
 8003f1e:	2b04      	cmp	r3, #4
 8003f20:	d00b      	beq.n	8003f3a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8003f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f26:	f383 8811 	msr	BASEPRI, r3
 8003f2a:	f3bf 8f6f 	isb	sy
 8003f2e:	f3bf 8f4f 	dsb	sy
 8003f32:	60bb      	str	r3, [r7, #8]
    }
 8003f34:	bf00      	nop
 8003f36:	bf00      	nop
 8003f38:	e7fd      	b.n	8003f36 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f78 <vInitPrioGroupValue+0xfc>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	021b      	lsls	r3, r3, #8
 8003f40:	4a0d      	ldr	r2, [pc, #52]	@ (8003f78 <vInitPrioGroupValue+0xfc>)
 8003f42:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003f44:	4b0c      	ldr	r3, [pc, #48]	@ (8003f78 <vInitPrioGroupValue+0xfc>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8003f78 <vInitPrioGroupValue+0xfc>)
 8003f4e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	b2da      	uxtb	r2, r3
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8003f58:	bf00      	nop
 8003f5a:	371c      	adds	r7, #28
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	e000ed00 	.word	0xe000ed00
 8003f68:	410fc271 	.word	0x410fc271
 8003f6c:	410fc270 	.word	0x410fc270
 8003f70:	e000e400 	.word	0xe000e400
 8003f74:	20000254 	.word	0x20000254
 8003f78:	20000258 	.word	0x20000258

08003f7c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
        __asm volatile
 8003f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f86:	f383 8811 	msr	BASEPRI, r3
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	f3bf 8f4f 	dsb	sy
 8003f92:	607b      	str	r3, [r7, #4]
    }
 8003f94:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003f96:	4b10      	ldr	r3, [pc, #64]	@ (8003fd8 <vPortEnterCritical+0x5c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8003fd8 <vPortEnterCritical+0x5c>)
 8003f9e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd8 <vPortEnterCritical+0x5c>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d110      	bne.n	8003fca <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8003fdc <vPortEnterCritical+0x60>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00b      	beq.n	8003fca <vPortEnterCritical+0x4e>
        __asm volatile
 8003fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb6:	f383 8811 	msr	BASEPRI, r3
 8003fba:	f3bf 8f6f 	isb	sy
 8003fbe:	f3bf 8f4f 	dsb	sy
 8003fc2:	603b      	str	r3, [r7, #0]
    }
 8003fc4:	bf00      	nop
 8003fc6:	bf00      	nop
 8003fc8:	e7fd      	b.n	8003fc6 <vPortEnterCritical+0x4a>
    }
}
 8003fca:	bf00      	nop
 8003fcc:	370c      	adds	r7, #12
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	20000010 	.word	0x20000010
 8003fdc:	e000ed04 	.word	0xe000ed04

08003fe0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003fe6:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <vPortExitCritical+0x50>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10b      	bne.n	8004006 <vPortExitCritical+0x26>
        __asm volatile
 8003fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff2:	f383 8811 	msr	BASEPRI, r3
 8003ff6:	f3bf 8f6f 	isb	sy
 8003ffa:	f3bf 8f4f 	dsb	sy
 8003ffe:	607b      	str	r3, [r7, #4]
    }
 8004000:	bf00      	nop
 8004002:	bf00      	nop
 8004004:	e7fd      	b.n	8004002 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004006:	4b0a      	ldr	r3, [pc, #40]	@ (8004030 <vPortExitCritical+0x50>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3b01      	subs	r3, #1
 800400c:	4a08      	ldr	r2, [pc, #32]	@ (8004030 <vPortExitCritical+0x50>)
 800400e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004010:	4b07      	ldr	r3, [pc, #28]	@ (8004030 <vPortExitCritical+0x50>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d105      	bne.n	8004024 <vPortExitCritical+0x44>
 8004018:	2300      	movs	r3, #0
 800401a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004022:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr
 8004030:	20000010 	.word	0x20000010
	...

08004040 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004040:	f3ef 8009 	mrs	r0, PSP
 8004044:	f3bf 8f6f 	isb	sy
 8004048:	4b15      	ldr	r3, [pc, #84]	@ (80040a0 <pxCurrentTCBConst>)
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	f01e 0f10 	tst.w	lr, #16
 8004050:	bf08      	it	eq
 8004052:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004056:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800405a:	6010      	str	r0, [r2, #0]
 800405c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004060:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004064:	f380 8811 	msr	BASEPRI, r0
 8004068:	f3bf 8f4f 	dsb	sy
 800406c:	f3bf 8f6f 	isb	sy
 8004070:	f7fe ffbe 	bl	8002ff0 <vTaskSwitchContext>
 8004074:	f04f 0000 	mov.w	r0, #0
 8004078:	f380 8811 	msr	BASEPRI, r0
 800407c:	bc09      	pop	{r0, r3}
 800407e:	6819      	ldr	r1, [r3, #0]
 8004080:	6808      	ldr	r0, [r1, #0]
 8004082:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004086:	f01e 0f10 	tst.w	lr, #16
 800408a:	bf08      	it	eq
 800408c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004090:	f380 8809 	msr	PSP, r0
 8004094:	f3bf 8f6f 	isb	sy
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	f3af 8000 	nop.w

080040a0 <pxCurrentTCBConst>:
 80040a0:	20000114 	.word	0x20000114
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80040a4:	bf00      	nop
 80040a6:	bf00      	nop

080040a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
        __asm volatile
 80040ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b2:	f383 8811 	msr	BASEPRI, r3
 80040b6:	f3bf 8f6f 	isb	sy
 80040ba:	f3bf 8f4f 	dsb	sy
 80040be:	607b      	str	r3, [r7, #4]
    }
 80040c0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80040c2:	f002 fb57 	bl	8006774 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80040c6:	f7fe fe9b 	bl	8002e00 <xTaskIncrementTick>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d006      	beq.n	80040de <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80040d0:	f002 fbae 	bl	8006830 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80040d4:	4b08      	ldr	r3, [pc, #32]	@ (80040f8 <SysTick_Handler+0x50>)
 80040d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040da:	601a      	str	r2, [r3, #0]
 80040dc:	e001      	b.n	80040e2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80040de:	f002 fb8b 	bl	80067f8 <SEGGER_SYSVIEW_RecordExitISR>
 80040e2:	2300      	movs	r3, #0
 80040e4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	f383 8811 	msr	BASEPRI, r3
    }
 80040ec:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80040ee:	bf00      	nop
 80040f0:	3708      	adds	r7, #8
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	e000ed04 	.word	0xe000ed04

080040fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004100:	4b0b      	ldr	r3, [pc, #44]	@ (8004130 <vPortSetupTimerInterrupt+0x34>)
 8004102:	2200      	movs	r2, #0
 8004104:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004106:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <vPortSetupTimerInterrupt+0x38>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800410c:	4b0a      	ldr	r3, [pc, #40]	@ (8004138 <vPortSetupTimerInterrupt+0x3c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a0a      	ldr	r2, [pc, #40]	@ (800413c <vPortSetupTimerInterrupt+0x40>)
 8004112:	fba2 2303 	umull	r2, r3, r2, r3
 8004116:	099b      	lsrs	r3, r3, #6
 8004118:	4a09      	ldr	r2, [pc, #36]	@ (8004140 <vPortSetupTimerInterrupt+0x44>)
 800411a:	3b01      	subs	r3, #1
 800411c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800411e:	4b04      	ldr	r3, [pc, #16]	@ (8004130 <vPortSetupTimerInterrupt+0x34>)
 8004120:	2207      	movs	r2, #7
 8004122:	601a      	str	r2, [r3, #0]
}
 8004124:	bf00      	nop
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	e000e010 	.word	0xe000e010
 8004134:	e000e018 	.word	0xe000e018
 8004138:	20000000 	.word	0x20000000
 800413c:	10624dd3 	.word	0x10624dd3
 8004140:	e000e014 	.word	0xe000e014

08004144 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004144:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004154 <vPortEnableVFP+0x10>
 8004148:	6801      	ldr	r1, [r0, #0]
 800414a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800414e:	6001      	str	r1, [r0, #0]
 8004150:	4770      	bx	lr
 8004152:	0000      	.short	0x0000
 8004154:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004158:	bf00      	nop
 800415a:	bf00      	nop

0800415c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004162:	f3ef 8305 	mrs	r3, IPSR
 8004166:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b0f      	cmp	r3, #15
 800416c:	d915      	bls.n	800419a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800416e:	4a18      	ldr	r2, [pc, #96]	@ (80041d0 <vPortValidateInterruptPriority+0x74>)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4413      	add	r3, r2
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004178:	4b16      	ldr	r3, [pc, #88]	@ (80041d4 <vPortValidateInterruptPriority+0x78>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	7afa      	ldrb	r2, [r7, #11]
 800417e:	429a      	cmp	r2, r3
 8004180:	d20b      	bcs.n	800419a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8004182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004186:	f383 8811 	msr	BASEPRI, r3
 800418a:	f3bf 8f6f 	isb	sy
 800418e:	f3bf 8f4f 	dsb	sy
 8004192:	607b      	str	r3, [r7, #4]
    }
 8004194:	bf00      	nop
 8004196:	bf00      	nop
 8004198:	e7fd      	b.n	8004196 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800419a:	4b0f      	ldr	r3, [pc, #60]	@ (80041d8 <vPortValidateInterruptPriority+0x7c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041a2:	4b0e      	ldr	r3, [pc, #56]	@ (80041dc <vPortValidateInterruptPriority+0x80>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d90b      	bls.n	80041c2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80041aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ae:	f383 8811 	msr	BASEPRI, r3
 80041b2:	f3bf 8f6f 	isb	sy
 80041b6:	f3bf 8f4f 	dsb	sy
 80041ba:	603b      	str	r3, [r7, #0]
    }
 80041bc:	bf00      	nop
 80041be:	bf00      	nop
 80041c0:	e7fd      	b.n	80041be <vPortValidateInterruptPriority+0x62>
    }
 80041c2:	bf00      	nop
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	e000e3f0 	.word	0xe000e3f0
 80041d4:	20000254 	.word	0x20000254
 80041d8:	e000ed0c 	.word	0xe000ed0c
 80041dc:	20000258 	.word	0x20000258

080041e0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b08a      	sub	sp, #40	@ 0x28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80041e8:	2300      	movs	r3, #0
 80041ea:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80041ec:	f7fe fce6 	bl	8002bbc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80041f0:	4b54      	ldr	r3, [pc, #336]	@ (8004344 <pvPortMalloc+0x164>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80041f8:	f000 f90c 	bl	8004414 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d012      	beq.n	8004228 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8004202:	2208      	movs	r2, #8
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f003 0307 	and.w	r3, r3, #7
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	3308      	adds	r3, #8
 800420e:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	43db      	mvns	r3, r3
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	429a      	cmp	r2, r3
 8004218:	d804      	bhi.n	8004224 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	4413      	add	r3, r2
 8004220:	607b      	str	r3, [r7, #4]
 8004222:	e001      	b.n	8004228 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8004224:	2300      	movs	r3, #0
 8004226:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	db71      	blt.n	8004312 <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d06e      	beq.n	8004312 <pvPortMalloc+0x132>
 8004234:	4b44      	ldr	r3, [pc, #272]	@ (8004348 <pvPortMalloc+0x168>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	429a      	cmp	r2, r3
 800423c:	d869      	bhi.n	8004312 <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800423e:	4b43      	ldr	r3, [pc, #268]	@ (800434c <pvPortMalloc+0x16c>)
 8004240:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004242:	4b42      	ldr	r3, [pc, #264]	@ (800434c <pvPortMalloc+0x16c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004248:	e004      	b.n	8004254 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	429a      	cmp	r2, r3
 800425c:	d903      	bls.n	8004266 <pvPortMalloc+0x86>
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d1f1      	bne.n	800424a <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004266:	4b37      	ldr	r3, [pc, #220]	@ (8004344 <pvPortMalloc+0x164>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800426c:	429a      	cmp	r2, r3
 800426e:	d050      	beq.n	8004312 <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004270:	6a3b      	ldr	r3, [r7, #32]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2208      	movs	r2, #8
 8004276:	4413      	add	r3, r2
 8004278:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	6a3b      	ldr	r3, [r7, #32]
 8004280:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	1ad2      	subs	r2, r2, r3
 800428a:	2308      	movs	r3, #8
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	429a      	cmp	r2, r3
 8004290:	d920      	bls.n	80042d4 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4413      	add	r3, r2
 8004298:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00b      	beq.n	80042bc <pvPortMalloc+0xdc>
        __asm volatile
 80042a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042a8:	f383 8811 	msr	BASEPRI, r3
 80042ac:	f3bf 8f6f 	isb	sy
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	613b      	str	r3, [r7, #16]
    }
 80042b6:	bf00      	nop
 80042b8:	bf00      	nop
 80042ba:	e7fd      	b.n	80042b8 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80042bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042be:	685a      	ldr	r2, [r3, #4]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	1ad2      	subs	r2, r2, r3
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80042c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80042ce:	6978      	ldr	r0, [r7, #20]
 80042d0:	f000 f8fc 	bl	80044cc <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80042d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004348 <pvPortMalloc+0x168>)
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	4a1a      	ldr	r2, [pc, #104]	@ (8004348 <pvPortMalloc+0x168>)
 80042e0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80042e2:	4b19      	ldr	r3, [pc, #100]	@ (8004348 <pvPortMalloc+0x168>)
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004350 <pvPortMalloc+0x170>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d203      	bcs.n	80042f6 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80042ee:	4b16      	ldr	r3, [pc, #88]	@ (8004348 <pvPortMalloc+0x168>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a17      	ldr	r2, [pc, #92]	@ (8004350 <pvPortMalloc+0x170>)
 80042f4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80042f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80042fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004300:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004308:	4b12      	ldr	r3, [pc, #72]	@ (8004354 <pvPortMalloc+0x174>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	3301      	adds	r3, #1
 800430e:	4a11      	ldr	r2, [pc, #68]	@ (8004354 <pvPortMalloc+0x174>)
 8004310:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004312:	f7fe fc61 	bl	8002bd8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	f003 0307 	and.w	r3, r3, #7
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00b      	beq.n	8004338 <pvPortMalloc+0x158>
        __asm volatile
 8004320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	60fb      	str	r3, [r7, #12]
    }
 8004332:	bf00      	nop
 8004334:	bf00      	nop
 8004336:	e7fd      	b.n	8004334 <pvPortMalloc+0x154>
    return pvReturn;
 8004338:	69fb      	ldr	r3, [r7, #28]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3728      	adds	r7, #40	@ 0x28
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	2004b264 	.word	0x2004b264
 8004348:	2004b268 	.word	0x2004b268
 800434c:	2004b25c 	.word	0x2004b25c
 8004350:	2004b26c 	.word	0x2004b26c
 8004354:	2004b270 	.word	0x2004b270

08004358 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d04b      	beq.n	8004402 <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800436a:	2308      	movs	r3, #8
 800436c:	425b      	negs	r3, r3
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	4413      	add	r3, r2
 8004372:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	2b00      	cmp	r3, #0
 800437e:	db0b      	blt.n	8004398 <vPortFree+0x40>
        __asm volatile
 8004380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004384:	f383 8811 	msr	BASEPRI, r3
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	60fb      	str	r3, [r7, #12]
    }
 8004392:	bf00      	nop
 8004394:	bf00      	nop
 8004396:	e7fd      	b.n	8004394 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00b      	beq.n	80043b8 <vPortFree+0x60>
        __asm volatile
 80043a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043a4:	f383 8811 	msr	BASEPRI, r3
 80043a8:	f3bf 8f6f 	isb	sy
 80043ac:	f3bf 8f4f 	dsb	sy
 80043b0:	60bb      	str	r3, [r7, #8]
    }
 80043b2:	bf00      	nop
 80043b4:	bf00      	nop
 80043b6:	e7fd      	b.n	80043b4 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	0fdb      	lsrs	r3, r3, #31
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d01c      	beq.n	8004402 <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d118      	bne.n	8004402 <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80043dc:	f7fe fbee 	bl	8002bbc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	685a      	ldr	r2, [r3, #4]
 80043e4:	4b09      	ldr	r3, [pc, #36]	@ (800440c <vPortFree+0xb4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4413      	add	r3, r2
 80043ea:	4a08      	ldr	r2, [pc, #32]	@ (800440c <vPortFree+0xb4>)
 80043ec:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80043ee:	6938      	ldr	r0, [r7, #16]
 80043f0:	f000 f86c 	bl	80044cc <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80043f4:	4b06      	ldr	r3, [pc, #24]	@ (8004410 <vPortFree+0xb8>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	3301      	adds	r3, #1
 80043fa:	4a05      	ldr	r2, [pc, #20]	@ (8004410 <vPortFree+0xb8>)
 80043fc:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80043fe:	f7fe fbeb 	bl	8002bd8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004402:	bf00      	nop
 8004404:	3718      	adds	r7, #24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	2004b268 	.word	0x2004b268
 8004410:	2004b274 	.word	0x2004b274

08004414 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800441a:	f44f 2396 	mov.w	r3, #307200	@ 0x4b000
 800441e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004420:	4b25      	ldr	r3, [pc, #148]	@ (80044b8 <prvHeapInit+0xa4>)
 8004422:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f003 0307 	and.w	r3, r3, #7
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00c      	beq.n	8004448 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	3307      	adds	r3, #7
 8004432:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f023 0307 	bic.w	r3, r3, #7
 800443a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 800443c:	68ba      	ldr	r2, [r7, #8]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	4a1d      	ldr	r2, [pc, #116]	@ (80044b8 <prvHeapInit+0xa4>)
 8004444:	4413      	add	r3, r2
 8004446:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800444c:	4a1b      	ldr	r2, [pc, #108]	@ (80044bc <prvHeapInit+0xa8>)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004452:	4b1a      	ldr	r3, [pc, #104]	@ (80044bc <prvHeapInit+0xa8>)
 8004454:	2200      	movs	r2, #0
 8004456:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	4413      	add	r3, r2
 800445e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004460:	2208      	movs	r2, #8
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	1a9b      	subs	r3, r3, r2
 8004466:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f023 0307 	bic.w	r3, r3, #7
 800446e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	4a13      	ldr	r2, [pc, #76]	@ (80044c0 <prvHeapInit+0xac>)
 8004474:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004476:	4b12      	ldr	r3, [pc, #72]	@ (80044c0 <prvHeapInit+0xac>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2200      	movs	r2, #0
 800447c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800447e:	4b10      	ldr	r3, [pc, #64]	@ (80044c0 <prvHeapInit+0xac>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2200      	movs	r2, #0
 8004484:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	1ad2      	subs	r2, r2, r3
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004494:	4b0a      	ldr	r3, [pc, #40]	@ (80044c0 <prvHeapInit+0xac>)
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	4a08      	ldr	r2, [pc, #32]	@ (80044c4 <prvHeapInit+0xb0>)
 80044a2:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	4a07      	ldr	r2, [pc, #28]	@ (80044c8 <prvHeapInit+0xb4>)
 80044aa:	6013      	str	r3, [r2, #0]
}
 80044ac:	bf00      	nop
 80044ae:	3714      	adds	r7, #20
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr
 80044b8:	2000025c 	.word	0x2000025c
 80044bc:	2004b25c 	.word	0x2004b25c
 80044c0:	2004b264 	.word	0x2004b264
 80044c4:	2004b26c 	.word	0x2004b26c
 80044c8:	2004b268 	.word	0x2004b268

080044cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80044d4:	4b28      	ldr	r3, [pc, #160]	@ (8004578 <prvInsertBlockIntoFreeList+0xac>)
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	e002      	b.n	80044e0 <prvInsertBlockIntoFreeList+0x14>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	60fb      	str	r3, [r7, #12]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d8f7      	bhi.n	80044da <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	4413      	add	r3, r2
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d108      	bne.n	800450e <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	441a      	add	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	68ba      	ldr	r2, [r7, #8]
 8004518:	441a      	add	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	429a      	cmp	r2, r3
 8004520:	d118      	bne.n	8004554 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	4b15      	ldr	r3, [pc, #84]	@ (800457c <prvInsertBlockIntoFreeList+0xb0>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d00d      	beq.n	800454a <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	441a      	add	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	e008      	b.n	800455c <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800454a:	4b0c      	ldr	r3, [pc, #48]	@ (800457c <prvInsertBlockIntoFreeList+0xb0>)
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	e003      	b.n	800455c <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800455c:	68fa      	ldr	r2, [r7, #12]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	429a      	cmp	r2, r3
 8004562:	d002      	beq.n	800456a <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	2004b25c 	.word	0x2004b25c
 800457c:	2004b264 	.word	0x2004b264

08004580 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004584:	4803      	ldr	r0, [pc, #12]	@ (8004594 <_cbSendSystemDesc+0x14>)
 8004586:	f002 f89f 	bl	80066c8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800458a:	4803      	ldr	r0, [pc, #12]	@ (8004598 <_cbSendSystemDesc+0x18>)
 800458c:	f002 f89c 	bl	80066c8 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004590:	bf00      	nop
 8004592:	bd80      	pop	{r7, pc}
 8004594:	08007748 	.word	0x08007748
 8004598:	08007784 	.word	0x08007784

0800459c <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80045a0:	4b06      	ldr	r3, [pc, #24]	@ (80045bc <SEGGER_SYSVIEW_Conf+0x20>)
 80045a2:	6818      	ldr	r0, [r3, #0]
 80045a4:	4b05      	ldr	r3, [pc, #20]	@ (80045bc <SEGGER_SYSVIEW_Conf+0x20>)
 80045a6:	6819      	ldr	r1, [r3, #0]
 80045a8:	4b05      	ldr	r3, [pc, #20]	@ (80045c0 <SEGGER_SYSVIEW_Conf+0x24>)
 80045aa:	4a06      	ldr	r2, [pc, #24]	@ (80045c4 <SEGGER_SYSVIEW_Conf+0x28>)
 80045ac:	f001 fc08 	bl	8005dc0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80045b0:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80045b4:	f001 fc48 	bl	8005e48 <SEGGER_SYSVIEW_SetRAMBase>
}
 80045b8:	bf00      	nop
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	20000000 	.word	0x20000000
 80045c0:	08004581 	.word	0x08004581
 80045c4:	08007824 	.word	0x08007824

080045c8 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80045c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80045ce:	2300      	movs	r3, #0
 80045d0:	607b      	str	r3, [r7, #4]
 80045d2:	e033      	b.n	800463c <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80045d4:	491e      	ldr	r1, [pc, #120]	@ (8004650 <_cbSendTaskList+0x88>)
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	4613      	mov	r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4413      	add	r3, r2
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	440b      	add	r3, r1
 80045e2:	6818      	ldr	r0, [r3, #0]
 80045e4:	491a      	ldr	r1, [pc, #104]	@ (8004650 <_cbSendTaskList+0x88>)
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	4613      	mov	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4413      	add	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	440b      	add	r3, r1
 80045f2:	3304      	adds	r3, #4
 80045f4:	6819      	ldr	r1, [r3, #0]
 80045f6:	4c16      	ldr	r4, [pc, #88]	@ (8004650 <_cbSendTaskList+0x88>)
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	4613      	mov	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	4413      	add	r3, r2
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	4423      	add	r3, r4
 8004604:	3308      	adds	r3, #8
 8004606:	681c      	ldr	r4, [r3, #0]
 8004608:	4d11      	ldr	r5, [pc, #68]	@ (8004650 <_cbSendTaskList+0x88>)
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	4613      	mov	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4413      	add	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	442b      	add	r3, r5
 8004616:	330c      	adds	r3, #12
 8004618:	681d      	ldr	r5, [r3, #0]
 800461a:	4e0d      	ldr	r6, [pc, #52]	@ (8004650 <_cbSendTaskList+0x88>)
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	4613      	mov	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	4433      	add	r3, r6
 8004628:	3310      	adds	r3, #16
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	462b      	mov	r3, r5
 8004630:	4622      	mov	r2, r4
 8004632:	f000 f8bd 	bl	80047b0 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	3301      	adds	r3, #1
 800463a:	607b      	str	r3, [r7, #4]
 800463c:	4b05      	ldr	r3, [pc, #20]	@ (8004654 <_cbSendTaskList+0x8c>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	429a      	cmp	r2, r3
 8004644:	d3c6      	bcc.n	80045d4 <_cbSendTaskList+0xc>
  }
}
 8004646:	bf00      	nop
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004650:	2004b278 	.word	0x2004b278
 8004654:	2004b318 	.word	0x2004b318

08004658 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004658:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800465c:	b082      	sub	sp, #8
 800465e:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004660:	f7fe fbbc 	bl	8002ddc <xTaskGetTickCountFromISR>
 8004664:	4603      	mov	r3, r0
 8004666:	2200      	movs	r2, #0
 8004668:	469a      	mov	sl, r3
 800466a:	4693      	mov	fp, r2
 800466c:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004670:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	f04f 0a00 	mov.w	sl, #0
 800467c:	f04f 0b00 	mov.w	fp, #0
 8004680:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004684:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004688:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800468c:	4652      	mov	r2, sl
 800468e:	465b      	mov	r3, fp
 8004690:	1a14      	subs	r4, r2, r0
 8004692:	eb63 0501 	sbc.w	r5, r3, r1
 8004696:	f04f 0200 	mov.w	r2, #0
 800469a:	f04f 0300 	mov.w	r3, #0
 800469e:	00ab      	lsls	r3, r5, #2
 80046a0:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80046a4:	00a2      	lsls	r2, r4, #2
 80046a6:	4614      	mov	r4, r2
 80046a8:	461d      	mov	r5, r3
 80046aa:	eb14 0800 	adds.w	r8, r4, r0
 80046ae:	eb45 0901 	adc.w	r9, r5, r1
 80046b2:	f04f 0200 	mov.w	r2, #0
 80046b6:	f04f 0300 	mov.w	r3, #0
 80046ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046c6:	4690      	mov	r8, r2
 80046c8:	4699      	mov	r9, r3
 80046ca:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 80046ce:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80046d2:	4610      	mov	r0, r2
 80046d4:	4619      	mov	r1, r3
 80046d6:	3708      	adds	r7, #8
 80046d8:	46bd      	mov	sp, r7
 80046da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080046e0 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b086      	sub	sp, #24
 80046e4:	af02      	add	r7, sp, #8
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
 80046ec:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80046ee:	2205      	movs	r2, #5
 80046f0:	492b      	ldr	r1, [pc, #172]	@ (80047a0 <SYSVIEW_AddTask+0xc0>)
 80046f2:	68b8      	ldr	r0, [r7, #8]
 80046f4:	f002 fb58 	bl	8006da8 <memcmp>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d04b      	beq.n	8004796 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80046fe:	4b29      	ldr	r3, [pc, #164]	@ (80047a4 <SYSVIEW_AddTask+0xc4>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2b07      	cmp	r3, #7
 8004704:	d903      	bls.n	800470e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004706:	4828      	ldr	r0, [pc, #160]	@ (80047a8 <SYSVIEW_AddTask+0xc8>)
 8004708:	f002 fa90 	bl	8006c2c <SEGGER_SYSVIEW_Warn>
    return;
 800470c:	e044      	b.n	8004798 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800470e:	4b25      	ldr	r3, [pc, #148]	@ (80047a4 <SYSVIEW_AddTask+0xc4>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	4926      	ldr	r1, [pc, #152]	@ (80047ac <SYSVIEW_AddTask+0xcc>)
 8004714:	4613      	mov	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	440b      	add	r3, r1
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004722:	4b20      	ldr	r3, [pc, #128]	@ (80047a4 <SYSVIEW_AddTask+0xc4>)
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	4921      	ldr	r1, [pc, #132]	@ (80047ac <SYSVIEW_AddTask+0xcc>)
 8004728:	4613      	mov	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	3304      	adds	r3, #4
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004738:	4b1a      	ldr	r3, [pc, #104]	@ (80047a4 <SYSVIEW_AddTask+0xc4>)
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	491b      	ldr	r1, [pc, #108]	@ (80047ac <SYSVIEW_AddTask+0xcc>)
 800473e:	4613      	mov	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	4413      	add	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	3308      	adds	r3, #8
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800474e:	4b15      	ldr	r3, [pc, #84]	@ (80047a4 <SYSVIEW_AddTask+0xc4>)
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	4916      	ldr	r1, [pc, #88]	@ (80047ac <SYSVIEW_AddTask+0xcc>)
 8004754:	4613      	mov	r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	4413      	add	r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	440b      	add	r3, r1
 800475e:	330c      	adds	r3, #12
 8004760:	683a      	ldr	r2, [r7, #0]
 8004762:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004764:	4b0f      	ldr	r3, [pc, #60]	@ (80047a4 <SYSVIEW_AddTask+0xc4>)
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	4910      	ldr	r1, [pc, #64]	@ (80047ac <SYSVIEW_AddTask+0xcc>)
 800476a:	4613      	mov	r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	4413      	add	r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	440b      	add	r3, r1
 8004774:	3310      	adds	r3, #16
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800477a:	4b0a      	ldr	r3, [pc, #40]	@ (80047a4 <SYSVIEW_AddTask+0xc4>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	3301      	adds	r3, #1
 8004780:	4a08      	ldr	r2, [pc, #32]	@ (80047a4 <SYSVIEW_AddTask+0xc4>)
 8004782:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 f80e 	bl	80047b0 <SYSVIEW_SendTaskInfo>
 8004794:	e000      	b.n	8004798 <SYSVIEW_AddTask+0xb8>
    return;
 8004796:	bf00      	nop

}
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	08007794 	.word	0x08007794
 80047a4:	2004b318 	.word	0x2004b318
 80047a8:	0800779c 	.word	0x0800779c
 80047ac:	2004b278 	.word	0x2004b278

080047b0 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08a      	sub	sp, #40	@ 0x28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80047be:	f107 0314 	add.w	r3, r7, #20
 80047c2:	2214      	movs	r2, #20
 80047c4:	2100      	movs	r1, #0
 80047c6:	4618      	mov	r0, r3
 80047c8:	f002 fafe 	bl	8006dc8 <memset>
  TaskInfo.TaskID     = TaskID;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80047dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047de:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80047e0:	f107 0314 	add.w	r3, r7, #20
 80047e4:	4618      	mov	r0, r3
 80047e6:	f001 fe77 	bl	80064d8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80047ea:	bf00      	nop
 80047ec:	3728      	adds	r7, #40	@ 0x28
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
	...

080047f4 <__NVIC_EnableIRQ>:
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	4603      	mov	r3, r0
 80047fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004802:	2b00      	cmp	r3, #0
 8004804:	db0b      	blt.n	800481e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004806:	79fb      	ldrb	r3, [r7, #7]
 8004808:	f003 021f 	and.w	r2, r3, #31
 800480c:	4907      	ldr	r1, [pc, #28]	@ (800482c <__NVIC_EnableIRQ+0x38>)
 800480e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004812:	095b      	lsrs	r3, r3, #5
 8004814:	2001      	movs	r0, #1
 8004816:	fa00 f202 	lsl.w	r2, r0, r2
 800481a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	e000e100 	.word	0xe000e100

08004830 <__NVIC_SetPriority>:
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	4603      	mov	r3, r0
 8004838:	6039      	str	r1, [r7, #0]
 800483a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800483c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004840:	2b00      	cmp	r3, #0
 8004842:	db0a      	blt.n	800485a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	b2da      	uxtb	r2, r3
 8004848:	490c      	ldr	r1, [pc, #48]	@ (800487c <__NVIC_SetPriority+0x4c>)
 800484a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484e:	0112      	lsls	r2, r2, #4
 8004850:	b2d2      	uxtb	r2, r2
 8004852:	440b      	add	r3, r1
 8004854:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004858:	e00a      	b.n	8004870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	b2da      	uxtb	r2, r3
 800485e:	4908      	ldr	r1, [pc, #32]	@ (8004880 <__NVIC_SetPriority+0x50>)
 8004860:	79fb      	ldrb	r3, [r7, #7]
 8004862:	f003 030f 	and.w	r3, r3, #15
 8004866:	3b04      	subs	r3, #4
 8004868:	0112      	lsls	r2, r2, #4
 800486a:	b2d2      	uxtb	r2, r2
 800486c:	440b      	add	r3, r1
 800486e:	761a      	strb	r2, [r3, #24]
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr
 800487c:	e000e100 	.word	0xe000e100
 8004880:	e000ed00 	.word	0xe000ed00

08004884 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 800488a:	f002 fa2b 	bl	8006ce4 <SEGGER_SYSVIEW_IsStarted>
 800488e:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8004896:	f001 fca3 	bl	80061e0 <SEGGER_SYSVIEW_Start>
  }
}
 800489a:	bf00      	nop
 800489c:	3708      	adds	r7, #8
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
	...

080048a4 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	4603      	mov	r3, r0
 80048ac:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 80048ae:	4b0c      	ldr	r3, [pc, #48]	@ (80048e0 <_cbOnUARTRx+0x3c>)
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	2b03      	cmp	r3, #3
 80048b4:	d806      	bhi.n	80048c4 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 80048b6:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <_cbOnUARTRx+0x3c>)
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	3301      	adds	r3, #1
 80048bc:	b2da      	uxtb	r2, r3
 80048be:	4b08      	ldr	r3, [pc, #32]	@ (80048e0 <_cbOnUARTRx+0x3c>)
 80048c0:	701a      	strb	r2, [r3, #0]
    goto Done;
 80048c2:	e009      	b.n	80048d8 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 80048c4:	f7ff ffde 	bl	8004884 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 80048c8:	4b05      	ldr	r3, [pc, #20]	@ (80048e0 <_cbOnUARTRx+0x3c>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4618      	mov	r0, r3
 80048ce:	1dfb      	adds	r3, r7, #7
 80048d0:	2201      	movs	r2, #1
 80048d2:	4619      	mov	r1, r3
 80048d4:	f000 fb9a 	bl	800500c <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 80048d8:	bf00      	nop
}
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	20000014 	.word	0x20000014

080048e4 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 80048ec:	4b14      	ldr	r3, [pc, #80]	@ (8004940 <_cbOnUARTTx+0x5c>)
 80048ee:	785b      	ldrb	r3, [r3, #1]
 80048f0:	2b03      	cmp	r3, #3
 80048f2:	d80f      	bhi.n	8004914 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 80048f4:	4b12      	ldr	r3, [pc, #72]	@ (8004940 <_cbOnUARTTx+0x5c>)
 80048f6:	785b      	ldrb	r3, [r3, #1]
 80048f8:	461a      	mov	r2, r3
 80048fa:	4b12      	ldr	r3, [pc, #72]	@ (8004944 <_cbOnUARTTx+0x60>)
 80048fc:	5c9a      	ldrb	r2, [r3, r2]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8004902:	4b0f      	ldr	r3, [pc, #60]	@ (8004940 <_cbOnUARTTx+0x5c>)
 8004904:	785b      	ldrb	r3, [r3, #1]
 8004906:	3301      	adds	r3, #1
 8004908:	b2da      	uxtb	r2, r3
 800490a:	4b0d      	ldr	r3, [pc, #52]	@ (8004940 <_cbOnUARTTx+0x5c>)
 800490c:	705a      	strb	r2, [r3, #1]
    r = 1;
 800490e:	2301      	movs	r3, #1
 8004910:	60fb      	str	r3, [r7, #12]
    goto Done;
 8004912:	e00f      	b.n	8004934 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8004914:	4b0a      	ldr	r3, [pc, #40]	@ (8004940 <_cbOnUARTTx+0x5c>)
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	6879      	ldr	r1, [r7, #4]
 800491c:	4618      	mov	r0, r3
 800491e:	f000 fa19 	bl	8004d54 <SEGGER_RTT_ReadUpBufferNoLock>
 8004922:	4603      	mov	r3, r0
 8004924:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2b00      	cmp	r3, #0
 800492a:	da02      	bge.n	8004932 <_cbOnUARTTx+0x4e>
    r = 0;
 800492c:	2300      	movs	r3, #0
 800492e:	60fb      	str	r3, [r7, #12]
 8004930:	e000      	b.n	8004934 <_cbOnUARTTx+0x50>
  }
Done:
 8004932:	bf00      	nop
  return r;
 8004934:	68fb      	ldr	r3, [r7, #12]
}
 8004936:	4618      	mov	r0, r3
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	20000014 	.word	0x20000014
 8004944:	0800782c 	.word	0x0800782c

08004948 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8004950:	4a04      	ldr	r2, [pc, #16]	@ (8004964 <SEGGER_UART_init+0x1c>)
 8004952:	4905      	ldr	r1, [pc, #20]	@ (8004968 <SEGGER_UART_init+0x20>)
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f000 f863 	bl	8004a20 <HIF_UART_Init>
}
 800495a:	bf00      	nop
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	080048a5 	.word	0x080048a5
 8004968:	080048e5 	.word	0x080048e5

0800496c <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004972:	4b1e      	ldr	r3, [pc, #120]	@ (80049ec <USART2_IRQHandler+0x80>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d011      	beq.n	80049a6 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004982:	4b1b      	ldr	r3, [pc, #108]	@ (80049f0 <USART2_IRQHandler+0x84>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	b2db      	uxtb	r3, r3
 8004988:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f003 030b 	and.w	r3, r3, #11
 8004990:	2b00      	cmp	r3, #0
 8004992:	d108      	bne.n	80049a6 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004994:	4b17      	ldr	r3, [pc, #92]	@ (80049f4 <USART2_IRQHandler+0x88>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d004      	beq.n	80049a6 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 800499c:	4b15      	ldr	r3, [pc, #84]	@ (80049f4 <USART2_IRQHandler+0x88>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	79fa      	ldrb	r2, [r7, #7]
 80049a2:	4610      	mov	r0, r2
 80049a4:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d01a      	beq.n	80049e6 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80049b0:	4b11      	ldr	r3, [pc, #68]	@ (80049f8 <USART2_IRQHandler+0x8c>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d015      	beq.n	80049e4 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 80049b8:	4b0f      	ldr	r3, [pc, #60]	@ (80049f8 <USART2_IRQHandler+0x8c>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	1dfa      	adds	r2, r7, #7
 80049be:	4610      	mov	r0, r2
 80049c0:	4798      	blx	r3
 80049c2:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d106      	bne.n	80049d8 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 80049ca:	4b0c      	ldr	r3, [pc, #48]	@ (80049fc <USART2_IRQHandler+0x90>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a0b      	ldr	r2, [pc, #44]	@ (80049fc <USART2_IRQHandler+0x90>)
 80049d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049d4:	6013      	str	r3, [r2, #0]
 80049d6:	e006      	b.n	80049e6 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 80049d8:	4b04      	ldr	r3, [pc, #16]	@ (80049ec <USART2_IRQHandler+0x80>)
 80049da:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 80049dc:	79fa      	ldrb	r2, [r7, #7]
 80049de:	4b04      	ldr	r3, [pc, #16]	@ (80049f0 <USART2_IRQHandler+0x84>)
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	e000      	b.n	80049e6 <USART2_IRQHandler+0x7a>
      return;
 80049e4:	bf00      	nop
    }
  }
}
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	40004400 	.word	0x40004400
 80049f0:	40004404 	.word	0x40004404
 80049f4:	2004b31c 	.word	0x2004b31c
 80049f8:	2004b320 	.word	0x2004b320
 80049fc:	4000440c 	.word	0x4000440c

08004a00 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004a04:	4b05      	ldr	r3, [pc, #20]	@ (8004a1c <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a04      	ldr	r2, [pc, #16]	@ (8004a1c <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a0e:	6013      	str	r3, [r2, #0]
}
 8004a10:	bf00      	nop
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	4000440c 	.word	0x4000440c

08004a20 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8004a2c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ae8 <HIF_UART_Init+0xc8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a2d      	ldr	r2, [pc, #180]	@ (8004ae8 <HIF_UART_Init+0xc8>)
 8004a32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a36:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8004a38:	4b2c      	ldr	r3, [pc, #176]	@ (8004aec <HIF_UART_Init+0xcc>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a2b      	ldr	r2, [pc, #172]	@ (8004aec <HIF_UART_Init+0xcc>)
 8004a3e:	f043 0301 	orr.w	r3, r3, #1
 8004a42:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8004a44:	4b2a      	ldr	r3, [pc, #168]	@ (8004af0 <HIF_UART_Init+0xd0>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a50:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8004a58:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8004a5a:	4a25      	ldr	r2, [pc, #148]	@ (8004af0 <HIF_UART_Init+0xd0>)
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8004a60:	4b24      	ldr	r3, [pc, #144]	@ (8004af4 <HIF_UART_Init+0xd4>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a6c:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8004a74:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8004a76:	4a1f      	ldr	r2, [pc, #124]	@ (8004af4 <HIF_UART_Init+0xd4>)
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8004a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8004af8 <HIF_UART_Init+0xd8>)
 8004a7e:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8004a82:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8004a84:	4b1d      	ldr	r3, [pc, #116]	@ (8004afc <HIF_UART_Init+0xdc>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8004a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8004b00 <HIF_UART_Init+0xe0>)
 8004a8c:	2280      	movs	r2, #128	@ 0x80
 8004a8e:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8004a96:	4a1b      	ldr	r2, [pc, #108]	@ (8004b04 <HIF_UART_Init+0xe4>)
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	085b      	lsrs	r3, r3, #1
 8004aa6:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aae:	d302      	bcc.n	8004ab6 <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8004ab0:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8004ab4:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d004      	beq.n	8004ac6 <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	4a11      	ldr	r2, [pc, #68]	@ (8004b08 <HIF_UART_Init+0xe8>)
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8004ac6:	4a11      	ldr	r2, [pc, #68]	@ (8004b0c <HIF_UART_Init+0xec>)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8004acc:	4a10      	ldr	r2, [pc, #64]	@ (8004b10 <HIF_UART_Init+0xf0>)
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8004ad2:	2106      	movs	r1, #6
 8004ad4:	2026      	movs	r0, #38	@ 0x26
 8004ad6:	f7ff feab 	bl	8004830 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8004ada:	2026      	movs	r0, #38	@ 0x26
 8004adc:	f7ff fe8a 	bl	80047f4 <__NVIC_EnableIRQ>
}
 8004ae0:	bf00      	nop
 8004ae2:	3718      	adds	r7, #24
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	40023840 	.word	0x40023840
 8004aec:	40023830 	.word	0x40023830
 8004af0:	40020020 	.word	0x40020020
 8004af4:	40020000 	.word	0x40020000
 8004af8:	4000440c 	.word	0x4000440c
 8004afc:	40004410 	.word	0x40004410
 8004b00:	40004414 	.word	0x40004414
 8004b04:	0501bd00 	.word	0x0501bd00
 8004b08:	40004408 	.word	0x40004408
 8004b0c:	2004b31c 	.word	0x2004b31c
 8004b10:	2004b320 	.word	0x2004b320

08004b14 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004b1a:	4b24      	ldr	r3, [pc, #144]	@ (8004bac <_DoInit+0x98>)
 8004b1c:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2203      	movs	r2, #3
 8004b22:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2203      	movs	r2, #3
 8004b28:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a20      	ldr	r2, [pc, #128]	@ (8004bb0 <_DoInit+0x9c>)
 8004b2e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a20      	ldr	r2, [pc, #128]	@ (8004bb4 <_DoInit+0xa0>)
 8004b34:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b3c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a17      	ldr	r2, [pc, #92]	@ (8004bb0 <_DoInit+0x9c>)
 8004b54:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a17      	ldr	r2, [pc, #92]	@ (8004bb8 <_DoInit+0xa4>)
 8004b5a:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2210      	movs	r2, #16
 8004b60:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3307      	adds	r3, #7
 8004b78:	4a10      	ldr	r2, [pc, #64]	@ (8004bbc <_DoInit+0xa8>)
 8004b7a:	6810      	ldr	r0, [r2, #0]
 8004b7c:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b7e:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a0e      	ldr	r2, [pc, #56]	@ (8004bc0 <_DoInit+0xac>)
 8004b86:	6810      	ldr	r0, [r2, #0]
 8004b88:	6018      	str	r0, [r3, #0]
 8004b8a:	8891      	ldrh	r1, [r2, #4]
 8004b8c:	7992      	ldrb	r2, [r2, #6]
 8004b8e:	8099      	strh	r1, [r3, #4]
 8004b90:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b92:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b9c:	f3bf 8f5f 	dmb	sy
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	2004b324 	.word	0x2004b324
 8004bb0:	080077ec 	.word	0x080077ec
 8004bb4:	2004b3cc 	.word	0x2004b3cc
 8004bb8:	2004b7cc 	.word	0x2004b7cc
 8004bbc:	080077f8 	.word	0x080077f8
 8004bc0:	080077fc 	.word	0x080077fc

08004bc4 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08a      	sub	sp, #40	@ 0x28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d905      	bls.n	8004bf4 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bf2:	e007      	b.n	8004c04 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	689a      	ldr	r2, [r3, #8]
 8004bf8:	69b9      	ldr	r1, [r7, #24]
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	1acb      	subs	r3, r1, r3
 8004bfe:	4413      	add	r3, r2
 8004c00:	3b01      	subs	r3, #1
 8004c02:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	bf28      	it	cs
 8004c12:	4613      	movcs	r3, r2
 8004c14:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	bf28      	it	cs
 8004c1e:	4613      	movcs	r3, r2
 8004c20:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	685a      	ldr	r2, [r3, #4]
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	4413      	add	r3, r2
 8004c2a:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c2e:	68b9      	ldr	r1, [r7, #8]
 8004c30:	6978      	ldr	r0, [r7, #20]
 8004c32:	f002 f8f7 	bl	8006e24 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004c36:	6a3a      	ldr	r2, [r7, #32]
 8004c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3a:	4413      	add	r3, r2
 8004c3c:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c42:	4413      	add	r3, r2
 8004c44:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004c4e:	69fa      	ldr	r2, [r7, #28]
 8004c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c52:	4413      	add	r3, r2
 8004c54:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	69fa      	ldr	r2, [r7, #28]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d101      	bne.n	8004c64 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004c60:	2300      	movs	r3, #0
 8004c62:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004c64:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	69fa      	ldr	r2, [r7, #28]
 8004c6c:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1b2      	bne.n	8004bda <_WriteBlocking+0x16>
  return NumBytesWritten;
 8004c74:	6a3b      	ldr	r3, [r7, #32]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3728      	adds	r7, #40	@ 0x28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b088      	sub	sp, #32
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	60f8      	str	r0, [r7, #12]
 8004c86:	60b9      	str	r1, [r7, #8]
 8004c88:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d911      	bls.n	8004cc6 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	4413      	add	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	68b9      	ldr	r1, [r7, #8]
 8004cb0:	6938      	ldr	r0, [r7, #16]
 8004cb2:	f002 f8b7 	bl	8006e24 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004cb6:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004cba:	69fa      	ldr	r2, [r7, #28]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	441a      	add	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8004cc4:	e01f      	b.n	8004d06 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	685a      	ldr	r2, [r3, #4]
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	68b9      	ldr	r1, [r7, #8]
 8004cd8:	6938      	ldr	r0, [r7, #16]
 8004cda:	f002 f8a3 	bl	8006e24 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	4413      	add	r3, r2
 8004cf2:	697a      	ldr	r2, [r7, #20]
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	6938      	ldr	r0, [r7, #16]
 8004cf8:	f002 f894 	bl	8006e24 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004cfc:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	60da      	str	r2, [r3, #12]
}
 8004d06:	bf00      	nop
 8004d08:	3720      	adds	r7, #32
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004d0e:	b480      	push	{r7}
 8004d10:	b087      	sub	sp, #28
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d808      	bhi.n	8004d3c <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	689a      	ldr	r2, [r3, #8]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	1ad2      	subs	r2, r2, r3
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	4413      	add	r3, r2
 8004d36:	3b01      	subs	r3, #1
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	e004      	b.n	8004d46 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	3b01      	subs	r3, #1
 8004d44:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004d46:	697b      	ldr	r3, [r7, #20]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	371c      	adds	r7, #28
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b08c      	sub	sp, #48	@ 0x30
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8004d60:	4b3e      	ldr	r3, [pc, #248]	@ (8004e5c <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004d62:	623b      	str	r3, [r7, #32]
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8004d6e:	f7ff fed1 	bl	8004b14 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	1c5a      	adds	r2, r3, #1
 8004d76:	4613      	mov	r3, r2
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	4413      	add	r3, r2
 8004d7c:	00db      	lsls	r3, r3, #3
 8004d7e:	4a37      	ldr	r2, [pc, #220]	@ (8004e5c <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004d80:	4413      	add	r3, r2
 8004d82:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004d94:	2300      	movs	r3, #0
 8004d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004d98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d92b      	bls.n	8004df8 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	689a      	ldr	r2, [r3, #8]
 8004da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4293      	cmp	r3, r2
 8004db0:	bf28      	it	cs
 8004db2:	4613      	movcs	r3, r2
 8004db4:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbc:	4413      	add	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	6939      	ldr	r1, [r7, #16]
 8004dc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004dc6:	f002 f82d 	bl	8006e24 <memcpy>
    NumBytesRead += NumBytesRem;
 8004dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	4413      	add	r3, r2
 8004dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004de2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	4413      	add	r3, r2
 8004de8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d101      	bne.n	8004df8 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8004df4:	2300      	movs	r3, #0
 8004df6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4293      	cmp	r3, r2
 8004e06:	bf28      	it	cs
 8004e08:	4613      	movcs	r3, r2
 8004e0a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d019      	beq.n	8004e46 <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e18:	4413      	add	r3, r2
 8004e1a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	6939      	ldr	r1, [r7, #16]
 8004e20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004e22:	f001 ffff 	bl	8006e24 <memcpy>
    NumBytesRead += NumBytesRem;
 8004e26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	4413      	add	r3, r2
 8004e34:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004e3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	4413      	add	r3, r2
 8004e44:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8004e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e50:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3730      	adds	r7, #48	@ 0x30
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	2004b324 	.word	0x2004b324

08004e60 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b08c      	sub	sp, #48	@ 0x30
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004e6c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f68 <SEGGER_RTT_ReadNoLock+0x108>)
 8004e6e:	623b      	str	r3, [r7, #32]
 8004e70:	6a3b      	ldr	r3, [r7, #32]
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <SEGGER_RTT_ReadNoLock+0x1e>
 8004e7a:	f7ff fe4b 	bl	8004b14 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	4613      	mov	r3, r2
 8004e82:	005b      	lsls	r3, r3, #1
 8004e84:	4413      	add	r3, r2
 8004e86:	00db      	lsls	r3, r3, #3
 8004e88:	3360      	adds	r3, #96	@ 0x60
 8004e8a:	4a37      	ldr	r2, [pc, #220]	@ (8004f68 <SEGGER_RTT_ReadNoLock+0x108>)
 8004e8c:	4413      	add	r3, r2
 8004e8e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d92b      	bls.n	8004f04 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	bf28      	it	cs
 8004ebe:	4613      	movcs	r3, r2
 8004ec0:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec8:	4413      	add	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	6939      	ldr	r1, [r7, #16]
 8004ed0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ed2:	f001 ffa7 	bl	8006e24 <memcpy>
    NumBytesRead += NumBytesRem;
 8004ed6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	4413      	add	r3, r2
 8004edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004eee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d101      	bne.n	8004f04 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004f00:	2300      	movs	r3, #0
 8004f02:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4293      	cmp	r3, r2
 8004f12:	bf28      	it	cs
 8004f14:	4613      	movcs	r3, r2
 8004f16:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d019      	beq.n	8004f52 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f24:	4413      	add	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	6939      	ldr	r1, [r7, #16]
 8004f2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004f2e:	f001 ff79 	bl	8006e24 <memcpy>
    NumBytesRead += NumBytesRem;
 8004f32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	4413      	add	r3, r2
 8004f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	4413      	add	r3, r2
 8004f40:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004f4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	4413      	add	r3, r2
 8004f50:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8004f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d002      	beq.n	8004f5e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f5c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3730      	adds	r7, #48	@ 0x30
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	2004b324 	.word	0x2004b324

08004f6c <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b088      	sub	sp, #32
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	4413      	add	r3, r2
 8004f84:	00db      	lsls	r3, r3, #3
 8004f86:	3360      	adds	r3, #96	@ 0x60
 8004f88:	4a1f      	ldr	r2, [pc, #124]	@ (8005008 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8004f8a:	4413      	add	r3, r2
 8004f8c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d029      	beq.n	8004fea <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d82e      	bhi.n	8004ff8 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d002      	beq.n	8004fa4 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d013      	beq.n	8004fca <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8004fa2:	e029      	b.n	8004ff8 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004fa4:	6978      	ldr	r0, [r7, #20]
 8004fa6:	f7ff feb2 	bl	8004d0e <_GetAvailWriteSpace>
 8004faa:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d202      	bcs.n	8004fba <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8004fb8:	e021      	b.n	8004ffe <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	69b9      	ldr	r1, [r7, #24]
 8004fc2:	6978      	ldr	r0, [r7, #20]
 8004fc4:	f7ff fe5b 	bl	8004c7e <_WriteNoCheck>
    break;
 8004fc8:	e019      	b.n	8004ffe <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004fca:	6978      	ldr	r0, [r7, #20]
 8004fcc:	f7ff fe9f 	bl	8004d0e <_GetAvailWriteSpace>
 8004fd0:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	bf28      	it	cs
 8004fda:	4613      	movcs	r3, r2
 8004fdc:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8004fde:	69fa      	ldr	r2, [r7, #28]
 8004fe0:	69b9      	ldr	r1, [r7, #24]
 8004fe2:	6978      	ldr	r0, [r7, #20]
 8004fe4:	f7ff fe4b 	bl	8004c7e <_WriteNoCheck>
    break;
 8004fe8:	e009      	b.n	8004ffe <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	69b9      	ldr	r1, [r7, #24]
 8004fee:	6978      	ldr	r0, [r7, #20]
 8004ff0:	f7ff fde8 	bl	8004bc4 <_WriteBlocking>
 8004ff4:	61f8      	str	r0, [r7, #28]
    break;
 8004ff6:	e002      	b.n	8004ffe <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	61fb      	str	r3, [r7, #28]
    break;
 8004ffc:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8004ffe:	69fb      	ldr	r3, [r7, #28]
}
 8005000:	4618      	mov	r0, r3
 8005002:	3720      	adds	r7, #32
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	2004b324 	.word	0x2004b324

0800500c <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800500c:	b580      	push	{r7, lr}
 800500e:	b088      	sub	sp, #32
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005018:	4b0e      	ldr	r3, [pc, #56]	@ (8005054 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800501a:	61fb      	str	r3, [r7, #28]
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	b2db      	uxtb	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <SEGGER_RTT_WriteDownBuffer+0x1e>
 8005026:	f7ff fd75 	bl	8004b14 <_DoInit>
  SEGGER_RTT_LOCK();
 800502a:	f3ef 8311 	mrs	r3, BASEPRI
 800502e:	f04f 0120 	mov.w	r1, #32
 8005032:	f381 8811 	msr	BASEPRI, r1
 8005036:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	68b9      	ldr	r1, [r7, #8]
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f7ff ff95 	bl	8004f6c <SEGGER_RTT_WriteDownBufferNoLock>
 8005042:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800504a:	697b      	ldr	r3, [r7, #20]
}
 800504c:	4618      	mov	r0, r3
 800504e:	3720      	adds	r7, #32
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	2004b324 	.word	0x2004b324

08005058 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005058:	b580      	push	{r7, lr}
 800505a:	b088      	sub	sp, #32
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
 8005064:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005066:	4b3d      	ldr	r3, [pc, #244]	@ (800515c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005068:	61bb      	str	r3, [r7, #24]
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	b2db      	uxtb	r3, r3
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005074:	f7ff fd4e 	bl	8004b14 <_DoInit>
  SEGGER_RTT_LOCK();
 8005078:	f3ef 8311 	mrs	r3, BASEPRI
 800507c:	f04f 0120 	mov.w	r1, #32
 8005080:	f381 8811 	msr	BASEPRI, r1
 8005084:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005086:	4b35      	ldr	r3, [pc, #212]	@ (800515c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005088:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800508a:	2300      	movs	r3, #0
 800508c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800508e:	6939      	ldr	r1, [r7, #16]
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	4613      	mov	r3, r2
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	4413      	add	r3, r2
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	440b      	add	r3, r1
 800509e:	3304      	adds	r3, #4
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d008      	beq.n	80050b8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	3301      	adds	r3, #1
 80050aa:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	69fa      	ldr	r2, [r7, #28]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	dbeb      	blt.n	800508e <SEGGER_RTT_AllocUpBuffer+0x36>
 80050b6:	e000      	b.n	80050ba <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80050b8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	69fa      	ldr	r2, [r7, #28]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	da3f      	bge.n	8005144 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80050c4:	6939      	ldr	r1, [r7, #16]
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	1c5a      	adds	r2, r3, #1
 80050ca:	4613      	mov	r3, r2
 80050cc:	005b      	lsls	r3, r3, #1
 80050ce:	4413      	add	r3, r2
 80050d0:	00db      	lsls	r3, r3, #3
 80050d2:	440b      	add	r3, r1
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80050d8:	6939      	ldr	r1, [r7, #16]
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	1c5a      	adds	r2, r3, #1
 80050de:	4613      	mov	r3, r2
 80050e0:	005b      	lsls	r3, r3, #1
 80050e2:	4413      	add	r3, r2
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	440b      	add	r3, r1
 80050e8:	3304      	adds	r3, #4
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80050ee:	6939      	ldr	r1, [r7, #16]
 80050f0:	69fa      	ldr	r2, [r7, #28]
 80050f2:	4613      	mov	r3, r2
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	4413      	add	r3, r2
 80050f8:	00db      	lsls	r3, r3, #3
 80050fa:	440b      	add	r3, r1
 80050fc:	3320      	adds	r3, #32
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005102:	6939      	ldr	r1, [r7, #16]
 8005104:	69fa      	ldr	r2, [r7, #28]
 8005106:	4613      	mov	r3, r2
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	4413      	add	r3, r2
 800510c:	00db      	lsls	r3, r3, #3
 800510e:	440b      	add	r3, r1
 8005110:	3328      	adds	r3, #40	@ 0x28
 8005112:	2200      	movs	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005116:	6939      	ldr	r1, [r7, #16]
 8005118:	69fa      	ldr	r2, [r7, #28]
 800511a:	4613      	mov	r3, r2
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	4413      	add	r3, r2
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	440b      	add	r3, r1
 8005124:	3324      	adds	r3, #36	@ 0x24
 8005126:	2200      	movs	r2, #0
 8005128:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800512a:	6939      	ldr	r1, [r7, #16]
 800512c:	69fa      	ldr	r2, [r7, #28]
 800512e:	4613      	mov	r3, r2
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	4413      	add	r3, r2
 8005134:	00db      	lsls	r3, r3, #3
 8005136:	440b      	add	r3, r1
 8005138:	332c      	adds	r3, #44	@ 0x2c
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800513e:	f3bf 8f5f 	dmb	sy
 8005142:	e002      	b.n	800514a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005144:	f04f 33ff 	mov.w	r3, #4294967295
 8005148:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005150:	69fb      	ldr	r3, [r7, #28]
}
 8005152:	4618      	mov	r0, r3
 8005154:	3720      	adds	r7, #32
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	2004b324 	.word	0x2004b324

08005160 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005160:	b580      	push	{r7, lr}
 8005162:	b088      	sub	sp, #32
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
 800516c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800516e:	4b33      	ldr	r3, [pc, #204]	@ (800523c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005170:	61bb      	str	r3, [r7, #24]
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	b2db      	uxtb	r3, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800517c:	f7ff fcca 	bl	8004b14 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005180:	4b2e      	ldr	r3, [pc, #184]	@ (800523c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005182:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	461a      	mov	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	4293      	cmp	r3, r2
 800518e:	d24d      	bcs.n	800522c <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8005190:	f3ef 8311 	mrs	r3, BASEPRI
 8005194:	f04f 0120 	mov.w	r1, #32
 8005198:	f381 8811 	msr	BASEPRI, r1
 800519c:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d031      	beq.n	8005208 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80051a4:	6979      	ldr	r1, [r7, #20]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	4613      	mov	r3, r2
 80051aa:	005b      	lsls	r3, r3, #1
 80051ac:	4413      	add	r3, r2
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	440b      	add	r3, r1
 80051b2:	3360      	adds	r3, #96	@ 0x60
 80051b4:	68ba      	ldr	r2, [r7, #8]
 80051b6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80051b8:	6979      	ldr	r1, [r7, #20]
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	4613      	mov	r3, r2
 80051be:	005b      	lsls	r3, r3, #1
 80051c0:	4413      	add	r3, r2
 80051c2:	00db      	lsls	r3, r3, #3
 80051c4:	440b      	add	r3, r1
 80051c6:	3364      	adds	r3, #100	@ 0x64
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80051cc:	6979      	ldr	r1, [r7, #20]
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	4613      	mov	r3, r2
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	4413      	add	r3, r2
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	440b      	add	r3, r1
 80051da:	3368      	adds	r3, #104	@ 0x68
 80051dc:	683a      	ldr	r2, [r7, #0]
 80051de:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80051e0:	6979      	ldr	r1, [r7, #20]
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	4613      	mov	r3, r2
 80051e6:	005b      	lsls	r3, r3, #1
 80051e8:	4413      	add	r3, r2
 80051ea:	00db      	lsls	r3, r3, #3
 80051ec:	440b      	add	r3, r1
 80051ee:	3370      	adds	r3, #112	@ 0x70
 80051f0:	2200      	movs	r2, #0
 80051f2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80051f4:	6979      	ldr	r1, [r7, #20]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	4613      	mov	r3, r2
 80051fa:	005b      	lsls	r3, r3, #1
 80051fc:	4413      	add	r3, r2
 80051fe:	00db      	lsls	r3, r3, #3
 8005200:	440b      	add	r3, r1
 8005202:	336c      	adds	r3, #108	@ 0x6c
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005208:	6979      	ldr	r1, [r7, #20]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	4613      	mov	r3, r2
 800520e:	005b      	lsls	r3, r3, #1
 8005210:	4413      	add	r3, r2
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	440b      	add	r3, r1
 8005216:	3374      	adds	r3, #116	@ 0x74
 8005218:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800521a:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800521c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005226:	2300      	movs	r3, #0
 8005228:	61fb      	str	r3, [r7, #28]
 800522a:	e002      	b.n	8005232 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 800522c:	f04f 33ff 	mov.w	r3, #4294967295
 8005230:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8005232:	69fb      	ldr	r3, [r7, #28]
}
 8005234:	4618      	mov	r0, r3
 8005236:	3720      	adds	r7, #32
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	2004b324 	.word	0x2004b324

08005240 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800524c:	2300      	movs	r3, #0
 800524e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005250:	e002      	b.n	8005258 <_EncodeStr+0x18>
    Len++;
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	3301      	adds	r3, #1
 8005256:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005258:	68ba      	ldr	r2, [r7, #8]
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	4413      	add	r3, r2
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1f6      	bne.n	8005252 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	429a      	cmp	r2, r3
 800526a:	d901      	bls.n	8005270 <_EncodeStr+0x30>
    Len = Limit;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	2bfe      	cmp	r3, #254	@ 0xfe
 8005274:	d806      	bhi.n	8005284 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	1c5a      	adds	r2, r3, #1
 800527a:	60fa      	str	r2, [r7, #12]
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	b2d2      	uxtb	r2, r2
 8005280:	701a      	strb	r2, [r3, #0]
 8005282:	e011      	b.n	80052a8 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	1c5a      	adds	r2, r3, #1
 8005288:	60fa      	str	r2, [r7, #12]
 800528a:	22ff      	movs	r2, #255	@ 0xff
 800528c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	1c5a      	adds	r2, r3, #1
 8005292:	60fa      	str	r2, [r7, #12]
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	0a19      	lsrs	r1, r3, #8
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	1c5a      	adds	r2, r3, #1
 80052a2:	60fa      	str	r2, [r7, #12]
 80052a4:	b2ca      	uxtb	r2, r1
 80052a6:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80052a8:	2300      	movs	r3, #0
 80052aa:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80052ac:	e00a      	b.n	80052c4 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	1c53      	adds	r3, r2, #1
 80052b2:	60bb      	str	r3, [r7, #8]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	1c59      	adds	r1, r3, #1
 80052b8:	60f9      	str	r1, [r7, #12]
 80052ba:	7812      	ldrb	r2, [r2, #0]
 80052bc:	701a      	strb	r2, [r3, #0]
    n++;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	3301      	adds	r3, #1
 80052c2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d3f0      	bcc.n	80052ae <_EncodeStr+0x6e>
  }
  return pPayload;
 80052cc:	68fb      	ldr	r3, [r7, #12]
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	371c      	adds	r7, #28
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	3304      	adds	r3, #4
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	370c      	adds	r7, #12
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
	...

080052f4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80052fa:	4b35      	ldr	r3, [pc, #212]	@ (80053d0 <_HandleIncomingPacket+0xdc>)
 80052fc:	7e1b      	ldrb	r3, [r3, #24]
 80052fe:	4618      	mov	r0, r3
 8005300:	1cfb      	adds	r3, r7, #3
 8005302:	2201      	movs	r2, #1
 8005304:	4619      	mov	r1, r3
 8005306:	f7ff fdab 	bl	8004e60 <SEGGER_RTT_ReadNoLock>
 800530a:	4603      	mov	r3, r0
 800530c:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	dd59      	ble.n	80053c8 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8005314:	78fb      	ldrb	r3, [r7, #3]
 8005316:	2b80      	cmp	r3, #128	@ 0x80
 8005318:	d032      	beq.n	8005380 <_HandleIncomingPacket+0x8c>
 800531a:	2b80      	cmp	r3, #128	@ 0x80
 800531c:	dc42      	bgt.n	80053a4 <_HandleIncomingPacket+0xb0>
 800531e:	2b07      	cmp	r3, #7
 8005320:	dc16      	bgt.n	8005350 <_HandleIncomingPacket+0x5c>
 8005322:	2b00      	cmp	r3, #0
 8005324:	dd3e      	ble.n	80053a4 <_HandleIncomingPacket+0xb0>
 8005326:	3b01      	subs	r3, #1
 8005328:	2b06      	cmp	r3, #6
 800532a:	d83b      	bhi.n	80053a4 <_HandleIncomingPacket+0xb0>
 800532c:	a201      	add	r2, pc, #4	@ (adr r2, 8005334 <_HandleIncomingPacket+0x40>)
 800532e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005332:	bf00      	nop
 8005334:	08005357 	.word	0x08005357
 8005338:	0800535d 	.word	0x0800535d
 800533c:	08005363 	.word	0x08005363
 8005340:	08005369 	.word	0x08005369
 8005344:	0800536f 	.word	0x0800536f
 8005348:	08005375 	.word	0x08005375
 800534c:	0800537b 	.word	0x0800537b
 8005350:	2b7f      	cmp	r3, #127	@ 0x7f
 8005352:	d034      	beq.n	80053be <_HandleIncomingPacket+0xca>
 8005354:	e026      	b.n	80053a4 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005356:	f000 ff43 	bl	80061e0 <SEGGER_SYSVIEW_Start>
      break;
 800535a:	e035      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800535c:	f000 fffc 	bl	8006358 <SEGGER_SYSVIEW_Stop>
      break;
 8005360:	e032      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005362:	f001 f9d5 	bl	8006710 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005366:	e02f      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005368:	f001 f99a 	bl	80066a0 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800536c:	e02c      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800536e:	f001 f819 	bl	80063a4 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005372:	e029      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005374:	f001 fc08 	bl	8006b88 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005378:	e026      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800537a:	f001 fbe7 	bl	8006b4c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800537e:	e023      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005380:	4b13      	ldr	r3, [pc, #76]	@ (80053d0 <_HandleIncomingPacket+0xdc>)
 8005382:	7e1b      	ldrb	r3, [r3, #24]
 8005384:	4618      	mov	r0, r3
 8005386:	1cfb      	adds	r3, r7, #3
 8005388:	2201      	movs	r2, #1
 800538a:	4619      	mov	r1, r3
 800538c:	f7ff fd68 	bl	8004e60 <SEGGER_RTT_ReadNoLock>
 8005390:	4603      	mov	r3, r0
 8005392:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	dd13      	ble.n	80053c2 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800539a:	78fb      	ldrb	r3, [r7, #3]
 800539c:	4618      	mov	r0, r3
 800539e:	f001 fb55 	bl	8006a4c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80053a2:	e00e      	b.n	80053c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80053a4:	78fb      	ldrb	r3, [r7, #3]
 80053a6:	b25b      	sxtb	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	da0c      	bge.n	80053c6 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80053ac:	4b08      	ldr	r3, [pc, #32]	@ (80053d0 <_HandleIncomingPacket+0xdc>)
 80053ae:	7e1b      	ldrb	r3, [r3, #24]
 80053b0:	4618      	mov	r0, r3
 80053b2:	1cfb      	adds	r3, r7, #3
 80053b4:	2201      	movs	r2, #1
 80053b6:	4619      	mov	r1, r3
 80053b8:	f7ff fd52 	bl	8004e60 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80053bc:	e003      	b.n	80053c6 <_HandleIncomingPacket+0xd2>
      break;
 80053be:	bf00      	nop
 80053c0:	e002      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
      break;
 80053c2:	bf00      	nop
 80053c4:	e000      	b.n	80053c8 <_HandleIncomingPacket+0xd4>
      break;
 80053c6:	bf00      	nop
    }
  }
}
 80053c8:	bf00      	nop
 80053ca:	3708      	adds	r7, #8
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	2004c7e4 	.word	0x2004c7e4

080053d4 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b08c      	sub	sp, #48	@ 0x30
 80053d8:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80053da:	2301      	movs	r3, #1
 80053dc:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80053de:	1d3b      	adds	r3, r7, #4
 80053e0:	3301      	adds	r3, #1
 80053e2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053e8:	4b32      	ldr	r3, [pc, #200]	@ (80054b4 <_TrySendOverflowPacket+0xe0>)
 80053ea:	695b      	ldr	r3, [r3, #20]
 80053ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053ee:	e00b      	b.n	8005408 <_TrySendOverflowPacket+0x34>
 80053f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053f6:	1c59      	adds	r1, r3, #1
 80053f8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80053fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	701a      	strb	r2, [r3, #0]
 8005402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005404:	09db      	lsrs	r3, r3, #7
 8005406:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540a:	2b7f      	cmp	r3, #127	@ 0x7f
 800540c:	d8f0      	bhi.n	80053f0 <_TrySendOverflowPacket+0x1c>
 800540e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005414:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	701a      	strb	r2, [r3, #0]
 800541a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800541c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800541e:	4b26      	ldr	r3, [pc, #152]	@ (80054b8 <_TrySendOverflowPacket+0xe4>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005424:	4b23      	ldr	r3, [pc, #140]	@ (80054b4 <_TrySendOverflowPacket+0xe0>)
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	69ba      	ldr	r2, [r7, #24]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	627b      	str	r3, [r7, #36]	@ 0x24
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	623b      	str	r3, [r7, #32]
 8005436:	e00b      	b.n	8005450 <_TrySendOverflowPacket+0x7c>
 8005438:	6a3b      	ldr	r3, [r7, #32]
 800543a:	b2da      	uxtb	r2, r3
 800543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543e:	1c59      	adds	r1, r3, #1
 8005440:	6279      	str	r1, [r7, #36]	@ 0x24
 8005442:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005446:	b2d2      	uxtb	r2, r2
 8005448:	701a      	strb	r2, [r3, #0]
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	09db      	lsrs	r3, r3, #7
 800544e:	623b      	str	r3, [r7, #32]
 8005450:	6a3b      	ldr	r3, [r7, #32]
 8005452:	2b7f      	cmp	r3, #127	@ 0x7f
 8005454:	d8f0      	bhi.n	8005438 <_TrySendOverflowPacket+0x64>
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005458:	1c5a      	adds	r2, r3, #1
 800545a:	627a      	str	r2, [r7, #36]	@ 0x24
 800545c:	6a3a      	ldr	r2, [r7, #32]
 800545e:	b2d2      	uxtb	r2, r2
 8005460:	701a      	strb	r2, [r3, #0]
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005466:	4b13      	ldr	r3, [pc, #76]	@ (80054b4 <_TrySendOverflowPacket+0xe0>)
 8005468:	785b      	ldrb	r3, [r3, #1]
 800546a:	4618      	mov	r0, r3
 800546c:	1d3b      	adds	r3, r7, #4
 800546e:	69fa      	ldr	r2, [r7, #28]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	461a      	mov	r2, r3
 8005474:	1d3b      	adds	r3, r7, #4
 8005476:	4619      	mov	r1, r3
 8005478:	f7fa fed2 	bl	8000220 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800547c:	4603      	mov	r3, r0
 800547e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8005480:	f7ff fabe 	bl	8004a00 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d009      	beq.n	800549e <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800548a:	4a0a      	ldr	r2, [pc, #40]	@ (80054b4 <_TrySendOverflowPacket+0xe0>)
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005490:	4b08      	ldr	r3, [pc, #32]	@ (80054b4 <_TrySendOverflowPacket+0xe0>)
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	3b01      	subs	r3, #1
 8005496:	b2da      	uxtb	r2, r3
 8005498:	4b06      	ldr	r3, [pc, #24]	@ (80054b4 <_TrySendOverflowPacket+0xe0>)
 800549a:	701a      	strb	r2, [r3, #0]
 800549c:	e004      	b.n	80054a8 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800549e:	4b05      	ldr	r3, [pc, #20]	@ (80054b4 <_TrySendOverflowPacket+0xe0>)
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	3301      	adds	r3, #1
 80054a4:	4a03      	ldr	r2, [pc, #12]	@ (80054b4 <_TrySendOverflowPacket+0xe0>)
 80054a6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80054a8:	693b      	ldr	r3, [r7, #16]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3730      	adds	r7, #48	@ 0x30
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	2004c7e4 	.word	0x2004c7e4
 80054b8:	e0001004 	.word	0xe0001004

080054bc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80054bc:	b580      	push	{r7, lr}
 80054be:	b08a      	sub	sp, #40	@ 0x28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80054c8:	4b6d      	ldr	r3, [pc, #436]	@ (8005680 <_SendPacket+0x1c4>)
 80054ca:	781b      	ldrb	r3, [r3, #0]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d010      	beq.n	80054f2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80054d0:	4b6b      	ldr	r3, [pc, #428]	@ (8005680 <_SendPacket+0x1c4>)
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f000 80a5 	beq.w	8005624 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80054da:	4b69      	ldr	r3, [pc, #420]	@ (8005680 <_SendPacket+0x1c4>)
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d109      	bne.n	80054f6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80054e2:	f7ff ff77 	bl	80053d4 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80054e6:	4b66      	ldr	r3, [pc, #408]	@ (8005680 <_SendPacket+0x1c4>)
 80054e8:	781b      	ldrb	r3, [r3, #0]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	f040 809c 	bne.w	8005628 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80054f0:	e001      	b.n	80054f6 <_SendPacket+0x3a>
    goto Send;
 80054f2:	bf00      	nop
 80054f4:	e000      	b.n	80054f8 <_SendPacket+0x3c>
Send:
 80054f6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b1f      	cmp	r3, #31
 80054fc:	d809      	bhi.n	8005512 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80054fe:	4b60      	ldr	r3, [pc, #384]	@ (8005680 <_SendPacket+0x1c4>)
 8005500:	69da      	ldr	r2, [r3, #28]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	fa22 f303 	lsr.w	r3, r2, r3
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	f040 808d 	bne.w	800562c <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b17      	cmp	r3, #23
 8005516:	d807      	bhi.n	8005528 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	3b01      	subs	r3, #1
 800551c:	60fb      	str	r3, [r7, #12]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	b2da      	uxtb	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	701a      	strb	r2, [r3, #0]
 8005526:	e03d      	b.n	80055a4 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	2b7f      	cmp	r3, #127	@ 0x7f
 8005534:	d912      	bls.n	800555c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	09da      	lsrs	r2, r3, #7
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	3b01      	subs	r3, #1
 800553e:	60fb      	str	r3, [r7, #12]
 8005540:	b2d2      	uxtb	r2, r2
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	b2db      	uxtb	r3, r3
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	3a01      	subs	r2, #1
 800554e:	60fa      	str	r2, [r7, #12]
 8005550:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005554:	b2da      	uxtb	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	701a      	strb	r2, [r3, #0]
 800555a:	e006      	b.n	800556a <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	3b01      	subs	r3, #1
 8005560:	60fb      	str	r3, [r7, #12]
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	b2da      	uxtb	r2, r3
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2b7f      	cmp	r3, #127	@ 0x7f
 800556e:	d912      	bls.n	8005596 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	09da      	lsrs	r2, r3, #7
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	3b01      	subs	r3, #1
 8005578:	60fb      	str	r3, [r7, #12]
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	b2db      	uxtb	r3, r3
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	3a01      	subs	r2, #1
 8005588:	60fa      	str	r2, [r7, #12]
 800558a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800558e:	b2da      	uxtb	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	701a      	strb	r2, [r3, #0]
 8005594:	e006      	b.n	80055a4 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	3b01      	subs	r3, #1
 800559a:	60fb      	str	r3, [r7, #12]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	b2da      	uxtb	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80055a4:	4b37      	ldr	r3, [pc, #220]	@ (8005684 <_SendPacket+0x1c8>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80055aa:	4b35      	ldr	r3, [pc, #212]	@ (8005680 <_SendPacket+0x1c4>)
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	69ba      	ldr	r2, [r7, #24]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	623b      	str	r3, [r7, #32]
 80055bc:	e00b      	b.n	80055d6 <_SendPacket+0x11a>
 80055be:	6a3b      	ldr	r3, [r7, #32]
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c4:	1c59      	adds	r1, r3, #1
 80055c6:	6279      	str	r1, [r7, #36]	@ 0x24
 80055c8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	701a      	strb	r2, [r3, #0]
 80055d0:	6a3b      	ldr	r3, [r7, #32]
 80055d2:	09db      	lsrs	r3, r3, #7
 80055d4:	623b      	str	r3, [r7, #32]
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80055da:	d8f0      	bhi.n	80055be <_SendPacket+0x102>
 80055dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055de:	1c5a      	adds	r2, r3, #1
 80055e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80055e2:	6a3a      	ldr	r2, [r7, #32]
 80055e4:	b2d2      	uxtb	r2, r2
 80055e6:	701a      	strb	r2, [r3, #0]
 80055e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ea:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80055ec:	4b24      	ldr	r3, [pc, #144]	@ (8005680 <_SendPacket+0x1c4>)
 80055ee:	785b      	ldrb	r3, [r3, #1]
 80055f0:	4618      	mov	r0, r3
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	461a      	mov	r2, r3
 80055fa:	68f9      	ldr	r1, [r7, #12]
 80055fc:	f7fa fe10 	bl	8000220 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005600:	4603      	mov	r3, r0
 8005602:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8005604:	f7ff f9fc 	bl	8004a00 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d003      	beq.n	8005616 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800560e:	4a1c      	ldr	r2, [pc, #112]	@ (8005680 <_SendPacket+0x1c4>)
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	60d3      	str	r3, [r2, #12]
 8005614:	e00b      	b.n	800562e <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005616:	4b1a      	ldr	r3, [pc, #104]	@ (8005680 <_SendPacket+0x1c4>)
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	3301      	adds	r3, #1
 800561c:	b2da      	uxtb	r2, r3
 800561e:	4b18      	ldr	r3, [pc, #96]	@ (8005680 <_SendPacket+0x1c4>)
 8005620:	701a      	strb	r2, [r3, #0]
 8005622:	e004      	b.n	800562e <_SendPacket+0x172>
    goto SendDone;
 8005624:	bf00      	nop
 8005626:	e002      	b.n	800562e <_SendPacket+0x172>
      goto SendDone;
 8005628:	bf00      	nop
 800562a:	e000      	b.n	800562e <_SendPacket+0x172>
      goto SendDone;
 800562c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800562e:	4b14      	ldr	r3, [pc, #80]	@ (8005680 <_SendPacket+0x1c4>)
 8005630:	7e1b      	ldrb	r3, [r3, #24]
 8005632:	4619      	mov	r1, r3
 8005634:	4a14      	ldr	r2, [pc, #80]	@ (8005688 <_SendPacket+0x1cc>)
 8005636:	460b      	mov	r3, r1
 8005638:	005b      	lsls	r3, r3, #1
 800563a:	440b      	add	r3, r1
 800563c:	00db      	lsls	r3, r3, #3
 800563e:	4413      	add	r3, r2
 8005640:	336c      	adds	r3, #108	@ 0x6c
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	4b0e      	ldr	r3, [pc, #56]	@ (8005680 <_SendPacket+0x1c4>)
 8005646:	7e1b      	ldrb	r3, [r3, #24]
 8005648:	4618      	mov	r0, r3
 800564a:	490f      	ldr	r1, [pc, #60]	@ (8005688 <_SendPacket+0x1cc>)
 800564c:	4603      	mov	r3, r0
 800564e:	005b      	lsls	r3, r3, #1
 8005650:	4403      	add	r3, r0
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	440b      	add	r3, r1
 8005656:	3370      	adds	r3, #112	@ 0x70
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	429a      	cmp	r2, r3
 800565c:	d00b      	beq.n	8005676 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800565e:	4b08      	ldr	r3, [pc, #32]	@ (8005680 <_SendPacket+0x1c4>)
 8005660:	789b      	ldrb	r3, [r3, #2]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d107      	bne.n	8005676 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005666:	4b06      	ldr	r3, [pc, #24]	@ (8005680 <_SendPacket+0x1c4>)
 8005668:	2201      	movs	r2, #1
 800566a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800566c:	f7ff fe42 	bl	80052f4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005670:	4b03      	ldr	r3, [pc, #12]	@ (8005680 <_SendPacket+0x1c4>)
 8005672:	2200      	movs	r2, #0
 8005674:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005676:	bf00      	nop
 8005678:	3728      	adds	r7, #40	@ 0x28
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	2004c7e4 	.word	0x2004c7e4
 8005684:	e0001004 	.word	0xe0001004
 8005688:	2004b324 	.word	0x2004b324

0800568c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800568c:	b580      	push	{r7, lr}
 800568e:	b08a      	sub	sp, #40	@ 0x28
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	460b      	mov	r3, r1
 8005696:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	691b      	ldr	r3, [r3, #16]
 800569c:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	3301      	adds	r3, #1
 80056a2:	2b80      	cmp	r3, #128	@ 0x80
 80056a4:	d80a      	bhi.n	80056bc <_StoreChar+0x30>
    *(p->pPayload++) = c;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	1c59      	adds	r1, r3, #1
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	6051      	str	r1, [r2, #4]
 80056b0:	78fa      	ldrb	r2, [r7, #3]
 80056b2:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	1c5a      	adds	r2, r3, #1
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	691b      	ldr	r3, [r3, #16]
 80056c0:	2b80      	cmp	r3, #128	@ 0x80
 80056c2:	d15a      	bne.n	800577a <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	691a      	ldr	r2, [r3, #16]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	b2d2      	uxtb	r2, r2
 80056ce:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	627b      	str	r3, [r7, #36]	@ 0x24
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	623b      	str	r3, [r7, #32]
 80056e4:	e00b      	b.n	80056fe <_StoreChar+0x72>
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	b2da      	uxtb	r2, r3
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	1c59      	adds	r1, r3, #1
 80056ee:	6279      	str	r1, [r7, #36]	@ 0x24
 80056f0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80056f4:	b2d2      	uxtb	r2, r2
 80056f6:	701a      	strb	r2, [r3, #0]
 80056f8:	6a3b      	ldr	r3, [r7, #32]
 80056fa:	09db      	lsrs	r3, r3, #7
 80056fc:	623b      	str	r3, [r7, #32]
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	2b7f      	cmp	r3, #127	@ 0x7f
 8005702:	d8f0      	bhi.n	80056e6 <_StoreChar+0x5a>
 8005704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005706:	1c5a      	adds	r2, r3, #1
 8005708:	627a      	str	r2, [r7, #36]	@ 0x24
 800570a:	6a3a      	ldr	r2, [r7, #32]
 800570c:	b2d2      	uxtb	r2, r2
 800570e:	701a      	strb	r2, [r3, #0]
 8005710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005712:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	61fb      	str	r3, [r7, #28]
 8005718:	2300      	movs	r3, #0
 800571a:	61bb      	str	r3, [r7, #24]
 800571c:	e00b      	b.n	8005736 <_StoreChar+0xaa>
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	b2da      	uxtb	r2, r3
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	1c59      	adds	r1, r3, #1
 8005726:	61f9      	str	r1, [r7, #28]
 8005728:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800572c:	b2d2      	uxtb	r2, r2
 800572e:	701a      	strb	r2, [r3, #0]
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	09db      	lsrs	r3, r3, #7
 8005734:	61bb      	str	r3, [r7, #24]
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	2b7f      	cmp	r3, #127	@ 0x7f
 800573a:	d8f0      	bhi.n	800571e <_StoreChar+0x92>
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	1c5a      	adds	r2, r3, #1
 8005740:	61fa      	str	r2, [r7, #28]
 8005742:	69ba      	ldr	r2, [r7, #24]
 8005744:	b2d2      	uxtb	r2, r2
 8005746:	701a      	strb	r2, [r3, #0]
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	221a      	movs	r2, #26
 8005752:	6939      	ldr	r1, [r7, #16]
 8005754:	4618      	mov	r0, r3
 8005756:	f7ff feb1 	bl	80054bc <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4618      	mov	r0, r3
 8005760:	f7ff fdbb 	bl	80052da <_PreparePacket>
 8005764:	4602      	mov	r2, r0
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	1c5a      	adds	r2, r3, #1
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	611a      	str	r2, [r3, #16]
  }
}
 800577a:	bf00      	nop
 800577c:	3728      	adds	r7, #40	@ 0x28
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005784:	b580      	push	{r7, lr}
 8005786:	b08a      	sub	sp, #40	@ 0x28
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8005796:	2301      	movs	r3, #1
 8005798:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800579a:	2301      	movs	r3, #1
 800579c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800579e:	e007      	b.n	80057b0 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80057a0:	6a3a      	ldr	r2, [r7, #32]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a8:	623b      	str	r3, [r7, #32]
    Width++;
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	3301      	adds	r3, #1
 80057ae:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80057b0:	6a3a      	ldr	r2, [r7, #32]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d2f3      	bcs.n	80057a0 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d901      	bls.n	80057c4 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80057c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d000      	beq.n	80057d0 <_PrintUnsigned+0x4c>
 80057ce:	e01f      	b.n	8005810 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 80057d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d01c      	beq.n	8005810 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80057d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057d8:	f003 0302 	and.w	r3, r3, #2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <_PrintUnsigned+0x68>
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d102      	bne.n	80057ec <_PrintUnsigned+0x68>
        c = '0';
 80057e6:	2330      	movs	r3, #48	@ 0x30
 80057e8:	76fb      	strb	r3, [r7, #27]
 80057ea:	e001      	b.n	80057f0 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 80057ec:	2320      	movs	r3, #32
 80057ee:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80057f0:	e007      	b.n	8005802 <_PrintUnsigned+0x7e>
        FieldWidth--;
 80057f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f4:	3b01      	subs	r3, #1
 80057f6:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 80057f8:	7efb      	ldrb	r3, [r7, #27]
 80057fa:	4619      	mov	r1, r3
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f7ff ff45 	bl	800568c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <_PrintUnsigned+0x8c>
 8005808:	69fa      	ldr	r2, [r7, #28]
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	429a      	cmp	r2, r3
 800580e:	d3f0      	bcc.n	80057f2 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	2b01      	cmp	r3, #1
 8005814:	d903      	bls.n	800581e <_PrintUnsigned+0x9a>
      NumDigits--;
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	3b01      	subs	r3, #1
 800581a:	603b      	str	r3, [r7, #0]
 800581c:	e009      	b.n	8005832 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005822:	fbb2 f3f3 	udiv	r3, r2, r3
 8005826:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	429a      	cmp	r2, r3
 800582e:	d200      	bcs.n	8005832 <_PrintUnsigned+0xae>
        break;
 8005830:	e005      	b.n	800583e <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 8005832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	fb02 f303 	mul.w	r3, r2, r3
 800583a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800583c:	e7e8      	b.n	8005810 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005842:	fbb2 f3f3 	udiv	r3, r2, r3
 8005846:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800584c:	fb02 f303 	mul.w	r3, r2, r3
 8005850:	68ba      	ldr	r2, [r7, #8]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8005856:	4a15      	ldr	r2, [pc, #84]	@ (80058ac <_PrintUnsigned+0x128>)
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	4413      	add	r3, r2
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	4619      	mov	r1, r3
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f7ff ff13 	bl	800568c <_StoreChar>
    Digit /= Base;
 8005866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	fbb2 f3f3 	udiv	r3, r2, r3
 800586e:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 8005870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1e3      	bne.n	800583e <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b00      	cmp	r3, #0
 800587e:	d011      	beq.n	80058a4 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 8005880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00e      	beq.n	80058a4 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005886:	e006      	b.n	8005896 <_PrintUnsigned+0x112>
        FieldWidth--;
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	3b01      	subs	r3, #1
 800588c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800588e:	2120      	movs	r1, #32
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f7ff fefb 	bl	800568c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005898:	2b00      	cmp	r3, #0
 800589a:	d003      	beq.n	80058a4 <_PrintUnsigned+0x120>
 800589c:	69fa      	ldr	r2, [r7, #28]
 800589e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d3f1      	bcc.n	8005888 <_PrintUnsigned+0x104>
      }
    }
  }
}
 80058a4:	bf00      	nop
 80058a6:	3728      	adds	r7, #40	@ 0x28
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	0800783c 	.word	0x0800783c

080058b0 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b088      	sub	sp, #32
 80058b4:	af02      	add	r7, sp, #8
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
 80058bc:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	bfb8      	it	lt
 80058c4:	425b      	neglt	r3, r3
 80058c6:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80058c8:	2301      	movs	r3, #1
 80058ca:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80058cc:	e007      	b.n	80058de <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	693a      	ldr	r2, [r7, #16]
 80058d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80058d6:	613b      	str	r3, [r7, #16]
    Width++;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	3301      	adds	r3, #1
 80058dc:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	daf3      	bge.n	80058ce <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80058e6:	683a      	ldr	r2, [r7, #0]
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d901      	bls.n	80058f2 <_PrintInt+0x42>
    Width = NumDigits;
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80058f2:	6a3b      	ldr	r3, [r7, #32]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00a      	beq.n	800590e <_PrintInt+0x5e>
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	db04      	blt.n	8005908 <_PrintInt+0x58>
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	d002      	beq.n	800590e <_PrintInt+0x5e>
    FieldWidth--;
 8005908:	6a3b      	ldr	r3, [r7, #32]
 800590a:	3b01      	subs	r3, #1
 800590c:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <_PrintInt+0x6e>
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d016      	beq.n	800594c <_PrintInt+0x9c>
 800591e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	2b00      	cmp	r3, #0
 8005926:	d111      	bne.n	800594c <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00e      	beq.n	800594c <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800592e:	e006      	b.n	800593e <_PrintInt+0x8e>
        FieldWidth--;
 8005930:	6a3b      	ldr	r3, [r7, #32]
 8005932:	3b01      	subs	r3, #1
 8005934:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8005936:	2120      	movs	r1, #32
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f7ff fea7 	bl	800568c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800593e:	6a3b      	ldr	r3, [r7, #32]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d003      	beq.n	800594c <_PrintInt+0x9c>
 8005944:	697a      	ldr	r2, [r7, #20]
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	429a      	cmp	r2, r3
 800594a:	d3f1      	bcc.n	8005930 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	2b00      	cmp	r3, #0
 8005950:	da07      	bge.n	8005962 <_PrintInt+0xb2>
    v = -v;
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	425b      	negs	r3, r3
 8005956:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8005958:	212d      	movs	r1, #45	@ 0x2d
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f7ff fe96 	bl	800568c <_StoreChar>
 8005960:	e008      	b.n	8005974 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	f003 0304 	and.w	r3, r3, #4
 8005968:	2b00      	cmp	r3, #0
 800596a:	d003      	beq.n	8005974 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800596c:	212b      	movs	r1, #43	@ 0x2b
 800596e:	68f8      	ldr	r0, [r7, #12]
 8005970:	f7ff fe8c 	bl	800568c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d019      	beq.n	80059b2 <_PrintInt+0x102>
 800597e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005980:	f003 0301 	and.w	r3, r3, #1
 8005984:	2b00      	cmp	r3, #0
 8005986:	d114      	bne.n	80059b2 <_PrintInt+0x102>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d111      	bne.n	80059b2 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00e      	beq.n	80059b2 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005994:	e006      	b.n	80059a4 <_PrintInt+0xf4>
        FieldWidth--;
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	3b01      	subs	r3, #1
 800599a:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800599c:	2130      	movs	r1, #48	@ 0x30
 800599e:	68f8      	ldr	r0, [r7, #12]
 80059a0:	f7ff fe74 	bl	800568c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059a4:	6a3b      	ldr	r3, [r7, #32]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d003      	beq.n	80059b2 <_PrintInt+0x102>
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d3f1      	bcc.n	8005996 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 80059b2:	68b9      	ldr	r1, [r7, #8]
 80059b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b6:	9301      	str	r3, [sp, #4]
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	9300      	str	r3, [sp, #0]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f7ff fedf 	bl	8005784 <_PrintUnsigned>
}
 80059c6:	bf00      	nop
 80059c8:	3718      	adds	r7, #24
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
	...

080059d0 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b098      	sub	sp, #96	@ 0x60
 80059d4:	af02      	add	r7, sp, #8
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80059dc:	f3ef 8311 	mrs	r3, BASEPRI
 80059e0:	f04f 0120 	mov.w	r1, #32
 80059e4:	f381 8811 	msr	BASEPRI, r1
 80059e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80059ea:	48b7      	ldr	r0, [pc, #732]	@ (8005cc8 <_VPrintTarget+0x2f8>)
 80059ec:	f7ff fc75 	bl	80052da <_PreparePacket>
 80059f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80059f2:	4bb5      	ldr	r3, [pc, #724]	@ (8005cc8 <_VPrintTarget+0x2f8>)
 80059f4:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 80059f6:	2300      	movs	r3, #0
 80059f8:	627b      	str	r3, [r7, #36]	@ 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 80059fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059fc:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	3301      	adds	r3, #1
 8005a02:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	3301      	adds	r3, #1
 8005a14:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8005a16:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f000 8183 	beq.w	8005d26 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8005a20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005a24:	2b25      	cmp	r3, #37	@ 0x25
 8005a26:	f040 8170 	bne.w	8005d0a <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 8005a3a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005a3e:	3b23      	subs	r3, #35	@ 0x23
 8005a40:	2b0d      	cmp	r3, #13
 8005a42:	d83f      	bhi.n	8005ac4 <_VPrintTarget+0xf4>
 8005a44:	a201      	add	r2, pc, #4	@ (adr r2, 8005a4c <_VPrintTarget+0x7c>)
 8005a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4a:	bf00      	nop
 8005a4c:	08005ab5 	.word	0x08005ab5
 8005a50:	08005ac5 	.word	0x08005ac5
 8005a54:	08005ac5 	.word	0x08005ac5
 8005a58:	08005ac5 	.word	0x08005ac5
 8005a5c:	08005ac5 	.word	0x08005ac5
 8005a60:	08005ac5 	.word	0x08005ac5
 8005a64:	08005ac5 	.word	0x08005ac5
 8005a68:	08005ac5 	.word	0x08005ac5
 8005a6c:	08005aa5 	.word	0x08005aa5
 8005a70:	08005ac5 	.word	0x08005ac5
 8005a74:	08005a85 	.word	0x08005a85
 8005a78:	08005ac5 	.word	0x08005ac5
 8005a7c:	08005ac5 	.word	0x08005ac5
 8005a80:	08005a95 	.word	0x08005a95
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005a84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a86:	f043 0301 	orr.w	r3, r3, #1
 8005a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	60fb      	str	r3, [r7, #12]
 8005a92:	e01a      	b.n	8005aca <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005a94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a96:	f043 0302 	orr.w	r3, r3, #2
 8005a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	e012      	b.n	8005aca <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005aa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005aa6:	f043 0304 	orr.w	r3, r3, #4
 8005aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	60fb      	str	r3, [r7, #12]
 8005ab2:	e00a      	b.n	8005aca <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005ab4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ab6:	f043 0308 	orr.w	r3, r3, #8
 8005aba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	60fb      	str	r3, [r7, #12]
 8005ac2:	e002      	b.n	8005aca <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ac8:	bf00      	nop
        }
      } while (v);
 8005aca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1b0      	bne.n	8005a32 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 8005adc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005ae0:	2b2f      	cmp	r3, #47	@ 0x2f
 8005ae2:	d912      	bls.n	8005b0a <_VPrintTarget+0x13a>
 8005ae4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005ae8:	2b39      	cmp	r3, #57	@ 0x39
 8005aea:	d80e      	bhi.n	8005b0a <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	3301      	adds	r3, #1
 8005af0:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8005af2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005af4:	4613      	mov	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4413      	add	r3, r2
 8005afa:	005b      	lsls	r3, r3, #1
 8005afc:	461a      	mov	r2, r3
 8005afe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b02:	4413      	add	r3, r2
 8005b04:	3b30      	subs	r3, #48	@ 0x30
 8005b06:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 8005b08:	e7e4      	b.n	8005ad4 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 8005b16:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b1c:	d11d      	bne.n	8005b5a <_VPrintTarget+0x18a>
        sFormat++;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3301      	adds	r3, #1
 8005b22:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8005b2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b30:	2b2f      	cmp	r3, #47	@ 0x2f
 8005b32:	d912      	bls.n	8005b5a <_VPrintTarget+0x18a>
 8005b34:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b38:	2b39      	cmp	r3, #57	@ 0x39
 8005b3a:	d80e      	bhi.n	8005b5a <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8005b42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b44:	4613      	mov	r3, r2
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	4413      	add	r3, r2
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b52:	4413      	add	r3, r2
 8005b54:	3b30      	subs	r3, #48	@ 0x30
 8005b56:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 8005b58:	e7e4      	b.n	8005b24 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005b62:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b66:	2b6c      	cmp	r3, #108	@ 0x6c
 8005b68:	d003      	beq.n	8005b72 <_VPrintTarget+0x1a2>
 8005b6a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b6e:	2b68      	cmp	r3, #104	@ 0x68
 8005b70:	d107      	bne.n	8005b82 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005b80:	e7ef      	b.n	8005b62 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005b82:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b86:	2b25      	cmp	r3, #37	@ 0x25
 8005b88:	f000 80b3 	beq.w	8005cf2 <_VPrintTarget+0x322>
 8005b8c:	2b25      	cmp	r3, #37	@ 0x25
 8005b8e:	f2c0 80b7 	blt.w	8005d00 <_VPrintTarget+0x330>
 8005b92:	2b78      	cmp	r3, #120	@ 0x78
 8005b94:	f300 80b4 	bgt.w	8005d00 <_VPrintTarget+0x330>
 8005b98:	2b58      	cmp	r3, #88	@ 0x58
 8005b9a:	f2c0 80b1 	blt.w	8005d00 <_VPrintTarget+0x330>
 8005b9e:	3b58      	subs	r3, #88	@ 0x58
 8005ba0:	2b20      	cmp	r3, #32
 8005ba2:	f200 80ad 	bhi.w	8005d00 <_VPrintTarget+0x330>
 8005ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8005bac <_VPrintTarget+0x1dc>)
 8005ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bac:	08005ca3 	.word	0x08005ca3
 8005bb0:	08005d01 	.word	0x08005d01
 8005bb4:	08005d01 	.word	0x08005d01
 8005bb8:	08005d01 	.word	0x08005d01
 8005bbc:	08005d01 	.word	0x08005d01
 8005bc0:	08005d01 	.word	0x08005d01
 8005bc4:	08005d01 	.word	0x08005d01
 8005bc8:	08005d01 	.word	0x08005d01
 8005bcc:	08005d01 	.word	0x08005d01
 8005bd0:	08005d01 	.word	0x08005d01
 8005bd4:	08005d01 	.word	0x08005d01
 8005bd8:	08005c31 	.word	0x08005c31
 8005bdc:	08005c57 	.word	0x08005c57
 8005be0:	08005d01 	.word	0x08005d01
 8005be4:	08005d01 	.word	0x08005d01
 8005be8:	08005d01 	.word	0x08005d01
 8005bec:	08005d01 	.word	0x08005d01
 8005bf0:	08005d01 	.word	0x08005d01
 8005bf4:	08005d01 	.word	0x08005d01
 8005bf8:	08005d01 	.word	0x08005d01
 8005bfc:	08005d01 	.word	0x08005d01
 8005c00:	08005d01 	.word	0x08005d01
 8005c04:	08005d01 	.word	0x08005d01
 8005c08:	08005d01 	.word	0x08005d01
 8005c0c:	08005ccd 	.word	0x08005ccd
 8005c10:	08005d01 	.word	0x08005d01
 8005c14:	08005d01 	.word	0x08005d01
 8005c18:	08005d01 	.word	0x08005d01
 8005c1c:	08005d01 	.word	0x08005d01
 8005c20:	08005c7d 	.word	0x08005c7d
 8005c24:	08005d01 	.word	0x08005d01
 8005c28:	08005d01 	.word	0x08005d01
 8005c2c:	08005ca3 	.word	0x08005ca3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	1d19      	adds	r1, r3, #4
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	6011      	str	r1, [r2, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 8005c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        _StoreChar(&BufferDesc, c0);
 8005c44:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005c48:	f107 0314 	add.w	r3, r7, #20
 8005c4c:	4611      	mov	r1, r2
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f7ff fd1c 	bl	800568c <_StoreChar>
        break;
 8005c54:	e055      	b.n	8005d02 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	1d19      	adds	r1, r3, #4
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	6011      	str	r1, [r2, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005c64:	f107 0014 	add.w	r0, r7, #20
 8005c68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c6a:	9301      	str	r3, [sp, #4]
 8005c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c6e:	9300      	str	r3, [sp, #0]
 8005c70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c72:	220a      	movs	r2, #10
 8005c74:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005c76:	f7ff fe1b 	bl	80058b0 <_PrintInt>
        break;
 8005c7a:	e042      	b.n	8005d02 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	1d19      	adds	r1, r3, #4
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6011      	str	r1, [r2, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005c8a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005c8c:	f107 0014 	add.w	r0, r7, #20
 8005c90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c92:	9301      	str	r3, [sp, #4]
 8005c94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c9a:	220a      	movs	r2, #10
 8005c9c:	f7ff fd72 	bl	8005784 <_PrintUnsigned>
        break;
 8005ca0:	e02f      	b.n	8005d02 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	1d19      	adds	r1, r3, #4
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	6011      	str	r1, [r2, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005cb0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005cb2:	f107 0014 	add.w	r0, r7, #20
 8005cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cb8:	9301      	str	r3, [sp, #4]
 8005cba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cbc:	9300      	str	r3, [sp, #0]
 8005cbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cc0:	2210      	movs	r2, #16
 8005cc2:	f7ff fd5f 	bl	8005784 <_PrintUnsigned>
        break;
 8005cc6:	e01c      	b.n	8005d02 <_VPrintTarget+0x332>
 8005cc8:	2004c814 	.word	0x2004c814
      case 'p':
        v = va_arg(*pParamList, int);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	1d19      	adds	r1, r3, #4
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	6011      	str	r1, [r2, #0]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005cda:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005cdc:	f107 0014 	add.w	r0, r7, #20
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	9301      	str	r3, [sp, #4]
 8005ce4:	2308      	movs	r3, #8
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	2308      	movs	r3, #8
 8005cea:	2210      	movs	r2, #16
 8005cec:	f7ff fd4a 	bl	8005784 <_PrintUnsigned>
        break;
 8005cf0:	e007      	b.n	8005d02 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8005cf2:	f107 0314 	add.w	r3, r7, #20
 8005cf6:	2125      	movs	r1, #37	@ 0x25
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7ff fcc7 	bl	800568c <_StoreChar>
        break;
 8005cfe:	e000      	b.n	8005d02 <_VPrintTarget+0x332>
      default:
        break;
 8005d00:	bf00      	nop
      }
      sFormat++;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	3301      	adds	r3, #1
 8005d06:	60fb      	str	r3, [r7, #12]
 8005d08:	e007      	b.n	8005d1a <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8005d0a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8005d0e:	f107 0314 	add.w	r3, r7, #20
 8005d12:	4611      	mov	r1, r2
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7ff fcb9 	bl	800568c <_StoreChar>
    }
  } while (*sFormat);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f47f ae72 	bne.w	8005a08 <_VPrintTarget+0x38>
 8005d24:	e000      	b.n	8005d28 <_VPrintTarget+0x358>
      break;
 8005d26:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d041      	beq.n	8005db2 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8005d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d3a:	6a3b      	ldr	r3, [r7, #32]
 8005d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d3e:	e00b      	b.n	8005d58 <_VPrintTarget+0x388>
 8005d40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d42:	b2da      	uxtb	r2, r3
 8005d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d46:	1c59      	adds	r1, r3, #1
 8005d48:	6439      	str	r1, [r7, #64]	@ 0x40
 8005d4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d4e:	b2d2      	uxtb	r2, r2
 8005d50:	701a      	strb	r2, [r3, #0]
 8005d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d54:	09db      	lsrs	r3, r3, #7
 8005d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d5c:	d8f0      	bhi.n	8005d40 <_VPrintTarget+0x370>
 8005d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d60:	1c5a      	adds	r2, r3, #1
 8005d62:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d66:	b2d2      	uxtb	r2, r2
 8005d68:	701a      	strb	r2, [r3, #0]
 8005d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d6c:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d72:	2300      	movs	r3, #0
 8005d74:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d76:	e00b      	b.n	8005d90 <_VPrintTarget+0x3c0>
 8005d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d7a:	b2da      	uxtb	r2, r3
 8005d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7e:	1c59      	adds	r1, r3, #1
 8005d80:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d82:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d86:	b2d2      	uxtb	r2, r2
 8005d88:	701a      	strb	r2, [r3, #0]
 8005d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d8c:	09db      	lsrs	r3, r3, #7
 8005d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d92:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d94:	d8f0      	bhi.n	8005d78 <_VPrintTarget+0x3a8>
 8005d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d98:	1c5a      	adds	r2, r3, #1
 8005d9a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005d9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d9e:	b2d2      	uxtb	r2, r2
 8005da0:	701a      	strb	r2, [r3, #0]
 8005da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da4:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	69b9      	ldr	r1, [r7, #24]
 8005daa:	221a      	movs	r2, #26
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7ff fb85 	bl	80054bc <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db4:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005db8:	bf00      	nop
 8005dba:	3758      	adds	r7, #88	@ 0x58
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b086      	sub	sp, #24
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005dce:	2300      	movs	r3, #0
 8005dd0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005dd4:	4917      	ldr	r1, [pc, #92]	@ (8005e34 <SEGGER_SYSVIEW_Init+0x74>)
 8005dd6:	4818      	ldr	r0, [pc, #96]	@ (8005e38 <SEGGER_SYSVIEW_Init+0x78>)
 8005dd8:	f7ff f93e 	bl	8005058 <SEGGER_RTT_AllocUpBuffer>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	4b16      	ldr	r3, [pc, #88]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005de2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005de4:	4b15      	ldr	r3, [pc, #84]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005de6:	785a      	ldrb	r2, [r3, #1]
 8005de8:	4b14      	ldr	r3, [pc, #80]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005dea:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005dec:	4b13      	ldr	r3, [pc, #76]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005dee:	7e1b      	ldrb	r3, [r3, #24]
 8005df0:	4618      	mov	r0, r3
 8005df2:	2300      	movs	r3, #0
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	2308      	movs	r3, #8
 8005df8:	4a11      	ldr	r2, [pc, #68]	@ (8005e40 <SEGGER_SYSVIEW_Init+0x80>)
 8005dfa:	490f      	ldr	r1, [pc, #60]	@ (8005e38 <SEGGER_SYSVIEW_Init+0x78>)
 8005dfc:	f7ff f9b0 	bl	8005160 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005e00:	4b0e      	ldr	r3, [pc, #56]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005e02:	2200      	movs	r2, #0
 8005e04:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005e06:	4b0f      	ldr	r3, [pc, #60]	@ (8005e44 <SEGGER_SYSVIEW_Init+0x84>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a0c      	ldr	r2, [pc, #48]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005e0c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005e0e:	4a0b      	ldr	r2, [pc, #44]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005e14:	4a09      	ldr	r2, [pc, #36]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005e1a:	4a08      	ldr	r2, [pc, #32]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005e20:	4a06      	ldr	r2, [pc, #24]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005e26:	4b05      	ldr	r3, [pc, #20]	@ (8005e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005e2c:	bf00      	nop
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	2004b7dc 	.word	0x2004b7dc
 8005e38:	08007804 	.word	0x08007804
 8005e3c:	2004c7e4 	.word	0x2004c7e4
 8005e40:	2004c7dc 	.word	0x2004c7dc
 8005e44:	e0001004 	.word	0xe0001004

08005e48 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005e50:	4a04      	ldr	r2, [pc, #16]	@ (8005e64 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6113      	str	r3, [r2, #16]
}
 8005e56:	bf00      	nop
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	2004c7e4 	.word	0x2004c7e4

08005e68 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005e70:	f3ef 8311 	mrs	r3, BASEPRI
 8005e74:	f04f 0120 	mov.w	r1, #32
 8005e78:	f381 8811 	msr	BASEPRI, r1
 8005e7c:	60fb      	str	r3, [r7, #12]
 8005e7e:	4808      	ldr	r0, [pc, #32]	@ (8005ea0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005e80:	f7ff fa2b 	bl	80052da <_PreparePacket>
 8005e84:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	68b9      	ldr	r1, [r7, #8]
 8005e8a:	68b8      	ldr	r0, [r7, #8]
 8005e8c:	f7ff fb16 	bl	80054bc <_SendPacket>
  RECORD_END();
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f383 8811 	msr	BASEPRI, r3
}
 8005e96:	bf00      	nop
 8005e98:	3710      	adds	r7, #16
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	2004c814 	.word	0x2004c814

08005ea4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b088      	sub	sp, #32
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005eae:	f3ef 8311 	mrs	r3, BASEPRI
 8005eb2:	f04f 0120 	mov.w	r1, #32
 8005eb6:	f381 8811 	msr	BASEPRI, r1
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	4816      	ldr	r0, [pc, #88]	@ (8005f18 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005ebe:	f7ff fa0c 	bl	80052da <_PreparePacket>
 8005ec2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	61bb      	str	r3, [r7, #24]
 8005ed0:	e00b      	b.n	8005eea <SEGGER_SYSVIEW_RecordU32+0x46>
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	1c59      	adds	r1, r3, #1
 8005eda:	61f9      	str	r1, [r7, #28]
 8005edc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005ee0:	b2d2      	uxtb	r2, r2
 8005ee2:	701a      	strb	r2, [r3, #0]
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	09db      	lsrs	r3, r3, #7
 8005ee8:	61bb      	str	r3, [r7, #24]
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	2b7f      	cmp	r3, #127	@ 0x7f
 8005eee:	d8f0      	bhi.n	8005ed2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	1c5a      	adds	r2, r3, #1
 8005ef4:	61fa      	str	r2, [r7, #28]
 8005ef6:	69ba      	ldr	r2, [r7, #24]
 8005ef8:	b2d2      	uxtb	r2, r2
 8005efa:	701a      	strb	r2, [r3, #0]
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	68f9      	ldr	r1, [r7, #12]
 8005f04:	6938      	ldr	r0, [r7, #16]
 8005f06:	f7ff fad9 	bl	80054bc <_SendPacket>
  RECORD_END();
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	f383 8811 	msr	BASEPRI, r3
}
 8005f10:	bf00      	nop
 8005f12:	3720      	adds	r7, #32
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	2004c814 	.word	0x2004c814

08005f1c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b08c      	sub	sp, #48	@ 0x30
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005f28:	f3ef 8311 	mrs	r3, BASEPRI
 8005f2c:	f04f 0120 	mov.w	r1, #32
 8005f30:	f381 8811 	msr	BASEPRI, r1
 8005f34:	61fb      	str	r3, [r7, #28]
 8005f36:	4825      	ldr	r0, [pc, #148]	@ (8005fcc <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005f38:	f7ff f9cf 	bl	80052da <_PreparePacket>
 8005f3c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f4a:	e00b      	b.n	8005f64 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f4e:	b2da      	uxtb	r2, r3
 8005f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f52:	1c59      	adds	r1, r3, #1
 8005f54:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005f56:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005f5a:	b2d2      	uxtb	r2, r2
 8005f5c:	701a      	strb	r2, [r3, #0]
 8005f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f60:	09db      	lsrs	r3, r3, #7
 8005f62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f66:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f68:	d8f0      	bhi.n	8005f4c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6c:	1c5a      	adds	r2, r3, #1
 8005f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f72:	b2d2      	uxtb	r2, r2
 8005f74:	701a      	strb	r2, [r3, #0]
 8005f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f78:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	623b      	str	r3, [r7, #32]
 8005f82:	e00b      	b.n	8005f9c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005f84:	6a3b      	ldr	r3, [r7, #32]
 8005f86:	b2da      	uxtb	r2, r3
 8005f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8a:	1c59      	adds	r1, r3, #1
 8005f8c:	6279      	str	r1, [r7, #36]	@ 0x24
 8005f8e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005f92:	b2d2      	uxtb	r2, r2
 8005f94:	701a      	strb	r2, [r3, #0]
 8005f96:	6a3b      	ldr	r3, [r7, #32]
 8005f98:	09db      	lsrs	r3, r3, #7
 8005f9a:	623b      	str	r3, [r7, #32]
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005fa0:	d8f0      	bhi.n	8005f84 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa4:	1c5a      	adds	r2, r3, #1
 8005fa6:	627a      	str	r2, [r7, #36]	@ 0x24
 8005fa8:	6a3a      	ldr	r2, [r7, #32]
 8005faa:	b2d2      	uxtb	r2, r2
 8005fac:	701a      	strb	r2, [r3, #0]
 8005fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	6979      	ldr	r1, [r7, #20]
 8005fb6:	69b8      	ldr	r0, [r7, #24]
 8005fb8:	f7ff fa80 	bl	80054bc <_SendPacket>
  RECORD_END();
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	f383 8811 	msr	BASEPRI, r3
}
 8005fc2:	bf00      	nop
 8005fc4:	3730      	adds	r7, #48	@ 0x30
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	2004c814 	.word	0x2004c814

08005fd0 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b08e      	sub	sp, #56	@ 0x38
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005fde:	f3ef 8311 	mrs	r3, BASEPRI
 8005fe2:	f04f 0120 	mov.w	r1, #32
 8005fe6:	f381 8811 	msr	BASEPRI, r1
 8005fea:	61fb      	str	r3, [r7, #28]
 8005fec:	4832      	ldr	r0, [pc, #200]	@ (80060b8 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005fee:	f7ff f974 	bl	80052da <_PreparePacket>
 8005ff2:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	633b      	str	r3, [r7, #48]	@ 0x30
 8006000:	e00b      	b.n	800601a <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8006002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006004:	b2da      	uxtb	r2, r3
 8006006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006008:	1c59      	adds	r1, r3, #1
 800600a:	6379      	str	r1, [r7, #52]	@ 0x34
 800600c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006010:	b2d2      	uxtb	r2, r2
 8006012:	701a      	strb	r2, [r3, #0]
 8006014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006016:	09db      	lsrs	r3, r3, #7
 8006018:	633b      	str	r3, [r7, #48]	@ 0x30
 800601a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601c:	2b7f      	cmp	r3, #127	@ 0x7f
 800601e:	d8f0      	bhi.n	8006002 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8006020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006022:	1c5a      	adds	r2, r3, #1
 8006024:	637a      	str	r2, [r7, #52]	@ 0x34
 8006026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006028:	b2d2      	uxtb	r2, r2
 800602a:	701a      	strb	r2, [r3, #0]
 800602c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800602e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006038:	e00b      	b.n	8006052 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800603a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800603c:	b2da      	uxtb	r2, r3
 800603e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006040:	1c59      	adds	r1, r3, #1
 8006042:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006044:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006048:	b2d2      	uxtb	r2, r2
 800604a:	701a      	strb	r2, [r3, #0]
 800604c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604e:	09db      	lsrs	r3, r3, #7
 8006050:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006054:	2b7f      	cmp	r3, #127	@ 0x7f
 8006056:	d8f0      	bhi.n	800603a <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8006058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800605e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006060:	b2d2      	uxtb	r2, r2
 8006062:	701a      	strb	r2, [r3, #0]
 8006064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006066:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	627b      	str	r3, [r7, #36]	@ 0x24
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	623b      	str	r3, [r7, #32]
 8006070:	e00b      	b.n	800608a <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006072:	6a3b      	ldr	r3, [r7, #32]
 8006074:	b2da      	uxtb	r2, r3
 8006076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006078:	1c59      	adds	r1, r3, #1
 800607a:	6279      	str	r1, [r7, #36]	@ 0x24
 800607c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006080:	b2d2      	uxtb	r2, r2
 8006082:	701a      	strb	r2, [r3, #0]
 8006084:	6a3b      	ldr	r3, [r7, #32]
 8006086:	09db      	lsrs	r3, r3, #7
 8006088:	623b      	str	r3, [r7, #32]
 800608a:	6a3b      	ldr	r3, [r7, #32]
 800608c:	2b7f      	cmp	r3, #127	@ 0x7f
 800608e:	d8f0      	bhi.n	8006072 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006092:	1c5a      	adds	r2, r3, #1
 8006094:	627a      	str	r2, [r7, #36]	@ 0x24
 8006096:	6a3a      	ldr	r2, [r7, #32]
 8006098:	b2d2      	uxtb	r2, r2
 800609a:	701a      	strb	r2, [r3, #0]
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	6979      	ldr	r1, [r7, #20]
 80060a4:	69b8      	ldr	r0, [r7, #24]
 80060a6:	f7ff fa09 	bl	80054bc <_SendPacket>
  RECORD_END();
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	f383 8811 	msr	BASEPRI, r3
}
 80060b0:	bf00      	nop
 80060b2:	3738      	adds	r7, #56	@ 0x38
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	2004c814 	.word	0x2004c814

080060bc <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 80060bc:	b580      	push	{r7, lr}
 80060be:	b090      	sub	sp, #64	@ 0x40
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
 80060c8:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80060ca:	f3ef 8311 	mrs	r3, BASEPRI
 80060ce:	f04f 0120 	mov.w	r1, #32
 80060d2:	f381 8811 	msr	BASEPRI, r1
 80060d6:	61fb      	str	r3, [r7, #28]
 80060d8:	4840      	ldr	r0, [pc, #256]	@ (80061dc <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 80060da:	f7ff f8fe 	bl	80052da <_PreparePacket>
 80060de:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060ec:	e00b      	b.n	8006106 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80060ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060f4:	1c59      	adds	r1, r3, #1
 80060f6:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80060f8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80060fc:	b2d2      	uxtb	r2, r2
 80060fe:	701a      	strb	r2, [r3, #0]
 8006100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006102:	09db      	lsrs	r3, r3, #7
 8006104:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006108:	2b7f      	cmp	r3, #127	@ 0x7f
 800610a:	d8f0      	bhi.n	80060ee <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800610c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800610e:	1c5a      	adds	r2, r3, #1
 8006110:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006112:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006114:	b2d2      	uxtb	r2, r2
 8006116:	701a      	strb	r2, [r3, #0]
 8006118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800611a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	633b      	str	r3, [r7, #48]	@ 0x30
 8006124:	e00b      	b.n	800613e <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8006126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006128:	b2da      	uxtb	r2, r3
 800612a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800612c:	1c59      	adds	r1, r3, #1
 800612e:	6379      	str	r1, [r7, #52]	@ 0x34
 8006130:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006134:	b2d2      	uxtb	r2, r2
 8006136:	701a      	strb	r2, [r3, #0]
 8006138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613a:	09db      	lsrs	r3, r3, #7
 800613c:	633b      	str	r3, [r7, #48]	@ 0x30
 800613e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006140:	2b7f      	cmp	r3, #127	@ 0x7f
 8006142:	d8f0      	bhi.n	8006126 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8006144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	637a      	str	r2, [r7, #52]	@ 0x34
 800614a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800614c:	b2d2      	uxtb	r2, r2
 800614e:	701a      	strb	r2, [r3, #0]
 8006150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006152:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800615c:	e00b      	b.n	8006176 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800615e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006160:	b2da      	uxtb	r2, r3
 8006162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006164:	1c59      	adds	r1, r3, #1
 8006166:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006168:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800616c:	b2d2      	uxtb	r2, r2
 800616e:	701a      	strb	r2, [r3, #0]
 8006170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006172:	09db      	lsrs	r3, r3, #7
 8006174:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006178:	2b7f      	cmp	r3, #127	@ 0x7f
 800617a:	d8f0      	bhi.n	800615e <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800617c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800617e:	1c5a      	adds	r2, r3, #1
 8006180:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006182:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006184:	b2d2      	uxtb	r2, r2
 8006186:	701a      	strb	r2, [r3, #0]
 8006188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800618a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006190:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006192:	623b      	str	r3, [r7, #32]
 8006194:	e00b      	b.n	80061ae <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8006196:	6a3b      	ldr	r3, [r7, #32]
 8006198:	b2da      	uxtb	r2, r3
 800619a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619c:	1c59      	adds	r1, r3, #1
 800619e:	6279      	str	r1, [r7, #36]	@ 0x24
 80061a0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061a4:	b2d2      	uxtb	r2, r2
 80061a6:	701a      	strb	r2, [r3, #0]
 80061a8:	6a3b      	ldr	r3, [r7, #32]
 80061aa:	09db      	lsrs	r3, r3, #7
 80061ac:	623b      	str	r3, [r7, #32]
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80061b2:	d8f0      	bhi.n	8006196 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 80061b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80061ba:	6a3a      	ldr	r2, [r7, #32]
 80061bc:	b2d2      	uxtb	r2, r2
 80061be:	701a      	strb	r2, [r3, #0]
 80061c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c2:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	6979      	ldr	r1, [r7, #20]
 80061c8:	69b8      	ldr	r0, [r7, #24]
 80061ca:	f7ff f977 	bl	80054bc <_SendPacket>
  RECORD_END();
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	f383 8811 	msr	BASEPRI, r3
}
 80061d4:	bf00      	nop
 80061d6:	3740      	adds	r7, #64	@ 0x40
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	2004c814 	.word	0x2004c814

080061e0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b08c      	sub	sp, #48	@ 0x30
 80061e4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80061e6:	4b59      	ldr	r3, [pc, #356]	@ (800634c <SEGGER_SYSVIEW_Start+0x16c>)
 80061e8:	2201      	movs	r2, #1
 80061ea:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80061ec:	f3ef 8311 	mrs	r3, BASEPRI
 80061f0:	f04f 0120 	mov.w	r1, #32
 80061f4:	f381 8811 	msr	BASEPRI, r1
 80061f8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80061fa:	4b54      	ldr	r3, [pc, #336]	@ (800634c <SEGGER_SYSVIEW_Start+0x16c>)
 80061fc:	785b      	ldrb	r3, [r3, #1]
 80061fe:	220a      	movs	r2, #10
 8006200:	4953      	ldr	r1, [pc, #332]	@ (8006350 <SEGGER_SYSVIEW_Start+0x170>)
 8006202:	4618      	mov	r0, r3
 8006204:	f7fa f80c 	bl	8000220 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 800620e:	f7fe fbf7 	bl	8004a00 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8006212:	200a      	movs	r0, #10
 8006214:	f7ff fe28 	bl	8005e68 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006218:	f3ef 8311 	mrs	r3, BASEPRI
 800621c:	f04f 0120 	mov.w	r1, #32
 8006220:	f381 8811 	msr	BASEPRI, r1
 8006224:	60bb      	str	r3, [r7, #8]
 8006226:	484b      	ldr	r0, [pc, #300]	@ (8006354 <SEGGER_SYSVIEW_Start+0x174>)
 8006228:	f7ff f857 	bl	80052da <_PreparePacket>
 800622c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006236:	4b45      	ldr	r3, [pc, #276]	@ (800634c <SEGGER_SYSVIEW_Start+0x16c>)
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800623c:	e00b      	b.n	8006256 <SEGGER_SYSVIEW_Start+0x76>
 800623e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006240:	b2da      	uxtb	r2, r3
 8006242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006244:	1c59      	adds	r1, r3, #1
 8006246:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006248:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800624c:	b2d2      	uxtb	r2, r2
 800624e:	701a      	strb	r2, [r3, #0]
 8006250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006252:	09db      	lsrs	r3, r3, #7
 8006254:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006258:	2b7f      	cmp	r3, #127	@ 0x7f
 800625a:	d8f0      	bhi.n	800623e <SEGGER_SYSVIEW_Start+0x5e>
 800625c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625e:	1c5a      	adds	r2, r3, #1
 8006260:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006262:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006264:	b2d2      	uxtb	r2, r2
 8006266:	701a      	strb	r2, [r3, #0]
 8006268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800626a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006270:	4b36      	ldr	r3, [pc, #216]	@ (800634c <SEGGER_SYSVIEW_Start+0x16c>)
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	623b      	str	r3, [r7, #32]
 8006276:	e00b      	b.n	8006290 <SEGGER_SYSVIEW_Start+0xb0>
 8006278:	6a3b      	ldr	r3, [r7, #32]
 800627a:	b2da      	uxtb	r2, r3
 800627c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627e:	1c59      	adds	r1, r3, #1
 8006280:	6279      	str	r1, [r7, #36]	@ 0x24
 8006282:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006286:	b2d2      	uxtb	r2, r2
 8006288:	701a      	strb	r2, [r3, #0]
 800628a:	6a3b      	ldr	r3, [r7, #32]
 800628c:	09db      	lsrs	r3, r3, #7
 800628e:	623b      	str	r3, [r7, #32]
 8006290:	6a3b      	ldr	r3, [r7, #32]
 8006292:	2b7f      	cmp	r3, #127	@ 0x7f
 8006294:	d8f0      	bhi.n	8006278 <SEGGER_SYSVIEW_Start+0x98>
 8006296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006298:	1c5a      	adds	r2, r3, #1
 800629a:	627a      	str	r2, [r7, #36]	@ 0x24
 800629c:	6a3a      	ldr	r2, [r7, #32]
 800629e:	b2d2      	uxtb	r2, r2
 80062a0:	701a      	strb	r2, [r3, #0]
 80062a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	61fb      	str	r3, [r7, #28]
 80062aa:	4b28      	ldr	r3, [pc, #160]	@ (800634c <SEGGER_SYSVIEW_Start+0x16c>)
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	61bb      	str	r3, [r7, #24]
 80062b0:	e00b      	b.n	80062ca <SEGGER_SYSVIEW_Start+0xea>
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	1c59      	adds	r1, r3, #1
 80062ba:	61f9      	str	r1, [r7, #28]
 80062bc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062c0:	b2d2      	uxtb	r2, r2
 80062c2:	701a      	strb	r2, [r3, #0]
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	09db      	lsrs	r3, r3, #7
 80062c8:	61bb      	str	r3, [r7, #24]
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80062ce:	d8f0      	bhi.n	80062b2 <SEGGER_SYSVIEW_Start+0xd2>
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	1c5a      	adds	r2, r3, #1
 80062d4:	61fa      	str	r2, [r7, #28]
 80062d6:	69ba      	ldr	r2, [r7, #24]
 80062d8:	b2d2      	uxtb	r2, r2
 80062da:	701a      	strb	r2, [r3, #0]
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	617b      	str	r3, [r7, #20]
 80062e4:	2300      	movs	r3, #0
 80062e6:	613b      	str	r3, [r7, #16]
 80062e8:	e00b      	b.n	8006302 <SEGGER_SYSVIEW_Start+0x122>
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	b2da      	uxtb	r2, r3
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	1c59      	adds	r1, r3, #1
 80062f2:	6179      	str	r1, [r7, #20]
 80062f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062f8:	b2d2      	uxtb	r2, r2
 80062fa:	701a      	strb	r2, [r3, #0]
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	09db      	lsrs	r3, r3, #7
 8006300:	613b      	str	r3, [r7, #16]
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	2b7f      	cmp	r3, #127	@ 0x7f
 8006306:	d8f0      	bhi.n	80062ea <SEGGER_SYSVIEW_Start+0x10a>
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	1c5a      	adds	r2, r3, #1
 800630c:	617a      	str	r2, [r7, #20]
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	b2d2      	uxtb	r2, r2
 8006312:	701a      	strb	r2, [r3, #0]
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006318:	2218      	movs	r2, #24
 800631a:	6839      	ldr	r1, [r7, #0]
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f7ff f8cd 	bl	80054bc <_SendPacket>
      RECORD_END();
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006328:	4b08      	ldr	r3, [pc, #32]	@ (800634c <SEGGER_SYSVIEW_Start+0x16c>)
 800632a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632c:	2b00      	cmp	r3, #0
 800632e:	d002      	beq.n	8006336 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006330:	4b06      	ldr	r3, [pc, #24]	@ (800634c <SEGGER_SYSVIEW_Start+0x16c>)
 8006332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006334:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8006336:	f000 f9eb 	bl	8006710 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800633a:	f000 f9b1 	bl	80066a0 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800633e:	f000 fc23 	bl	8006b88 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8006342:	bf00      	nop
 8006344:	3730      	adds	r7, #48	@ 0x30
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	2004c7e4 	.word	0x2004c7e4
 8006350:	08007830 	.word	0x08007830
 8006354:	2004c814 	.word	0x2004c814

08006358 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800635e:	f3ef 8311 	mrs	r3, BASEPRI
 8006362:	f04f 0120 	mov.w	r1, #32
 8006366:	f381 8811 	msr	BASEPRI, r1
 800636a:	607b      	str	r3, [r7, #4]
 800636c:	480b      	ldr	r0, [pc, #44]	@ (800639c <SEGGER_SYSVIEW_Stop+0x44>)
 800636e:	f7fe ffb4 	bl	80052da <_PreparePacket>
 8006372:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006374:	4b0a      	ldr	r3, [pc, #40]	@ (80063a0 <SEGGER_SYSVIEW_Stop+0x48>)
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d007      	beq.n	800638c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800637c:	220b      	movs	r2, #11
 800637e:	6839      	ldr	r1, [r7, #0]
 8006380:	6838      	ldr	r0, [r7, #0]
 8006382:	f7ff f89b 	bl	80054bc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006386:	4b06      	ldr	r3, [pc, #24]	@ (80063a0 <SEGGER_SYSVIEW_Stop+0x48>)
 8006388:	2200      	movs	r2, #0
 800638a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f383 8811 	msr	BASEPRI, r3
}
 8006392:	bf00      	nop
 8006394:	3708      	adds	r7, #8
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	2004c814 	.word	0x2004c814
 80063a0:	2004c7e4 	.word	0x2004c7e4

080063a4 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08c      	sub	sp, #48	@ 0x30
 80063a8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80063aa:	f3ef 8311 	mrs	r3, BASEPRI
 80063ae:	f04f 0120 	mov.w	r1, #32
 80063b2:	f381 8811 	msr	BASEPRI, r1
 80063b6:	60fb      	str	r3, [r7, #12]
 80063b8:	4845      	ldr	r0, [pc, #276]	@ (80064d0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80063ba:	f7fe ff8e 	bl	80052da <_PreparePacket>
 80063be:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063c8:	4b42      	ldr	r3, [pc, #264]	@ (80064d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063ce:	e00b      	b.n	80063e8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80063d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d2:	b2da      	uxtb	r2, r3
 80063d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d6:	1c59      	adds	r1, r3, #1
 80063d8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80063da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]
 80063e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e4:	09db      	lsrs	r3, r3, #7
 80063e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80063ec:	d8f0      	bhi.n	80063d0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80063ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f0:	1c5a      	adds	r2, r3, #1
 80063f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063f6:	b2d2      	uxtb	r2, r2
 80063f8:	701a      	strb	r2, [r3, #0]
 80063fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	627b      	str	r3, [r7, #36]	@ 0x24
 8006402:	4b34      	ldr	r3, [pc, #208]	@ (80064d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	623b      	str	r3, [r7, #32]
 8006408:	e00b      	b.n	8006422 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800640a:	6a3b      	ldr	r3, [r7, #32]
 800640c:	b2da      	uxtb	r2, r3
 800640e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006410:	1c59      	adds	r1, r3, #1
 8006412:	6279      	str	r1, [r7, #36]	@ 0x24
 8006414:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006418:	b2d2      	uxtb	r2, r2
 800641a:	701a      	strb	r2, [r3, #0]
 800641c:	6a3b      	ldr	r3, [r7, #32]
 800641e:	09db      	lsrs	r3, r3, #7
 8006420:	623b      	str	r3, [r7, #32]
 8006422:	6a3b      	ldr	r3, [r7, #32]
 8006424:	2b7f      	cmp	r3, #127	@ 0x7f
 8006426:	d8f0      	bhi.n	800640a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642a:	1c5a      	adds	r2, r3, #1
 800642c:	627a      	str	r2, [r7, #36]	@ 0x24
 800642e:	6a3a      	ldr	r2, [r7, #32]
 8006430:	b2d2      	uxtb	r2, r2
 8006432:	701a      	strb	r2, [r3, #0]
 8006434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006436:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	61fb      	str	r3, [r7, #28]
 800643c:	4b25      	ldr	r3, [pc, #148]	@ (80064d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	61bb      	str	r3, [r7, #24]
 8006442:	e00b      	b.n	800645c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	b2da      	uxtb	r2, r3
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	1c59      	adds	r1, r3, #1
 800644c:	61f9      	str	r1, [r7, #28]
 800644e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	701a      	strb	r2, [r3, #0]
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	09db      	lsrs	r3, r3, #7
 800645a:	61bb      	str	r3, [r7, #24]
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006460:	d8f0      	bhi.n	8006444 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	1c5a      	adds	r2, r3, #1
 8006466:	61fa      	str	r2, [r7, #28]
 8006468:	69ba      	ldr	r2, [r7, #24]
 800646a:	b2d2      	uxtb	r2, r2
 800646c:	701a      	strb	r2, [r3, #0]
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	617b      	str	r3, [r7, #20]
 8006476:	2300      	movs	r3, #0
 8006478:	613b      	str	r3, [r7, #16]
 800647a:	e00b      	b.n	8006494 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	b2da      	uxtb	r2, r3
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	1c59      	adds	r1, r3, #1
 8006484:	6179      	str	r1, [r7, #20]
 8006486:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800648a:	b2d2      	uxtb	r2, r2
 800648c:	701a      	strb	r2, [r3, #0]
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	09db      	lsrs	r3, r3, #7
 8006492:	613b      	str	r3, [r7, #16]
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	2b7f      	cmp	r3, #127	@ 0x7f
 8006498:	d8f0      	bhi.n	800647c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	1c5a      	adds	r2, r3, #1
 800649e:	617a      	str	r2, [r7, #20]
 80064a0:	693a      	ldr	r2, [r7, #16]
 80064a2:	b2d2      	uxtb	r2, r2
 80064a4:	701a      	strb	r2, [r3, #0]
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80064aa:	2218      	movs	r2, #24
 80064ac:	6879      	ldr	r1, [r7, #4]
 80064ae:	68b8      	ldr	r0, [r7, #8]
 80064b0:	f7ff f804 	bl	80054bc <_SendPacket>
  RECORD_END();
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80064ba:	4b06      	ldr	r3, [pc, #24]	@ (80064d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80064bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80064c2:	4b04      	ldr	r3, [pc, #16]	@ (80064d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80064c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c6:	4798      	blx	r3
  }
}
 80064c8:	bf00      	nop
 80064ca:	3730      	adds	r7, #48	@ 0x30
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	2004c814 	.word	0x2004c814
 80064d4:	2004c7e4 	.word	0x2004c7e4

080064d8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80064d8:	b580      	push	{r7, lr}
 80064da:	b092      	sub	sp, #72	@ 0x48
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80064e0:	f3ef 8311 	mrs	r3, BASEPRI
 80064e4:	f04f 0120 	mov.w	r1, #32
 80064e8:	f381 8811 	msr	BASEPRI, r1
 80064ec:	617b      	str	r3, [r7, #20]
 80064ee:	486a      	ldr	r0, [pc, #424]	@ (8006698 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80064f0:	f7fe fef3 	bl	80052da <_PreparePacket>
 80064f4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	4b66      	ldr	r3, [pc, #408]	@ (800669c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	643b      	str	r3, [r7, #64]	@ 0x40
 800650a:	e00b      	b.n	8006524 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800650c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800650e:	b2da      	uxtb	r2, r3
 8006510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006512:	1c59      	adds	r1, r3, #1
 8006514:	6479      	str	r1, [r7, #68]	@ 0x44
 8006516:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006520:	09db      	lsrs	r3, r3, #7
 8006522:	643b      	str	r3, [r7, #64]	@ 0x40
 8006524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006526:	2b7f      	cmp	r3, #127	@ 0x7f
 8006528:	d8f0      	bhi.n	800650c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800652a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800652c:	1c5a      	adds	r2, r3, #1
 800652e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006530:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006532:	b2d2      	uxtb	r2, r2
 8006534:	701a      	strb	r2, [r3, #0]
 8006536:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006538:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006544:	e00b      	b.n	800655e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8006546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006548:	b2da      	uxtb	r2, r3
 800654a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800654c:	1c59      	adds	r1, r3, #1
 800654e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006550:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006554:	b2d2      	uxtb	r2, r2
 8006556:	701a      	strb	r2, [r3, #0]
 8006558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800655a:	09db      	lsrs	r3, r3, #7
 800655c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800655e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006560:	2b7f      	cmp	r3, #127	@ 0x7f
 8006562:	d8f0      	bhi.n	8006546 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006566:	1c5a      	adds	r2, r3, #1
 8006568:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800656a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800656c:	b2d2      	uxtb	r2, r2
 800656e:	701a      	strb	r2, [r3, #0]
 8006570:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006572:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	2220      	movs	r2, #32
 800657a:	4619      	mov	r1, r3
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f7fe fe5f 	bl	8005240 <_EncodeStr>
 8006582:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006584:	2209      	movs	r2, #9
 8006586:	68f9      	ldr	r1, [r7, #12]
 8006588:	6938      	ldr	r0, [r7, #16]
 800658a:	f7fe ff97 	bl	80054bc <_SendPacket>
  //
  pPayload = pPayloadStart;
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	637b      	str	r3, [r7, #52]	@ 0x34
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	4b40      	ldr	r3, [pc, #256]	@ (800669c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80065a2:	e00b      	b.n	80065bc <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80065a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065aa:	1c59      	adds	r1, r3, #1
 80065ac:	6379      	str	r1, [r7, #52]	@ 0x34
 80065ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065b2:	b2d2      	uxtb	r2, r2
 80065b4:	701a      	strb	r2, [r3, #0]
 80065b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b8:	09db      	lsrs	r3, r3, #7
 80065ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80065bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065be:	2b7f      	cmp	r3, #127	@ 0x7f
 80065c0:	d8f0      	bhi.n	80065a4 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80065c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065c4:	1c5a      	adds	r2, r3, #1
 80065c6:	637a      	str	r2, [r7, #52]	@ 0x34
 80065c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065ca:	b2d2      	uxtb	r2, r2
 80065cc:	701a      	strb	r2, [r3, #0]
 80065ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065d0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065dc:	e00b      	b.n	80065f6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80065de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e0:	b2da      	uxtb	r2, r3
 80065e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e4:	1c59      	adds	r1, r3, #1
 80065e6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80065e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065ec:	b2d2      	uxtb	r2, r2
 80065ee:	701a      	strb	r2, [r3, #0]
 80065f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f2:	09db      	lsrs	r3, r3, #7
 80065f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80065fa:	d8f0      	bhi.n	80065de <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80065fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fe:	1c5a      	adds	r2, r3, #1
 8006600:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006602:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006604:	b2d2      	uxtb	r2, r2
 8006606:	701a      	strb	r2, [r3, #0]
 8006608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800660a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	623b      	str	r3, [r7, #32]
 8006616:	e00b      	b.n	8006630 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	b2da      	uxtb	r2, r3
 800661c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661e:	1c59      	adds	r1, r3, #1
 8006620:	6279      	str	r1, [r7, #36]	@ 0x24
 8006622:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006626:	b2d2      	uxtb	r2, r2
 8006628:	701a      	strb	r2, [r3, #0]
 800662a:	6a3b      	ldr	r3, [r7, #32]
 800662c:	09db      	lsrs	r3, r3, #7
 800662e:	623b      	str	r3, [r7, #32]
 8006630:	6a3b      	ldr	r3, [r7, #32]
 8006632:	2b7f      	cmp	r3, #127	@ 0x7f
 8006634:	d8f0      	bhi.n	8006618 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8006636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006638:	1c5a      	adds	r2, r3, #1
 800663a:	627a      	str	r2, [r7, #36]	@ 0x24
 800663c:	6a3a      	ldr	r2, [r7, #32]
 800663e:	b2d2      	uxtb	r2, r2
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006644:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	61fb      	str	r3, [r7, #28]
 800664a:	2300      	movs	r3, #0
 800664c:	61bb      	str	r3, [r7, #24]
 800664e:	e00b      	b.n	8006668 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	b2da      	uxtb	r2, r3
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	1c59      	adds	r1, r3, #1
 8006658:	61f9      	str	r1, [r7, #28]
 800665a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800665e:	b2d2      	uxtb	r2, r2
 8006660:	701a      	strb	r2, [r3, #0]
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	09db      	lsrs	r3, r3, #7
 8006666:	61bb      	str	r3, [r7, #24]
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	2b7f      	cmp	r3, #127	@ 0x7f
 800666c:	d8f0      	bhi.n	8006650 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	1c5a      	adds	r2, r3, #1
 8006672:	61fa      	str	r2, [r7, #28]
 8006674:	69ba      	ldr	r2, [r7, #24]
 8006676:	b2d2      	uxtb	r2, r2
 8006678:	701a      	strb	r2, [r3, #0]
 800667a:	69fb      	ldr	r3, [r7, #28]
 800667c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800667e:	2215      	movs	r2, #21
 8006680:	68f9      	ldr	r1, [r7, #12]
 8006682:	6938      	ldr	r0, [r7, #16]
 8006684:	f7fe ff1a 	bl	80054bc <_SendPacket>
  RECORD_END();
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	f383 8811 	msr	BASEPRI, r3
}
 800668e:	bf00      	nop
 8006690:	3748      	adds	r7, #72	@ 0x48
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	2004c814 	.word	0x2004c814
 800669c:	2004c7e4 	.word	0x2004c7e4

080066a0 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80066a0:	b580      	push	{r7, lr}
 80066a2:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80066a4:	4b07      	ldr	r3, [pc, #28]	@ (80066c4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80066a6:	6a1b      	ldr	r3, [r3, #32]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d008      	beq.n	80066be <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80066ac:	4b05      	ldr	r3, [pc, #20]	@ (80066c4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80066ae:	6a1b      	ldr	r3, [r3, #32]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d003      	beq.n	80066be <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80066b6:	4b03      	ldr	r3, [pc, #12]	@ (80066c4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	4798      	blx	r3
  }
}
 80066be:	bf00      	nop
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	2004c7e4 	.word	0x2004c7e4

080066c8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b086      	sub	sp, #24
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80066d0:	f3ef 8311 	mrs	r3, BASEPRI
 80066d4:	f04f 0120 	mov.w	r1, #32
 80066d8:	f381 8811 	msr	BASEPRI, r1
 80066dc:	617b      	str	r3, [r7, #20]
 80066de:	480b      	ldr	r0, [pc, #44]	@ (800670c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80066e0:	f7fe fdfb 	bl	80052da <_PreparePacket>
 80066e4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80066e6:	2280      	movs	r2, #128	@ 0x80
 80066e8:	6879      	ldr	r1, [r7, #4]
 80066ea:	6938      	ldr	r0, [r7, #16]
 80066ec:	f7fe fda8 	bl	8005240 <_EncodeStr>
 80066f0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80066f2:	220e      	movs	r2, #14
 80066f4:	68f9      	ldr	r1, [r7, #12]
 80066f6:	6938      	ldr	r0, [r7, #16]
 80066f8:	f7fe fee0 	bl	80054bc <_SendPacket>
  RECORD_END();
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	f383 8811 	msr	BASEPRI, r3
}
 8006702:	bf00      	nop
 8006704:	3718      	adds	r7, #24
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	2004c814 	.word	0x2004c814

08006710 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006710:	b590      	push	{r4, r7, lr}
 8006712:	b083      	sub	sp, #12
 8006714:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006716:	4b15      	ldr	r3, [pc, #84]	@ (800676c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006718:	6a1b      	ldr	r3, [r3, #32]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d01a      	beq.n	8006754 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800671e:	4b13      	ldr	r3, [pc, #76]	@ (800676c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d015      	beq.n	8006754 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006728:	4b10      	ldr	r3, [pc, #64]	@ (800676c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800672a:	6a1b      	ldr	r3, [r3, #32]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4798      	blx	r3
 8006730:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006734:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006736:	e9d7 0100 	ldrd	r0, r1, [r7]
 800673a:	f04f 0200 	mov.w	r2, #0
 800673e:	f04f 0300 	mov.w	r3, #0
 8006742:	000a      	movs	r2, r1
 8006744:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006746:	4613      	mov	r3, r2
 8006748:	461a      	mov	r2, r3
 800674a:	4621      	mov	r1, r4
 800674c:	200d      	movs	r0, #13
 800674e:	f7ff fbe5 	bl	8005f1c <SEGGER_SYSVIEW_RecordU32x2>
 8006752:	e006      	b.n	8006762 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006754:	4b06      	ldr	r3, [pc, #24]	@ (8006770 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4619      	mov	r1, r3
 800675a:	200c      	movs	r0, #12
 800675c:	f7ff fba2 	bl	8005ea4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006760:	bf00      	nop
 8006762:	bf00      	nop
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	bd90      	pop	{r4, r7, pc}
 800676a:	bf00      	nop
 800676c:	2004c7e4 	.word	0x2004c7e4
 8006770:	e0001004 	.word	0xe0001004

08006774 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800677a:	f3ef 8311 	mrs	r3, BASEPRI
 800677e:	f04f 0120 	mov.w	r1, #32
 8006782:	f381 8811 	msr	BASEPRI, r1
 8006786:	60fb      	str	r3, [r7, #12]
 8006788:	4819      	ldr	r0, [pc, #100]	@ (80067f0 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800678a:	f7fe fda6 	bl	80052da <_PreparePacket>
 800678e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006794:	4b17      	ldr	r3, [pc, #92]	@ (80067f4 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800679c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	617b      	str	r3, [r7, #20]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	613b      	str	r3, [r7, #16]
 80067a6:	e00b      	b.n	80067c0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	b2da      	uxtb	r2, r3
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	1c59      	adds	r1, r3, #1
 80067b0:	6179      	str	r1, [r7, #20]
 80067b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067b6:	b2d2      	uxtb	r2, r2
 80067b8:	701a      	strb	r2, [r3, #0]
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	09db      	lsrs	r3, r3, #7
 80067be:	613b      	str	r3, [r7, #16]
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80067c4:	d8f0      	bhi.n	80067a8 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	1c5a      	adds	r2, r3, #1
 80067ca:	617a      	str	r2, [r7, #20]
 80067cc:	693a      	ldr	r2, [r7, #16]
 80067ce:	b2d2      	uxtb	r2, r2
 80067d0:	701a      	strb	r2, [r3, #0]
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80067d6:	2202      	movs	r2, #2
 80067d8:	6879      	ldr	r1, [r7, #4]
 80067da:	68b8      	ldr	r0, [r7, #8]
 80067dc:	f7fe fe6e 	bl	80054bc <_SendPacket>
  RECORD_END();
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f383 8811 	msr	BASEPRI, r3
}
 80067e6:	bf00      	nop
 80067e8:	3718      	adds	r7, #24
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop
 80067f0:	2004c814 	.word	0x2004c814
 80067f4:	e000ed04 	.word	0xe000ed04

080067f8 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80067fe:	f3ef 8311 	mrs	r3, BASEPRI
 8006802:	f04f 0120 	mov.w	r1, #32
 8006806:	f381 8811 	msr	BASEPRI, r1
 800680a:	607b      	str	r3, [r7, #4]
 800680c:	4807      	ldr	r0, [pc, #28]	@ (800682c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800680e:	f7fe fd64 	bl	80052da <_PreparePacket>
 8006812:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006814:	2203      	movs	r2, #3
 8006816:	6839      	ldr	r1, [r7, #0]
 8006818:	6838      	ldr	r0, [r7, #0]
 800681a:	f7fe fe4f 	bl	80054bc <_SendPacket>
  RECORD_END();
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f383 8811 	msr	BASEPRI, r3
}
 8006824:	bf00      	nop
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	2004c814 	.word	0x2004c814

08006830 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006836:	f3ef 8311 	mrs	r3, BASEPRI
 800683a:	f04f 0120 	mov.w	r1, #32
 800683e:	f381 8811 	msr	BASEPRI, r1
 8006842:	607b      	str	r3, [r7, #4]
 8006844:	4807      	ldr	r0, [pc, #28]	@ (8006864 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006846:	f7fe fd48 	bl	80052da <_PreparePacket>
 800684a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800684c:	2212      	movs	r2, #18
 800684e:	6839      	ldr	r1, [r7, #0]
 8006850:	6838      	ldr	r0, [r7, #0]
 8006852:	f7fe fe33 	bl	80054bc <_SendPacket>
  RECORD_END();
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f383 8811 	msr	BASEPRI, r3
}
 800685c:	bf00      	nop
 800685e:	3708      	adds	r7, #8
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}
 8006864:	2004c814 	.word	0x2004c814

08006868 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800686e:	f3ef 8311 	mrs	r3, BASEPRI
 8006872:	f04f 0120 	mov.w	r1, #32
 8006876:	f381 8811 	msr	BASEPRI, r1
 800687a:	607b      	str	r3, [r7, #4]
 800687c:	4807      	ldr	r0, [pc, #28]	@ (800689c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800687e:	f7fe fd2c 	bl	80052da <_PreparePacket>
 8006882:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006884:	2211      	movs	r2, #17
 8006886:	6839      	ldr	r1, [r7, #0]
 8006888:	6838      	ldr	r0, [r7, #0]
 800688a:	f7fe fe17 	bl	80054bc <_SendPacket>
  RECORD_END();
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f383 8811 	msr	BASEPRI, r3
}
 8006894:	bf00      	nop
 8006896:	3708      	adds	r7, #8
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}
 800689c:	2004c814 	.word	0x2004c814

080068a0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b088      	sub	sp, #32
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80068a8:	f3ef 8311 	mrs	r3, BASEPRI
 80068ac:	f04f 0120 	mov.w	r1, #32
 80068b0:	f381 8811 	msr	BASEPRI, r1
 80068b4:	617b      	str	r3, [r7, #20]
 80068b6:	4819      	ldr	r0, [pc, #100]	@ (800691c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80068b8:	f7fe fd0f 	bl	80052da <_PreparePacket>
 80068bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80068c2:	4b17      	ldr	r3, [pc, #92]	@ (8006920 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	61fb      	str	r3, [r7, #28]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	61bb      	str	r3, [r7, #24]
 80068d4:	e00b      	b.n	80068ee <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	b2da      	uxtb	r2, r3
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	1c59      	adds	r1, r3, #1
 80068de:	61f9      	str	r1, [r7, #28]
 80068e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80068e4:	b2d2      	uxtb	r2, r2
 80068e6:	701a      	strb	r2, [r3, #0]
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	09db      	lsrs	r3, r3, #7
 80068ec:	61bb      	str	r3, [r7, #24]
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80068f2:	d8f0      	bhi.n	80068d6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	1c5a      	adds	r2, r3, #1
 80068f8:	61fa      	str	r2, [r7, #28]
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	b2d2      	uxtb	r2, r2
 80068fe:	701a      	strb	r2, [r3, #0]
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006904:	2208      	movs	r2, #8
 8006906:	68f9      	ldr	r1, [r7, #12]
 8006908:	6938      	ldr	r0, [r7, #16]
 800690a:	f7fe fdd7 	bl	80054bc <_SendPacket>
  RECORD_END();
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	f383 8811 	msr	BASEPRI, r3
}
 8006914:	bf00      	nop
 8006916:	3720      	adds	r7, #32
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	2004c814 	.word	0x2004c814
 8006920:	2004c7e4 	.word	0x2004c7e4

08006924 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800692c:	f3ef 8311 	mrs	r3, BASEPRI
 8006930:	f04f 0120 	mov.w	r1, #32
 8006934:	f381 8811 	msr	BASEPRI, r1
 8006938:	617b      	str	r3, [r7, #20]
 800693a:	4819      	ldr	r0, [pc, #100]	@ (80069a0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800693c:	f7fe fccd 	bl	80052da <_PreparePacket>
 8006940:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006946:	4b17      	ldr	r3, [pc, #92]	@ (80069a4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006948:	691b      	ldr	r3, [r3, #16]
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	61fb      	str	r3, [r7, #28]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	61bb      	str	r3, [r7, #24]
 8006958:	e00b      	b.n	8006972 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	b2da      	uxtb	r2, r3
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	1c59      	adds	r1, r3, #1
 8006962:	61f9      	str	r1, [r7, #28]
 8006964:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006968:	b2d2      	uxtb	r2, r2
 800696a:	701a      	strb	r2, [r3, #0]
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	09db      	lsrs	r3, r3, #7
 8006970:	61bb      	str	r3, [r7, #24]
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	2b7f      	cmp	r3, #127	@ 0x7f
 8006976:	d8f0      	bhi.n	800695a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006978:	69fb      	ldr	r3, [r7, #28]
 800697a:	1c5a      	adds	r2, r3, #1
 800697c:	61fa      	str	r2, [r7, #28]
 800697e:	69ba      	ldr	r2, [r7, #24]
 8006980:	b2d2      	uxtb	r2, r2
 8006982:	701a      	strb	r2, [r3, #0]
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006988:	2204      	movs	r2, #4
 800698a:	68f9      	ldr	r1, [r7, #12]
 800698c:	6938      	ldr	r0, [r7, #16]
 800698e:	f7fe fd95 	bl	80054bc <_SendPacket>
  RECORD_END();
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f383 8811 	msr	BASEPRI, r3
}
 8006998:	bf00      	nop
 800699a:	3720      	adds	r7, #32
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	2004c814 	.word	0x2004c814
 80069a4:	2004c7e4 	.word	0x2004c7e4

080069a8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b088      	sub	sp, #32
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80069b0:	f3ef 8311 	mrs	r3, BASEPRI
 80069b4:	f04f 0120 	mov.w	r1, #32
 80069b8:	f381 8811 	msr	BASEPRI, r1
 80069bc:	617b      	str	r3, [r7, #20]
 80069be:	4819      	ldr	r0, [pc, #100]	@ (8006a24 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80069c0:	f7fe fc8b 	bl	80052da <_PreparePacket>
 80069c4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80069ca:	4b17      	ldr	r3, [pc, #92]	@ (8006a28 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	61fb      	str	r3, [r7, #28]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	61bb      	str	r3, [r7, #24]
 80069dc:	e00b      	b.n	80069f6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	1c59      	adds	r1, r3, #1
 80069e6:	61f9      	str	r1, [r7, #28]
 80069e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069ec:	b2d2      	uxtb	r2, r2
 80069ee:	701a      	strb	r2, [r3, #0]
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	09db      	lsrs	r3, r3, #7
 80069f4:	61bb      	str	r3, [r7, #24]
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80069fa:	d8f0      	bhi.n	80069de <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	1c5a      	adds	r2, r3, #1
 8006a00:	61fa      	str	r2, [r7, #28]
 8006a02:	69ba      	ldr	r2, [r7, #24]
 8006a04:	b2d2      	uxtb	r2, r2
 8006a06:	701a      	strb	r2, [r3, #0]
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006a0c:	2206      	movs	r2, #6
 8006a0e:	68f9      	ldr	r1, [r7, #12]
 8006a10:	6938      	ldr	r0, [r7, #16]
 8006a12:	f7fe fd53 	bl	80054bc <_SendPacket>
  RECORD_END();
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	f383 8811 	msr	BASEPRI, r3
}
 8006a1c:	bf00      	nop
 8006a1e:	3720      	adds	r7, #32
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	2004c814 	.word	0x2004c814
 8006a28:	2004c7e4 	.word	0x2004c7e4

08006a2c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006a34:	4b04      	ldr	r3, [pc, #16]	@ (8006a48 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	1ad3      	subs	r3, r2, r3
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr
 8006a48:	2004c7e4 	.word	0x2004c7e4

08006a4c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b08c      	sub	sp, #48	@ 0x30
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	4603      	mov	r3, r0
 8006a54:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006a56:	4b3b      	ldr	r3, [pc, #236]	@ (8006b44 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d06d      	beq.n	8006b3a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006a5e:	4b39      	ldr	r3, [pc, #228]	@ (8006b44 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006a64:	2300      	movs	r3, #0
 8006a66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a68:	e008      	b.n	8006a7c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8006a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d007      	beq.n	8006a86 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a78:	3301      	adds	r3, #1
 8006a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a7c:	79fb      	ldrb	r3, [r7, #7]
 8006a7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d3f2      	bcc.n	8006a6a <SEGGER_SYSVIEW_SendModule+0x1e>
 8006a84:	e000      	b.n	8006a88 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006a86:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d055      	beq.n	8006b3a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006a8e:	f3ef 8311 	mrs	r3, BASEPRI
 8006a92:	f04f 0120 	mov.w	r1, #32
 8006a96:	f381 8811 	msr	BASEPRI, r1
 8006a9a:	617b      	str	r3, [r7, #20]
 8006a9c:	482a      	ldr	r0, [pc, #168]	@ (8006b48 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006a9e:	f7fe fc1c 	bl	80052da <_PreparePacket>
 8006aa2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006aac:	79fb      	ldrb	r3, [r7, #7]
 8006aae:	623b      	str	r3, [r7, #32]
 8006ab0:	e00b      	b.n	8006aca <SEGGER_SYSVIEW_SendModule+0x7e>
 8006ab2:	6a3b      	ldr	r3, [r7, #32]
 8006ab4:	b2da      	uxtb	r2, r3
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	1c59      	adds	r1, r3, #1
 8006aba:	6279      	str	r1, [r7, #36]	@ 0x24
 8006abc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006ac0:	b2d2      	uxtb	r2, r2
 8006ac2:	701a      	strb	r2, [r3, #0]
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	09db      	lsrs	r3, r3, #7
 8006ac8:	623b      	str	r3, [r7, #32]
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ace:	d8f0      	bhi.n	8006ab2 <SEGGER_SYSVIEW_SendModule+0x66>
 8006ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad2:	1c5a      	adds	r2, r3, #1
 8006ad4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ad6:	6a3a      	ldr	r2, [r7, #32]
 8006ad8:	b2d2      	uxtb	r2, r2
 8006ada:	701a      	strb	r2, [r3, #0]
 8006adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ade:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	61fb      	str	r3, [r7, #28]
 8006ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	61bb      	str	r3, [r7, #24]
 8006aea:	e00b      	b.n	8006b04 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	b2da      	uxtb	r2, r3
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	1c59      	adds	r1, r3, #1
 8006af4:	61f9      	str	r1, [r7, #28]
 8006af6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006afa:	b2d2      	uxtb	r2, r2
 8006afc:	701a      	strb	r2, [r3, #0]
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	09db      	lsrs	r3, r3, #7
 8006b02:	61bb      	str	r3, [r7, #24]
 8006b04:	69bb      	ldr	r3, [r7, #24]
 8006b06:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b08:	d8f0      	bhi.n	8006aec <SEGGER_SYSVIEW_SendModule+0xa0>
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	61fa      	str	r2, [r7, #28]
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	b2d2      	uxtb	r2, r2
 8006b14:	701a      	strb	r2, [r3, #0]
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2280      	movs	r2, #128	@ 0x80
 8006b20:	4619      	mov	r1, r3
 8006b22:	68f8      	ldr	r0, [r7, #12]
 8006b24:	f7fe fb8c 	bl	8005240 <_EncodeStr>
 8006b28:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006b2a:	2216      	movs	r2, #22
 8006b2c:	68f9      	ldr	r1, [r7, #12]
 8006b2e:	6938      	ldr	r0, [r7, #16]
 8006b30:	f7fe fcc4 	bl	80054bc <_SendPacket>
      RECORD_END();
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006b3a:	bf00      	nop
 8006b3c:	3730      	adds	r7, #48	@ 0x30
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	2004c80c 	.word	0x2004c80c
 8006b48:	2004c814 	.word	0x2004c814

08006b4c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006b52:	4b0c      	ldr	r3, [pc, #48]	@ (8006b84 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00f      	beq.n	8006b7a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8006b84 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d002      	beq.n	8006b6e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	691b      	ldr	r3, [r3, #16]
 8006b72:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d1f2      	bne.n	8006b60 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006b7a:	bf00      	nop
 8006b7c:	3708      	adds	r7, #8
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	2004c80c 	.word	0x2004c80c

08006b88 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b086      	sub	sp, #24
 8006b8c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006b8e:	f3ef 8311 	mrs	r3, BASEPRI
 8006b92:	f04f 0120 	mov.w	r1, #32
 8006b96:	f381 8811 	msr	BASEPRI, r1
 8006b9a:	60fb      	str	r3, [r7, #12]
 8006b9c:	4817      	ldr	r0, [pc, #92]	@ (8006bfc <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006b9e:	f7fe fb9c 	bl	80052da <_PreparePacket>
 8006ba2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	617b      	str	r3, [r7, #20]
 8006bac:	4b14      	ldr	r3, [pc, #80]	@ (8006c00 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	613b      	str	r3, [r7, #16]
 8006bb2:	e00b      	b.n	8006bcc <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	1c59      	adds	r1, r3, #1
 8006bbc:	6179      	str	r1, [r7, #20]
 8006bbe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006bc2:	b2d2      	uxtb	r2, r2
 8006bc4:	701a      	strb	r2, [r3, #0]
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	09db      	lsrs	r3, r3, #7
 8006bca:	613b      	str	r3, [r7, #16]
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	2b7f      	cmp	r3, #127	@ 0x7f
 8006bd0:	d8f0      	bhi.n	8006bb4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	1c5a      	adds	r2, r3, #1
 8006bd6:	617a      	str	r2, [r7, #20]
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	b2d2      	uxtb	r2, r2
 8006bdc:	701a      	strb	r2, [r3, #0]
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006be2:	221b      	movs	r2, #27
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	68b8      	ldr	r0, [r7, #8]
 8006be8:	f7fe fc68 	bl	80054bc <_SendPacket>
  RECORD_END();
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f383 8811 	msr	BASEPRI, r3
}
 8006bf2:	bf00      	nop
 8006bf4:	3718      	adds	r7, #24
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	2004c814 	.word	0x2004c814
 8006c00:	2004c810 	.word	0x2004c810

08006c04 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006c04:	b40f      	push	{r0, r1, r2, r3}
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b082      	sub	sp, #8
 8006c0a:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006c0c:	f107 0314 	add.w	r3, r7, #20
 8006c10:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006c12:	1d3b      	adds	r3, r7, #4
 8006c14:	461a      	mov	r2, r3
 8006c16:	2100      	movs	r1, #0
 8006c18:	6938      	ldr	r0, [r7, #16]
 8006c1a:	f7fe fed9 	bl	80059d0 <_VPrintTarget>
  va_end(ParamList);
}
 8006c1e:	bf00      	nop
 8006c20:	3708      	adds	r7, #8
 8006c22:	46bd      	mov	sp, r7
 8006c24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c28:	b004      	add	sp, #16
 8006c2a:	4770      	bx	lr

08006c2c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b08a      	sub	sp, #40	@ 0x28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c34:	f3ef 8311 	mrs	r3, BASEPRI
 8006c38:	f04f 0120 	mov.w	r1, #32
 8006c3c:	f381 8811 	msr	BASEPRI, r1
 8006c40:	617b      	str	r3, [r7, #20]
 8006c42:	4827      	ldr	r0, [pc, #156]	@ (8006ce0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006c44:	f7fe fb49 	bl	80052da <_PreparePacket>
 8006c48:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c4a:	2280      	movs	r2, #128	@ 0x80
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	6938      	ldr	r0, [r7, #16]
 8006c50:	f7fe faf6 	bl	8005240 <_EncodeStr>
 8006c54:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	623b      	str	r3, [r7, #32]
 8006c5e:	e00b      	b.n	8006c78 <SEGGER_SYSVIEW_Warn+0x4c>
 8006c60:	6a3b      	ldr	r3, [r7, #32]
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c66:	1c59      	adds	r1, r3, #1
 8006c68:	6279      	str	r1, [r7, #36]	@ 0x24
 8006c6a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c6e:	b2d2      	uxtb	r2, r2
 8006c70:	701a      	strb	r2, [r3, #0]
 8006c72:	6a3b      	ldr	r3, [r7, #32]
 8006c74:	09db      	lsrs	r3, r3, #7
 8006c76:	623b      	str	r3, [r7, #32]
 8006c78:	6a3b      	ldr	r3, [r7, #32]
 8006c7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c7c:	d8f0      	bhi.n	8006c60 <SEGGER_SYSVIEW_Warn+0x34>
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c80:	1c5a      	adds	r2, r3, #1
 8006c82:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c84:	6a3a      	ldr	r2, [r7, #32]
 8006c86:	b2d2      	uxtb	r2, r2
 8006c88:	701a      	strb	r2, [r3, #0]
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	61fb      	str	r3, [r7, #28]
 8006c92:	2300      	movs	r3, #0
 8006c94:	61bb      	str	r3, [r7, #24]
 8006c96:	e00b      	b.n	8006cb0 <SEGGER_SYSVIEW_Warn+0x84>
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	b2da      	uxtb	r2, r3
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	1c59      	adds	r1, r3, #1
 8006ca0:	61f9      	str	r1, [r7, #28]
 8006ca2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006ca6:	b2d2      	uxtb	r2, r2
 8006ca8:	701a      	strb	r2, [r3, #0]
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	09db      	lsrs	r3, r3, #7
 8006cae:	61bb      	str	r3, [r7, #24]
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	2b7f      	cmp	r3, #127	@ 0x7f
 8006cb4:	d8f0      	bhi.n	8006c98 <SEGGER_SYSVIEW_Warn+0x6c>
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	1c5a      	adds	r2, r3, #1
 8006cba:	61fa      	str	r2, [r7, #28]
 8006cbc:	69ba      	ldr	r2, [r7, #24]
 8006cbe:	b2d2      	uxtb	r2, r2
 8006cc0:	701a      	strb	r2, [r3, #0]
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006cc6:	221a      	movs	r2, #26
 8006cc8:	68f9      	ldr	r1, [r7, #12]
 8006cca:	6938      	ldr	r0, [r7, #16]
 8006ccc:	f7fe fbf6 	bl	80054bc <_SendPacket>
  RECORD_END();
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	f383 8811 	msr	BASEPRI, r3
}
 8006cd6:	bf00      	nop
 8006cd8:	3728      	adds	r7, #40	@ 0x28
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	2004c814 	.word	0x2004c814

08006ce4 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006ce8:	4b13      	ldr	r3, [pc, #76]	@ (8006d38 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006cea:	7e1b      	ldrb	r3, [r3, #24]
 8006cec:	4619      	mov	r1, r3
 8006cee:	4a13      	ldr	r2, [pc, #76]	@ (8006d3c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	005b      	lsls	r3, r3, #1
 8006cf4:	440b      	add	r3, r1
 8006cf6:	00db      	lsls	r3, r3, #3
 8006cf8:	4413      	add	r3, r2
 8006cfa:	336c      	adds	r3, #108	@ 0x6c
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8006d38 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006d00:	7e1b      	ldrb	r3, [r3, #24]
 8006d02:	4618      	mov	r0, r3
 8006d04:	490d      	ldr	r1, [pc, #52]	@ (8006d3c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006d06:	4603      	mov	r3, r0
 8006d08:	005b      	lsls	r3, r3, #1
 8006d0a:	4403      	add	r3, r0
 8006d0c:	00db      	lsls	r3, r3, #3
 8006d0e:	440b      	add	r3, r1
 8006d10:	3370      	adds	r3, #112	@ 0x70
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d00b      	beq.n	8006d30 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006d18:	4b07      	ldr	r3, [pc, #28]	@ (8006d38 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006d1a:	789b      	ldrb	r3, [r3, #2]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d107      	bne.n	8006d30 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006d20:	4b05      	ldr	r3, [pc, #20]	@ (8006d38 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006d22:	2201      	movs	r2, #1
 8006d24:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006d26:	f7fe fae5 	bl	80052f4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006d2a:	4b03      	ldr	r3, [pc, #12]	@ (8006d38 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8006d30:	4b01      	ldr	r3, [pc, #4]	@ (8006d38 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006d32:	781b      	ldrb	r3, [r3, #0]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	2004c7e4 	.word	0x2004c7e4
 8006d3c:	2004b324 	.word	0x2004b324

08006d40 <sniprintf>:
 8006d40:	b40c      	push	{r2, r3}
 8006d42:	b530      	push	{r4, r5, lr}
 8006d44:	4b17      	ldr	r3, [pc, #92]	@ (8006da4 <sniprintf+0x64>)
 8006d46:	1e0c      	subs	r4, r1, #0
 8006d48:	681d      	ldr	r5, [r3, #0]
 8006d4a:	b09d      	sub	sp, #116	@ 0x74
 8006d4c:	da08      	bge.n	8006d60 <sniprintf+0x20>
 8006d4e:	238b      	movs	r3, #139	@ 0x8b
 8006d50:	602b      	str	r3, [r5, #0]
 8006d52:	f04f 30ff 	mov.w	r0, #4294967295
 8006d56:	b01d      	add	sp, #116	@ 0x74
 8006d58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d5c:	b002      	add	sp, #8
 8006d5e:	4770      	bx	lr
 8006d60:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006d64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006d68:	bf14      	ite	ne
 8006d6a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006d6e:	4623      	moveq	r3, r4
 8006d70:	9304      	str	r3, [sp, #16]
 8006d72:	9307      	str	r3, [sp, #28]
 8006d74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006d78:	9002      	str	r0, [sp, #8]
 8006d7a:	9006      	str	r0, [sp, #24]
 8006d7c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d80:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006d82:	ab21      	add	r3, sp, #132	@ 0x84
 8006d84:	a902      	add	r1, sp, #8
 8006d86:	4628      	mov	r0, r5
 8006d88:	9301      	str	r3, [sp, #4]
 8006d8a:	f000 f9ad 	bl	80070e8 <_svfiprintf_r>
 8006d8e:	1c43      	adds	r3, r0, #1
 8006d90:	bfbc      	itt	lt
 8006d92:	238b      	movlt	r3, #139	@ 0x8b
 8006d94:	602b      	strlt	r3, [r5, #0]
 8006d96:	2c00      	cmp	r4, #0
 8006d98:	d0dd      	beq.n	8006d56 <sniprintf+0x16>
 8006d9a:	9b02      	ldr	r3, [sp, #8]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	701a      	strb	r2, [r3, #0]
 8006da0:	e7d9      	b.n	8006d56 <sniprintf+0x16>
 8006da2:	bf00      	nop
 8006da4:	2000001c 	.word	0x2000001c

08006da8 <memcmp>:
 8006da8:	b510      	push	{r4, lr}
 8006daa:	3901      	subs	r1, #1
 8006dac:	4402      	add	r2, r0
 8006dae:	4290      	cmp	r0, r2
 8006db0:	d101      	bne.n	8006db6 <memcmp+0xe>
 8006db2:	2000      	movs	r0, #0
 8006db4:	e005      	b.n	8006dc2 <memcmp+0x1a>
 8006db6:	7803      	ldrb	r3, [r0, #0]
 8006db8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006dbc:	42a3      	cmp	r3, r4
 8006dbe:	d001      	beq.n	8006dc4 <memcmp+0x1c>
 8006dc0:	1b18      	subs	r0, r3, r4
 8006dc2:	bd10      	pop	{r4, pc}
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	e7f2      	b.n	8006dae <memcmp+0x6>

08006dc8 <memset>:
 8006dc8:	4402      	add	r2, r0
 8006dca:	4603      	mov	r3, r0
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d100      	bne.n	8006dd2 <memset+0xa>
 8006dd0:	4770      	bx	lr
 8006dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8006dd6:	e7f9      	b.n	8006dcc <memset+0x4>

08006dd8 <__libc_init_array>:
 8006dd8:	b570      	push	{r4, r5, r6, lr}
 8006dda:	4d0d      	ldr	r5, [pc, #52]	@ (8006e10 <__libc_init_array+0x38>)
 8006ddc:	4c0d      	ldr	r4, [pc, #52]	@ (8006e14 <__libc_init_array+0x3c>)
 8006dde:	1b64      	subs	r4, r4, r5
 8006de0:	10a4      	asrs	r4, r4, #2
 8006de2:	2600      	movs	r6, #0
 8006de4:	42a6      	cmp	r6, r4
 8006de6:	d109      	bne.n	8006dfc <__libc_init_array+0x24>
 8006de8:	4d0b      	ldr	r5, [pc, #44]	@ (8006e18 <__libc_init_array+0x40>)
 8006dea:	4c0c      	ldr	r4, [pc, #48]	@ (8006e1c <__libc_init_array+0x44>)
 8006dec:	f000 fc74 	bl	80076d8 <_init>
 8006df0:	1b64      	subs	r4, r4, r5
 8006df2:	10a4      	asrs	r4, r4, #2
 8006df4:	2600      	movs	r6, #0
 8006df6:	42a6      	cmp	r6, r4
 8006df8:	d105      	bne.n	8006e06 <__libc_init_array+0x2e>
 8006dfa:	bd70      	pop	{r4, r5, r6, pc}
 8006dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e00:	4798      	blx	r3
 8006e02:	3601      	adds	r6, #1
 8006e04:	e7ee      	b.n	8006de4 <__libc_init_array+0xc>
 8006e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e0a:	4798      	blx	r3
 8006e0c:	3601      	adds	r6, #1
 8006e0e:	e7f2      	b.n	8006df6 <__libc_init_array+0x1e>
 8006e10:	08007888 	.word	0x08007888
 8006e14:	08007888 	.word	0x08007888
 8006e18:	08007888 	.word	0x08007888
 8006e1c:	0800788c 	.word	0x0800788c

08006e20 <__retarget_lock_acquire_recursive>:
 8006e20:	4770      	bx	lr

08006e22 <__retarget_lock_release_recursive>:
 8006e22:	4770      	bx	lr

08006e24 <memcpy>:
 8006e24:	440a      	add	r2, r1
 8006e26:	4291      	cmp	r1, r2
 8006e28:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e2c:	d100      	bne.n	8006e30 <memcpy+0xc>
 8006e2e:	4770      	bx	lr
 8006e30:	b510      	push	{r4, lr}
 8006e32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e3a:	4291      	cmp	r1, r2
 8006e3c:	d1f9      	bne.n	8006e32 <memcpy+0xe>
 8006e3e:	bd10      	pop	{r4, pc}

08006e40 <_free_r>:
 8006e40:	b538      	push	{r3, r4, r5, lr}
 8006e42:	4605      	mov	r5, r0
 8006e44:	2900      	cmp	r1, #0
 8006e46:	d041      	beq.n	8006ecc <_free_r+0x8c>
 8006e48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e4c:	1f0c      	subs	r4, r1, #4
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	bfb8      	it	lt
 8006e52:	18e4      	addlt	r4, r4, r3
 8006e54:	f000 f8e0 	bl	8007018 <__malloc_lock>
 8006e58:	4a1d      	ldr	r2, [pc, #116]	@ (8006ed0 <_free_r+0x90>)
 8006e5a:	6813      	ldr	r3, [r2, #0]
 8006e5c:	b933      	cbnz	r3, 8006e6c <_free_r+0x2c>
 8006e5e:	6063      	str	r3, [r4, #4]
 8006e60:	6014      	str	r4, [r2, #0]
 8006e62:	4628      	mov	r0, r5
 8006e64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e68:	f000 b8dc 	b.w	8007024 <__malloc_unlock>
 8006e6c:	42a3      	cmp	r3, r4
 8006e6e:	d908      	bls.n	8006e82 <_free_r+0x42>
 8006e70:	6820      	ldr	r0, [r4, #0]
 8006e72:	1821      	adds	r1, r4, r0
 8006e74:	428b      	cmp	r3, r1
 8006e76:	bf01      	itttt	eq
 8006e78:	6819      	ldreq	r1, [r3, #0]
 8006e7a:	685b      	ldreq	r3, [r3, #4]
 8006e7c:	1809      	addeq	r1, r1, r0
 8006e7e:	6021      	streq	r1, [r4, #0]
 8006e80:	e7ed      	b.n	8006e5e <_free_r+0x1e>
 8006e82:	461a      	mov	r2, r3
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	b10b      	cbz	r3, 8006e8c <_free_r+0x4c>
 8006e88:	42a3      	cmp	r3, r4
 8006e8a:	d9fa      	bls.n	8006e82 <_free_r+0x42>
 8006e8c:	6811      	ldr	r1, [r2, #0]
 8006e8e:	1850      	adds	r0, r2, r1
 8006e90:	42a0      	cmp	r0, r4
 8006e92:	d10b      	bne.n	8006eac <_free_r+0x6c>
 8006e94:	6820      	ldr	r0, [r4, #0]
 8006e96:	4401      	add	r1, r0
 8006e98:	1850      	adds	r0, r2, r1
 8006e9a:	4283      	cmp	r3, r0
 8006e9c:	6011      	str	r1, [r2, #0]
 8006e9e:	d1e0      	bne.n	8006e62 <_free_r+0x22>
 8006ea0:	6818      	ldr	r0, [r3, #0]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	6053      	str	r3, [r2, #4]
 8006ea6:	4408      	add	r0, r1
 8006ea8:	6010      	str	r0, [r2, #0]
 8006eaa:	e7da      	b.n	8006e62 <_free_r+0x22>
 8006eac:	d902      	bls.n	8006eb4 <_free_r+0x74>
 8006eae:	230c      	movs	r3, #12
 8006eb0:	602b      	str	r3, [r5, #0]
 8006eb2:	e7d6      	b.n	8006e62 <_free_r+0x22>
 8006eb4:	6820      	ldr	r0, [r4, #0]
 8006eb6:	1821      	adds	r1, r4, r0
 8006eb8:	428b      	cmp	r3, r1
 8006eba:	bf04      	itt	eq
 8006ebc:	6819      	ldreq	r1, [r3, #0]
 8006ebe:	685b      	ldreq	r3, [r3, #4]
 8006ec0:	6063      	str	r3, [r4, #4]
 8006ec2:	bf04      	itt	eq
 8006ec4:	1809      	addeq	r1, r1, r0
 8006ec6:	6021      	streq	r1, [r4, #0]
 8006ec8:	6054      	str	r4, [r2, #4]
 8006eca:	e7ca      	b.n	8006e62 <_free_r+0x22>
 8006ecc:	bd38      	pop	{r3, r4, r5, pc}
 8006ece:	bf00      	nop
 8006ed0:	2004ca3c 	.word	0x2004ca3c

08006ed4 <sbrk_aligned>:
 8006ed4:	b570      	push	{r4, r5, r6, lr}
 8006ed6:	4e0f      	ldr	r6, [pc, #60]	@ (8006f14 <sbrk_aligned+0x40>)
 8006ed8:	460c      	mov	r4, r1
 8006eda:	6831      	ldr	r1, [r6, #0]
 8006edc:	4605      	mov	r5, r0
 8006ede:	b911      	cbnz	r1, 8006ee6 <sbrk_aligned+0x12>
 8006ee0:	f000 fba6 	bl	8007630 <_sbrk_r>
 8006ee4:	6030      	str	r0, [r6, #0]
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	4628      	mov	r0, r5
 8006eea:	f000 fba1 	bl	8007630 <_sbrk_r>
 8006eee:	1c43      	adds	r3, r0, #1
 8006ef0:	d103      	bne.n	8006efa <sbrk_aligned+0x26>
 8006ef2:	f04f 34ff 	mov.w	r4, #4294967295
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	bd70      	pop	{r4, r5, r6, pc}
 8006efa:	1cc4      	adds	r4, r0, #3
 8006efc:	f024 0403 	bic.w	r4, r4, #3
 8006f00:	42a0      	cmp	r0, r4
 8006f02:	d0f8      	beq.n	8006ef6 <sbrk_aligned+0x22>
 8006f04:	1a21      	subs	r1, r4, r0
 8006f06:	4628      	mov	r0, r5
 8006f08:	f000 fb92 	bl	8007630 <_sbrk_r>
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	d1f2      	bne.n	8006ef6 <sbrk_aligned+0x22>
 8006f10:	e7ef      	b.n	8006ef2 <sbrk_aligned+0x1e>
 8006f12:	bf00      	nop
 8006f14:	2004ca38 	.word	0x2004ca38

08006f18 <_malloc_r>:
 8006f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f1c:	1ccd      	adds	r5, r1, #3
 8006f1e:	f025 0503 	bic.w	r5, r5, #3
 8006f22:	3508      	adds	r5, #8
 8006f24:	2d0c      	cmp	r5, #12
 8006f26:	bf38      	it	cc
 8006f28:	250c      	movcc	r5, #12
 8006f2a:	2d00      	cmp	r5, #0
 8006f2c:	4606      	mov	r6, r0
 8006f2e:	db01      	blt.n	8006f34 <_malloc_r+0x1c>
 8006f30:	42a9      	cmp	r1, r5
 8006f32:	d904      	bls.n	8006f3e <_malloc_r+0x26>
 8006f34:	230c      	movs	r3, #12
 8006f36:	6033      	str	r3, [r6, #0]
 8006f38:	2000      	movs	r0, #0
 8006f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007014 <_malloc_r+0xfc>
 8006f42:	f000 f869 	bl	8007018 <__malloc_lock>
 8006f46:	f8d8 3000 	ldr.w	r3, [r8]
 8006f4a:	461c      	mov	r4, r3
 8006f4c:	bb44      	cbnz	r4, 8006fa0 <_malloc_r+0x88>
 8006f4e:	4629      	mov	r1, r5
 8006f50:	4630      	mov	r0, r6
 8006f52:	f7ff ffbf 	bl	8006ed4 <sbrk_aligned>
 8006f56:	1c43      	adds	r3, r0, #1
 8006f58:	4604      	mov	r4, r0
 8006f5a:	d158      	bne.n	800700e <_malloc_r+0xf6>
 8006f5c:	f8d8 4000 	ldr.w	r4, [r8]
 8006f60:	4627      	mov	r7, r4
 8006f62:	2f00      	cmp	r7, #0
 8006f64:	d143      	bne.n	8006fee <_malloc_r+0xd6>
 8006f66:	2c00      	cmp	r4, #0
 8006f68:	d04b      	beq.n	8007002 <_malloc_r+0xea>
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	4639      	mov	r1, r7
 8006f6e:	4630      	mov	r0, r6
 8006f70:	eb04 0903 	add.w	r9, r4, r3
 8006f74:	f000 fb5c 	bl	8007630 <_sbrk_r>
 8006f78:	4581      	cmp	r9, r0
 8006f7a:	d142      	bne.n	8007002 <_malloc_r+0xea>
 8006f7c:	6821      	ldr	r1, [r4, #0]
 8006f7e:	1a6d      	subs	r5, r5, r1
 8006f80:	4629      	mov	r1, r5
 8006f82:	4630      	mov	r0, r6
 8006f84:	f7ff ffa6 	bl	8006ed4 <sbrk_aligned>
 8006f88:	3001      	adds	r0, #1
 8006f8a:	d03a      	beq.n	8007002 <_malloc_r+0xea>
 8006f8c:	6823      	ldr	r3, [r4, #0]
 8006f8e:	442b      	add	r3, r5
 8006f90:	6023      	str	r3, [r4, #0]
 8006f92:	f8d8 3000 	ldr.w	r3, [r8]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	bb62      	cbnz	r2, 8006ff4 <_malloc_r+0xdc>
 8006f9a:	f8c8 7000 	str.w	r7, [r8]
 8006f9e:	e00f      	b.n	8006fc0 <_malloc_r+0xa8>
 8006fa0:	6822      	ldr	r2, [r4, #0]
 8006fa2:	1b52      	subs	r2, r2, r5
 8006fa4:	d420      	bmi.n	8006fe8 <_malloc_r+0xd0>
 8006fa6:	2a0b      	cmp	r2, #11
 8006fa8:	d917      	bls.n	8006fda <_malloc_r+0xc2>
 8006faa:	1961      	adds	r1, r4, r5
 8006fac:	42a3      	cmp	r3, r4
 8006fae:	6025      	str	r5, [r4, #0]
 8006fb0:	bf18      	it	ne
 8006fb2:	6059      	strne	r1, [r3, #4]
 8006fb4:	6863      	ldr	r3, [r4, #4]
 8006fb6:	bf08      	it	eq
 8006fb8:	f8c8 1000 	streq.w	r1, [r8]
 8006fbc:	5162      	str	r2, [r4, r5]
 8006fbe:	604b      	str	r3, [r1, #4]
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f000 f82f 	bl	8007024 <__malloc_unlock>
 8006fc6:	f104 000b 	add.w	r0, r4, #11
 8006fca:	1d23      	adds	r3, r4, #4
 8006fcc:	f020 0007 	bic.w	r0, r0, #7
 8006fd0:	1ac2      	subs	r2, r0, r3
 8006fd2:	bf1c      	itt	ne
 8006fd4:	1a1b      	subne	r3, r3, r0
 8006fd6:	50a3      	strne	r3, [r4, r2]
 8006fd8:	e7af      	b.n	8006f3a <_malloc_r+0x22>
 8006fda:	6862      	ldr	r2, [r4, #4]
 8006fdc:	42a3      	cmp	r3, r4
 8006fde:	bf0c      	ite	eq
 8006fe0:	f8c8 2000 	streq.w	r2, [r8]
 8006fe4:	605a      	strne	r2, [r3, #4]
 8006fe6:	e7eb      	b.n	8006fc0 <_malloc_r+0xa8>
 8006fe8:	4623      	mov	r3, r4
 8006fea:	6864      	ldr	r4, [r4, #4]
 8006fec:	e7ae      	b.n	8006f4c <_malloc_r+0x34>
 8006fee:	463c      	mov	r4, r7
 8006ff0:	687f      	ldr	r7, [r7, #4]
 8006ff2:	e7b6      	b.n	8006f62 <_malloc_r+0x4a>
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	42a3      	cmp	r3, r4
 8006ffa:	d1fb      	bne.n	8006ff4 <_malloc_r+0xdc>
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	6053      	str	r3, [r2, #4]
 8007000:	e7de      	b.n	8006fc0 <_malloc_r+0xa8>
 8007002:	230c      	movs	r3, #12
 8007004:	6033      	str	r3, [r6, #0]
 8007006:	4630      	mov	r0, r6
 8007008:	f000 f80c 	bl	8007024 <__malloc_unlock>
 800700c:	e794      	b.n	8006f38 <_malloc_r+0x20>
 800700e:	6005      	str	r5, [r0, #0]
 8007010:	e7d6      	b.n	8006fc0 <_malloc_r+0xa8>
 8007012:	bf00      	nop
 8007014:	2004ca3c 	.word	0x2004ca3c

08007018 <__malloc_lock>:
 8007018:	4801      	ldr	r0, [pc, #4]	@ (8007020 <__malloc_lock+0x8>)
 800701a:	f7ff bf01 	b.w	8006e20 <__retarget_lock_acquire_recursive>
 800701e:	bf00      	nop
 8007020:	2004ca34 	.word	0x2004ca34

08007024 <__malloc_unlock>:
 8007024:	4801      	ldr	r0, [pc, #4]	@ (800702c <__malloc_unlock+0x8>)
 8007026:	f7ff befc 	b.w	8006e22 <__retarget_lock_release_recursive>
 800702a:	bf00      	nop
 800702c:	2004ca34 	.word	0x2004ca34

08007030 <__ssputs_r>:
 8007030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007034:	688e      	ldr	r6, [r1, #8]
 8007036:	461f      	mov	r7, r3
 8007038:	42be      	cmp	r6, r7
 800703a:	680b      	ldr	r3, [r1, #0]
 800703c:	4682      	mov	sl, r0
 800703e:	460c      	mov	r4, r1
 8007040:	4690      	mov	r8, r2
 8007042:	d82d      	bhi.n	80070a0 <__ssputs_r+0x70>
 8007044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007048:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800704c:	d026      	beq.n	800709c <__ssputs_r+0x6c>
 800704e:	6965      	ldr	r5, [r4, #20]
 8007050:	6909      	ldr	r1, [r1, #16]
 8007052:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007056:	eba3 0901 	sub.w	r9, r3, r1
 800705a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800705e:	1c7b      	adds	r3, r7, #1
 8007060:	444b      	add	r3, r9
 8007062:	106d      	asrs	r5, r5, #1
 8007064:	429d      	cmp	r5, r3
 8007066:	bf38      	it	cc
 8007068:	461d      	movcc	r5, r3
 800706a:	0553      	lsls	r3, r2, #21
 800706c:	d527      	bpl.n	80070be <__ssputs_r+0x8e>
 800706e:	4629      	mov	r1, r5
 8007070:	f7ff ff52 	bl	8006f18 <_malloc_r>
 8007074:	4606      	mov	r6, r0
 8007076:	b360      	cbz	r0, 80070d2 <__ssputs_r+0xa2>
 8007078:	6921      	ldr	r1, [r4, #16]
 800707a:	464a      	mov	r2, r9
 800707c:	f7ff fed2 	bl	8006e24 <memcpy>
 8007080:	89a3      	ldrh	r3, [r4, #12]
 8007082:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800708a:	81a3      	strh	r3, [r4, #12]
 800708c:	6126      	str	r6, [r4, #16]
 800708e:	6165      	str	r5, [r4, #20]
 8007090:	444e      	add	r6, r9
 8007092:	eba5 0509 	sub.w	r5, r5, r9
 8007096:	6026      	str	r6, [r4, #0]
 8007098:	60a5      	str	r5, [r4, #8]
 800709a:	463e      	mov	r6, r7
 800709c:	42be      	cmp	r6, r7
 800709e:	d900      	bls.n	80070a2 <__ssputs_r+0x72>
 80070a0:	463e      	mov	r6, r7
 80070a2:	6820      	ldr	r0, [r4, #0]
 80070a4:	4632      	mov	r2, r6
 80070a6:	4641      	mov	r1, r8
 80070a8:	f000 faa8 	bl	80075fc <memmove>
 80070ac:	68a3      	ldr	r3, [r4, #8]
 80070ae:	1b9b      	subs	r3, r3, r6
 80070b0:	60a3      	str	r3, [r4, #8]
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	4433      	add	r3, r6
 80070b6:	6023      	str	r3, [r4, #0]
 80070b8:	2000      	movs	r0, #0
 80070ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070be:	462a      	mov	r2, r5
 80070c0:	f000 fac6 	bl	8007650 <_realloc_r>
 80070c4:	4606      	mov	r6, r0
 80070c6:	2800      	cmp	r0, #0
 80070c8:	d1e0      	bne.n	800708c <__ssputs_r+0x5c>
 80070ca:	6921      	ldr	r1, [r4, #16]
 80070cc:	4650      	mov	r0, sl
 80070ce:	f7ff feb7 	bl	8006e40 <_free_r>
 80070d2:	230c      	movs	r3, #12
 80070d4:	f8ca 3000 	str.w	r3, [sl]
 80070d8:	89a3      	ldrh	r3, [r4, #12]
 80070da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070de:	81a3      	strh	r3, [r4, #12]
 80070e0:	f04f 30ff 	mov.w	r0, #4294967295
 80070e4:	e7e9      	b.n	80070ba <__ssputs_r+0x8a>
	...

080070e8 <_svfiprintf_r>:
 80070e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ec:	4698      	mov	r8, r3
 80070ee:	898b      	ldrh	r3, [r1, #12]
 80070f0:	061b      	lsls	r3, r3, #24
 80070f2:	b09d      	sub	sp, #116	@ 0x74
 80070f4:	4607      	mov	r7, r0
 80070f6:	460d      	mov	r5, r1
 80070f8:	4614      	mov	r4, r2
 80070fa:	d510      	bpl.n	800711e <_svfiprintf_r+0x36>
 80070fc:	690b      	ldr	r3, [r1, #16]
 80070fe:	b973      	cbnz	r3, 800711e <_svfiprintf_r+0x36>
 8007100:	2140      	movs	r1, #64	@ 0x40
 8007102:	f7ff ff09 	bl	8006f18 <_malloc_r>
 8007106:	6028      	str	r0, [r5, #0]
 8007108:	6128      	str	r0, [r5, #16]
 800710a:	b930      	cbnz	r0, 800711a <_svfiprintf_r+0x32>
 800710c:	230c      	movs	r3, #12
 800710e:	603b      	str	r3, [r7, #0]
 8007110:	f04f 30ff 	mov.w	r0, #4294967295
 8007114:	b01d      	add	sp, #116	@ 0x74
 8007116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800711a:	2340      	movs	r3, #64	@ 0x40
 800711c:	616b      	str	r3, [r5, #20]
 800711e:	2300      	movs	r3, #0
 8007120:	9309      	str	r3, [sp, #36]	@ 0x24
 8007122:	2320      	movs	r3, #32
 8007124:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007128:	f8cd 800c 	str.w	r8, [sp, #12]
 800712c:	2330      	movs	r3, #48	@ 0x30
 800712e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80072cc <_svfiprintf_r+0x1e4>
 8007132:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007136:	f04f 0901 	mov.w	r9, #1
 800713a:	4623      	mov	r3, r4
 800713c:	469a      	mov	sl, r3
 800713e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007142:	b10a      	cbz	r2, 8007148 <_svfiprintf_r+0x60>
 8007144:	2a25      	cmp	r2, #37	@ 0x25
 8007146:	d1f9      	bne.n	800713c <_svfiprintf_r+0x54>
 8007148:	ebba 0b04 	subs.w	fp, sl, r4
 800714c:	d00b      	beq.n	8007166 <_svfiprintf_r+0x7e>
 800714e:	465b      	mov	r3, fp
 8007150:	4622      	mov	r2, r4
 8007152:	4629      	mov	r1, r5
 8007154:	4638      	mov	r0, r7
 8007156:	f7ff ff6b 	bl	8007030 <__ssputs_r>
 800715a:	3001      	adds	r0, #1
 800715c:	f000 80a7 	beq.w	80072ae <_svfiprintf_r+0x1c6>
 8007160:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007162:	445a      	add	r2, fp
 8007164:	9209      	str	r2, [sp, #36]	@ 0x24
 8007166:	f89a 3000 	ldrb.w	r3, [sl]
 800716a:	2b00      	cmp	r3, #0
 800716c:	f000 809f 	beq.w	80072ae <_svfiprintf_r+0x1c6>
 8007170:	2300      	movs	r3, #0
 8007172:	f04f 32ff 	mov.w	r2, #4294967295
 8007176:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800717a:	f10a 0a01 	add.w	sl, sl, #1
 800717e:	9304      	str	r3, [sp, #16]
 8007180:	9307      	str	r3, [sp, #28]
 8007182:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007186:	931a      	str	r3, [sp, #104]	@ 0x68
 8007188:	4654      	mov	r4, sl
 800718a:	2205      	movs	r2, #5
 800718c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007190:	484e      	ldr	r0, [pc, #312]	@ (80072cc <_svfiprintf_r+0x1e4>)
 8007192:	f7f9 f895 	bl	80002c0 <memchr>
 8007196:	9a04      	ldr	r2, [sp, #16]
 8007198:	b9d8      	cbnz	r0, 80071d2 <_svfiprintf_r+0xea>
 800719a:	06d0      	lsls	r0, r2, #27
 800719c:	bf44      	itt	mi
 800719e:	2320      	movmi	r3, #32
 80071a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071a4:	0711      	lsls	r1, r2, #28
 80071a6:	bf44      	itt	mi
 80071a8:	232b      	movmi	r3, #43	@ 0x2b
 80071aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071ae:	f89a 3000 	ldrb.w	r3, [sl]
 80071b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80071b4:	d015      	beq.n	80071e2 <_svfiprintf_r+0xfa>
 80071b6:	9a07      	ldr	r2, [sp, #28]
 80071b8:	4654      	mov	r4, sl
 80071ba:	2000      	movs	r0, #0
 80071bc:	f04f 0c0a 	mov.w	ip, #10
 80071c0:	4621      	mov	r1, r4
 80071c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071c6:	3b30      	subs	r3, #48	@ 0x30
 80071c8:	2b09      	cmp	r3, #9
 80071ca:	d94b      	bls.n	8007264 <_svfiprintf_r+0x17c>
 80071cc:	b1b0      	cbz	r0, 80071fc <_svfiprintf_r+0x114>
 80071ce:	9207      	str	r2, [sp, #28]
 80071d0:	e014      	b.n	80071fc <_svfiprintf_r+0x114>
 80071d2:	eba0 0308 	sub.w	r3, r0, r8
 80071d6:	fa09 f303 	lsl.w	r3, r9, r3
 80071da:	4313      	orrs	r3, r2
 80071dc:	9304      	str	r3, [sp, #16]
 80071de:	46a2      	mov	sl, r4
 80071e0:	e7d2      	b.n	8007188 <_svfiprintf_r+0xa0>
 80071e2:	9b03      	ldr	r3, [sp, #12]
 80071e4:	1d19      	adds	r1, r3, #4
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	9103      	str	r1, [sp, #12]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	bfbb      	ittet	lt
 80071ee:	425b      	neglt	r3, r3
 80071f0:	f042 0202 	orrlt.w	r2, r2, #2
 80071f4:	9307      	strge	r3, [sp, #28]
 80071f6:	9307      	strlt	r3, [sp, #28]
 80071f8:	bfb8      	it	lt
 80071fa:	9204      	strlt	r2, [sp, #16]
 80071fc:	7823      	ldrb	r3, [r4, #0]
 80071fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8007200:	d10a      	bne.n	8007218 <_svfiprintf_r+0x130>
 8007202:	7863      	ldrb	r3, [r4, #1]
 8007204:	2b2a      	cmp	r3, #42	@ 0x2a
 8007206:	d132      	bne.n	800726e <_svfiprintf_r+0x186>
 8007208:	9b03      	ldr	r3, [sp, #12]
 800720a:	1d1a      	adds	r2, r3, #4
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	9203      	str	r2, [sp, #12]
 8007210:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007214:	3402      	adds	r4, #2
 8007216:	9305      	str	r3, [sp, #20]
 8007218:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80072dc <_svfiprintf_r+0x1f4>
 800721c:	7821      	ldrb	r1, [r4, #0]
 800721e:	2203      	movs	r2, #3
 8007220:	4650      	mov	r0, sl
 8007222:	f7f9 f84d 	bl	80002c0 <memchr>
 8007226:	b138      	cbz	r0, 8007238 <_svfiprintf_r+0x150>
 8007228:	9b04      	ldr	r3, [sp, #16]
 800722a:	eba0 000a 	sub.w	r0, r0, sl
 800722e:	2240      	movs	r2, #64	@ 0x40
 8007230:	4082      	lsls	r2, r0
 8007232:	4313      	orrs	r3, r2
 8007234:	3401      	adds	r4, #1
 8007236:	9304      	str	r3, [sp, #16]
 8007238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800723c:	4824      	ldr	r0, [pc, #144]	@ (80072d0 <_svfiprintf_r+0x1e8>)
 800723e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007242:	2206      	movs	r2, #6
 8007244:	f7f9 f83c 	bl	80002c0 <memchr>
 8007248:	2800      	cmp	r0, #0
 800724a:	d036      	beq.n	80072ba <_svfiprintf_r+0x1d2>
 800724c:	4b21      	ldr	r3, [pc, #132]	@ (80072d4 <_svfiprintf_r+0x1ec>)
 800724e:	bb1b      	cbnz	r3, 8007298 <_svfiprintf_r+0x1b0>
 8007250:	9b03      	ldr	r3, [sp, #12]
 8007252:	3307      	adds	r3, #7
 8007254:	f023 0307 	bic.w	r3, r3, #7
 8007258:	3308      	adds	r3, #8
 800725a:	9303      	str	r3, [sp, #12]
 800725c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725e:	4433      	add	r3, r6
 8007260:	9309      	str	r3, [sp, #36]	@ 0x24
 8007262:	e76a      	b.n	800713a <_svfiprintf_r+0x52>
 8007264:	fb0c 3202 	mla	r2, ip, r2, r3
 8007268:	460c      	mov	r4, r1
 800726a:	2001      	movs	r0, #1
 800726c:	e7a8      	b.n	80071c0 <_svfiprintf_r+0xd8>
 800726e:	2300      	movs	r3, #0
 8007270:	3401      	adds	r4, #1
 8007272:	9305      	str	r3, [sp, #20]
 8007274:	4619      	mov	r1, r3
 8007276:	f04f 0c0a 	mov.w	ip, #10
 800727a:	4620      	mov	r0, r4
 800727c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007280:	3a30      	subs	r2, #48	@ 0x30
 8007282:	2a09      	cmp	r2, #9
 8007284:	d903      	bls.n	800728e <_svfiprintf_r+0x1a6>
 8007286:	2b00      	cmp	r3, #0
 8007288:	d0c6      	beq.n	8007218 <_svfiprintf_r+0x130>
 800728a:	9105      	str	r1, [sp, #20]
 800728c:	e7c4      	b.n	8007218 <_svfiprintf_r+0x130>
 800728e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007292:	4604      	mov	r4, r0
 8007294:	2301      	movs	r3, #1
 8007296:	e7f0      	b.n	800727a <_svfiprintf_r+0x192>
 8007298:	ab03      	add	r3, sp, #12
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	462a      	mov	r2, r5
 800729e:	4b0e      	ldr	r3, [pc, #56]	@ (80072d8 <_svfiprintf_r+0x1f0>)
 80072a0:	a904      	add	r1, sp, #16
 80072a2:	4638      	mov	r0, r7
 80072a4:	f3af 8000 	nop.w
 80072a8:	1c42      	adds	r2, r0, #1
 80072aa:	4606      	mov	r6, r0
 80072ac:	d1d6      	bne.n	800725c <_svfiprintf_r+0x174>
 80072ae:	89ab      	ldrh	r3, [r5, #12]
 80072b0:	065b      	lsls	r3, r3, #25
 80072b2:	f53f af2d 	bmi.w	8007110 <_svfiprintf_r+0x28>
 80072b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072b8:	e72c      	b.n	8007114 <_svfiprintf_r+0x2c>
 80072ba:	ab03      	add	r3, sp, #12
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	462a      	mov	r2, r5
 80072c0:	4b05      	ldr	r3, [pc, #20]	@ (80072d8 <_svfiprintf_r+0x1f0>)
 80072c2:	a904      	add	r1, sp, #16
 80072c4:	4638      	mov	r0, r7
 80072c6:	f000 f879 	bl	80073bc <_printf_i>
 80072ca:	e7ed      	b.n	80072a8 <_svfiprintf_r+0x1c0>
 80072cc:	0800784c 	.word	0x0800784c
 80072d0:	08007856 	.word	0x08007856
 80072d4:	00000000 	.word	0x00000000
 80072d8:	08007031 	.word	0x08007031
 80072dc:	08007852 	.word	0x08007852

080072e0 <_printf_common>:
 80072e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e4:	4616      	mov	r6, r2
 80072e6:	4698      	mov	r8, r3
 80072e8:	688a      	ldr	r2, [r1, #8]
 80072ea:	690b      	ldr	r3, [r1, #16]
 80072ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072f0:	4293      	cmp	r3, r2
 80072f2:	bfb8      	it	lt
 80072f4:	4613      	movlt	r3, r2
 80072f6:	6033      	str	r3, [r6, #0]
 80072f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072fc:	4607      	mov	r7, r0
 80072fe:	460c      	mov	r4, r1
 8007300:	b10a      	cbz	r2, 8007306 <_printf_common+0x26>
 8007302:	3301      	adds	r3, #1
 8007304:	6033      	str	r3, [r6, #0]
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	0699      	lsls	r1, r3, #26
 800730a:	bf42      	ittt	mi
 800730c:	6833      	ldrmi	r3, [r6, #0]
 800730e:	3302      	addmi	r3, #2
 8007310:	6033      	strmi	r3, [r6, #0]
 8007312:	6825      	ldr	r5, [r4, #0]
 8007314:	f015 0506 	ands.w	r5, r5, #6
 8007318:	d106      	bne.n	8007328 <_printf_common+0x48>
 800731a:	f104 0a19 	add.w	sl, r4, #25
 800731e:	68e3      	ldr	r3, [r4, #12]
 8007320:	6832      	ldr	r2, [r6, #0]
 8007322:	1a9b      	subs	r3, r3, r2
 8007324:	42ab      	cmp	r3, r5
 8007326:	dc26      	bgt.n	8007376 <_printf_common+0x96>
 8007328:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800732c:	6822      	ldr	r2, [r4, #0]
 800732e:	3b00      	subs	r3, #0
 8007330:	bf18      	it	ne
 8007332:	2301      	movne	r3, #1
 8007334:	0692      	lsls	r2, r2, #26
 8007336:	d42b      	bmi.n	8007390 <_printf_common+0xb0>
 8007338:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800733c:	4641      	mov	r1, r8
 800733e:	4638      	mov	r0, r7
 8007340:	47c8      	blx	r9
 8007342:	3001      	adds	r0, #1
 8007344:	d01e      	beq.n	8007384 <_printf_common+0xa4>
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	6922      	ldr	r2, [r4, #16]
 800734a:	f003 0306 	and.w	r3, r3, #6
 800734e:	2b04      	cmp	r3, #4
 8007350:	bf02      	ittt	eq
 8007352:	68e5      	ldreq	r5, [r4, #12]
 8007354:	6833      	ldreq	r3, [r6, #0]
 8007356:	1aed      	subeq	r5, r5, r3
 8007358:	68a3      	ldr	r3, [r4, #8]
 800735a:	bf0c      	ite	eq
 800735c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007360:	2500      	movne	r5, #0
 8007362:	4293      	cmp	r3, r2
 8007364:	bfc4      	itt	gt
 8007366:	1a9b      	subgt	r3, r3, r2
 8007368:	18ed      	addgt	r5, r5, r3
 800736a:	2600      	movs	r6, #0
 800736c:	341a      	adds	r4, #26
 800736e:	42b5      	cmp	r5, r6
 8007370:	d11a      	bne.n	80073a8 <_printf_common+0xc8>
 8007372:	2000      	movs	r0, #0
 8007374:	e008      	b.n	8007388 <_printf_common+0xa8>
 8007376:	2301      	movs	r3, #1
 8007378:	4652      	mov	r2, sl
 800737a:	4641      	mov	r1, r8
 800737c:	4638      	mov	r0, r7
 800737e:	47c8      	blx	r9
 8007380:	3001      	adds	r0, #1
 8007382:	d103      	bne.n	800738c <_printf_common+0xac>
 8007384:	f04f 30ff 	mov.w	r0, #4294967295
 8007388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800738c:	3501      	adds	r5, #1
 800738e:	e7c6      	b.n	800731e <_printf_common+0x3e>
 8007390:	18e1      	adds	r1, r4, r3
 8007392:	1c5a      	adds	r2, r3, #1
 8007394:	2030      	movs	r0, #48	@ 0x30
 8007396:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800739a:	4422      	add	r2, r4
 800739c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80073a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073a4:	3302      	adds	r3, #2
 80073a6:	e7c7      	b.n	8007338 <_printf_common+0x58>
 80073a8:	2301      	movs	r3, #1
 80073aa:	4622      	mov	r2, r4
 80073ac:	4641      	mov	r1, r8
 80073ae:	4638      	mov	r0, r7
 80073b0:	47c8      	blx	r9
 80073b2:	3001      	adds	r0, #1
 80073b4:	d0e6      	beq.n	8007384 <_printf_common+0xa4>
 80073b6:	3601      	adds	r6, #1
 80073b8:	e7d9      	b.n	800736e <_printf_common+0x8e>
	...

080073bc <_printf_i>:
 80073bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073c0:	7e0f      	ldrb	r7, [r1, #24]
 80073c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073c4:	2f78      	cmp	r7, #120	@ 0x78
 80073c6:	4691      	mov	r9, r2
 80073c8:	4680      	mov	r8, r0
 80073ca:	460c      	mov	r4, r1
 80073cc:	469a      	mov	sl, r3
 80073ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80073d2:	d807      	bhi.n	80073e4 <_printf_i+0x28>
 80073d4:	2f62      	cmp	r7, #98	@ 0x62
 80073d6:	d80a      	bhi.n	80073ee <_printf_i+0x32>
 80073d8:	2f00      	cmp	r7, #0
 80073da:	f000 80d2 	beq.w	8007582 <_printf_i+0x1c6>
 80073de:	2f58      	cmp	r7, #88	@ 0x58
 80073e0:	f000 80b9 	beq.w	8007556 <_printf_i+0x19a>
 80073e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073ec:	e03a      	b.n	8007464 <_printf_i+0xa8>
 80073ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073f2:	2b15      	cmp	r3, #21
 80073f4:	d8f6      	bhi.n	80073e4 <_printf_i+0x28>
 80073f6:	a101      	add	r1, pc, #4	@ (adr r1, 80073fc <_printf_i+0x40>)
 80073f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073fc:	08007455 	.word	0x08007455
 8007400:	08007469 	.word	0x08007469
 8007404:	080073e5 	.word	0x080073e5
 8007408:	080073e5 	.word	0x080073e5
 800740c:	080073e5 	.word	0x080073e5
 8007410:	080073e5 	.word	0x080073e5
 8007414:	08007469 	.word	0x08007469
 8007418:	080073e5 	.word	0x080073e5
 800741c:	080073e5 	.word	0x080073e5
 8007420:	080073e5 	.word	0x080073e5
 8007424:	080073e5 	.word	0x080073e5
 8007428:	08007569 	.word	0x08007569
 800742c:	08007493 	.word	0x08007493
 8007430:	08007523 	.word	0x08007523
 8007434:	080073e5 	.word	0x080073e5
 8007438:	080073e5 	.word	0x080073e5
 800743c:	0800758b 	.word	0x0800758b
 8007440:	080073e5 	.word	0x080073e5
 8007444:	08007493 	.word	0x08007493
 8007448:	080073e5 	.word	0x080073e5
 800744c:	080073e5 	.word	0x080073e5
 8007450:	0800752b 	.word	0x0800752b
 8007454:	6833      	ldr	r3, [r6, #0]
 8007456:	1d1a      	adds	r2, r3, #4
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	6032      	str	r2, [r6, #0]
 800745c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007460:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007464:	2301      	movs	r3, #1
 8007466:	e09d      	b.n	80075a4 <_printf_i+0x1e8>
 8007468:	6833      	ldr	r3, [r6, #0]
 800746a:	6820      	ldr	r0, [r4, #0]
 800746c:	1d19      	adds	r1, r3, #4
 800746e:	6031      	str	r1, [r6, #0]
 8007470:	0606      	lsls	r6, r0, #24
 8007472:	d501      	bpl.n	8007478 <_printf_i+0xbc>
 8007474:	681d      	ldr	r5, [r3, #0]
 8007476:	e003      	b.n	8007480 <_printf_i+0xc4>
 8007478:	0645      	lsls	r5, r0, #25
 800747a:	d5fb      	bpl.n	8007474 <_printf_i+0xb8>
 800747c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007480:	2d00      	cmp	r5, #0
 8007482:	da03      	bge.n	800748c <_printf_i+0xd0>
 8007484:	232d      	movs	r3, #45	@ 0x2d
 8007486:	426d      	negs	r5, r5
 8007488:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800748c:	4859      	ldr	r0, [pc, #356]	@ (80075f4 <_printf_i+0x238>)
 800748e:	230a      	movs	r3, #10
 8007490:	e011      	b.n	80074b6 <_printf_i+0xfa>
 8007492:	6821      	ldr	r1, [r4, #0]
 8007494:	6833      	ldr	r3, [r6, #0]
 8007496:	0608      	lsls	r0, r1, #24
 8007498:	f853 5b04 	ldr.w	r5, [r3], #4
 800749c:	d402      	bmi.n	80074a4 <_printf_i+0xe8>
 800749e:	0649      	lsls	r1, r1, #25
 80074a0:	bf48      	it	mi
 80074a2:	b2ad      	uxthmi	r5, r5
 80074a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80074a6:	4853      	ldr	r0, [pc, #332]	@ (80075f4 <_printf_i+0x238>)
 80074a8:	6033      	str	r3, [r6, #0]
 80074aa:	bf14      	ite	ne
 80074ac:	230a      	movne	r3, #10
 80074ae:	2308      	moveq	r3, #8
 80074b0:	2100      	movs	r1, #0
 80074b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074b6:	6866      	ldr	r6, [r4, #4]
 80074b8:	60a6      	str	r6, [r4, #8]
 80074ba:	2e00      	cmp	r6, #0
 80074bc:	bfa2      	ittt	ge
 80074be:	6821      	ldrge	r1, [r4, #0]
 80074c0:	f021 0104 	bicge.w	r1, r1, #4
 80074c4:	6021      	strge	r1, [r4, #0]
 80074c6:	b90d      	cbnz	r5, 80074cc <_printf_i+0x110>
 80074c8:	2e00      	cmp	r6, #0
 80074ca:	d04b      	beq.n	8007564 <_printf_i+0x1a8>
 80074cc:	4616      	mov	r6, r2
 80074ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80074d2:	fb03 5711 	mls	r7, r3, r1, r5
 80074d6:	5dc7      	ldrb	r7, [r0, r7]
 80074d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074dc:	462f      	mov	r7, r5
 80074de:	42bb      	cmp	r3, r7
 80074e0:	460d      	mov	r5, r1
 80074e2:	d9f4      	bls.n	80074ce <_printf_i+0x112>
 80074e4:	2b08      	cmp	r3, #8
 80074e6:	d10b      	bne.n	8007500 <_printf_i+0x144>
 80074e8:	6823      	ldr	r3, [r4, #0]
 80074ea:	07df      	lsls	r7, r3, #31
 80074ec:	d508      	bpl.n	8007500 <_printf_i+0x144>
 80074ee:	6923      	ldr	r3, [r4, #16]
 80074f0:	6861      	ldr	r1, [r4, #4]
 80074f2:	4299      	cmp	r1, r3
 80074f4:	bfde      	ittt	le
 80074f6:	2330      	movle	r3, #48	@ 0x30
 80074f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007500:	1b92      	subs	r2, r2, r6
 8007502:	6122      	str	r2, [r4, #16]
 8007504:	f8cd a000 	str.w	sl, [sp]
 8007508:	464b      	mov	r3, r9
 800750a:	aa03      	add	r2, sp, #12
 800750c:	4621      	mov	r1, r4
 800750e:	4640      	mov	r0, r8
 8007510:	f7ff fee6 	bl	80072e0 <_printf_common>
 8007514:	3001      	adds	r0, #1
 8007516:	d14a      	bne.n	80075ae <_printf_i+0x1f2>
 8007518:	f04f 30ff 	mov.w	r0, #4294967295
 800751c:	b004      	add	sp, #16
 800751e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	f043 0320 	orr.w	r3, r3, #32
 8007528:	6023      	str	r3, [r4, #0]
 800752a:	4833      	ldr	r0, [pc, #204]	@ (80075f8 <_printf_i+0x23c>)
 800752c:	2778      	movs	r7, #120	@ 0x78
 800752e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007532:	6823      	ldr	r3, [r4, #0]
 8007534:	6831      	ldr	r1, [r6, #0]
 8007536:	061f      	lsls	r7, r3, #24
 8007538:	f851 5b04 	ldr.w	r5, [r1], #4
 800753c:	d402      	bmi.n	8007544 <_printf_i+0x188>
 800753e:	065f      	lsls	r7, r3, #25
 8007540:	bf48      	it	mi
 8007542:	b2ad      	uxthmi	r5, r5
 8007544:	6031      	str	r1, [r6, #0]
 8007546:	07d9      	lsls	r1, r3, #31
 8007548:	bf44      	itt	mi
 800754a:	f043 0320 	orrmi.w	r3, r3, #32
 800754e:	6023      	strmi	r3, [r4, #0]
 8007550:	b11d      	cbz	r5, 800755a <_printf_i+0x19e>
 8007552:	2310      	movs	r3, #16
 8007554:	e7ac      	b.n	80074b0 <_printf_i+0xf4>
 8007556:	4827      	ldr	r0, [pc, #156]	@ (80075f4 <_printf_i+0x238>)
 8007558:	e7e9      	b.n	800752e <_printf_i+0x172>
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	f023 0320 	bic.w	r3, r3, #32
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	e7f6      	b.n	8007552 <_printf_i+0x196>
 8007564:	4616      	mov	r6, r2
 8007566:	e7bd      	b.n	80074e4 <_printf_i+0x128>
 8007568:	6833      	ldr	r3, [r6, #0]
 800756a:	6825      	ldr	r5, [r4, #0]
 800756c:	6961      	ldr	r1, [r4, #20]
 800756e:	1d18      	adds	r0, r3, #4
 8007570:	6030      	str	r0, [r6, #0]
 8007572:	062e      	lsls	r6, r5, #24
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	d501      	bpl.n	800757c <_printf_i+0x1c0>
 8007578:	6019      	str	r1, [r3, #0]
 800757a:	e002      	b.n	8007582 <_printf_i+0x1c6>
 800757c:	0668      	lsls	r0, r5, #25
 800757e:	d5fb      	bpl.n	8007578 <_printf_i+0x1bc>
 8007580:	8019      	strh	r1, [r3, #0]
 8007582:	2300      	movs	r3, #0
 8007584:	6123      	str	r3, [r4, #16]
 8007586:	4616      	mov	r6, r2
 8007588:	e7bc      	b.n	8007504 <_printf_i+0x148>
 800758a:	6833      	ldr	r3, [r6, #0]
 800758c:	1d1a      	adds	r2, r3, #4
 800758e:	6032      	str	r2, [r6, #0]
 8007590:	681e      	ldr	r6, [r3, #0]
 8007592:	6862      	ldr	r2, [r4, #4]
 8007594:	2100      	movs	r1, #0
 8007596:	4630      	mov	r0, r6
 8007598:	f7f8 fe92 	bl	80002c0 <memchr>
 800759c:	b108      	cbz	r0, 80075a2 <_printf_i+0x1e6>
 800759e:	1b80      	subs	r0, r0, r6
 80075a0:	6060      	str	r0, [r4, #4]
 80075a2:	6863      	ldr	r3, [r4, #4]
 80075a4:	6123      	str	r3, [r4, #16]
 80075a6:	2300      	movs	r3, #0
 80075a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075ac:	e7aa      	b.n	8007504 <_printf_i+0x148>
 80075ae:	6923      	ldr	r3, [r4, #16]
 80075b0:	4632      	mov	r2, r6
 80075b2:	4649      	mov	r1, r9
 80075b4:	4640      	mov	r0, r8
 80075b6:	47d0      	blx	sl
 80075b8:	3001      	adds	r0, #1
 80075ba:	d0ad      	beq.n	8007518 <_printf_i+0x15c>
 80075bc:	6823      	ldr	r3, [r4, #0]
 80075be:	079b      	lsls	r3, r3, #30
 80075c0:	d413      	bmi.n	80075ea <_printf_i+0x22e>
 80075c2:	68e0      	ldr	r0, [r4, #12]
 80075c4:	9b03      	ldr	r3, [sp, #12]
 80075c6:	4298      	cmp	r0, r3
 80075c8:	bfb8      	it	lt
 80075ca:	4618      	movlt	r0, r3
 80075cc:	e7a6      	b.n	800751c <_printf_i+0x160>
 80075ce:	2301      	movs	r3, #1
 80075d0:	4632      	mov	r2, r6
 80075d2:	4649      	mov	r1, r9
 80075d4:	4640      	mov	r0, r8
 80075d6:	47d0      	blx	sl
 80075d8:	3001      	adds	r0, #1
 80075da:	d09d      	beq.n	8007518 <_printf_i+0x15c>
 80075dc:	3501      	adds	r5, #1
 80075de:	68e3      	ldr	r3, [r4, #12]
 80075e0:	9903      	ldr	r1, [sp, #12]
 80075e2:	1a5b      	subs	r3, r3, r1
 80075e4:	42ab      	cmp	r3, r5
 80075e6:	dcf2      	bgt.n	80075ce <_printf_i+0x212>
 80075e8:	e7eb      	b.n	80075c2 <_printf_i+0x206>
 80075ea:	2500      	movs	r5, #0
 80075ec:	f104 0619 	add.w	r6, r4, #25
 80075f0:	e7f5      	b.n	80075de <_printf_i+0x222>
 80075f2:	bf00      	nop
 80075f4:	0800785d 	.word	0x0800785d
 80075f8:	0800786e 	.word	0x0800786e

080075fc <memmove>:
 80075fc:	4288      	cmp	r0, r1
 80075fe:	b510      	push	{r4, lr}
 8007600:	eb01 0402 	add.w	r4, r1, r2
 8007604:	d902      	bls.n	800760c <memmove+0x10>
 8007606:	4284      	cmp	r4, r0
 8007608:	4623      	mov	r3, r4
 800760a:	d807      	bhi.n	800761c <memmove+0x20>
 800760c:	1e43      	subs	r3, r0, #1
 800760e:	42a1      	cmp	r1, r4
 8007610:	d008      	beq.n	8007624 <memmove+0x28>
 8007612:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007616:	f803 2f01 	strb.w	r2, [r3, #1]!
 800761a:	e7f8      	b.n	800760e <memmove+0x12>
 800761c:	4402      	add	r2, r0
 800761e:	4601      	mov	r1, r0
 8007620:	428a      	cmp	r2, r1
 8007622:	d100      	bne.n	8007626 <memmove+0x2a>
 8007624:	bd10      	pop	{r4, pc}
 8007626:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800762a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800762e:	e7f7      	b.n	8007620 <memmove+0x24>

08007630 <_sbrk_r>:
 8007630:	b538      	push	{r3, r4, r5, lr}
 8007632:	4d06      	ldr	r5, [pc, #24]	@ (800764c <_sbrk_r+0x1c>)
 8007634:	2300      	movs	r3, #0
 8007636:	4604      	mov	r4, r0
 8007638:	4608      	mov	r0, r1
 800763a:	602b      	str	r3, [r5, #0]
 800763c:	f000 f83e 	bl	80076bc <_sbrk>
 8007640:	1c43      	adds	r3, r0, #1
 8007642:	d102      	bne.n	800764a <_sbrk_r+0x1a>
 8007644:	682b      	ldr	r3, [r5, #0]
 8007646:	b103      	cbz	r3, 800764a <_sbrk_r+0x1a>
 8007648:	6023      	str	r3, [r4, #0]
 800764a:	bd38      	pop	{r3, r4, r5, pc}
 800764c:	2004ca30 	.word	0x2004ca30

08007650 <_realloc_r>:
 8007650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007654:	4680      	mov	r8, r0
 8007656:	4615      	mov	r5, r2
 8007658:	460c      	mov	r4, r1
 800765a:	b921      	cbnz	r1, 8007666 <_realloc_r+0x16>
 800765c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007660:	4611      	mov	r1, r2
 8007662:	f7ff bc59 	b.w	8006f18 <_malloc_r>
 8007666:	b92a      	cbnz	r2, 8007674 <_realloc_r+0x24>
 8007668:	f7ff fbea 	bl	8006e40 <_free_r>
 800766c:	2400      	movs	r4, #0
 800766e:	4620      	mov	r0, r4
 8007670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007674:	f000 f81a 	bl	80076ac <_malloc_usable_size_r>
 8007678:	4285      	cmp	r5, r0
 800767a:	4606      	mov	r6, r0
 800767c:	d802      	bhi.n	8007684 <_realloc_r+0x34>
 800767e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007682:	d8f4      	bhi.n	800766e <_realloc_r+0x1e>
 8007684:	4629      	mov	r1, r5
 8007686:	4640      	mov	r0, r8
 8007688:	f7ff fc46 	bl	8006f18 <_malloc_r>
 800768c:	4607      	mov	r7, r0
 800768e:	2800      	cmp	r0, #0
 8007690:	d0ec      	beq.n	800766c <_realloc_r+0x1c>
 8007692:	42b5      	cmp	r5, r6
 8007694:	462a      	mov	r2, r5
 8007696:	4621      	mov	r1, r4
 8007698:	bf28      	it	cs
 800769a:	4632      	movcs	r2, r6
 800769c:	f7ff fbc2 	bl	8006e24 <memcpy>
 80076a0:	4621      	mov	r1, r4
 80076a2:	4640      	mov	r0, r8
 80076a4:	f7ff fbcc 	bl	8006e40 <_free_r>
 80076a8:	463c      	mov	r4, r7
 80076aa:	e7e0      	b.n	800766e <_realloc_r+0x1e>

080076ac <_malloc_usable_size_r>:
 80076ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076b0:	1f18      	subs	r0, r3, #4
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	bfbc      	itt	lt
 80076b6:	580b      	ldrlt	r3, [r1, r0]
 80076b8:	18c0      	addlt	r0, r0, r3
 80076ba:	4770      	bx	lr

080076bc <_sbrk>:
 80076bc:	4a04      	ldr	r2, [pc, #16]	@ (80076d0 <_sbrk+0x14>)
 80076be:	6811      	ldr	r1, [r2, #0]
 80076c0:	4603      	mov	r3, r0
 80076c2:	b909      	cbnz	r1, 80076c8 <_sbrk+0xc>
 80076c4:	4903      	ldr	r1, [pc, #12]	@ (80076d4 <_sbrk+0x18>)
 80076c6:	6011      	str	r1, [r2, #0]
 80076c8:	6810      	ldr	r0, [r2, #0]
 80076ca:	4403      	add	r3, r0
 80076cc:	6013      	str	r3, [r2, #0]
 80076ce:	4770      	bx	lr
 80076d0:	2004ca40 	.word	0x2004ca40
 80076d4:	2004ca48 	.word	0x2004ca48

080076d8 <_init>:
 80076d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076da:	bf00      	nop
 80076dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076de:	bc08      	pop	{r3}
 80076e0:	469e      	mov	lr, r3
 80076e2:	4770      	bx	lr

080076e4 <_fini>:
 80076e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076e6:	bf00      	nop
 80076e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076ea:	bc08      	pop	{r3}
 80076ec:	469e      	mov	lr, r3
 80076ee:	4770      	bx	lr
