// Seed: 1859212512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6, id_7;
  tri0 id_8;
  assign id_8 = 1;
endmodule
module module_1;
  wand id_1, id_2 = 1;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3
  );
endmodule
macromodule module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wor id_7
    , id_11,
    input wor id_8,
    input wor id_9
);
  id_12(
      1, id_9 + ~1
  );
  wire id_13;
  module_0(
      id_13, id_11, id_13, id_13, id_11
  );
  supply0  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ;
  assign id_39 = 1;
endmodule
