
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035774                       # Number of seconds simulated
sim_ticks                                 35774341596                       # Number of ticks simulated
final_tick                               565338721533                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141184                       # Simulator instruction rate (inst/s)
host_op_rate                                   185501                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2381788                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899072                       # Number of bytes of host memory used
host_seconds                                 15019.95                       # Real time elapsed on the host
sim_insts                                  2120571481                       # Number of instructions simulated
sim_ops                                    2786211136                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1595520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1690624                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3289344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       809856                       # Number of bytes written to this memory
system.physmem.bytes_written::total            809856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12465                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13208                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25698                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6327                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6327                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44599563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47258005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                91947017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              89450                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22637901                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22637901                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22637901                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44599563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47258005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114584918                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85789789                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30992475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25419828                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016710                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13257351                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12106428                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3166197                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87360                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32044786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170203357                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30992475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15272625                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36593277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10818158                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6785198                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15680477                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809200                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84192017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47598740     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648184      4.33%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199580      3.80%     64.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440416      4.09%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025566      3.59%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1583165      1.88%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028891      1.22%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2705440      3.21%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962035     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84192017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361261                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.983958                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33710176                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6366871                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34809762                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542889                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8762310                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079638                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6484                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201896994                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51017                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8762310                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35373845                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2836973                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       841536                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33654375                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2722970                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195062483                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13652                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1696415                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           69                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270857931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909645024                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909645024                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102598667                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33829                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17803                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7243191                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19258320                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10031557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3197895                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183962067                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147849315                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284736                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61018786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186412444                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1768                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84192017                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756097                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908953                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29962786     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17847614     21.20%     56.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11975467     14.22%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7633821      9.07%     80.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7550590      8.97%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4436953      5.27%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385103      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745903      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653780      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84192017                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084067     69.99%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203471     13.14%     83.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261401     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121625525     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015317      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15755631     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8436820      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147849315                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723391                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548981                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381724360                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245015731                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143690640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149398296                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264357                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7046191                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          500                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1091                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289884                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8762310                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2070109                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159555                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183995879                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       311416                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19258320                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10031557                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17790                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6664                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1091                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362462                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145260553                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14808187                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588758                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23003649                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20590990                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8195462                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.693215                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143836716                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143690640                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93740981                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261765212                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674915                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358111                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61577336                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042197                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75429707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622993                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170747                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30115258     39.92%     39.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455036     27.12%     67.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8380257     11.11%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290373      5.69%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3684009      4.88%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1813353      2.40%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995475      2.65%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007968      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687978      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75429707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687978                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255740985                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376769110                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1597772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857898                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857898                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165640                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165640                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655885614                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197087015                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189336085                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85789789                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30974084                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27084843                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1958437                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15548986                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14903509                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2223296                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61865                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36517070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172382874                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30974084                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17126805                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35486927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9615490                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4161421                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18000530                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       775228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83811336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.367215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48324409     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1757177      2.10%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3220590      3.84%     63.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3018248      3.60%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4975391      5.94%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5170857      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1223370      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          920081      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15201213     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83811336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361046                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009364                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37664390                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4025677                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34343274                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137736                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7640258                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3365905                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5640                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192829876                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7640258                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39244725                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1402780                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       456751                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32884694                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2182127                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187755619                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750288                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       873410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249228994                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    854572163                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    854572163                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162399780                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86829210                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22074                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10817                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5859951                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28918401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6274300                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103610                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2016807                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177725776                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150064346                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198703                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53184969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146088671                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83811336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790502                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28940827     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15670590     18.70%     53.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13612278     16.24%     69.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8367371      9.98%     79.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8766220     10.46%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5160496      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2272063      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604579      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416912      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83811336                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589835     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189717     21.33%     87.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110084     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117681124     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1181351      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10799      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25856453     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5334619      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150064346                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749210                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             889636                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005928                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385028367                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230932829                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145190943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150953982                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368186                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8223518                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          965                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1531598                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7640258                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         784225                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        60715                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177747395                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28918401                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6274300                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10817                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          470                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1045625                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1150972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2196597                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147273984                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24858700                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2790362                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30062316                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22267232                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5203616                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716684                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145352800                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145190943                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89207262                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217600725                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692404                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409958                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109137603                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123952979                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53795064                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1963628                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76171077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627297                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34950635     45.88%     45.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16176786     21.24%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9056739     11.89%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3063717      4.02%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2933824      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1221118      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3282058      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       951270      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4534930      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76171077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109137603                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123952979                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25437585                       # Number of memory references committed
system.switch_cpus1.commit.loads             20694883                       # Number of loads committed
system.switch_cpus1.commit.membars              10798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19413134                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108196654                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1673451                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4534930                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249384190                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363142811                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1978453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109137603                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123952979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109137603                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.786070                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.786070                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.272151                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.272151                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681345755                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190259748                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198843123                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21596                       # number of misc regfile writes
system.l20.replacements                         12475                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787847                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28859                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.299872                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          354.355585                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.518400                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6024.005141                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176704                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9995.944171                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021628                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000581                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367676                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.610104                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83213                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83213                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21233                       # number of Writeback hits
system.l20.Writeback_hits::total                21233                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83213                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83213                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83213                       # number of overall hits
system.l20.overall_hits::total                  83213                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12465                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12475                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12465                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12475                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12465                       # number of overall misses
system.l20.overall_misses::total                12475                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       767965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1232985710                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1233753675                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       767965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1232985710                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1233753675                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       767965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1232985710                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1233753675                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95678                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95688                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21233                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21233                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95678                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95688                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95678                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95688                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130281                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130372                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130281                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130372                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130281                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130372                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98915.821099                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98898.090180                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98915.821099                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98898.090180                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98915.821099                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98898.090180                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4074                       # number of writebacks
system.l20.writebacks::total                     4074                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12465                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12475                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12465                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12475                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12465                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12475                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       693962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1140030067                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1140724029                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       693962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1140030067                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1140724029                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       693962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1140030067                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1140724029                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130281                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130372                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130281                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130372                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130281                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130372                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91458.489130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91440.803928                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91458.489130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91440.803928                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91458.489130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91440.803928                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13223                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          225550                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29607                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.618131                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          965.697712                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.506609                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  6463.590701                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          8941.204978                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.058942                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000824                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.394506                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.545728                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40710                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40710                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12596                       # number of Writeback hits
system.l21.Writeback_hits::total                12596                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40710                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40710                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40710                       # number of overall hits
system.l21.overall_hits::total                  40710                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13208                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13223                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13208                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13223                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13208                       # number of overall misses
system.l21.overall_misses::total                13223                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1622806                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1203495450                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1205118256                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1622806                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1203495450                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1205118256                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1622806                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1203495450                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1205118256                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53918                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53933                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12596                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12596                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53918                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53933                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53918                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53933                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244965                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.245175                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244965                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.245175                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244965                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.245175                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 108187.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91118.674288                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91138.036452                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 108187.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91118.674288                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91138.036452                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 108187.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91118.674288                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91138.036452                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2253                       # number of writebacks
system.l21.writebacks::total                     2253                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13208                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13223                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13208                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13223                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13208                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13223                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1507067                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1100979702                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1102486769                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1507067                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1100979702                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1102486769                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1507067                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1100979702                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1102486769                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244965                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.245175                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244965                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.245175                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244965                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.245175                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100471.133333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83357.033767                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83376.447780                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 100471.133333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83357.033767                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83376.447780                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 100471.133333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83357.033767                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83376.447780                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997558                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015688127                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846705.685455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997558                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15680466                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15680466                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15680466                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15680466                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15680466                       # number of overall hits
system.cpu0.icache.overall_hits::total       15680466                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       931286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       931286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       931286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       931286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       931286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       931286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15680477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15680477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15680477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15680477                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15680477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15680477                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84662.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84662.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84662.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       777965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       777965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       777965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       777965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       777965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       777965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77796.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95678                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191909883                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95934                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.436581                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490096                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509904                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915977                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084023                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11645570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11645570                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709460                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17009                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17009                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19355030                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19355030                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19355030                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19355030                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354000                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354000                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354065                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354065                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354065                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354065                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11460746399                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11460746399                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3280898                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3280898                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11464027297                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11464027297                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11464027297                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11464027297                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11999570                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11999570                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19709095                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19709095                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19709095                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19709095                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029501                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017965                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017965                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017965                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32374.989828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32374.989828                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 50475.353846                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50475.353846                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32378.312731                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32378.312731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32378.312731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32378.312731                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21233                       # number of writebacks
system.cpu0.dcache.writebacks::total            21233                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258322                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258322                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258387                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258387                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258387                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258387                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95678                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95678                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95678                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95678                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95678                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95678                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1969188743                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1969188743                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1969188743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1969188743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1969188743                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1969188743                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004855                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004855                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004855                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004855                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20581.416240                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20581.416240                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20581.416240                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20581.416240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20581.416240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20581.416240                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993706                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929466504                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714882.848708                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993706                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18000514                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18000514                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18000514                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18000514                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18000514                       # number of overall hits
system.cpu1.icache.overall_hits::total       18000514                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1790576                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1790576                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1790576                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1790576                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1790576                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1790576                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18000530                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18000530                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18000530                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18000530                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18000530                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18000530                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       111911                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       111911                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       111911                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       111911                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       111911                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       111911                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1649820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1649820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1649820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1649820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1649820                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1649820                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       109988                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       109988                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       109988                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       109988                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       109988                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       109988                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53918                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232292558                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54174                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4287.897478                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.616341                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.383659                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830533                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169467                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22580654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22580654                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4721087                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4721087                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10815                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27301741                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27301741                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27301741                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27301741                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164202                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164202                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164202                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164202                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164202                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164202                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9203304617                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9203304617                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9203304617                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9203304617                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9203304617                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9203304617                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22744856                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22744856                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4721087                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4721087                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27465943                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27465943                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27465943                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27465943                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007219                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007219                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005978                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005978                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005978                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005978                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56048.675516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56048.675516                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56048.675516                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56048.675516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56048.675516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56048.675516                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12596                       # number of writebacks
system.cpu1.dcache.writebacks::total            12596                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110284                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110284                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110284                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53918                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53918                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53918                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53918                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1494519320                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1494519320                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1494519320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1494519320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1494519320                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1494519320                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27718.374569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27718.374569                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27718.374569                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27718.374569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27718.374569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27718.374569                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
