{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630345170635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630345170644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 13:39:30 2021 " "Processing started: Mon Aug 30 13:39:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630345170644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345170644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment7 -c Assignment7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment7 -c Assignment7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345170644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630345171226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630345171226 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Assignment7.vhd(42) " "VHDL syntax error at Assignment7.vhd(42) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186651 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Assignment7.vhd(50) " "VHDL syntax error at Assignment7.vhd(50) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186651 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Assignment7.vhd(51) " "VHDL syntax error at Assignment7.vhd(51) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186651 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Assignment7.vhd(56) " "VHDL syntax error at Assignment7.vhd(56) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186651 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Assignment7.vhd(56) " "VHDL syntax error at Assignment7.vhd(56) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186651 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement Assignment7.vhd(65) " "VHDL syntax error at Assignment7.vhd(65) near text \"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186651 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or \"'\", or \".\" Assignment7.vhd(67) " "VHDL syntax error at Assignment7.vhd(67) near text \")\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186653 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" Assignment7.vhd(86) " "VHDL syntax error at Assignment7.vhd(86) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment7.vhd 0 0 " "Found 0 design units, including 0 entities, in source file assignment7.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186653 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630345186804 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 30 13:39:46 2021 " "Processing ended: Mon Aug 30 13:39:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630345186804 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630345186804 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630345186804 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345186804 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630345187489 ""}
