// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module snax_simbacore_ReqRspManager(	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
  input         clock,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
                reset,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
  output        io_reqRspIO_req_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_req_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_reqRspIO_req_bits_addr,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_req_bits_write,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_reqRspIO_req_bits_data,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [3:0]  io_reqRspIO_req_bits_strb,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_rsp_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output        io_reqRspIO_rsp_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output [31:0] io_reqRspIO_rsp_bits_data,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_readWriteRegIO_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output        io_readWriteRegIO_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output [31:0] io_readWriteRegIO_bits_0,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_1,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_2,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_3,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_4,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_5,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_6,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_7,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_8,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_9,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_10,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_11,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_12,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_13,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_14,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_15,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_16,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_17,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_18,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_19,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_20,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_21,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_22,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_23,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_24,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_25,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_26,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_27,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_28,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_29,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_30,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_31,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_32,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_33,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_34,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_36,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_37,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_38,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_39,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_40,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_41,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_42,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_43,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_44,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_45,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_47,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_48,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_49,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_50,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_51,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_52,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_53,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_54,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_55,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_56,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_58,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_59,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_60,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_61,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_62,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_63,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_64,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_65,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_66,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_67,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_69,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_70,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_71,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_72,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_73,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_74,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_75,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_76,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_77,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_78,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_79,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_80,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_81,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_82,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_83,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_84,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_85,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_86,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_87,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_88,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_89,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_91,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_92,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_93,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_94,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_95,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_96,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_97,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_98,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_99,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_100,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_102,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_103,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_104,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_105,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_106,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_107,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_108,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_109,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_110,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_111,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_113,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_114,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_115,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_116,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_117,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_118,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_119,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_120,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_121,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_122,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_124,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_125,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_126,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_127,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_128,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_129,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_130,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_131,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_132,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_133,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_134,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_135,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_136,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_137,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_138,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_139,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_140,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_141,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_142,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_143,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_144,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_145,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_146,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_147,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_148,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_149,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_150,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_151,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_152,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_153,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_154,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_155,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_157,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_158,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_159,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_160,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_161,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_162,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_163,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_164,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_165,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_166,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_168,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_169,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_170,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_171,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_172,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_173,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_174,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_175,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_176,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_177,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_179,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_180,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_181,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_182,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_183,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_184,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_185,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_186,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_187,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_188,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_189,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_190,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_191,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_192,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_193,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_194,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_195,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_196,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_197,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_readOnlyReg_0,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readOnlyReg_1	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
);

  wire               io_reqRspIO_req_ready_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:197:21, :198:27, :199:24
  reg  [31:0]        regs_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_1;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_4;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_5;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_7;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_8;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_9;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_10;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_11;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_12;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_13;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_14;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_15;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_16;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_17;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_18;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_19;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_20;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_21;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_22;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_23;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_24;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_25;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_26;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_27;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_28;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_29;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_30;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_31;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_32;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_33;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_34;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_35;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_36;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_37;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_38;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_39;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_40;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_41;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_42;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_43;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_44;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_45;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_46;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_47;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_48;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_49;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_50;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_51;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_52;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_53;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_54;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_55;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_56;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_57;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_58;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_59;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_60;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_61;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_62;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_63;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_64;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_65;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_66;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_67;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_68;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_69;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_70;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_71;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_72;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_73;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_74;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_75;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_76;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_77;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_78;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_79;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_80;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_81;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_82;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_83;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_84;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_85;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_86;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_87;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_88;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_89;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_90;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_91;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_92;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_93;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_94;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_95;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_96;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_97;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_98;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_99;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_100;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_101;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_102;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_103;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_104;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_105;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_106;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_107;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_108;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_109;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_110;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_111;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_112;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_113;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_114;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_115;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_116;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_117;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_118;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_119;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_120;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_121;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_122;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_123;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_124;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_125;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_126;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_127;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_128;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_129;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_130;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_131;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_132;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_133;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_134;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_135;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_136;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_137;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_138;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_139;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_140;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_141;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_142;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_143;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_144;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_145;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_146;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_147;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_148;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_149;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_150;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_151;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_152;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_153;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_154;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_155;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_156;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_157;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_158;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_159;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_160;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_161;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_162;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_163;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_164;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_165;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_166;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_167;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_168;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_169;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_170;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_171;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_172;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_173;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_174;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_175;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_176;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_177;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_178;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_179;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_180;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_181;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_182;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_183;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_184;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_185;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_186;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_187;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_188;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_189;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_190;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_191;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_192;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_193;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_194;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_195;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_196;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_197;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_198;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  wire               _writeReg_T = io_reqRspIO_req_ready_0 & io_reqRspIO_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:197:21, :198:27, :199:24
  wire               readReg = _writeReg_T & ~io_reqRspIO_req_bits_write;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:{40,43}
  wire               writeReg = _writeReg_T & io_reqRspIO_req_bits_write;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:83:40
  wire               _check_acc_status_T =
    io_reqRspIO_req_valid & io_reqRspIO_req_bits_write;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:84:40
  wire               _io_readWriteRegIO_valid_T = io_reqRspIO_req_bits_addr == 32'hC6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:86:32
  wire [31:0]        remainingMask =
    {{8{io_reqRspIO_req_bits_strb[3]}},
     {8{io_reqRspIO_req_bits_strb[2]}},
     {8{io_reqRspIO_req_bits_strb[1]}},
     {8{io_reqRspIO_req_bits_strb[0]}}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:89:12, :103:40
  wire [32:0]        _GEN = {1'h0, io_reqRspIO_req_bits_addr};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :127:46
  wire               _GEN_0 = _GEN < 33'hC7;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:127:46, :129:29
  reg                readRegBusy;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
  reg  [31:0]        readRegBuffer;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:148:30
  `ifndef SYNTHESIS	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
    always @(posedge clock) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
      if (writeReg & ~_GEN_0 & ~reset & (|remainingMask)) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:83:40, :103:40, :129:{29,50}, :132:15, :133:16
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
          $error("Assertion failed: csr write address overflow! Address: %d, Max: 198, Config: %d\n    at ReqRspManager.scala:132 assert(\n",
                 _GEN, io_reqRspIO_req_bits_data);	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:127:46, :132:15
        if (`STOP_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
          $fatal;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
      end
      if (readReg & ~reset & io_reqRspIO_req_bits_addr > 32'h191) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40, :132:15, :166:11, :167:33
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
          $error("Assertion failed: csr read address overflow! Max allowed address is 200\n    at ReqRspManager.scala:166 assert(\n");	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
        if (`STOP_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
          $fatal;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [255:0][31:0] _GEN_1 =
    {{regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {io_readOnlyReg_1},
     {io_readOnlyReg_0},
     {regs_198},
     {regs_197},
     {regs_196},
     {regs_195},
     {regs_194},
     {regs_193},
     {regs_192},
     {regs_191},
     {regs_190},
     {regs_189},
     {regs_188},
     {regs_187},
     {regs_186},
     {regs_185},
     {regs_184},
     {regs_183},
     {regs_182},
     {regs_181},
     {regs_180},
     {regs_179},
     {regs_178},
     {regs_177},
     {regs_176},
     {regs_175},
     {regs_174},
     {regs_173},
     {regs_172},
     {regs_171},
     {regs_170},
     {regs_169},
     {regs_168},
     {regs_167},
     {regs_166},
     {regs_165},
     {regs_164},
     {regs_163},
     {regs_162},
     {regs_161},
     {regs_160},
     {regs_159},
     {regs_158},
     {regs_157},
     {regs_156},
     {regs_155},
     {regs_154},
     {regs_153},
     {regs_152},
     {regs_151},
     {regs_150},
     {regs_149},
     {regs_148},
     {regs_147},
     {regs_146},
     {regs_145},
     {regs_144},
     {regs_143},
     {regs_142},
     {regs_141},
     {regs_140},
     {regs_139},
     {regs_138},
     {regs_137},
     {regs_136},
     {regs_135},
     {regs_134},
     {regs_133},
     {regs_132},
     {regs_131},
     {regs_130},
     {regs_129},
     {regs_128},
     {regs_127},
     {regs_126},
     {regs_125},
     {regs_124},
     {regs_123},
     {regs_122},
     {regs_121},
     {regs_120},
     {regs_119},
     {regs_118},
     {regs_117},
     {regs_116},
     {regs_115},
     {regs_114},
     {regs_113},
     {regs_112},
     {regs_111},
     {regs_110},
     {regs_109},
     {regs_108},
     {regs_107},
     {regs_106},
     {regs_105},
     {regs_104},
     {regs_103},
     {regs_102},
     {regs_101},
     {regs_100},
     {regs_99},
     {regs_98},
     {regs_97},
     {regs_96},
     {regs_95},
     {regs_94},
     {regs_93},
     {regs_92},
     {regs_91},
     {regs_90},
     {regs_89},
     {regs_88},
     {regs_87},
     {regs_86},
     {regs_85},
     {regs_84},
     {regs_83},
     {regs_82},
     {regs_81},
     {regs_80},
     {regs_79},
     {regs_78},
     {regs_77},
     {regs_76},
     {regs_75},
     {regs_74},
     {regs_73},
     {regs_72},
     {regs_71},
     {regs_70},
     {regs_69},
     {regs_68},
     {regs_67},
     {regs_66},
     {regs_65},
     {regs_64},
     {regs_63},
     {regs_62},
     {regs_61},
     {regs_60},
     {regs_59},
     {regs_58},
     {regs_57},
     {regs_56},
     {regs_55},
     {regs_54},
     {regs_53},
     {regs_52},
     {regs_51},
     {regs_50},
     {regs_49},
     {regs_48},
     {regs_47},
     {regs_46},
     {regs_45},
     {regs_44},
     {regs_43},
     {regs_42},
     {regs_41},
     {regs_40},
     {regs_39},
     {regs_38},
     {regs_37},
     {regs_36},
     {regs_35},
     {regs_34},
     {regs_33},
     {regs_32},
     {regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :170:33
  wire [31:0]        _GEN_2 = _GEN_1[io_reqRspIO_req_bits_addr[7:0]];	// <stdin>:3230:43, src/main/scala/snax/reqRspManager/ReqRspManager.scala:170:33
  wire               io_reqRspIO_rsp_valid_0 = readReg | readRegBusy;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40, :144:28, :165:17, :171:33, :172:27
  assign io_reqRspIO_req_ready_0 =
    ~readRegBusy
    & (~(_check_acc_status_T & _io_readWriteRegIO_valid_T & io_reqRspIO_req_bits_strb[0]
         & io_reqRspIO_req_bits_data[0] | _check_acc_status_T & _io_readWriteRegIO_valid_T
         & io_reqRspIO_req_bits_strb[0] & io_reqRspIO_req_bits_data[0])
       | io_readWriteRegIO_ready);	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:84:40, :86:32, :89:{12,78}, :91:30, :97:78, :144:28, :197:21, :198:27, :199:24, :200:27, :201:32, :202:27, :204:27
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    if (reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      regs_0 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_32 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_33 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_34 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_35 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_36 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_37 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_38 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_39 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_40 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_41 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_42 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_43 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_44 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_45 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_46 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_47 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_48 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_49 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_50 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_51 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_52 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_53 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_54 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_55 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_56 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_57 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_58 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_59 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_60 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_61 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_62 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_63 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_64 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_65 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_66 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_67 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_68 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_69 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_70 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_71 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_72 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_73 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_74 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_75 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_76 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_77 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_78 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_79 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_80 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_81 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_82 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_83 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_84 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_85 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_86 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_87 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_88 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_89 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_90 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_91 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_92 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_93 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_94 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_95 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_96 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_97 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_98 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_99 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_100 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_101 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_102 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_103 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_104 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_105 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_106 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_107 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_108 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_109 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_110 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_111 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_112 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_113 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_114 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_115 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_116 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_117 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_118 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_119 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_120 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_121 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_122 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_123 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_124 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_125 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_126 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_127 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_128 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_129 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_130 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_131 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_132 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_133 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_134 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_135 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_136 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_137 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_138 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_139 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_140 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_141 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_142 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_143 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_144 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_145 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_146 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_147 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_148 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_149 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_150 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_151 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_152 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_153 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_154 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_155 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_156 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_157 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_158 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_159 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_160 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_161 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_162 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_163 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_164 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_165 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_166 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_167 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_168 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_169 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_170 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_171 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_172 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_173 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_174 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_175 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_176 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_177 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_178 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_179 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_180 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_181 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_182 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_183 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_184 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_185 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_186 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_187 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_188 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_189 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_190 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_191 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_192 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_193 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_194 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_195 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_196 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_197 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_198 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      readRegBusy <= 1'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :144:28
      readRegBuffer <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
    end
    else begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      automatic logic [255:0][31:0] _GEN_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:130:55
      automatic logic [31:0]        _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:130:64
      _GEN_3 =
        {{regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_198},
         {regs_197},
         {regs_196},
         {regs_195},
         {regs_194},
         {regs_193},
         {regs_192},
         {regs_191},
         {regs_190},
         {regs_189},
         {regs_188},
         {regs_187},
         {regs_186},
         {regs_185},
         {regs_184},
         {regs_183},
         {regs_182},
         {regs_181},
         {regs_180},
         {regs_179},
         {regs_178},
         {regs_177},
         {regs_176},
         {regs_175},
         {regs_174},
         {regs_173},
         {regs_172},
         {regs_171},
         {regs_170},
         {regs_169},
         {regs_168},
         {regs_167},
         {regs_166},
         {regs_165},
         {regs_164},
         {regs_163},
         {regs_162},
         {regs_161},
         {regs_160},
         {regs_159},
         {regs_158},
         {regs_157},
         {regs_156},
         {regs_155},
         {regs_154},
         {regs_153},
         {regs_152},
         {regs_151},
         {regs_150},
         {regs_149},
         {regs_148},
         {regs_147},
         {regs_146},
         {regs_145},
         {regs_144},
         {regs_143},
         {regs_142},
         {regs_141},
         {regs_140},
         {regs_139},
         {regs_138},
         {regs_137},
         {regs_136},
         {regs_135},
         {regs_134},
         {regs_133},
         {regs_132},
         {regs_131},
         {regs_130},
         {regs_129},
         {regs_128},
         {regs_127},
         {regs_126},
         {regs_125},
         {regs_124},
         {regs_123},
         {regs_122},
         {regs_121},
         {regs_120},
         {regs_119},
         {regs_118},
         {regs_117},
         {regs_116},
         {regs_115},
         {regs_114},
         {regs_113},
         {regs_112},
         {regs_111},
         {regs_110},
         {regs_109},
         {regs_108},
         {regs_107},
         {regs_106},
         {regs_105},
         {regs_104},
         {regs_103},
         {regs_102},
         {regs_101},
         {regs_100},
         {regs_99},
         {regs_98},
         {regs_97},
         {regs_96},
         {regs_95},
         {regs_94},
         {regs_93},
         {regs_92},
         {regs_91},
         {regs_90},
         {regs_89},
         {regs_88},
         {regs_87},
         {regs_86},
         {regs_85},
         {regs_84},
         {regs_83},
         {regs_82},
         {regs_81},
         {regs_80},
         {regs_79},
         {regs_78},
         {regs_77},
         {regs_76},
         {regs_75},
         {regs_74},
         {regs_73},
         {regs_72},
         {regs_71},
         {regs_70},
         {regs_69},
         {regs_68},
         {regs_67},
         {regs_66},
         {regs_65},
         {regs_64},
         {regs_63},
         {regs_62},
         {regs_61},
         {regs_60},
         {regs_59},
         {regs_58},
         {regs_57},
         {regs_56},
         {regs_55},
         {regs_54},
         {regs_53},
         {regs_52},
         {regs_51},
         {regs_50},
         {regs_49},
         {regs_48},
         {regs_47},
         {regs_46},
         {regs_45},
         {regs_44},
         {regs_43},
         {regs_42},
         {regs_41},
         {regs_40},
         {regs_39},
         {regs_38},
         {regs_37},
         {regs_36},
         {regs_35},
         {regs_34},
         {regs_33},
         {regs_32},
         {regs_31},
         {regs_30},
         {regs_29},
         {regs_28},
         {regs_27},
         {regs_26},
         {regs_25},
         {regs_24},
         {regs_23},
         {regs_22},
         {regs_21},
         {regs_20},
         {regs_19},
         {regs_18},
         {regs_17},
         {regs_16},
         {regs_15},
         {regs_14},
         {regs_13},
         {regs_12},
         {regs_11},
         {regs_10},
         {regs_9},
         {regs_8},
         {regs_7},
         {regs_6},
         {regs_5},
         {regs_4},
         {regs_3},
         {regs_2},
         {regs_1},
         {regs_0}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:55
      _regs_T_6 =
        _GEN_3[io_reqRspIO_req_bits_addr[7:0]] & ~remainingMask
        | io_reqRspIO_req_bits_data & remainingMask;	// <stdin>:2794:26, src/main/scala/snax/reqRspManager/ReqRspManager.scala:103:40, :130:{55,57,64,76}
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h0)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_0 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h1)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_1 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h2)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_2 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h3)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_3 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h4)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_4 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h5)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_5 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h6)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_6 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h7)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_7 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h8)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_8 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h9)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_9 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_10 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_11 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hC)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_12 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hD)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_13 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hE)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_14 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hF)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_15 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h10)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_16 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h11)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_17 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h12)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_18 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h13)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_19 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h14)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_20 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h15)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_21 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h16)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_22 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h17)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_23 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h18)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_24 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h19)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_25 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h1A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_26 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h1B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_27 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h1C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_28 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h1D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_29 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h1E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_30 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h1F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_31 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h20)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_32 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h21)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_33 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h22)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_34 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h23)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_35 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h24)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_36 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h25)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_37 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h26)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_38 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h27)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_39 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h28)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_40 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h29)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_41 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h2A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_42 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h2B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_43 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h2C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_44 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h2D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_45 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h2E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_46 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h2F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_47 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h30)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_48 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h31)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_49 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h32)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_50 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h33)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_51 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h34)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_52 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h35)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_53 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h36)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_54 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h37)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_55 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h38)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_56 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h39)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_57 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h3A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_58 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h3B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_59 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h3C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_60 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h3D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_61 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h3E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_62 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h3F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_63 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h40)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_64 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h41)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_65 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h42)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_66 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h43)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_67 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h44)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_68 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h45)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_69 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h46)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_70 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h47)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_71 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h48)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_72 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h49)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_73 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h4A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_74 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h4B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_75 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h4C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_76 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h4D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_77 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h4E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_78 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h4F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_79 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h50)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_80 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h51)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_81 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h52)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_82 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h53)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_83 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h54)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_84 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h55)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_85 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h56)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_86 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h57)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_87 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h58)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_88 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h59)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_89 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h5A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_90 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h5B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_91 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h5C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_92 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h5D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_93 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h5E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_94 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h5F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_95 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h60)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_96 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h61)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_97 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h62)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_98 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h63)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_99 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h64)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_100 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h65)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_101 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h66)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_102 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h67)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_103 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h68)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_104 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h69)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_105 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h6A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_106 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h6B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_107 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h6C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_108 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h6D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_109 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h6E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_110 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h6F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_111 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h70)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_112 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h71)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_113 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h72)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_114 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h73)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_115 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h74)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_116 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h75)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_117 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h76)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_118 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h77)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_119 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h78)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_120 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h79)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_121 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h7A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_122 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h7B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_123 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h7C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_124 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h7D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_125 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h7E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_126 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h7F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_127 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h80)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_128 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h81)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_129 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h82)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_130 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h83)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_131 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h84)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_132 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h85)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_133 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h86)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_134 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h87)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_135 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h88)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_136 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h89)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_137 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h8A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_138 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h8B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_139 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h8C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_140 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h8D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_141 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h8E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_142 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h8F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_143 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h90)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_144 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h91)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_145 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h92)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_146 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h93)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_147 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h94)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_148 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h95)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_149 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h96)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_150 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h97)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_151 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h98)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_152 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h99)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_153 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h9A)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_154 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h9B)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_155 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h9C)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_156 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h9D)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_157 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h9E)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_158 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'h9F)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_159 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA0)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_160 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA1)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_161 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA2)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_162 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA3)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_163 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA4)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_164 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA5)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_165 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA6)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_166 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA7)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_167 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA8)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_168 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hA9)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_169 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hAA)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_170 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hAB)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_171 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hAC)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_172 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hAD)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_173 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hAE)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_174 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hAF)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_175 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB0)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_176 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB1)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_177 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB2)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_178 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB3)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_179 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB4)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_180 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB5)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_181 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB6)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_182 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB7)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_183 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB8)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_184 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hB9)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_185 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hBA)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_186 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hBB)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_187 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hBC)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_188 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hBD)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_189 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hBE)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_190 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hBF)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_191 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hC0)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_192 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hC1)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_193 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hC2)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_194 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hC3)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_195 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hC4)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_196 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hC5)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_197 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[7:0] == 8'hC6)	// <stdin>:2791:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_198 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      readRegBusy <= io_reqRspIO_rsp_valid_0 & ~io_reqRspIO_rsp_ready;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28, :145:{40,43}, :165:17, :171:33, :172:27
      if (readReg)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40
        readRegBuffer <= _GEN_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:148:30, :170:33
      else if (readRegBusy) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
      end
      else	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
        readRegBuffer <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      automatic logic [31:0] _RANDOM[0:200];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        for (logic [7:0] i = 8'h0; i < 8'hC9; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        end	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        regs_0 = _RANDOM[8'h0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_1 = _RANDOM[8'h1];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_2 = _RANDOM[8'h2];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_3 = _RANDOM[8'h3];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_4 = _RANDOM[8'h4];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_5 = _RANDOM[8'h5];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_6 = _RANDOM[8'h6];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_7 = _RANDOM[8'h7];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_8 = _RANDOM[8'h8];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_9 = _RANDOM[8'h9];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_10 = _RANDOM[8'hA];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_11 = _RANDOM[8'hB];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_12 = _RANDOM[8'hC];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_13 = _RANDOM[8'hD];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_14 = _RANDOM[8'hE];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_15 = _RANDOM[8'hF];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_16 = _RANDOM[8'h10];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_17 = _RANDOM[8'h11];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_18 = _RANDOM[8'h12];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_19 = _RANDOM[8'h13];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_20 = _RANDOM[8'h14];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_21 = _RANDOM[8'h15];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_22 = _RANDOM[8'h16];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_23 = _RANDOM[8'h17];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_24 = _RANDOM[8'h18];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_25 = _RANDOM[8'h19];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_26 = _RANDOM[8'h1A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_27 = _RANDOM[8'h1B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_28 = _RANDOM[8'h1C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_29 = _RANDOM[8'h1D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_30 = _RANDOM[8'h1E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_31 = _RANDOM[8'h1F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_32 = _RANDOM[8'h20];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_33 = _RANDOM[8'h21];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_34 = _RANDOM[8'h22];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_35 = _RANDOM[8'h23];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_36 = _RANDOM[8'h24];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_37 = _RANDOM[8'h25];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_38 = _RANDOM[8'h26];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_39 = _RANDOM[8'h27];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_40 = _RANDOM[8'h28];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_41 = _RANDOM[8'h29];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_42 = _RANDOM[8'h2A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_43 = _RANDOM[8'h2B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_44 = _RANDOM[8'h2C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_45 = _RANDOM[8'h2D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_46 = _RANDOM[8'h2E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_47 = _RANDOM[8'h2F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_48 = _RANDOM[8'h30];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_49 = _RANDOM[8'h31];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_50 = _RANDOM[8'h32];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_51 = _RANDOM[8'h33];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_52 = _RANDOM[8'h34];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_53 = _RANDOM[8'h35];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_54 = _RANDOM[8'h36];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_55 = _RANDOM[8'h37];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_56 = _RANDOM[8'h38];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_57 = _RANDOM[8'h39];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_58 = _RANDOM[8'h3A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_59 = _RANDOM[8'h3B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_60 = _RANDOM[8'h3C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_61 = _RANDOM[8'h3D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_62 = _RANDOM[8'h3E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_63 = _RANDOM[8'h3F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_64 = _RANDOM[8'h40];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_65 = _RANDOM[8'h41];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_66 = _RANDOM[8'h42];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_67 = _RANDOM[8'h43];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_68 = _RANDOM[8'h44];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_69 = _RANDOM[8'h45];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_70 = _RANDOM[8'h46];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_71 = _RANDOM[8'h47];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_72 = _RANDOM[8'h48];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_73 = _RANDOM[8'h49];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_74 = _RANDOM[8'h4A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_75 = _RANDOM[8'h4B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_76 = _RANDOM[8'h4C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_77 = _RANDOM[8'h4D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_78 = _RANDOM[8'h4E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_79 = _RANDOM[8'h4F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_80 = _RANDOM[8'h50];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_81 = _RANDOM[8'h51];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_82 = _RANDOM[8'h52];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_83 = _RANDOM[8'h53];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_84 = _RANDOM[8'h54];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_85 = _RANDOM[8'h55];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_86 = _RANDOM[8'h56];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_87 = _RANDOM[8'h57];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_88 = _RANDOM[8'h58];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_89 = _RANDOM[8'h59];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_90 = _RANDOM[8'h5A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_91 = _RANDOM[8'h5B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_92 = _RANDOM[8'h5C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_93 = _RANDOM[8'h5D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_94 = _RANDOM[8'h5E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_95 = _RANDOM[8'h5F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_96 = _RANDOM[8'h60];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_97 = _RANDOM[8'h61];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_98 = _RANDOM[8'h62];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_99 = _RANDOM[8'h63];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_100 = _RANDOM[8'h64];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_101 = _RANDOM[8'h65];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_102 = _RANDOM[8'h66];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_103 = _RANDOM[8'h67];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_104 = _RANDOM[8'h68];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_105 = _RANDOM[8'h69];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_106 = _RANDOM[8'h6A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_107 = _RANDOM[8'h6B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_108 = _RANDOM[8'h6C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_109 = _RANDOM[8'h6D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_110 = _RANDOM[8'h6E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_111 = _RANDOM[8'h6F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_112 = _RANDOM[8'h70];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_113 = _RANDOM[8'h71];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_114 = _RANDOM[8'h72];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_115 = _RANDOM[8'h73];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_116 = _RANDOM[8'h74];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_117 = _RANDOM[8'h75];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_118 = _RANDOM[8'h76];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_119 = _RANDOM[8'h77];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_120 = _RANDOM[8'h78];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_121 = _RANDOM[8'h79];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_122 = _RANDOM[8'h7A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_123 = _RANDOM[8'h7B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_124 = _RANDOM[8'h7C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_125 = _RANDOM[8'h7D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_126 = _RANDOM[8'h7E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_127 = _RANDOM[8'h7F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_128 = _RANDOM[8'h80];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_129 = _RANDOM[8'h81];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_130 = _RANDOM[8'h82];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_131 = _RANDOM[8'h83];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_132 = _RANDOM[8'h84];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_133 = _RANDOM[8'h85];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_134 = _RANDOM[8'h86];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_135 = _RANDOM[8'h87];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_136 = _RANDOM[8'h88];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_137 = _RANDOM[8'h89];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_138 = _RANDOM[8'h8A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_139 = _RANDOM[8'h8B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_140 = _RANDOM[8'h8C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_141 = _RANDOM[8'h8D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_142 = _RANDOM[8'h8E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_143 = _RANDOM[8'h8F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_144 = _RANDOM[8'h90];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_145 = _RANDOM[8'h91];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_146 = _RANDOM[8'h92];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_147 = _RANDOM[8'h93];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_148 = _RANDOM[8'h94];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_149 = _RANDOM[8'h95];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_150 = _RANDOM[8'h96];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_151 = _RANDOM[8'h97];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_152 = _RANDOM[8'h98];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_153 = _RANDOM[8'h99];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_154 = _RANDOM[8'h9A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_155 = _RANDOM[8'h9B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_156 = _RANDOM[8'h9C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_157 = _RANDOM[8'h9D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_158 = _RANDOM[8'h9E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_159 = _RANDOM[8'h9F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_160 = _RANDOM[8'hA0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_161 = _RANDOM[8'hA1];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_162 = _RANDOM[8'hA2];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_163 = _RANDOM[8'hA3];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_164 = _RANDOM[8'hA4];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_165 = _RANDOM[8'hA5];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_166 = _RANDOM[8'hA6];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_167 = _RANDOM[8'hA7];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_168 = _RANDOM[8'hA8];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_169 = _RANDOM[8'hA9];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_170 = _RANDOM[8'hAA];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_171 = _RANDOM[8'hAB];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_172 = _RANDOM[8'hAC];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_173 = _RANDOM[8'hAD];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_174 = _RANDOM[8'hAE];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_175 = _RANDOM[8'hAF];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_176 = _RANDOM[8'hB0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_177 = _RANDOM[8'hB1];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_178 = _RANDOM[8'hB2];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_179 = _RANDOM[8'hB3];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_180 = _RANDOM[8'hB4];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_181 = _RANDOM[8'hB5];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_182 = _RANDOM[8'hB6];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_183 = _RANDOM[8'hB7];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_184 = _RANDOM[8'hB8];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_185 = _RANDOM[8'hB9];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_186 = _RANDOM[8'hBA];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_187 = _RANDOM[8'hBB];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_188 = _RANDOM[8'hBC];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_189 = _RANDOM[8'hBD];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_190 = _RANDOM[8'hBE];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_191 = _RANDOM[8'hBF];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_192 = _RANDOM[8'hC0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_193 = _RANDOM[8'hC1];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_194 = _RANDOM[8'hC2];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_195 = _RANDOM[8'hC3];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_196 = _RANDOM[8'hC4];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_197 = _RANDOM[8'hC5];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_198 = _RANDOM[8'hC6];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        readRegBusy = _RANDOM[8'hC7][0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :144:28
        readRegBuffer = {_RANDOM[8'hC7][31:1], _RANDOM[8'hC8][0]};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :144:28, :148:30
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        regs_0 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_1 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_2 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_3 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_4 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_5 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_6 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_7 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_8 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_9 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_10 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_11 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_12 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_13 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_14 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_15 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_16 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_17 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_18 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_19 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_20 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_21 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_22 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_23 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_24 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_25 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_26 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_27 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_28 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_29 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_30 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_31 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_32 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_33 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_34 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_35 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_36 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_37 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_38 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_39 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_40 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_41 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_42 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_43 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_44 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_45 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_46 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_47 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_48 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_49 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_50 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_51 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_52 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_53 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_54 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_55 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_56 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_57 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_58 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_59 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_60 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_61 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_62 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_63 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_64 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_65 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_66 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_67 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_68 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_69 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_70 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_71 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_72 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_73 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_74 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_75 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_76 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_77 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_78 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_79 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_80 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_81 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_82 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_83 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_84 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_85 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_86 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_87 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_88 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_89 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_90 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_91 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_92 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_93 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_94 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_95 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_96 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_97 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_98 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_99 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_100 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_101 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_102 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_103 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_104 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_105 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_106 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_107 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_108 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_109 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_110 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_111 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_112 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_113 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_114 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_115 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_116 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_117 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_118 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_119 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_120 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_121 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_122 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_123 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_124 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_125 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_126 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_127 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_128 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_129 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_130 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_131 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_132 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_133 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_134 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_135 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_136 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_137 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_138 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_139 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_140 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_141 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_142 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_143 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_144 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_145 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_146 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_147 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_148 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_149 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_150 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_151 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_152 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_153 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_154 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_155 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_156 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_157 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_158 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_159 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_160 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_161 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_162 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_163 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_164 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_165 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_166 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_167 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_168 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_169 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_170 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_171 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_172 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_173 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_174 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_175 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_176 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_177 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_178 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_179 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_180 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_181 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_182 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_183 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_184 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_185 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_186 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_187 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_188 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_189 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_190 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_191 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_192 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_193 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_194 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_195 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_196 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_197 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_198 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        readRegBusy = 1'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :144:28
        readRegBuffer = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_reqRspIO_req_ready = io_reqRspIO_req_ready_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :197:21, :198:27, :199:24
  assign io_reqRspIO_rsp_valid = io_reqRspIO_rsp_valid_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :165:17, :171:33, :172:27
  assign io_reqRspIO_rsp_bits_data =
    readReg ? _GEN_2 : readRegBusy ? readRegBuffer : 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:29, :82:40, :144:28, :148:30, :165:17, :170:33, :172:27, :173:31, :177:31
  assign io_readWriteRegIO_valid =
    writeReg & _io_readWriteRegIO_valid_T & io_reqRspIO_req_bits_strb[0]
    & io_reqRspIO_req_bits_data[0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :83:40, :86:32, :89:12, :91:30, :189:78
  assign io_readWriteRegIO_bits_0 = regs_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_1 = regs_1;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_2 = regs_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_3 = regs_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_4 = regs_4;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_5 = regs_5;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_6 = regs_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_7 = regs_7;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_8 = regs_8;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_9 = regs_9;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_10 = regs_10;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_11 = regs_11;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_12 = regs_12;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_13 = regs_13;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_14 = regs_14;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_15 = regs_15;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_16 = regs_16;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_17 = regs_17;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_18 = regs_18;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_19 = regs_19;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_20 = regs_20;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_21 = regs_21;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_22 = regs_22;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_23 = regs_23;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_24 = regs_24;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_25 = regs_25;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_26 = regs_26;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_27 = regs_27;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_28 = regs_28;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_29 = regs_29;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_30 = regs_30;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_31 = regs_31;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_32 = regs_32;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_33 = regs_33;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_34 = regs_34;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_36 = regs_36;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_37 = regs_37;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_38 = regs_38;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_39 = regs_39;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_40 = regs_40;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_41 = regs_41;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_42 = regs_42;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_43 = regs_43;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_44 = regs_44;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_45 = regs_45;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_47 = regs_47;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_48 = regs_48;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_49 = regs_49;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_50 = regs_50;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_51 = regs_51;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_52 = regs_52;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_53 = regs_53;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_54 = regs_54;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_55 = regs_55;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_56 = regs_56;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_58 = regs_58;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_59 = regs_59;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_60 = regs_60;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_61 = regs_61;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_62 = regs_62;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_63 = regs_63;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_64 = regs_64;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_65 = regs_65;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_66 = regs_66;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_67 = regs_67;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_69 = regs_69;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_70 = regs_70;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_71 = regs_71;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_72 = regs_72;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_73 = regs_73;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_74 = regs_74;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_75 = regs_75;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_76 = regs_76;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_77 = regs_77;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_78 = regs_78;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_79 = regs_79;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_80 = regs_80;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_81 = regs_81;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_82 = regs_82;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_83 = regs_83;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_84 = regs_84;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_85 = regs_85;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_86 = regs_86;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_87 = regs_87;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_88 = regs_88;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_89 = regs_89;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_91 = regs_91;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_92 = regs_92;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_93 = regs_93;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_94 = regs_94;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_95 = regs_95;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_96 = regs_96;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_97 = regs_97;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_98 = regs_98;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_99 = regs_99;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_100 = regs_100;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_102 = regs_102;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_103 = regs_103;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_104 = regs_104;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_105 = regs_105;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_106 = regs_106;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_107 = regs_107;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_108 = regs_108;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_109 = regs_109;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_110 = regs_110;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_111 = regs_111;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_113 = regs_113;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_114 = regs_114;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_115 = regs_115;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_116 = regs_116;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_117 = regs_117;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_118 = regs_118;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_119 = regs_119;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_120 = regs_120;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_121 = regs_121;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_122 = regs_122;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_124 = regs_124;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_125 = regs_125;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_126 = regs_126;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_127 = regs_127;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_128 = regs_128;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_129 = regs_129;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_130 = regs_130;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_131 = regs_131;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_132 = regs_132;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_133 = regs_133;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_134 = regs_134;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_135 = regs_135;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_136 = regs_136;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_137 = regs_137;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_138 = regs_138;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_139 = regs_139;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_140 = regs_140;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_141 = regs_141;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_142 = regs_142;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_143 = regs_143;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_144 = regs_144;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_145 = regs_145;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_146 = regs_146;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_147 = regs_147;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_148 = regs_148;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_149 = regs_149;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_150 = regs_150;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_151 = regs_151;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_152 = regs_152;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_153 = regs_153;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_154 = regs_154;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_155 = regs_155;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_157 = regs_157;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_158 = regs_158;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_159 = regs_159;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_160 = regs_160;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_161 = regs_161;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_162 = regs_162;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_163 = regs_163;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_164 = regs_164;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_165 = regs_165;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_166 = regs_166;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_168 = regs_168;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_169 = regs_169;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_170 = regs_170;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_171 = regs_171;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_172 = regs_172;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_173 = regs_173;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_174 = regs_174;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_175 = regs_175;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_176 = regs_176;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_177 = regs_177;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_179 = regs_179;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_180 = regs_180;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_181 = regs_181;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_182 = regs_182;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_183 = regs_183;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_184 = regs_184;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_185 = regs_185;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_186 = regs_186;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_187 = regs_187;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_188 = regs_188;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_189 = regs_189;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_190 = regs_190;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_191 = regs_191;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_192 = regs_192;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_193 = regs_193;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_194 = regs_194;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_195 = regs_195;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_196 = regs_196;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_197 = regs_197;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
endmodule

module snax_simbacore__C0_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C0_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C0_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

// VCS coverage exclude_file
module ram_2x20(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [19:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [19:0] W0_data
);

  reg [19:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[19:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 20'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue_W20_D2_H3v5qcs(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C0_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [79:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_3_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_3_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W20_D2_H3v5qcs queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[19:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W20_D2_H3v5qcs queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[39:20]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W20_D2_H3v5qcs queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[59:40]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W20_D2_H3v5qcs queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[79:60]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore__C0_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_3_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :129:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C0_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C0_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C0_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C0_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C0_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h3,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[18:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :129:71, :133:67, :140:37, :151:27, :195:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C0_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C0_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C0_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C0_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C0_Reader_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C0_Reader_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_3_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C0_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C0_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C0_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C0_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_2_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_2_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_3_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_3_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C0_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C0_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C0_Reader_DataResponser DataResponser_2 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_2_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_2_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_2_out_data_valid),
    .io_out_data_bits        (io_2_out_data_bits),
    .io_out_dataFifoPopped   (io_2_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C0_Reader_DataResponser DataResponser_3 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_3_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_3_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_3_out_data_valid),
    .io_out_data_bits        (io_3_out_data_bits),
    .io_out_dataFifoPopped   (io_3_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_3_reqrspLink_reqSubmit)
  );
endmodule

// VCS coverage exclude_file
module ram_2x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [63:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue_W64_D2_Hcveap8(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C0_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [255:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_3_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_2_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_2_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid =
    _queues_0_io_deq_valid & _queues_1_io_deq_valid & _queues_2_io_deq_valid
    & _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_3_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D2_Hcveap8 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D2_Hcveap8 queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  Queue_W64_D2_Hcveap8 queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_2_valid),
    .io_enq_bits  (io_in_2_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_2_io_deq_valid),
    .io_deq_bits  (_queues_2_io_deq_bits)
  );
  Queue_W64_D2_Hcveap8 queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_3_valid),
    .io_enq_bits  (io_in_3_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_3_io_deq_valid),
    .io_deq_bits  (_queues_3_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits =
    {_queues_3_io_deq_bits,
     _queues_2_io_deq_bits,
     _queues_1_io_deq_bits,
     _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
endmodule

module snax_simbacore__C0_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C0_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [255:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [255:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C0_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C0_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_2_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_3_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [255:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [255:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_2_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_3_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  wire         _responsers_io_3_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
  snax_simbacore__C0_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits)
  );
  snax_simbacore__C0_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_reqrspLink_rspReady   (_responsers_io_2_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_2_reqrspLink_reqSubmit  (_requestors_io_2_reqrspLink_reqSubmit),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_reqrspLink_rspReady   (_responsers_io_3_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_3_reqrspLink_reqSubmit  (_requestors_io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore__C0_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_in_tcdmRsp_valid     (io_tcdmRsp_2_valid),
    .io_2_in_tcdmRsp_bits_data (io_tcdmRsp_2_bits_data),
    .io_2_out_data_valid       (_responsers_io_2_out_data_valid),
    .io_2_out_data_bits        (_responsers_io_2_out_data_bits),
    .io_2_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_2_reqrspLink_rspReady  (_responsers_io_2_reqrspLink_rspReady),
    .io_2_reqrspLink_reqSubmit (_requestors_io_2_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_in_tcdmRsp_valid     (io_tcdmRsp_3_valid),
    .io_3_in_tcdmRsp_bits_data (io_tcdmRsp_3_bits_data),
    .io_3_out_data_valid       (_responsers_io_3_out_data_valid),
    .io_3_out_data_bits        (_responsers_io_3_out_data_bits),
    .io_3_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_3_reqrspLink_rspReady  (_responsers_io_3_reqrspLink_rspReady),
    .io_3_reqrspLink_reqSubmit (_requestors_io_3_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C0_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_valid  (_responsers_io_2_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_bits   (_responsers_io_2_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_valid  (_responsers_io_3_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_bits   (_responsers_io_3_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C0_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C1_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C1_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C1_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hpvrbmd(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C1_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input          clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                 reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [119:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_4_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_5_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_5_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_4_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready & _queues_4_io_enq_ready & _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_5_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W20_D2_Hpvrbmd queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[19:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W20_D2_Hpvrbmd queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[39:20]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W20_D2_Hpvrbmd queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[59:40]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W20_D2_Hpvrbmd queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[79:60]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  Queue_W20_D2_Hpvrbmd queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_4_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[99:80]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_4_ready),
    .io_deq_valid (io_out_4_valid),
    .io_deq_bits  (io_out_4_bits)
  );
  Queue_W20_D2_Hpvrbmd queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_5_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[119:100]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_5_ready),
    .io_deq_valid (io_out_5_valid),
    .io_deq_bits  (io_out_5_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore__C1_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_3_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_4_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_4_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_4_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_5_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_5_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_5_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :129:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C1_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C1_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C1_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C1_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C1_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h5,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[17:0], 2'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h3,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[18:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :129:71, :133:67, :140:37, :151:27, :195:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits),
    .io_out_4_ready (io_addr_4_ready),
    .io_out_4_valid (_outputBuffer_io_out_4_valid),
    .io_out_4_bits  (io_addr_4_bits),
    .io_out_5_ready (io_addr_5_ready),
    .io_out_5_valid (_outputBuffer_io_out_5_valid),
    .io_out_5_bits  (io_addr_5_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid
      | _outputBuffer_io_out_4_valid | _outputBuffer_io_out_5_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_4_valid = _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_5_valid = _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C1_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C1_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_4_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_4_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_4_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_5_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_5_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_5_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C1_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataRequestor DataRequestor_4 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_4_in_addr_ready),
    .io_in_addr_valid         (io_4_in_addr_valid),
    .io_in_addr_bits          (io_4_in_addr_bits),
    .io_out_tcdmReq_ready     (io_4_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_4_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_4_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_4_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_4_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataRequestor DataRequestor_5 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_5_in_addr_ready),
    .io_in_addr_valid         (io_5_in_addr_valid),
    .io_in_addr_bits          (io_5_in_addr_bits),
    .io_out_tcdmReq_ready     (io_5_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_5_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_5_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_5_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_5_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C1_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C1_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C1_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C1_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_2_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_2_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_3_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_3_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_4_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_4_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_4_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_4_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_4_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_4_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_4_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_5_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_5_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_5_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_5_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_5_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_5_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_5_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C1_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataResponser DataResponser_2 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_2_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_2_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_2_out_data_valid),
    .io_out_data_bits        (io_2_out_data_bits),
    .io_out_dataFifoPopped   (io_2_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataResponser DataResponser_3 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_3_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_3_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_3_out_data_valid),
    .io_out_data_bits        (io_3_out_data_bits),
    .io_out_dataFifoPopped   (io_3_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataResponser DataResponser_4 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_4_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_4_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_4_out_data_valid),
    .io_out_data_bits        (io_4_out_data_bits),
    .io_out_dataFifoPopped   (io_4_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_4_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_4_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataResponser DataResponser_5 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_5_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_5_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_5_out_data_valid),
    .io_out_data_bits        (io_5_out_data_bits),
    .io_out_dataFifoPopped   (io_5_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_5_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_5_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_Hc0tdsh(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C1_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [383:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_5_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_5_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_4_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_4_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_3_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_2_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_2_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid =
    _queues_0_io_deq_valid & _queues_1_io_deq_valid & _queues_2_io_deq_valid
    & _queues_3_io_deq_valid & _queues_4_io_deq_valid & _queues_5_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_5_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D2_Hc0tdsh queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D2_Hc0tdsh queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  Queue_W64_D2_Hc0tdsh queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_2_valid),
    .io_enq_bits  (io_in_2_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_2_io_deq_valid),
    .io_deq_bits  (_queues_2_io_deq_bits)
  );
  Queue_W64_D2_Hc0tdsh queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_3_valid),
    .io_enq_bits  (io_in_3_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_3_io_deq_valid),
    .io_deq_bits  (_queues_3_io_deq_bits)
  );
  Queue_W64_D2_Hc0tdsh queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_4_valid),
    .io_enq_bits  (io_in_4_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_4_io_deq_valid),
    .io_deq_bits  (_queues_4_io_deq_bits)
  );
  Queue_W64_D2_Hc0tdsh queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_5_valid),
    .io_enq_bits  (io_in_5_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_5_io_deq_valid),
    .io_deq_bits  (_queues_5_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits =
    {_queues_5_io_deq_bits,
     _queues_4_io_deq_bits,
     _queues_3_io_deq_bits,
     _queues_2_io_deq_bits,
     _queues_1_io_deq_bits,
     _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
endmodule

module snax_simbacore__C1_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C1_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [383:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [383:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C1_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C1_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_4_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_4_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_4_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_5_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_5_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_5_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_2_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_3_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_4_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_4_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_5_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_5_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [383:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [383:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_2_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_3_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_4_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_4_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_4_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_5_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_5_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_5_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_4_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_4_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_5_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_5_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_4_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_4_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_5_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_5_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  wire         _responsers_io_5_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
  snax_simbacore__C1_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits),
    .io_addr_4_ready          (_requestors_io_4_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_4_valid          (_addressgen_io_addr_4_valid),
    .io_addr_4_bits           (_addressgen_io_addr_4_bits),
    .io_addr_5_ready          (_requestors_io_5_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_5_valid          (_addressgen_io_addr_5_valid),
    .io_addr_5_bits           (_addressgen_io_addr_5_bits)
  );
  snax_simbacore__C1_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_reqrspLink_rspReady   (_responsers_io_2_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_2_reqrspLink_reqSubmit  (_requestors_io_2_reqrspLink_reqSubmit),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_reqrspLink_rspReady   (_responsers_io_3_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_3_reqrspLink_reqSubmit  (_requestors_io_3_reqrspLink_reqSubmit),
    .io_4_in_addr_ready         (_requestors_io_4_in_addr_ready),
    .io_4_in_addr_valid         (_addressgen_io_addr_4_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_4_in_addr_bits          (_addressgen_io_addr_4_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_4_out_tcdmReq_ready     (io_tcdmReq_4_ready),
    .io_4_out_tcdmReq_valid     (io_tcdmReq_4_valid),
    .io_4_out_tcdmReq_bits_addr (io_tcdmReq_4_bits_addr),
    .io_4_reqrspLink_rspReady   (_responsers_io_4_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_4_reqrspLink_reqSubmit  (_requestors_io_4_reqrspLink_reqSubmit),
    .io_5_in_addr_ready         (_requestors_io_5_in_addr_ready),
    .io_5_in_addr_valid         (_addressgen_io_addr_5_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_5_in_addr_bits          (_addressgen_io_addr_5_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_5_out_tcdmReq_ready     (io_tcdmReq_5_ready),
    .io_5_out_tcdmReq_valid     (io_tcdmReq_5_valid),
    .io_5_out_tcdmReq_bits_addr (io_tcdmReq_5_bits_addr),
    .io_5_reqrspLink_rspReady   (_responsers_io_5_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_5_reqrspLink_reqSubmit  (_requestors_io_5_reqrspLink_reqSubmit)
  );
  snax_simbacore__C1_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_in_tcdmRsp_valid     (io_tcdmRsp_2_valid),
    .io_2_in_tcdmRsp_bits_data (io_tcdmRsp_2_bits_data),
    .io_2_out_data_valid       (_responsers_io_2_out_data_valid),
    .io_2_out_data_bits        (_responsers_io_2_out_data_bits),
    .io_2_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_2_reqrspLink_rspReady  (_responsers_io_2_reqrspLink_rspReady),
    .io_2_reqrspLink_reqSubmit (_requestors_io_2_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_in_tcdmRsp_valid     (io_tcdmRsp_3_valid),
    .io_3_in_tcdmRsp_bits_data (io_tcdmRsp_3_bits_data),
    .io_3_out_data_valid       (_responsers_io_3_out_data_valid),
    .io_3_out_data_bits        (_responsers_io_3_out_data_bits),
    .io_3_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_3_reqrspLink_rspReady  (_responsers_io_3_reqrspLink_rspReady),
    .io_3_reqrspLink_reqSubmit (_requestors_io_3_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_4_in_tcdmRsp_valid     (io_tcdmRsp_4_valid),
    .io_4_in_tcdmRsp_bits_data (io_tcdmRsp_4_bits_data),
    .io_4_out_data_valid       (_responsers_io_4_out_data_valid),
    .io_4_out_data_bits        (_responsers_io_4_out_data_bits),
    .io_4_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_4_reqrspLink_rspReady  (_responsers_io_4_reqrspLink_rspReady),
    .io_4_reqrspLink_reqSubmit (_requestors_io_4_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_5_in_tcdmRsp_valid     (io_tcdmRsp_5_valid),
    .io_5_in_tcdmRsp_bits_data (io_tcdmRsp_5_bits_data),
    .io_5_out_data_valid       (_responsers_io_5_out_data_valid),
    .io_5_out_data_bits        (_responsers_io_5_out_data_bits),
    .io_5_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_5_reqrspLink_rspReady  (_responsers_io_5_reqrspLink_rspReady),
    .io_5_reqrspLink_reqSubmit (_requestors_io_5_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C1_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_valid  (_responsers_io_2_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_bits   (_responsers_io_2_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_valid  (_responsers_io_3_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_bits   (_responsers_io_3_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_4_valid  (_responsers_io_4_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_4_bits   (_responsers_io_4_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_5_valid  (_responsers_io_5_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_5_bits   (_responsers_io_5_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C1_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C2_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C2_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C2_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hge30hs(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C2_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [39:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_1_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready = _queues_0_io_enq_ready & _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_1_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W20_D2_Hge30hs queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_1_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[19:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W20_D2_Hge30hs queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_1_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[39:20]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore__C2_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_1_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :129:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C2_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C2_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C2_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C2_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C2_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:129:71, :151:27, :195:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C2_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C2_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C2_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C2_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C2_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C2_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C2_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C2_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C2_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C2_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_Huogd6q(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C2_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [127:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid = _queues_0_io_deq_valid & _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_1_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D2_Huogd6q queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_1_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D2_Huogd6q queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_1_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits = {_queues_1_io_deq_bits, _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
endmodule

module snax_simbacore__C2_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C2_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [127:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [127:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C2_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C2_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [127:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [127:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  wire         _responsers_io_1_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
  snax_simbacore__C2_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits)
  );
  snax_simbacore__C2_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C2_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_1_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_1_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C2_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C2_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C3_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C3_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C3_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hham3s9(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C3_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_Hham3s9 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C3_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C3_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C3_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C3_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C3_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C3_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C3_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C3_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C3_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C3_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C3_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C3_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C3_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C3_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_H78d6le(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C3_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_H78d6le queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C3_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C3_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C3_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C3_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  snax_simbacore__C3_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C3_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C3_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C3_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C3_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C4_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C4_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C4_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hojbg9r(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C4_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_Hojbg9r queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C4_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C4_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C4_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C4_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C4_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C4_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C4_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C4_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C4_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C4_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C4_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C4_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C4_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C4_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_Hoghlhn(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C4_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_Hoghlhn queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C4_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C4_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C4_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C4_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  snax_simbacore__C4_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C4_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C4_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C4_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C4_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C5_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C5_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C5_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hpni2u1(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C5_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_Hpni2u1 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C5_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C5_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C5_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C5_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C5_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C5_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C5_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C5_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C5_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C5_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C5_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C5_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C5_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C5_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_H20lltg(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C5_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_H20lltg queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C5_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C5_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C5_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C5_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  snax_simbacore__C5_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C5_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C5_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C5_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C5_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C6_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C6_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C6_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_H9q24sf(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C6_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_H9q24sf queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C6_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C6_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C6_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C6_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C6_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C6_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C6_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C6_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C6_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C6_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C6_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C6_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C6_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C6_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_He5t5a0(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C6_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_He5t5a0 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C6_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C6_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C6_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C6_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  snax_simbacore__C6_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C6_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C6_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C6_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C6_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C7_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C7_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C7_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hsffr8t(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C7_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input          clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                 reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [159:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_4_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_5_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_6_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_6_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_6_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_7_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_7_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_7_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_7_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_6_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_4_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready & _queues_4_io_enq_ready & _queues_5_io_enq_ready
    & _queues_6_io_enq_ready & _queues_7_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_7_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W20_D2_Hsffr8t queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[19:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W20_D2_Hsffr8t queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[39:20]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W20_D2_Hsffr8t queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[59:40]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W20_D2_Hsffr8t queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[79:60]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  Queue_W20_D2_Hsffr8t queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_4_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[99:80]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_4_ready),
    .io_deq_valid (io_out_4_valid),
    .io_deq_bits  (io_out_4_bits)
  );
  Queue_W20_D2_Hsffr8t queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_5_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[119:100]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_5_ready),
    .io_deq_valid (io_out_5_valid),
    .io_deq_bits  (io_out_5_bits)
  );
  Queue_W20_D2_Hsffr8t queues_6 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_6_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[139:120]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_6_ready),
    .io_deq_valid (io_out_6_valid),
    .io_deq_bits  (io_out_6_bits)
  );
  Queue_W20_D2_Hsffr8t queues_7 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_7_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[159:140]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_7_ready),
    .io_deq_valid (io_out_7_valid),
    .io_deq_bits  (io_out_7_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore__C7_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_3_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_4_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_4_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_4_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_5_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_5_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_5_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_6_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_6_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_6_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_7_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_7_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_7_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_6_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_7_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :129:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C7_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C7_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C7_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C7_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C7_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h7,
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h6,
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h5,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[17:0], 2'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h3,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[18:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :129:71, :133:67, :140:37, :151:27, :195:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits),
    .io_out_4_ready (io_addr_4_ready),
    .io_out_4_valid (_outputBuffer_io_out_4_valid),
    .io_out_4_bits  (io_addr_4_bits),
    .io_out_5_ready (io_addr_5_ready),
    .io_out_5_valid (_outputBuffer_io_out_5_valid),
    .io_out_5_bits  (io_addr_5_bits),
    .io_out_6_ready (io_addr_6_ready),
    .io_out_6_valid (_outputBuffer_io_out_6_valid),
    .io_out_6_bits  (io_addr_6_bits),
    .io_out_7_ready (io_addr_7_ready),
    .io_out_7_valid (_outputBuffer_io_out_7_valid),
    .io_out_7_bits  (io_addr_7_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid
      | _outputBuffer_io_out_4_valid | _outputBuffer_io_out_5_valid
      | _outputBuffer_io_out_6_valid | _outputBuffer_io_out_7_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_4_valid = _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_5_valid = _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_6_valid = _outputBuffer_io_out_6_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_7_valid = _outputBuffer_io_out_7_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C7_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C7_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_4_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_4_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_4_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_5_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_5_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_5_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_6_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_6_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_6_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_7_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_7_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_7_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C7_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataRequestor DataRequestor_4 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_4_in_addr_ready),
    .io_in_addr_valid         (io_4_in_addr_valid),
    .io_in_addr_bits          (io_4_in_addr_bits),
    .io_out_tcdmReq_ready     (io_4_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_4_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_4_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_4_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_4_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataRequestor DataRequestor_5 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_5_in_addr_ready),
    .io_in_addr_valid         (io_5_in_addr_valid),
    .io_in_addr_bits          (io_5_in_addr_bits),
    .io_out_tcdmReq_ready     (io_5_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_5_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_5_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_5_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_5_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataRequestor DataRequestor_6 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_6_in_addr_ready),
    .io_in_addr_valid         (io_6_in_addr_valid),
    .io_in_addr_bits          (io_6_in_addr_bits),
    .io_out_tcdmReq_ready     (io_6_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_6_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_6_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_6_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_6_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataRequestor DataRequestor_7 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_7_in_addr_ready),
    .io_in_addr_valid         (io_7_in_addr_valid),
    .io_in_addr_bits          (io_7_in_addr_bits),
    .io_out_tcdmReq_ready     (io_7_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_7_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_7_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_7_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_7_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C7_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C7_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C7_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C7_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_2_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_2_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_3_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_3_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_4_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_4_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_4_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_4_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_4_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_4_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_4_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_5_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_5_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_5_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_5_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_5_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_5_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_5_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_6_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_6_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_6_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_6_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_6_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_6_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_6_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_7_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_7_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_7_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_7_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_7_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_7_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_7_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C7_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataResponser DataResponser_2 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_2_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_2_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_2_out_data_valid),
    .io_out_data_bits        (io_2_out_data_bits),
    .io_out_dataFifoPopped   (io_2_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataResponser DataResponser_3 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_3_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_3_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_3_out_data_valid),
    .io_out_data_bits        (io_3_out_data_bits),
    .io_out_dataFifoPopped   (io_3_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataResponser DataResponser_4 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_4_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_4_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_4_out_data_valid),
    .io_out_data_bits        (io_4_out_data_bits),
    .io_out_dataFifoPopped   (io_4_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_4_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_4_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataResponser DataResponser_5 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_5_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_5_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_5_out_data_valid),
    .io_out_data_bits        (io_5_out_data_bits),
    .io_out_dataFifoPopped   (io_5_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_5_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_5_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataResponser DataResponser_6 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_6_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_6_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_6_out_data_valid),
    .io_out_data_bits        (io_6_out_data_bits),
    .io_out_dataFifoPopped   (io_6_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_6_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_6_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataResponser DataResponser_7 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_7_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_7_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_7_out_data_valid),
    .io_out_data_bits        (io_7_out_data_bits),
    .io_out_dataFifoPopped   (io_7_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_7_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_7_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_Huq7iep(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C7_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_6_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_6_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_7_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_7_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [511:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_7_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_7_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_6_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_6_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_5_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_5_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_4_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_4_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_3_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_2_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_2_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid =
    _queues_0_io_deq_valid & _queues_1_io_deq_valid & _queues_2_io_deq_valid
    & _queues_3_io_deq_valid & _queues_4_io_deq_valid & _queues_5_io_deq_valid
    & _queues_6_io_deq_valid & _queues_7_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_7_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D2_Huq7iep queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D2_Huq7iep queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  Queue_W64_D2_Huq7iep queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_2_valid),
    .io_enq_bits  (io_in_2_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_2_io_deq_valid),
    .io_deq_bits  (_queues_2_io_deq_bits)
  );
  Queue_W64_D2_Huq7iep queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_3_valid),
    .io_enq_bits  (io_in_3_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_3_io_deq_valid),
    .io_deq_bits  (_queues_3_io_deq_bits)
  );
  Queue_W64_D2_Huq7iep queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_4_valid),
    .io_enq_bits  (io_in_4_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_4_io_deq_valid),
    .io_deq_bits  (_queues_4_io_deq_bits)
  );
  Queue_W64_D2_Huq7iep queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_5_valid),
    .io_enq_bits  (io_in_5_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_5_io_deq_valid),
    .io_deq_bits  (_queues_5_io_deq_bits)
  );
  Queue_W64_D2_Huq7iep queues_6 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_6_valid),
    .io_enq_bits  (io_in_6_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_6_io_deq_valid),
    .io_deq_bits  (_queues_6_io_deq_bits)
  );
  Queue_W64_D2_Huq7iep queues_7 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_7_valid),
    .io_enq_bits  (io_in_7_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_7_io_deq_valid),
    .io_deq_bits  (_queues_7_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits =
    {_queues_7_io_deq_bits,
     _queues_6_io_deq_bits,
     _queues_5_io_deq_bits,
     _queues_4_io_deq_bits,
     _queues_3_io_deq_bits,
     _queues_2_io_deq_bits,
     _queues_1_io_deq_bits,
     _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
endmodule

module snax_simbacore__C7_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C7_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [511:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [511:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C7_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C7_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_4_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_4_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_4_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_5_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_5_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_5_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_6_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_6_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_6_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_7_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_7_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_7_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_2_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_3_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_4_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_4_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_5_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_5_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_6_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_6_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_7_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_7_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [511:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [511:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_2_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_3_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_4_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_4_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_4_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_5_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_5_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_5_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_6_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_6_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_6_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_7_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_7_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_7_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_4_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_4_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_5_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_5_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_6_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_6_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_7_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_7_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_4_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_4_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_5_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_5_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_6_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_6_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_7_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_7_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  wire         _responsers_io_7_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
  snax_simbacore__C7_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits),
    .io_addr_4_ready          (_requestors_io_4_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_4_valid          (_addressgen_io_addr_4_valid),
    .io_addr_4_bits           (_addressgen_io_addr_4_bits),
    .io_addr_5_ready          (_requestors_io_5_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_5_valid          (_addressgen_io_addr_5_valid),
    .io_addr_5_bits           (_addressgen_io_addr_5_bits),
    .io_addr_6_ready          (_requestors_io_6_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_6_valid          (_addressgen_io_addr_6_valid),
    .io_addr_6_bits           (_addressgen_io_addr_6_bits),
    .io_addr_7_ready          (_requestors_io_7_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_7_valid          (_addressgen_io_addr_7_valid),
    .io_addr_7_bits           (_addressgen_io_addr_7_bits)
  );
  snax_simbacore__C7_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_reqrspLink_rspReady   (_responsers_io_2_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_2_reqrspLink_reqSubmit  (_requestors_io_2_reqrspLink_reqSubmit),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_reqrspLink_rspReady   (_responsers_io_3_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_3_reqrspLink_reqSubmit  (_requestors_io_3_reqrspLink_reqSubmit),
    .io_4_in_addr_ready         (_requestors_io_4_in_addr_ready),
    .io_4_in_addr_valid         (_addressgen_io_addr_4_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_4_in_addr_bits          (_addressgen_io_addr_4_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_4_out_tcdmReq_ready     (io_tcdmReq_4_ready),
    .io_4_out_tcdmReq_valid     (io_tcdmReq_4_valid),
    .io_4_out_tcdmReq_bits_addr (io_tcdmReq_4_bits_addr),
    .io_4_reqrspLink_rspReady   (_responsers_io_4_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_4_reqrspLink_reqSubmit  (_requestors_io_4_reqrspLink_reqSubmit),
    .io_5_in_addr_ready         (_requestors_io_5_in_addr_ready),
    .io_5_in_addr_valid         (_addressgen_io_addr_5_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_5_in_addr_bits          (_addressgen_io_addr_5_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_5_out_tcdmReq_ready     (io_tcdmReq_5_ready),
    .io_5_out_tcdmReq_valid     (io_tcdmReq_5_valid),
    .io_5_out_tcdmReq_bits_addr (io_tcdmReq_5_bits_addr),
    .io_5_reqrspLink_rspReady   (_responsers_io_5_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_5_reqrspLink_reqSubmit  (_requestors_io_5_reqrspLink_reqSubmit),
    .io_6_in_addr_ready         (_requestors_io_6_in_addr_ready),
    .io_6_in_addr_valid         (_addressgen_io_addr_6_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_6_in_addr_bits          (_addressgen_io_addr_6_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_6_out_tcdmReq_ready     (io_tcdmReq_6_ready),
    .io_6_out_tcdmReq_valid     (io_tcdmReq_6_valid),
    .io_6_out_tcdmReq_bits_addr (io_tcdmReq_6_bits_addr),
    .io_6_reqrspLink_rspReady   (_responsers_io_6_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_6_reqrspLink_reqSubmit  (_requestors_io_6_reqrspLink_reqSubmit),
    .io_7_in_addr_ready         (_requestors_io_7_in_addr_ready),
    .io_7_in_addr_valid         (_addressgen_io_addr_7_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_7_in_addr_bits          (_addressgen_io_addr_7_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_7_out_tcdmReq_ready     (io_tcdmReq_7_ready),
    .io_7_out_tcdmReq_valid     (io_tcdmReq_7_valid),
    .io_7_out_tcdmReq_bits_addr (io_tcdmReq_7_bits_addr),
    .io_7_reqrspLink_rspReady   (_responsers_io_7_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_7_reqrspLink_reqSubmit  (_requestors_io_7_reqrspLink_reqSubmit)
  );
  snax_simbacore__C7_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_in_tcdmRsp_valid     (io_tcdmRsp_2_valid),
    .io_2_in_tcdmRsp_bits_data (io_tcdmRsp_2_bits_data),
    .io_2_out_data_valid       (_responsers_io_2_out_data_valid),
    .io_2_out_data_bits        (_responsers_io_2_out_data_bits),
    .io_2_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_2_reqrspLink_rspReady  (_responsers_io_2_reqrspLink_rspReady),
    .io_2_reqrspLink_reqSubmit (_requestors_io_2_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_in_tcdmRsp_valid     (io_tcdmRsp_3_valid),
    .io_3_in_tcdmRsp_bits_data (io_tcdmRsp_3_bits_data),
    .io_3_out_data_valid       (_responsers_io_3_out_data_valid),
    .io_3_out_data_bits        (_responsers_io_3_out_data_bits),
    .io_3_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_3_reqrspLink_rspReady  (_responsers_io_3_reqrspLink_rspReady),
    .io_3_reqrspLink_reqSubmit (_requestors_io_3_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_4_in_tcdmRsp_valid     (io_tcdmRsp_4_valid),
    .io_4_in_tcdmRsp_bits_data (io_tcdmRsp_4_bits_data),
    .io_4_out_data_valid       (_responsers_io_4_out_data_valid),
    .io_4_out_data_bits        (_responsers_io_4_out_data_bits),
    .io_4_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_4_reqrspLink_rspReady  (_responsers_io_4_reqrspLink_rspReady),
    .io_4_reqrspLink_reqSubmit (_requestors_io_4_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_5_in_tcdmRsp_valid     (io_tcdmRsp_5_valid),
    .io_5_in_tcdmRsp_bits_data (io_tcdmRsp_5_bits_data),
    .io_5_out_data_valid       (_responsers_io_5_out_data_valid),
    .io_5_out_data_bits        (_responsers_io_5_out_data_bits),
    .io_5_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_5_reqrspLink_rspReady  (_responsers_io_5_reqrspLink_rspReady),
    .io_5_reqrspLink_reqSubmit (_requestors_io_5_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_6_in_tcdmRsp_valid     (io_tcdmRsp_6_valid),
    .io_6_in_tcdmRsp_bits_data (io_tcdmRsp_6_bits_data),
    .io_6_out_data_valid       (_responsers_io_6_out_data_valid),
    .io_6_out_data_bits        (_responsers_io_6_out_data_bits),
    .io_6_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_6_reqrspLink_rspReady  (_responsers_io_6_reqrspLink_rspReady),
    .io_6_reqrspLink_reqSubmit (_requestors_io_6_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_7_in_tcdmRsp_valid     (io_tcdmRsp_7_valid),
    .io_7_in_tcdmRsp_bits_data (io_tcdmRsp_7_bits_data),
    .io_7_out_data_valid       (_responsers_io_7_out_data_valid),
    .io_7_out_data_bits        (_responsers_io_7_out_data_bits),
    .io_7_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_7_reqrspLink_rspReady  (_responsers_io_7_reqrspLink_rspReady),
    .io_7_reqrspLink_reqSubmit (_requestors_io_7_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C7_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_valid  (_responsers_io_2_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_bits   (_responsers_io_2_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_valid  (_responsers_io_3_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_bits   (_responsers_io_3_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_4_valid  (_responsers_io_4_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_4_bits   (_responsers_io_4_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_5_valid  (_responsers_io_5_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_5_bits   (_responsers_io_5_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_6_valid  (_responsers_io_6_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_6_bits   (_responsers_io_6_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_7_valid  (_responsers_io_7_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_7_bits   (_responsers_io_7_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C7_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C8_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C8_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C8_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_H943cla(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C8_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_H943cla queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C8_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C8_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C8_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C8_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C8_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C8_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C8_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C8_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C8_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C8_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C8_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C8_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C8_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C8_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_H5u1q71(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C8_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_H5u1q71 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C8_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C8_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C8_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C8_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  snax_simbacore__C8_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C8_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C8_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C8_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C8_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C9_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C9_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C9_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hfmarg7(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C9_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_Hfmarg7 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C9_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C9_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C9_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C9_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C9_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C9_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C9_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C9_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C9_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C9_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C9_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C9_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C9_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C9_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_H2jmhs8(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C9_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_H2jmhs8 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C9_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C9_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C9_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C9_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  snax_simbacore__C9_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C9_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C9_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C9_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C9_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C10_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C10_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C10_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_H7h8lai(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C10_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_H7h8lai queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C10_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C10_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C10_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C10_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C10_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C10_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C10_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C10_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C10_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C10_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C10_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C10_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C10_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C10_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_H2h7qn9(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C10_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_H2h7qn9 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C10_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C10_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C10_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C10_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  snax_simbacore__C10_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C10_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C10_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C10_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C10_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C11_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C11_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C11_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hr704st(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C11_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_Hr704st queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C11_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C11_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C11_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C11_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C11_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C11_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C11_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C11_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C11_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C11_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C11_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C11_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C11_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C11_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_Hgkof1c(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C11_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_Hgkof1c queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C11_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C11_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C11_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C11_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  snax_simbacore__C11_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C11_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C11_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C11_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C11_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C12_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C12_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C12_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hk2slq1(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C12_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input          clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                 reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [119:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_4_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_5_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_5_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_4_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready & _queues_4_io_enq_ready & _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_5_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W20_D2_Hk2slq1 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[19:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W20_D2_Hk2slq1 queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[39:20]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W20_D2_Hk2slq1 queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[59:40]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W20_D2_Hk2slq1 queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[79:60]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  Queue_W20_D2_Hk2slq1 queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_4_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[99:80]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_4_ready),
    .io_deq_valid (io_out_4_valid),
    .io_deq_bits  (io_out_4_bits)
  );
  Queue_W20_D2_Hk2slq1 queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_5_io_enq_ready),
    .io_enq_valid (_queues_5_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[119:100]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_5_ready),
    .io_deq_valid (io_out_5_valid),
    .io_deq_bits  (io_out_5_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore__C12_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_3_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_4_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_4_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_4_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_5_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_5_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_5_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :129:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C12_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C12_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C12_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C12_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C12_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h5,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[17:0], 2'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h3,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[18:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :129:71, :133:67, :140:37, :151:27, :195:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits),
    .io_out_4_ready (io_addr_4_ready),
    .io_out_4_valid (_outputBuffer_io_out_4_valid),
    .io_out_4_bits  (io_addr_4_bits),
    .io_out_5_ready (io_addr_5_ready),
    .io_out_5_valid (_outputBuffer_io_out_5_valid),
    .io_out_5_bits  (io_addr_5_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid
      | _outputBuffer_io_out_4_valid | _outputBuffer_io_out_5_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_4_valid = _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_5_valid = _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C12_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C12_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_4_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_4_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_4_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_5_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_5_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_5_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C12_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataRequestor DataRequestor_4 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_4_in_addr_ready),
    .io_in_addr_valid         (io_4_in_addr_valid),
    .io_in_addr_bits          (io_4_in_addr_bits),
    .io_out_tcdmReq_ready     (io_4_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_4_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_4_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_4_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_4_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataRequestor DataRequestor_5 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_5_in_addr_ready),
    .io_in_addr_valid         (io_5_in_addr_valid),
    .io_in_addr_bits          (io_5_in_addr_bits),
    .io_out_tcdmReq_ready     (io_5_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_5_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_5_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_5_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_5_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C12_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C12_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C12_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C12_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_2_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_2_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_3_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_3_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_4_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_4_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_4_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_4_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_4_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_4_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_4_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_5_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_5_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_5_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_5_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_5_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_5_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_5_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C12_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataResponser DataResponser_2 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_2_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_2_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_2_out_data_valid),
    .io_out_data_bits        (io_2_out_data_bits),
    .io_out_dataFifoPopped   (io_2_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataResponser DataResponser_3 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_3_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_3_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_3_out_data_valid),
    .io_out_data_bits        (io_3_out_data_bits),
    .io_out_dataFifoPopped   (io_3_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataResponser DataResponser_4 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_4_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_4_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_4_out_data_valid),
    .io_out_data_bits        (io_4_out_data_bits),
    .io_out_dataFifoPopped   (io_4_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_4_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_4_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataResponser DataResponser_5 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_5_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_5_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_5_out_data_valid),
    .io_out_data_bits        (io_5_out_data_bits),
    .io_out_dataFifoPopped   (io_5_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_5_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_5_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_He5ig9k(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C12_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [383:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_5_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_5_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_4_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_4_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_3_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_2_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_2_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid =
    _queues_0_io_deq_valid & _queues_1_io_deq_valid & _queues_2_io_deq_valid
    & _queues_3_io_deq_valid & _queues_4_io_deq_valid & _queues_5_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_5_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D2_He5ig9k queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D2_He5ig9k queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  Queue_W64_D2_He5ig9k queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_2_valid),
    .io_enq_bits  (io_in_2_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_2_io_deq_valid),
    .io_deq_bits  (_queues_2_io_deq_bits)
  );
  Queue_W64_D2_He5ig9k queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_3_valid),
    .io_enq_bits  (io_in_3_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_3_io_deq_valid),
    .io_deq_bits  (_queues_3_io_deq_bits)
  );
  Queue_W64_D2_He5ig9k queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_4_valid),
    .io_enq_bits  (io_in_4_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_4_io_deq_valid),
    .io_deq_bits  (_queues_4_io_deq_bits)
  );
  Queue_W64_D2_He5ig9k queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_5_valid),
    .io_enq_bits  (io_in_5_bits),
    .io_deq_ready (_queues_5_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_5_io_deq_valid),
    .io_deq_bits  (_queues_5_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits =
    {_queues_5_io_deq_bits,
     _queues_4_io_deq_bits,
     _queues_3_io_deq_bits,
     _queues_2_io_deq_bits,
     _queues_1_io_deq_bits,
     _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
endmodule

module snax_simbacore__C12_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C12_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [383:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [383:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C12_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C12_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_4_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_4_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_4_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_5_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_5_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_5_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_2_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_3_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_4_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_4_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_5_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_5_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [383:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [383:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_2_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_3_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_4_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_4_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_4_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_5_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_5_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_5_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_4_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_4_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_5_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_5_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_4_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_4_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_5_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_5_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  wire         _responsers_io_5_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
  snax_simbacore__C12_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits),
    .io_addr_4_ready          (_requestors_io_4_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_4_valid          (_addressgen_io_addr_4_valid),
    .io_addr_4_bits           (_addressgen_io_addr_4_bits),
    .io_addr_5_ready          (_requestors_io_5_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_5_valid          (_addressgen_io_addr_5_valid),
    .io_addr_5_bits           (_addressgen_io_addr_5_bits)
  );
  snax_simbacore__C12_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_reqrspLink_rspReady   (_responsers_io_2_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_2_reqrspLink_reqSubmit  (_requestors_io_2_reqrspLink_reqSubmit),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_reqrspLink_rspReady   (_responsers_io_3_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_3_reqrspLink_reqSubmit  (_requestors_io_3_reqrspLink_reqSubmit),
    .io_4_in_addr_ready         (_requestors_io_4_in_addr_ready),
    .io_4_in_addr_valid         (_addressgen_io_addr_4_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_4_in_addr_bits          (_addressgen_io_addr_4_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_4_out_tcdmReq_ready     (io_tcdmReq_4_ready),
    .io_4_out_tcdmReq_valid     (io_tcdmReq_4_valid),
    .io_4_out_tcdmReq_bits_addr (io_tcdmReq_4_bits_addr),
    .io_4_reqrspLink_rspReady   (_responsers_io_4_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_4_reqrspLink_reqSubmit  (_requestors_io_4_reqrspLink_reqSubmit),
    .io_5_in_addr_ready         (_requestors_io_5_in_addr_ready),
    .io_5_in_addr_valid         (_addressgen_io_addr_5_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_5_in_addr_bits          (_addressgen_io_addr_5_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_5_out_tcdmReq_ready     (io_tcdmReq_5_ready),
    .io_5_out_tcdmReq_valid     (io_tcdmReq_5_valid),
    .io_5_out_tcdmReq_bits_addr (io_tcdmReq_5_bits_addr),
    .io_5_reqrspLink_rspReady   (_responsers_io_5_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_5_reqrspLink_reqSubmit  (_requestors_io_5_reqrspLink_reqSubmit)
  );
  snax_simbacore__C12_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_in_tcdmRsp_valid     (io_tcdmRsp_2_valid),
    .io_2_in_tcdmRsp_bits_data (io_tcdmRsp_2_bits_data),
    .io_2_out_data_valid       (_responsers_io_2_out_data_valid),
    .io_2_out_data_bits        (_responsers_io_2_out_data_bits),
    .io_2_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_2_reqrspLink_rspReady  (_responsers_io_2_reqrspLink_rspReady),
    .io_2_reqrspLink_reqSubmit (_requestors_io_2_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_in_tcdmRsp_valid     (io_tcdmRsp_3_valid),
    .io_3_in_tcdmRsp_bits_data (io_tcdmRsp_3_bits_data),
    .io_3_out_data_valid       (_responsers_io_3_out_data_valid),
    .io_3_out_data_bits        (_responsers_io_3_out_data_bits),
    .io_3_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_3_reqrspLink_rspReady  (_responsers_io_3_reqrspLink_rspReady),
    .io_3_reqrspLink_reqSubmit (_requestors_io_3_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_4_in_tcdmRsp_valid     (io_tcdmRsp_4_valid),
    .io_4_in_tcdmRsp_bits_data (io_tcdmRsp_4_bits_data),
    .io_4_out_data_valid       (_responsers_io_4_out_data_valid),
    .io_4_out_data_bits        (_responsers_io_4_out_data_bits),
    .io_4_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_4_reqrspLink_rspReady  (_responsers_io_4_reqrspLink_rspReady),
    .io_4_reqrspLink_reqSubmit (_requestors_io_4_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_5_in_tcdmRsp_valid     (io_tcdmRsp_5_valid),
    .io_5_in_tcdmRsp_bits_data (io_tcdmRsp_5_bits_data),
    .io_5_out_data_valid       (_responsers_io_5_out_data_valid),
    .io_5_out_data_bits        (_responsers_io_5_out_data_bits),
    .io_5_out_dataFifoPopped   (_responsers_io_5_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_5_reqrspLink_rspReady  (_responsers_io_5_reqrspLink_rspReady),
    .io_5_reqrspLink_reqSubmit (_requestors_io_5_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C12_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_valid  (_responsers_io_2_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_bits   (_responsers_io_2_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_valid  (_responsers_io_3_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_bits   (_responsers_io_3_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_4_valid  (_responsers_io_4_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_4_bits   (_responsers_io_4_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_5_valid  (_responsers_io_5_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_5_bits   (_responsers_io_5_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C12_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C13_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C13_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C13_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hol9js9(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C13_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [79:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_3_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_3_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W20_D2_Hol9js9 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[19:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W20_D2_Hol9js9 queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[39:20]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W20_D2_Hol9js9 queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[59:40]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W20_D2_Hol9js9 queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[79:60]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore__C13_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_3_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :129:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C13_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C13_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C13_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C13_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C13_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h3,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[18:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :129:71, :133:67, :140:37, :151:27, :195:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C13_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  wire io_in_addr_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:72:30
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :72:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C13_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C13_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C13_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C13_Reader_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C13_Reader_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_reqrspLink_rspReady   (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_3_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore__C13_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[1])	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h2;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 2'h2;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore__C13_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore__C13_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_in_tcdmRsp_valid;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_out_data_bits = io_in_tcdmRsp_bits_data;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore__C13_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_2_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_2_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_3_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_3_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore__C13_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore__C13_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore__C13_Reader_DataResponser DataResponser_2 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_2_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_2_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_2_out_data_valid),
    .io_out_data_bits        (io_2_out_data_bits),
    .io_out_dataFifoPopped   (io_2_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore__C13_Reader_DataResponser DataResponser_3 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_3_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_3_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_3_out_data_valid),
    .io_out_data_bits        (io_3_out_data_bits),
    .io_out_dataFifoPopped   (io_3_out_dataFifoPopped),
    .io_reqrspLink_rspReady  (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_3_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D2_H3v5uan(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C13_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [255:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_3_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_2_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_2_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid =
    _queues_0_io_deq_valid & _queues_1_io_deq_valid & _queues_2_io_deq_valid
    & _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_3_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D2_H3v5uan queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D2_H3v5uan queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  Queue_W64_D2_H3v5uan queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_2_valid),
    .io_enq_bits  (io_in_2_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_2_io_deq_valid),
    .io_deq_bits  (_queues_2_io_deq_bits)
  );
  Queue_W64_D2_H3v5uan queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_3_valid),
    .io_enq_bits  (io_in_3_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_3_io_deq_valid),
    .io_deq_bits  (_queues_3_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits =
    {_queues_3_io_deq_bits,
     _queues_2_io_deq_bits,
     _queues_1_io_deq_bits,
     _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
endmodule

module snax_simbacore__C13_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore__C13_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [255:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [255:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore__C13_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore__C13_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_2_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_3_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [255:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [255:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_2_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_3_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  wire         _responsers_io_3_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
  snax_simbacore__C13_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits)
  );
  snax_simbacore__C13_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_reqrspLink_rspReady   (_responsers_io_2_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_2_reqrspLink_reqSubmit  (_requestors_io_2_reqrspLink_reqSubmit),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_reqrspLink_rspReady   (_responsers_io_3_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_3_reqrspLink_reqSubmit  (_requestors_io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore__C13_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_in_tcdmRsp_valid     (io_tcdmRsp_2_valid),
    .io_2_in_tcdmRsp_bits_data (io_tcdmRsp_2_bits_data),
    .io_2_out_data_valid       (_responsers_io_2_out_data_valid),
    .io_2_out_data_bits        (_responsers_io_2_out_data_bits),
    .io_2_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_2_reqrspLink_rspReady  (_responsers_io_2_reqrspLink_rspReady),
    .io_2_reqrspLink_reqSubmit (_requestors_io_2_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_in_tcdmRsp_valid     (io_tcdmRsp_3_valid),
    .io_3_in_tcdmRsp_bits_data (io_tcdmRsp_3_bits_data),
    .io_3_out_data_valid       (_responsers_io_3_out_data_valid),
    .io_3_out_data_bits        (_responsers_io_3_out_data_bits),
    .io_3_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_3_reqrspLink_rspReady  (_responsers_io_3_reqrspLink_rspReady),
    .io_3_reqrspLink_reqSubmit (_requestors_io_3_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore__C13_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_valid  (_responsers_io_2_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_bits   (_responsers_io_2_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_valid  (_responsers_io_3_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_bits   (_responsers_io_3_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_simbacore__C13_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore__C0_Writer_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C0_Writer_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C0_Writer_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hauqfk8(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C0_Writer_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_Hauqfk8 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C0_Writer_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C0_Writer_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C0_Writer_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C0_Writer_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C0_Writer_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C0_Writer_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C0_Writer_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [63:0] io_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [63:0] io_out_tcdmReq_bits_data	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  wire io_in_data_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_in_data_valid;	// src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  assign io_in_addr_ready = io_in_data_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_in_data_ready = io_in_data_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :73:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_bits_data = io_in_data_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C0_Writer_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_0_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_0_out_tcdmReq_bits_data	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C0_Writer_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_in_data_ready         (io_0_in_data_ready),
    .io_in_data_valid         (io_0_in_data_valid),
    .io_in_data_bits          (io_0_in_data_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_0_out_tcdmReq_bits_data)
  );
endmodule

module Queue_W64_D2_H2k7pk0(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:262:24, :286:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C0_Writer_DataBuffer(	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  input         clock,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
                reset,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_H2k7pk0 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C0_Writer(	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input         clock,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
                reset,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_start,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0] io_tcdmReq_0_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_data_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_data_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input  [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Writer.scala:14:14
);

  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_0_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  snax_simbacore__C0_Writer_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0  (io_aguCfg_temporalBounds_0),
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C0_Writer_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_data_ready         (_requestors_io_0_in_data_ready),
    .io_0_in_data_valid         (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_in_data_bits          (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_out_tcdmReq_bits_data (io_tcdmReq_0_bits_data)
  );
  snax_simbacore__C0_Writer_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (io_data_ready),
    .io_in_0_valid  (io_data_valid),
    .io_in_0_bits   (io_data_bits),
    .io_out_0_ready (_requestors_io_0_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:8:7, :17:26, :104:{33,36}
endmodule

module snax_simbacore__C1_Writer_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C1_Writer_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C1_Writer_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hlkn7c8(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C1_Writer_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_Hlkn7c8 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C1_Writer_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C1_Writer_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C1_Writer_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C1_Writer_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C1_Writer_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C1_Writer_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C1_Writer_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [63:0] io_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [63:0] io_out_tcdmReq_bits_data	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  wire io_in_data_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_in_data_valid;	// src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  assign io_in_addr_ready = io_in_data_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_in_data_ready = io_in_data_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :73:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_bits_data = io_in_data_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C1_Writer_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_0_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_0_out_tcdmReq_bits_data	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C1_Writer_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_in_data_ready         (io_0_in_data_ready),
    .io_in_data_valid         (io_0_in_data_valid),
    .io_in_data_bits          (io_0_in_data_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_0_out_tcdmReq_bits_data)
  );
endmodule

module Queue_W64_D2_H80qnpv(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:262:24, :286:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C1_Writer_DataBuffer(	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  input         clock,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
                reset,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_H80qnpv queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C1_Writer(	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input         clock,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
                reset,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_start,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0] io_tcdmReq_0_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_data_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_data_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input  [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Writer.scala:14:14
);

  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_0_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  snax_simbacore__C1_Writer_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0  (io_aguCfg_temporalBounds_0),
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C1_Writer_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_data_ready         (_requestors_io_0_in_data_ready),
    .io_0_in_data_valid         (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_in_data_bits          (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_out_tcdmReq_bits_data (io_tcdmReq_0_bits_data)
  );
  snax_simbacore__C1_Writer_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (io_data_ready),
    .io_in_0_valid  (io_data_valid),
    .io_in_0_bits   (io_data_bits),
    .io_out_0_ready (_requestors_io_0_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:8:7, :17:26, :104:{33,36}
endmodule

module snax_simbacore__C2_Writer_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C2_Writer_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C2_Writer_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hae8hd9(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C2_Writer_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [19:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W20_D2_Hae8hd9 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C2_Writer_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C2_Writer_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C2_Writer_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C2_Writer_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C2_Writer_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C2_Writer_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :151:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C2_Writer_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [63:0] io_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [63:0] io_out_tcdmReq_bits_data	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  wire io_in_data_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_in_data_valid;	// src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  assign io_in_addr_ready = io_in_data_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_in_data_ready = io_in_data_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :73:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_bits_data = io_in_data_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C2_Writer_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_0_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_0_out_tcdmReq_bits_data	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C2_Writer_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_in_data_ready         (io_0_in_data_ready),
    .io_in_data_valid         (io_0_in_data_valid),
    .io_in_data_bits          (io_0_in_data_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_0_out_tcdmReq_bits_data)
  );
endmodule

module Queue_W64_D2_Hlj9p1a(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:262:24, :286:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C2_Writer_DataBuffer(	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  input         clock,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
                reset,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D2_Hlj9p1a queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_simbacore__C2_Writer(	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input         clock,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
                reset,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input  [19:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_start,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0] io_tcdmReq_0_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output        io_data_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input         io_data_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input  [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Writer.scala:14:14
);

  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_0_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  snax_simbacore__C2_Writer_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0  (io_aguCfg_temporalBounds_0),
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_simbacore__C2_Writer_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_data_ready         (_requestors_io_0_in_data_ready),
    .io_0_in_data_valid         (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_in_data_bits          (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_out_tcdmReq_bits_data (io_tcdmReq_0_bits_data)
  );
  snax_simbacore__C2_Writer_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (io_data_ready),
    .io_in_0_valid  (io_data_valid),
    .io_in_0_bits   (io_data_bits),
    .io_out_0_ready (_requestors_io_0_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:8:7, :17:26, :104:{33,36}
endmodule

module snax_simbacore__C3_Writer_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_simbacore__C3_Writer_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C3_Writer_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W20_D2_Hl9nt8k(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C3_Writer_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [79:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0] io_out_3_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_3_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W20_D2_Hl9nt8k queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[19:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W20_D2_Hl9nt8k queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[39:20]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W20_D2_Hl9nt8k queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[59:40]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W20_D2_Hl9nt8k queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[79:60]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore__C3_Writer_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_3_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
  wire [19:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :129:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28, :215:38, :233:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :117:28, :215:38, :216:{17,48,73}, :217:18, :219:46, :220:5, :221:18, :223:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore__C3_Writer_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:233:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore__C3_Writer_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore__C3_Writer_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore__C3_Writer_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:102:25, :233:28, :239:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:112:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore__C3_Writer_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:117:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:215:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 20'h3,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[18:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :129:71, :133:67, :140:37, :151:27, :195:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :215:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28, :211:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :117:28
endmodule

module snax_simbacore__C3_Writer_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [63:0] io_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [63:0] io_out_tcdmReq_bits_data	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  wire io_in_data_ready_0 = io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  assign io_out_tcdmReq_valid_0 = io_in_addr_valid & io_in_data_valid;	// src/main/scala/snax/readerWriter/DataRequestor.scala:73:30
  assign io_in_addr_ready = io_in_data_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_in_data_ready = io_in_data_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :73:30
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_bits_data = io_in_data_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore__C3_Writer_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_0_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_0_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_1_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_1_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_2_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_2_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_3_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_3_out_tcdmReq_bits_data	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore__C3_Writer_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_in_data_ready         (io_0_in_data_ready),
    .io_in_data_valid         (io_0_in_data_valid),
    .io_in_data_bits          (io_0_in_data_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_0_out_tcdmReq_bits_data)
  );
  snax_simbacore__C3_Writer_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_in_data_ready         (io_1_in_data_ready),
    .io_in_data_valid         (io_1_in_data_valid),
    .io_in_data_bits          (io_1_in_data_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_1_out_tcdmReq_bits_data)
  );
  snax_simbacore__C3_Writer_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_in_data_ready         (io_2_in_data_ready),
    .io_in_data_valid         (io_2_in_data_valid),
    .io_in_data_bits          (io_2_in_data_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_2_out_tcdmReq_bits_data)
  );
  snax_simbacore__C3_Writer_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_in_data_ready         (io_3_in_data_ready),
    .io_in_data_valid         (io_3_in_data_valid),
    .io_in_data_bits          (io_3_in_data_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_3_out_tcdmReq_bits_data)
  );
endmodule

module Queue_W64_D2_Hln3gps(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:262:24, :286:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore__C3_Writer_DataBuffer(	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  input          clock,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
                 reset,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [255:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_3_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_3_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W64_D2_Hln3gps queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[63:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W64_D2_Hln3gps queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[127:64]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W64_D2_Hln3gps queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[191:128]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W64_D2_Hln3gps queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[255:192]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/Writer.scala:37:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore__C3_Writer(	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input          clock,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
                 reset,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_start,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_0_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_1_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_2_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_3_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_data_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_data_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input  [255:0] io_data_bits	// src/main/scala/snax/readerWriter/Writer.scala:14:14
);

  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_1_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_2_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_3_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_0_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_1_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_2_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_3_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  snax_simbacore__C3_Writer_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0  (io_aguCfg_temporalBounds_0),
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits)
  );
  snax_simbacore__C3_Writer_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_data_ready         (_requestors_io_0_in_data_ready),
    .io_0_in_data_valid         (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_in_data_bits          (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_out_tcdmReq_bits_data (io_tcdmReq_0_bits_data),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_1_in_data_ready         (_requestors_io_1_in_data_ready),
    .io_1_in_data_valid         (_dataBuffer_io_out_1_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_1_in_data_bits          (_dataBuffer_io_out_1_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_out_tcdmReq_bits_data (io_tcdmReq_1_bits_data),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_2_in_data_ready         (_requestors_io_2_in_data_ready),
    .io_2_in_data_valid         (_dataBuffer_io_out_2_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_2_in_data_bits          (_dataBuffer_io_out_2_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_out_tcdmReq_bits_data (io_tcdmReq_2_bits_data),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_3_in_data_ready         (_requestors_io_3_in_data_ready),
    .io_3_in_data_valid         (_dataBuffer_io_out_3_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_3_in_data_bits          (_dataBuffer_io_out_3_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_out_tcdmReq_bits_data (io_tcdmReq_3_bits_data)
  );
  snax_simbacore__C3_Writer_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (io_data_ready),
    .io_in_0_valid  (io_data_valid),
    .io_in_0_bits   (io_data_bits),
    .io_out_0_ready (_requestors_io_0_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits),
    .io_out_1_ready (_requestors_io_1_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_1_valid (_dataBuffer_io_out_1_valid),
    .io_out_1_bits  (_dataBuffer_io_out_1_bits),
    .io_out_2_ready (_requestors_io_2_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_2_valid (_dataBuffer_io_out_2_valid),
    .io_out_2_bits  (_dataBuffer_io_out_2_bits),
    .io_out_3_ready (_requestors_io_3_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_3_valid (_dataBuffer_io_out_3_valid),
    .io_out_3_bits  (_dataBuffer_io_out_3_bits)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:8:7, :17:26, :104:{33,36}
endmodule

module snax_simbacore__DataPathExtensionHost(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output         io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [255:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output         io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [255:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_simbacore__DataPathExtensionHost_1(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output         io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [383:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output         io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [383:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_simbacore__DataPathExtensionHost_2(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output         io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [127:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output         io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [127:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_simbacore__DataPathExtensionHost_3(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output        io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input         io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [63:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input         io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output        io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [63:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_simbacore__DataPathExtensionHost_7(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output         io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [511:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output         io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [511:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_simbacore_Streamer(	// src/main/scala/snax/streamer/Streamer.scala:61:7
  input          clock,	// src/main/scala/snax/streamer/Streamer.scala:61:7
                 reset,	// src/main/scala/snax/streamer/Streamer.scala:61:7
  output         io_csr_req_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_csr_req_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [31:0]  io_csr_req_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_csr_req_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [31:0]  io_csr_req_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [3:0]   io_csr_req_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_csr_rsp_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_csr_rsp_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [31:0]  io_csr_rsp_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_13_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_13_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [255:0] io_data_streamer2accelerator_data_13_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_12_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_12_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [383:0] io_data_streamer2accelerator_data_12_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_11_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_11_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_streamer2accelerator_data_11_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_10_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_10_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_streamer2accelerator_data_10_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_9_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_9_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_streamer2accelerator_data_9_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_8_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_8_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_streamer2accelerator_data_8_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_7_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_7_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [511:0] io_data_streamer2accelerator_data_7_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_6_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_6_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_streamer2accelerator_data_6_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_5_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_5_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_streamer2accelerator_data_5_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_4_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_4_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_streamer2accelerator_data_4_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_3_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_3_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_streamer2accelerator_data_3_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_2_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [127:0] io_data_streamer2accelerator_data_2_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_1_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [383:0] io_data_streamer2accelerator_data_1_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_streamer2accelerator_data_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_streamer2accelerator_data_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [255:0] io_data_streamer2accelerator_data_0_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_accelerator2streamer_data_3_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_accelerator2streamer_data_3_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [255:0] io_data_accelerator2streamer_data_3_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_accelerator2streamer_data_2_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_accelerator2streamer_data_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_accelerator2streamer_data_2_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_accelerator2streamer_data_1_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_accelerator2streamer_data_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_accelerator2streamer_data_1_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_accelerator2streamer_data_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_accelerator2streamer_data_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_accelerator2streamer_data_0_bits,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_0_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_0_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_0_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_0_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_1_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_1_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_1_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_1_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_1_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_2_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_2_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_2_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_2_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_2_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_3_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_3_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_3_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_3_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_3_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_3_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_4_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_4_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_4_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_4_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_4_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_4_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_5_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_5_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_5_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_5_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_5_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_5_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_6_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_6_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_6_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_6_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_6_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_6_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_7_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_7_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_7_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_7_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_7_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_7_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_8_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_8_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_8_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_8_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_8_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_8_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_9_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_9_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_9_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_9_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_9_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_9_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_10_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_10_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_10_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_10_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_10_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_10_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_11_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_11_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_11_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_11_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_11_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_11_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_12_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_12_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_12_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_12_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_12_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_12_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_13_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_13_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_13_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_13_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_13_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_13_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_14_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_14_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_14_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_14_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_14_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_14_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_15_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_15_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_15_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_15_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_15_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_15_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_16_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_16_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_16_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_16_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_16_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_16_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_17_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_17_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_17_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_17_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_17_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_17_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_18_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_18_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_18_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_18_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_18_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_18_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_19_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_19_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_19_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_19_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_19_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_19_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_20_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_20_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_20_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_20_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_20_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_20_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_21_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_21_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_21_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_21_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_21_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_21_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_22_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_22_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_22_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_22_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_22_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_22_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_23_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_23_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_23_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_23_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_23_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_23_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_24_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_24_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_24_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_24_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_24_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_24_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_25_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_25_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_25_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_25_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_25_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_25_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_26_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_26_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_26_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_26_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_26_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_26_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_27_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_27_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_27_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_27_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_27_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_27_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_28_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_28_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_28_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_28_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_28_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_28_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_29_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_29_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_29_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_29_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_29_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_29_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_30_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_30_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_30_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_30_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_30_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_30_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_31_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_31_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_31_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_31_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_31_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_31_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_32_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_32_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_32_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_32_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_32_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_32_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_33_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_33_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_33_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_33_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_33_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_33_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_34_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_34_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_34_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_34_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_34_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_34_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_35_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_35_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_35_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_35_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_35_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_35_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_36_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_36_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_36_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_36_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_36_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_36_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_37_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_37_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_37_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_37_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_37_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_37_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_38_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_38_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_38_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_38_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_38_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_38_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_39_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_39_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_39_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_39_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_39_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_39_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_40_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_40_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_40_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_40_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_40_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_40_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_41_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_41_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_41_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_41_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_41_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_41_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_42_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_42_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_42_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_42_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_42_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_42_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_43_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_43_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_43_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_43_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_43_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_43_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_req_44_ready,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_44_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [19:0]  io_data_tcdm_req_44_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output         io_data_tcdm_req_44_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [63:0]  io_data_tcdm_req_44_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  output [7:0]   io_data_tcdm_req_44_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_0_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_1_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_2_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_3_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_3_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_4_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_4_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_5_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_5_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_6_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_6_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_7_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_7_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_8_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_8_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_9_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_9_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_10_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_10_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_11_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_11_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_12_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_12_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_13_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_13_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_14_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_14_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_15_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_15_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_16_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_16_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_17_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_17_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_18_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_18_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_19_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_19_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_20_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_20_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_21_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_21_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_22_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_22_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_23_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_23_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_24_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_24_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_25_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_25_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_26_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_26_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_27_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_27_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_28_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_28_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_29_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_29_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_30_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_30_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_31_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_31_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_32_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_32_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_33_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_33_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_34_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_34_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_35_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_35_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_36_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_36_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_37_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_37_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_38_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_38_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_39_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_39_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_40_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_40_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_41_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_41_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_42_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_42_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_43_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_43_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input          io_data_tcdm_rsp_44_valid,	// src/main/scala/snax/streamer/Streamer.scala:65:14
  input  [63:0]  io_data_tcdm_rsp_44_bits_data	// src/main/scala/snax/streamer/Streamer.scala:65:14
);

  reg          cstate;	// src/main/scala/snax/streamer/Streamer.scala:197:38
  wire         _writerDatapathExtention_3_io_data_out_valid;	// src/main/scala/snax/streamer/Streamer.scala:160:11
  wire [255:0] _writerDatapathExtention_3_io_data_out_bits;	// src/main/scala/snax/streamer/Streamer.scala:160:11
  wire         _writerDatapathExtention_2_io_data_out_valid;	// src/main/scala/snax/streamer/Streamer.scala:160:11
  wire [63:0]  _writerDatapathExtention_2_io_data_out_bits;	// src/main/scala/snax/streamer/Streamer.scala:160:11
  wire         _writerDatapathExtention_1_io_data_out_valid;	// src/main/scala/snax/streamer/Streamer.scala:160:11
  wire [63:0]  _writerDatapathExtention_1_io_data_out_bits;	// src/main/scala/snax/streamer/Streamer.scala:160:11
  wire         _writerDatapathExtention_0_io_data_out_valid;	// src/main/scala/snax/streamer/Streamer.scala:160:11
  wire [63:0]  _writerDatapathExtention_0_io_data_out_bits;	// src/main/scala/snax/streamer/Streamer.scala:160:11
  wire         _readerDatapathExtention_13_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_12_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_11_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_10_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_9_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_8_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_7_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_6_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_5_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_4_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_3_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_2_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_1_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _readerDatapathExtention_0_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:147:11
  wire         _writer_3_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:131:11
  wire         _writer_3_io_data_ready;	// src/main/scala/snax/streamer/Streamer.scala:131:11
  wire         _writer_2_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:131:11
  wire         _writer_2_io_data_ready;	// src/main/scala/snax/streamer/Streamer.scala:131:11
  wire         _writer_1_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:131:11
  wire         _writer_1_io_data_ready;	// src/main/scala/snax/streamer/Streamer.scala:131:11
  wire         _writer_0_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:131:11
  wire         _writer_0_io_data_ready;	// src/main/scala/snax/streamer/Streamer.scala:131:11
  wire         _reader_13_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_13_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [255:0] _reader_13_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_12_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_12_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [383:0] _reader_12_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_11_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_11_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [63:0]  _reader_11_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_10_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_10_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [63:0]  _reader_10_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_9_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_9_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [63:0]  _reader_9_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_8_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_8_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [63:0]  _reader_8_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_7_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_7_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [511:0] _reader_7_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_6_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_6_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [63:0]  _reader_6_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_5_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_5_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [63:0]  _reader_5_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_4_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_4_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [63:0]  _reader_4_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_3_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_3_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [63:0]  _reader_3_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_2_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_2_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [127:0] _reader_2_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_1_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_1_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [383:0] _reader_1_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_0_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _reader_0_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire [255:0] _reader_0_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:125:11
  wire         _csrManager_io_readWriteRegIO_valid;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_0;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_1;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_2;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_3;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_4;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_5;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_6;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_7;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_8;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_9;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_10;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_11;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_12;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_13;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_14;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_15;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_16;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_17;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_18;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_19;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_20;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_21;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_22;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_23;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_24;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_25;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_26;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_27;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_28;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_29;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_30;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_31;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_32;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_33;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_34;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_36;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_37;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_38;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_39;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_40;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_41;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_42;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_43;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_44;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_45;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_47;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_48;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_49;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_50;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_51;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_52;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_53;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_54;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_55;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_56;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_58;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_59;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_60;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_61;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_62;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_63;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_64;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_65;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_66;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_67;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_69;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_70;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_71;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_72;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_73;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_74;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_75;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_76;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_77;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_78;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_79;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_80;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_81;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_82;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_83;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_84;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_85;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_86;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_87;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_88;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_89;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_91;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_92;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_93;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_94;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_95;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_96;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_97;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_98;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_99;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_100;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_102;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_103;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_104;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_105;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_106;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_107;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_108;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_109;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_110;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_111;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_113;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_114;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_115;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_116;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_117;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_118;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_119;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_120;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_121;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_122;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_124;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_125;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_126;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_127;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_128;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_129;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_130;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_131;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_132;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_133;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_134;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_135;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_136;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_137;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_138;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_139;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_140;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_141;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_142;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_143;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_144;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_145;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_146;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_147;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_148;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_149;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_150;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_151;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_152;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_153;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_154;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_155;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_157;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_158;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_159;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_160;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_161;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_162;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_163;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_164;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_165;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_166;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_168;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_169;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_170;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_171;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_172;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_173;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_174;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_175;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_176;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_177;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_179;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_180;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_181;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_182;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_183;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_184;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_185;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_186;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_187;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_188;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_189;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_190;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_191;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_192;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_193;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_194;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_195;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_196;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_197;	// src/main/scala/snax/streamer/Streamer.scala:106:26
  wire         streamer_config_fire = ~cstate & _csrManager_io_readWriteRegIO_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :197:38, :227:34
  wire         streamer_finish =
    ~(_reader_0_io_busy | _reader_1_io_busy | _reader_2_io_busy | _reader_3_io_busy
      | _reader_4_io_busy | _reader_5_io_busy | _reader_6_io_busy | _reader_7_io_busy
      | _reader_8_io_busy | _reader_9_io_busy | _reader_10_io_busy | _reader_11_io_busy
      | _reader_12_io_busy | _reader_13_io_busy | _writer_0_io_busy | _writer_1_io_busy
      | _writer_2_io_busy | _writer_3_io_busy);	// src/main/scala/snax/streamer/Streamer.scala:125:11, :131:11, :191:34, :230:22, :231:67
  reg          streamerIdle2Busy_REG;	// src/main/scala/snax/streamer/Streamer.scala:295:49
  reg  [31:0]  performance_counter;	// src/main/scala/snax/streamer/Streamer.scala:297:36
  reg  [31:0]  csrCfgReg_0;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_1;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_2;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_3;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_4;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_5;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_6;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_7;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_8;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_9;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_10;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_11;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_12;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_13;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_14;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_15;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_16;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_17;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_18;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_19;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_20;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_21;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_22;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_23;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_24;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_25;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_26;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_27;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_28;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_29;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_30;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_31;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_32;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_33;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_34;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_36;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_37;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_38;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_39;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_40;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_41;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_42;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_43;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_44;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_45;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_47;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_48;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_49;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_50;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_51;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_52;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_53;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_54;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_55;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_56;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_58;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_59;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_60;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_61;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_62;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_63;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_64;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_65;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_66;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_67;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_69;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_70;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_71;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_72;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_73;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_74;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_75;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_76;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_77;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_78;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_79;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_80;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_81;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_82;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_83;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_84;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_85;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_86;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_87;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_88;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_89;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_91;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_92;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_93;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_94;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_95;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_96;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_97;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_98;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_99;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_100;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_102;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_103;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_104;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_105;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_106;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_107;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_108;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_109;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_110;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_111;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_113;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_114;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_115;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_116;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_117;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_118;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_119;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_120;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_121;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_122;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_124;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_125;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_126;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_127;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_128;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_129;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_130;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_131;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_132;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_133;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_134;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_135;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_136;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_137;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_138;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_139;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_140;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_141;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_142;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_143;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_144;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_145;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_146;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_147;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_148;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_149;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_150;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_151;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_152;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_153;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_154;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_155;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_157;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_158;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_159;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_160;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_161;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_162;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_163;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_164;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_165;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_166;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_168;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_169;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_170;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_171;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_172;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_173;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_174;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_175;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_176;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_177;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_179;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_180;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_181;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_182;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_183;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_184;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_185;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_186;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_187;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_188;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_189;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_190;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_191;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_192;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_193;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_194;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_195;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_196;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  reg  [31:0]  csrCfgReg_197;	// src/main/scala/snax/streamer/Streamer.scala:309:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/streamer/Streamer.scala:61:7
    if (reset) begin	// src/main/scala/snax/streamer/Streamer.scala:61:7
      cstate <= 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :197:38, :235:65, :236:65
      performance_counter <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36
      csrCfgReg_0 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_1 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_2 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_3 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_4 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_5 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_6 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_7 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_8 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_9 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_10 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_11 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_12 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_13 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_14 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_15 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_16 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_17 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_18 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_19 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_20 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_21 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_22 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_23 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_24 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_25 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_26 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_27 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_28 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_29 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_30 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_31 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_32 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_33 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_34 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_36 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_37 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_38 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_39 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_40 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_41 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_42 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_43 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_44 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_45 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_47 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_48 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_49 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_50 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_51 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_52 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_53 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_54 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_55 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_56 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_58 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_59 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_60 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_61 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_62 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_63 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_64 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_65 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_66 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_67 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_69 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_70 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_71 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_72 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_73 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_74 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_75 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_76 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_77 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_78 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_79 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_80 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_81 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_82 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_83 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_84 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_85 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_86 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_87 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_88 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_89 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_91 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_92 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_93 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_94 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_95 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_96 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_97 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_98 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_99 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_100 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_102 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_103 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_104 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_105 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_106 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_107 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_108 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_109 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_110 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_111 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_113 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_114 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_115 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_116 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_117 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_118 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_119 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_120 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_121 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_122 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_124 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_125 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_126 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_127 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_128 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_129 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_130 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_131 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_132 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_133 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_134 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_135 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_136 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_137 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_138 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_139 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_140 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_141 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_142 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_143 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_144 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_145 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_146 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_147 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_148 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_149 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_150 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_151 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_152 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_153 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_154 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_155 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_157 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_158 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_159 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_160 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_161 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_162 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_163 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_164 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_165 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_166 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_168 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_169 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_170 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_171 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_172 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_173 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_174 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_175 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_176 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_177 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_179 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_180 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_181 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_182 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_183 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_184 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_185 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_186 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_187 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_188 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_189 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_190 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_191 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_192 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_193 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_194 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_195 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_196 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      csrCfgReg_197 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
    end
    else begin	// src/main/scala/snax/streamer/Streamer.scala:61:7
      if (cstate)	// src/main/scala/snax/streamer/Streamer.scala:197:38
        cstate <= cstate & ~streamer_finish;	// src/main/scala/snax/streamer/Streamer.scala:191:34, :197:38, :198:39, :204:18, :207:16, :214:29, :215:16, :217:16
      else	// src/main/scala/snax/streamer/Streamer.scala:197:38
        cstate <= streamer_config_fire;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:197:38
      if (cstate & ~streamerIdle2Busy_REG)	// src/main/scala/snax/streamer/Streamer.scala:197:38, :295:{38,41,49}
        performance_counter <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36
      else if (cstate)	// src/main/scala/snax/streamer/Streamer.scala:197:38
        performance_counter <= performance_counter + 32'h1;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :301:48
      if (streamer_config_fire) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        csrCfgReg_0 <= _csrManager_io_readWriteRegIO_bits_0;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_1 <= _csrManager_io_readWriteRegIO_bits_1;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_2 <= _csrManager_io_readWriteRegIO_bits_2;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_3 <= _csrManager_io_readWriteRegIO_bits_3;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_4 <= _csrManager_io_readWriteRegIO_bits_4;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_5 <= _csrManager_io_readWriteRegIO_bits_5;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_6 <= _csrManager_io_readWriteRegIO_bits_6;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_7 <= _csrManager_io_readWriteRegIO_bits_7;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_8 <= _csrManager_io_readWriteRegIO_bits_8;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_9 <= _csrManager_io_readWriteRegIO_bits_9;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_10 <= _csrManager_io_readWriteRegIO_bits_10;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_11 <= _csrManager_io_readWriteRegIO_bits_11;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_12 <= _csrManager_io_readWriteRegIO_bits_12;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_13 <= _csrManager_io_readWriteRegIO_bits_13;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_14 <= _csrManager_io_readWriteRegIO_bits_14;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_15 <= _csrManager_io_readWriteRegIO_bits_15;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_16 <= _csrManager_io_readWriteRegIO_bits_16;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_17 <= _csrManager_io_readWriteRegIO_bits_17;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_18 <= _csrManager_io_readWriteRegIO_bits_18;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_19 <= _csrManager_io_readWriteRegIO_bits_19;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_20 <= _csrManager_io_readWriteRegIO_bits_20;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_21 <= _csrManager_io_readWriteRegIO_bits_21;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_22 <= _csrManager_io_readWriteRegIO_bits_22;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_23 <= _csrManager_io_readWriteRegIO_bits_23;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_24 <= _csrManager_io_readWriteRegIO_bits_24;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_25 <= _csrManager_io_readWriteRegIO_bits_25;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_26 <= _csrManager_io_readWriteRegIO_bits_26;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_27 <= _csrManager_io_readWriteRegIO_bits_27;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_28 <= _csrManager_io_readWriteRegIO_bits_28;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_29 <= _csrManager_io_readWriteRegIO_bits_29;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_30 <= _csrManager_io_readWriteRegIO_bits_30;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_31 <= _csrManager_io_readWriteRegIO_bits_31;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_32 <= _csrManager_io_readWriteRegIO_bits_32;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_33 <= _csrManager_io_readWriteRegIO_bits_33;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_34 <= _csrManager_io_readWriteRegIO_bits_34;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_36 <= _csrManager_io_readWriteRegIO_bits_36;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_37 <= _csrManager_io_readWriteRegIO_bits_37;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_38 <= _csrManager_io_readWriteRegIO_bits_38;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_39 <= _csrManager_io_readWriteRegIO_bits_39;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_40 <= _csrManager_io_readWriteRegIO_bits_40;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_41 <= _csrManager_io_readWriteRegIO_bits_41;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_42 <= _csrManager_io_readWriteRegIO_bits_42;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_43 <= _csrManager_io_readWriteRegIO_bits_43;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_44 <= _csrManager_io_readWriteRegIO_bits_44;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_45 <= _csrManager_io_readWriteRegIO_bits_45;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_47 <= _csrManager_io_readWriteRegIO_bits_47;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_48 <= _csrManager_io_readWriteRegIO_bits_48;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_49 <= _csrManager_io_readWriteRegIO_bits_49;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_50 <= _csrManager_io_readWriteRegIO_bits_50;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_51 <= _csrManager_io_readWriteRegIO_bits_51;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_52 <= _csrManager_io_readWriteRegIO_bits_52;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_53 <= _csrManager_io_readWriteRegIO_bits_53;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_54 <= _csrManager_io_readWriteRegIO_bits_54;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_55 <= _csrManager_io_readWriteRegIO_bits_55;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_56 <= _csrManager_io_readWriteRegIO_bits_56;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_58 <= _csrManager_io_readWriteRegIO_bits_58;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_59 <= _csrManager_io_readWriteRegIO_bits_59;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_60 <= _csrManager_io_readWriteRegIO_bits_60;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_61 <= _csrManager_io_readWriteRegIO_bits_61;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_62 <= _csrManager_io_readWriteRegIO_bits_62;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_63 <= _csrManager_io_readWriteRegIO_bits_63;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_64 <= _csrManager_io_readWriteRegIO_bits_64;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_65 <= _csrManager_io_readWriteRegIO_bits_65;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_66 <= _csrManager_io_readWriteRegIO_bits_66;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_67 <= _csrManager_io_readWriteRegIO_bits_67;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_69 <= _csrManager_io_readWriteRegIO_bits_69;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_70 <= _csrManager_io_readWriteRegIO_bits_70;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_71 <= _csrManager_io_readWriteRegIO_bits_71;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_72 <= _csrManager_io_readWriteRegIO_bits_72;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_73 <= _csrManager_io_readWriteRegIO_bits_73;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_74 <= _csrManager_io_readWriteRegIO_bits_74;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_75 <= _csrManager_io_readWriteRegIO_bits_75;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_76 <= _csrManager_io_readWriteRegIO_bits_76;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_77 <= _csrManager_io_readWriteRegIO_bits_77;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_78 <= _csrManager_io_readWriteRegIO_bits_78;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_79 <= _csrManager_io_readWriteRegIO_bits_79;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_80 <= _csrManager_io_readWriteRegIO_bits_80;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_81 <= _csrManager_io_readWriteRegIO_bits_81;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_82 <= _csrManager_io_readWriteRegIO_bits_82;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_83 <= _csrManager_io_readWriteRegIO_bits_83;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_84 <= _csrManager_io_readWriteRegIO_bits_84;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_85 <= _csrManager_io_readWriteRegIO_bits_85;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_86 <= _csrManager_io_readWriteRegIO_bits_86;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_87 <= _csrManager_io_readWriteRegIO_bits_87;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_88 <= _csrManager_io_readWriteRegIO_bits_88;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_89 <= _csrManager_io_readWriteRegIO_bits_89;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_91 <= _csrManager_io_readWriteRegIO_bits_91;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_92 <= _csrManager_io_readWriteRegIO_bits_92;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_93 <= _csrManager_io_readWriteRegIO_bits_93;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_94 <= _csrManager_io_readWriteRegIO_bits_94;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_95 <= _csrManager_io_readWriteRegIO_bits_95;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_96 <= _csrManager_io_readWriteRegIO_bits_96;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_97 <= _csrManager_io_readWriteRegIO_bits_97;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_98 <= _csrManager_io_readWriteRegIO_bits_98;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_99 <= _csrManager_io_readWriteRegIO_bits_99;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_100 <= _csrManager_io_readWriteRegIO_bits_100;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_102 <= _csrManager_io_readWriteRegIO_bits_102;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_103 <= _csrManager_io_readWriteRegIO_bits_103;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_104 <= _csrManager_io_readWriteRegIO_bits_104;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_105 <= _csrManager_io_readWriteRegIO_bits_105;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_106 <= _csrManager_io_readWriteRegIO_bits_106;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_107 <= _csrManager_io_readWriteRegIO_bits_107;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_108 <= _csrManager_io_readWriteRegIO_bits_108;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_109 <= _csrManager_io_readWriteRegIO_bits_109;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_110 <= _csrManager_io_readWriteRegIO_bits_110;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_111 <= _csrManager_io_readWriteRegIO_bits_111;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_113 <= _csrManager_io_readWriteRegIO_bits_113;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_114 <= _csrManager_io_readWriteRegIO_bits_114;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_115 <= _csrManager_io_readWriteRegIO_bits_115;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_116 <= _csrManager_io_readWriteRegIO_bits_116;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_117 <= _csrManager_io_readWriteRegIO_bits_117;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_118 <= _csrManager_io_readWriteRegIO_bits_118;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_119 <= _csrManager_io_readWriteRegIO_bits_119;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_120 <= _csrManager_io_readWriteRegIO_bits_120;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_121 <= _csrManager_io_readWriteRegIO_bits_121;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_122 <= _csrManager_io_readWriteRegIO_bits_122;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_124 <= _csrManager_io_readWriteRegIO_bits_124;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_125 <= _csrManager_io_readWriteRegIO_bits_125;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_126 <= _csrManager_io_readWriteRegIO_bits_126;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_127 <= _csrManager_io_readWriteRegIO_bits_127;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_128 <= _csrManager_io_readWriteRegIO_bits_128;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_129 <= _csrManager_io_readWriteRegIO_bits_129;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_130 <= _csrManager_io_readWriteRegIO_bits_130;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_131 <= _csrManager_io_readWriteRegIO_bits_131;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_132 <= _csrManager_io_readWriteRegIO_bits_132;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_133 <= _csrManager_io_readWriteRegIO_bits_133;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_134 <= _csrManager_io_readWriteRegIO_bits_134;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_135 <= _csrManager_io_readWriteRegIO_bits_135;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_136 <= _csrManager_io_readWriteRegIO_bits_136;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_137 <= _csrManager_io_readWriteRegIO_bits_137;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_138 <= _csrManager_io_readWriteRegIO_bits_138;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_139 <= _csrManager_io_readWriteRegIO_bits_139;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_140 <= _csrManager_io_readWriteRegIO_bits_140;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_141 <= _csrManager_io_readWriteRegIO_bits_141;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_142 <= _csrManager_io_readWriteRegIO_bits_142;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_143 <= _csrManager_io_readWriteRegIO_bits_143;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_144 <= _csrManager_io_readWriteRegIO_bits_144;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_145 <= _csrManager_io_readWriteRegIO_bits_145;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_146 <= _csrManager_io_readWriteRegIO_bits_146;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_147 <= _csrManager_io_readWriteRegIO_bits_147;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_148 <= _csrManager_io_readWriteRegIO_bits_148;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_149 <= _csrManager_io_readWriteRegIO_bits_149;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_150 <= _csrManager_io_readWriteRegIO_bits_150;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_151 <= _csrManager_io_readWriteRegIO_bits_151;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_152 <= _csrManager_io_readWriteRegIO_bits_152;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_153 <= _csrManager_io_readWriteRegIO_bits_153;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_154 <= _csrManager_io_readWriteRegIO_bits_154;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_155 <= _csrManager_io_readWriteRegIO_bits_155;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_157 <= _csrManager_io_readWriteRegIO_bits_157;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_158 <= _csrManager_io_readWriteRegIO_bits_158;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_159 <= _csrManager_io_readWriteRegIO_bits_159;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_160 <= _csrManager_io_readWriteRegIO_bits_160;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_161 <= _csrManager_io_readWriteRegIO_bits_161;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_162 <= _csrManager_io_readWriteRegIO_bits_162;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_163 <= _csrManager_io_readWriteRegIO_bits_163;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_164 <= _csrManager_io_readWriteRegIO_bits_164;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_165 <= _csrManager_io_readWriteRegIO_bits_165;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_166 <= _csrManager_io_readWriteRegIO_bits_166;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_168 <= _csrManager_io_readWriteRegIO_bits_168;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_169 <= _csrManager_io_readWriteRegIO_bits_169;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_170 <= _csrManager_io_readWriteRegIO_bits_170;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_171 <= _csrManager_io_readWriteRegIO_bits_171;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_172 <= _csrManager_io_readWriteRegIO_bits_172;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_173 <= _csrManager_io_readWriteRegIO_bits_173;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_174 <= _csrManager_io_readWriteRegIO_bits_174;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_175 <= _csrManager_io_readWriteRegIO_bits_175;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_176 <= _csrManager_io_readWriteRegIO_bits_176;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_177 <= _csrManager_io_readWriteRegIO_bits_177;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_179 <= _csrManager_io_readWriteRegIO_bits_179;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_180 <= _csrManager_io_readWriteRegIO_bits_180;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_181 <= _csrManager_io_readWriteRegIO_bits_181;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_182 <= _csrManager_io_readWriteRegIO_bits_182;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_183 <= _csrManager_io_readWriteRegIO_bits_183;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_184 <= _csrManager_io_readWriteRegIO_bits_184;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_185 <= _csrManager_io_readWriteRegIO_bits_185;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_186 <= _csrManager_io_readWriteRegIO_bits_186;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_187 <= _csrManager_io_readWriteRegIO_bits_187;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_188 <= _csrManager_io_readWriteRegIO_bits_188;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_189 <= _csrManager_io_readWriteRegIO_bits_189;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_190 <= _csrManager_io_readWriteRegIO_bits_190;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_191 <= _csrManager_io_readWriteRegIO_bits_191;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_192 <= _csrManager_io_readWriteRegIO_bits_192;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_193 <= _csrManager_io_readWriteRegIO_bits_193;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_194 <= _csrManager_io_readWriteRegIO_bits_194;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_195 <= _csrManager_io_readWriteRegIO_bits_195;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_196 <= _csrManager_io_readWriteRegIO_bits_196;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
        csrCfgReg_197 <= _csrManager_io_readWriteRegIO_bits_197;	// src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26
      end
    end
  end // always @(posedge, posedge)
  always @(posedge clock)	// src/main/scala/snax/streamer/Streamer.scala:61:7
    streamerIdle2Busy_REG <= cstate;	// src/main/scala/snax/streamer/Streamer.scala:197:38, :295:49
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/streamer/Streamer.scala:61:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:61:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:61:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/streamer/Streamer.scala:61:7
      automatic logic [31:0] _RANDOM[0:199];	// src/main/scala/snax/streamer/Streamer.scala:61:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/Streamer.scala:61:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/Streamer.scala:61:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/streamer/Streamer.scala:61:7
        for (logic [7:0] i = 8'h0; i < 8'hC8; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/streamer/Streamer.scala:61:7
        end	// src/main/scala/snax/streamer/Streamer.scala:61:7
        cstate = _RANDOM[8'h0][0];	// src/main/scala/snax/streamer/Streamer.scala:61:7, :197:38
        streamerIdle2Busy_REG = _RANDOM[8'h0][1];	// src/main/scala/snax/streamer/Streamer.scala:61:7, :197:38, :295:49
        performance_counter = {_RANDOM[8'h0][31:2], _RANDOM[8'h1][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :197:38, :297:36
        csrCfgReg_0 = {_RANDOM[8'h1][31:2], _RANDOM[8'h2][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :297:36, :309:26
        csrCfgReg_1 = {_RANDOM[8'h2][31:2], _RANDOM[8'h3][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_2 = {_RANDOM[8'h3][31:2], _RANDOM[8'h4][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_3 = {_RANDOM[8'h4][31:2], _RANDOM[8'h5][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_4 = {_RANDOM[8'h5][31:2], _RANDOM[8'h6][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_5 = {_RANDOM[8'h6][31:2], _RANDOM[8'h7][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_6 = {_RANDOM[8'h7][31:2], _RANDOM[8'h8][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_7 = {_RANDOM[8'h8][31:2], _RANDOM[8'h9][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_8 = {_RANDOM[8'h9][31:2], _RANDOM[8'hA][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_9 = {_RANDOM[8'hA][31:2], _RANDOM[8'hB][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_10 = {_RANDOM[8'hB][31:2], _RANDOM[8'hC][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_11 = {_RANDOM[8'hC][31:2], _RANDOM[8'hD][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_12 = {_RANDOM[8'hD][31:2], _RANDOM[8'hE][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_13 = {_RANDOM[8'hE][31:2], _RANDOM[8'hF][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_14 = {_RANDOM[8'hF][31:2], _RANDOM[8'h10][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_15 = {_RANDOM[8'h10][31:2], _RANDOM[8'h11][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_16 = {_RANDOM[8'h11][31:2], _RANDOM[8'h12][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_17 = {_RANDOM[8'h12][31:2], _RANDOM[8'h13][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_18 = {_RANDOM[8'h13][31:2], _RANDOM[8'h14][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_19 = {_RANDOM[8'h14][31:2], _RANDOM[8'h15][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_20 = {_RANDOM[8'h15][31:2], _RANDOM[8'h16][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_21 = {_RANDOM[8'h16][31:2], _RANDOM[8'h17][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_22 = {_RANDOM[8'h17][31:2], _RANDOM[8'h18][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_23 = {_RANDOM[8'h18][31:2], _RANDOM[8'h19][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_24 = {_RANDOM[8'h19][31:2], _RANDOM[8'h1A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_25 = {_RANDOM[8'h1A][31:2], _RANDOM[8'h1B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_26 = {_RANDOM[8'h1B][31:2], _RANDOM[8'h1C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_27 = {_RANDOM[8'h1C][31:2], _RANDOM[8'h1D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_28 = {_RANDOM[8'h1D][31:2], _RANDOM[8'h1E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_29 = {_RANDOM[8'h1E][31:2], _RANDOM[8'h1F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_30 = {_RANDOM[8'h1F][31:2], _RANDOM[8'h20][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_31 = {_RANDOM[8'h20][31:2], _RANDOM[8'h21][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_32 = {_RANDOM[8'h21][31:2], _RANDOM[8'h22][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_33 = {_RANDOM[8'h22][31:2], _RANDOM[8'h23][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_34 = {_RANDOM[8'h23][31:2], _RANDOM[8'h24][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_36 = {_RANDOM[8'h25][31:2], _RANDOM[8'h26][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_37 = {_RANDOM[8'h26][31:2], _RANDOM[8'h27][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_38 = {_RANDOM[8'h27][31:2], _RANDOM[8'h28][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_39 = {_RANDOM[8'h28][31:2], _RANDOM[8'h29][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_40 = {_RANDOM[8'h29][31:2], _RANDOM[8'h2A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_41 = {_RANDOM[8'h2A][31:2], _RANDOM[8'h2B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_42 = {_RANDOM[8'h2B][31:2], _RANDOM[8'h2C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_43 = {_RANDOM[8'h2C][31:2], _RANDOM[8'h2D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_44 = {_RANDOM[8'h2D][31:2], _RANDOM[8'h2E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_45 = {_RANDOM[8'h2E][31:2], _RANDOM[8'h2F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_47 = {_RANDOM[8'h30][31:2], _RANDOM[8'h31][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_48 = {_RANDOM[8'h31][31:2], _RANDOM[8'h32][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_49 = {_RANDOM[8'h32][31:2], _RANDOM[8'h33][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_50 = {_RANDOM[8'h33][31:2], _RANDOM[8'h34][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_51 = {_RANDOM[8'h34][31:2], _RANDOM[8'h35][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_52 = {_RANDOM[8'h35][31:2], _RANDOM[8'h36][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_53 = {_RANDOM[8'h36][31:2], _RANDOM[8'h37][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_54 = {_RANDOM[8'h37][31:2], _RANDOM[8'h38][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_55 = {_RANDOM[8'h38][31:2], _RANDOM[8'h39][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_56 = {_RANDOM[8'h39][31:2], _RANDOM[8'h3A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_58 = {_RANDOM[8'h3B][31:2], _RANDOM[8'h3C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_59 = {_RANDOM[8'h3C][31:2], _RANDOM[8'h3D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_60 = {_RANDOM[8'h3D][31:2], _RANDOM[8'h3E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_61 = {_RANDOM[8'h3E][31:2], _RANDOM[8'h3F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_62 = {_RANDOM[8'h3F][31:2], _RANDOM[8'h40][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_63 = {_RANDOM[8'h40][31:2], _RANDOM[8'h41][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_64 = {_RANDOM[8'h41][31:2], _RANDOM[8'h42][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_65 = {_RANDOM[8'h42][31:2], _RANDOM[8'h43][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_66 = {_RANDOM[8'h43][31:2], _RANDOM[8'h44][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_67 = {_RANDOM[8'h44][31:2], _RANDOM[8'h45][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_69 = {_RANDOM[8'h46][31:2], _RANDOM[8'h47][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_70 = {_RANDOM[8'h47][31:2], _RANDOM[8'h48][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_71 = {_RANDOM[8'h48][31:2], _RANDOM[8'h49][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_72 = {_RANDOM[8'h49][31:2], _RANDOM[8'h4A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_73 = {_RANDOM[8'h4A][31:2], _RANDOM[8'h4B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_74 = {_RANDOM[8'h4B][31:2], _RANDOM[8'h4C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_75 = {_RANDOM[8'h4C][31:2], _RANDOM[8'h4D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_76 = {_RANDOM[8'h4D][31:2], _RANDOM[8'h4E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_77 = {_RANDOM[8'h4E][31:2], _RANDOM[8'h4F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_78 = {_RANDOM[8'h4F][31:2], _RANDOM[8'h50][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_79 = {_RANDOM[8'h50][31:2], _RANDOM[8'h51][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_80 = {_RANDOM[8'h51][31:2], _RANDOM[8'h52][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_81 = {_RANDOM[8'h52][31:2], _RANDOM[8'h53][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_82 = {_RANDOM[8'h53][31:2], _RANDOM[8'h54][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_83 = {_RANDOM[8'h54][31:2], _RANDOM[8'h55][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_84 = {_RANDOM[8'h55][31:2], _RANDOM[8'h56][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_85 = {_RANDOM[8'h56][31:2], _RANDOM[8'h57][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_86 = {_RANDOM[8'h57][31:2], _RANDOM[8'h58][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_87 = {_RANDOM[8'h58][31:2], _RANDOM[8'h59][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_88 = {_RANDOM[8'h59][31:2], _RANDOM[8'h5A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_89 = {_RANDOM[8'h5A][31:2], _RANDOM[8'h5B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_91 = {_RANDOM[8'h5C][31:2], _RANDOM[8'h5D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_92 = {_RANDOM[8'h5D][31:2], _RANDOM[8'h5E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_93 = {_RANDOM[8'h5E][31:2], _RANDOM[8'h5F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_94 = {_RANDOM[8'h5F][31:2], _RANDOM[8'h60][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_95 = {_RANDOM[8'h60][31:2], _RANDOM[8'h61][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_96 = {_RANDOM[8'h61][31:2], _RANDOM[8'h62][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_97 = {_RANDOM[8'h62][31:2], _RANDOM[8'h63][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_98 = {_RANDOM[8'h63][31:2], _RANDOM[8'h64][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_99 = {_RANDOM[8'h64][31:2], _RANDOM[8'h65][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_100 = {_RANDOM[8'h65][31:2], _RANDOM[8'h66][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_102 = {_RANDOM[8'h67][31:2], _RANDOM[8'h68][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_103 = {_RANDOM[8'h68][31:2], _RANDOM[8'h69][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_104 = {_RANDOM[8'h69][31:2], _RANDOM[8'h6A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_105 = {_RANDOM[8'h6A][31:2], _RANDOM[8'h6B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_106 = {_RANDOM[8'h6B][31:2], _RANDOM[8'h6C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_107 = {_RANDOM[8'h6C][31:2], _RANDOM[8'h6D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_108 = {_RANDOM[8'h6D][31:2], _RANDOM[8'h6E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_109 = {_RANDOM[8'h6E][31:2], _RANDOM[8'h6F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_110 = {_RANDOM[8'h6F][31:2], _RANDOM[8'h70][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_111 = {_RANDOM[8'h70][31:2], _RANDOM[8'h71][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_113 = {_RANDOM[8'h72][31:2], _RANDOM[8'h73][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_114 = {_RANDOM[8'h73][31:2], _RANDOM[8'h74][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_115 = {_RANDOM[8'h74][31:2], _RANDOM[8'h75][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_116 = {_RANDOM[8'h75][31:2], _RANDOM[8'h76][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_117 = {_RANDOM[8'h76][31:2], _RANDOM[8'h77][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_118 = {_RANDOM[8'h77][31:2], _RANDOM[8'h78][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_119 = {_RANDOM[8'h78][31:2], _RANDOM[8'h79][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_120 = {_RANDOM[8'h79][31:2], _RANDOM[8'h7A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_121 = {_RANDOM[8'h7A][31:2], _RANDOM[8'h7B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_122 = {_RANDOM[8'h7B][31:2], _RANDOM[8'h7C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_124 = {_RANDOM[8'h7D][31:2], _RANDOM[8'h7E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_125 = {_RANDOM[8'h7E][31:2], _RANDOM[8'h7F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_126 = {_RANDOM[8'h7F][31:2], _RANDOM[8'h80][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_127 = {_RANDOM[8'h80][31:2], _RANDOM[8'h81][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_128 = {_RANDOM[8'h81][31:2], _RANDOM[8'h82][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_129 = {_RANDOM[8'h82][31:2], _RANDOM[8'h83][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_130 = {_RANDOM[8'h83][31:2], _RANDOM[8'h84][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_131 = {_RANDOM[8'h84][31:2], _RANDOM[8'h85][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_132 = {_RANDOM[8'h85][31:2], _RANDOM[8'h86][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_133 = {_RANDOM[8'h86][31:2], _RANDOM[8'h87][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_134 = {_RANDOM[8'h87][31:2], _RANDOM[8'h88][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_135 = {_RANDOM[8'h88][31:2], _RANDOM[8'h89][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_136 = {_RANDOM[8'h89][31:2], _RANDOM[8'h8A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_137 = {_RANDOM[8'h8A][31:2], _RANDOM[8'h8B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_138 = {_RANDOM[8'h8B][31:2], _RANDOM[8'h8C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_139 = {_RANDOM[8'h8C][31:2], _RANDOM[8'h8D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_140 = {_RANDOM[8'h8D][31:2], _RANDOM[8'h8E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_141 = {_RANDOM[8'h8E][31:2], _RANDOM[8'h8F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_142 = {_RANDOM[8'h8F][31:2], _RANDOM[8'h90][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_143 = {_RANDOM[8'h90][31:2], _RANDOM[8'h91][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_144 = {_RANDOM[8'h91][31:2], _RANDOM[8'h92][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_145 = {_RANDOM[8'h92][31:2], _RANDOM[8'h93][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_146 = {_RANDOM[8'h93][31:2], _RANDOM[8'h94][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_147 = {_RANDOM[8'h94][31:2], _RANDOM[8'h95][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_148 = {_RANDOM[8'h95][31:2], _RANDOM[8'h96][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_149 = {_RANDOM[8'h96][31:2], _RANDOM[8'h97][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_150 = {_RANDOM[8'h97][31:2], _RANDOM[8'h98][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_151 = {_RANDOM[8'h98][31:2], _RANDOM[8'h99][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_152 = {_RANDOM[8'h99][31:2], _RANDOM[8'h9A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_153 = {_RANDOM[8'h9A][31:2], _RANDOM[8'h9B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_154 = {_RANDOM[8'h9B][31:2], _RANDOM[8'h9C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_155 = {_RANDOM[8'h9C][31:2], _RANDOM[8'h9D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_157 = {_RANDOM[8'h9E][31:2], _RANDOM[8'h9F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_158 = {_RANDOM[8'h9F][31:2], _RANDOM[8'hA0][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_159 = {_RANDOM[8'hA0][31:2], _RANDOM[8'hA1][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_160 = {_RANDOM[8'hA1][31:2], _RANDOM[8'hA2][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_161 = {_RANDOM[8'hA2][31:2], _RANDOM[8'hA3][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_162 = {_RANDOM[8'hA3][31:2], _RANDOM[8'hA4][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_163 = {_RANDOM[8'hA4][31:2], _RANDOM[8'hA5][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_164 = {_RANDOM[8'hA5][31:2], _RANDOM[8'hA6][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_165 = {_RANDOM[8'hA6][31:2], _RANDOM[8'hA7][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_166 = {_RANDOM[8'hA7][31:2], _RANDOM[8'hA8][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_168 = {_RANDOM[8'hA9][31:2], _RANDOM[8'hAA][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_169 = {_RANDOM[8'hAA][31:2], _RANDOM[8'hAB][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_170 = {_RANDOM[8'hAB][31:2], _RANDOM[8'hAC][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_171 = {_RANDOM[8'hAC][31:2], _RANDOM[8'hAD][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_172 = {_RANDOM[8'hAD][31:2], _RANDOM[8'hAE][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_173 = {_RANDOM[8'hAE][31:2], _RANDOM[8'hAF][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_174 = {_RANDOM[8'hAF][31:2], _RANDOM[8'hB0][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_175 = {_RANDOM[8'hB0][31:2], _RANDOM[8'hB1][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_176 = {_RANDOM[8'hB1][31:2], _RANDOM[8'hB2][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_177 = {_RANDOM[8'hB2][31:2], _RANDOM[8'hB3][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_179 = {_RANDOM[8'hB4][31:2], _RANDOM[8'hB5][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_180 = {_RANDOM[8'hB5][31:2], _RANDOM[8'hB6][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_181 = {_RANDOM[8'hB6][31:2], _RANDOM[8'hB7][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_182 = {_RANDOM[8'hB7][31:2], _RANDOM[8'hB8][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_183 = {_RANDOM[8'hB8][31:2], _RANDOM[8'hB9][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_184 = {_RANDOM[8'hB9][31:2], _RANDOM[8'hBA][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_185 = {_RANDOM[8'hBA][31:2], _RANDOM[8'hBB][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_186 = {_RANDOM[8'hBB][31:2], _RANDOM[8'hBC][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_187 = {_RANDOM[8'hBC][31:2], _RANDOM[8'hBD][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_188 = {_RANDOM[8'hBD][31:2], _RANDOM[8'hBE][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_189 = {_RANDOM[8'hBE][31:2], _RANDOM[8'hBF][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_190 = {_RANDOM[8'hBF][31:2], _RANDOM[8'hC0][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_191 = {_RANDOM[8'hC0][31:2], _RANDOM[8'hC1][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_192 = {_RANDOM[8'hC1][31:2], _RANDOM[8'hC2][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_193 = {_RANDOM[8'hC2][31:2], _RANDOM[8'hC3][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_194 = {_RANDOM[8'hC3][31:2], _RANDOM[8'hC4][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_195 = {_RANDOM[8'hC4][31:2], _RANDOM[8'hC5][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_196 = {_RANDOM[8'hC5][31:2], _RANDOM[8'hC6][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
        csrCfgReg_197 = {_RANDOM[8'hC6][31:2], _RANDOM[8'hC7][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:61:7, :309:26
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/streamer/Streamer.scala:61:7
        cstate = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :197:38, :235:65, :236:65
        performance_counter = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36
        csrCfgReg_0 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_1 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_2 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_3 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_4 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_5 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_6 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_7 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_8 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_9 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_10 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_11 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_12 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_13 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_14 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_15 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_16 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_17 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_18 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_19 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_20 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_21 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_22 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_23 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_24 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_25 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_26 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_27 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_28 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_29 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_30 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_31 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_32 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_33 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_34 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_36 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_37 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_38 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_39 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_40 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_41 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_42 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_43 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_44 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_45 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_47 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_48 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_49 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_50 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_51 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_52 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_53 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_54 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_55 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_56 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_58 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_59 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_60 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_61 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_62 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_63 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_64 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_65 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_66 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_67 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_69 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_70 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_71 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_72 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_73 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_74 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_75 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_76 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_77 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_78 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_79 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_80 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_81 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_82 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_83 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_84 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_85 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_86 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_87 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_88 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_89 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_91 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_92 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_93 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_94 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_95 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_96 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_97 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_98 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_99 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_100 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_102 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_103 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_104 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_105 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_106 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_107 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_108 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_109 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_110 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_111 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_113 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_114 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_115 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_116 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_117 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_118 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_119 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_120 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_121 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_122 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_124 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_125 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_126 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_127 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_128 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_129 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_130 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_131 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_132 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_133 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_134 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_135 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_136 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_137 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_138 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_139 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_140 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_141 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_142 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_143 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_144 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_145 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_146 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_147 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_148 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_149 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_150 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_151 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_152 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_153 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_154 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_155 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_157 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_158 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_159 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_160 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_161 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_162 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_163 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_164 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_165 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_166 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_168 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_169 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_170 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_171 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_172 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_173 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_174 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_175 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_176 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_177 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_179 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_180 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_181 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_182 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_183 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_184 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_185 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_186 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_187 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_188 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_189 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_190 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_191 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_192 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_193 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_194 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_195 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_196 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
        csrCfgReg_197 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:297:36, :309:26
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:61:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:61:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore_ReqRspManager csrManager (	// src/main/scala/snax/streamer/Streamer.scala:106:26
    .clock                      (clock),
    .reset                      (reset),
    .io_reqRspIO_req_ready      (io_csr_req_ready),
    .io_reqRspIO_req_valid      (io_csr_req_valid),
    .io_reqRspIO_req_bits_addr  (io_csr_req_bits_addr),
    .io_reqRspIO_req_bits_write (io_csr_req_bits_write),
    .io_reqRspIO_req_bits_data  (io_csr_req_bits_data),
    .io_reqRspIO_req_bits_strb  (io_csr_req_bits_strb),
    .io_reqRspIO_rsp_ready      (io_csr_rsp_ready),
    .io_reqRspIO_rsp_valid      (io_csr_rsp_valid),
    .io_reqRspIO_rsp_bits_data  (io_csr_rsp_bits_data),
    .io_readWriteRegIO_ready    (~cstate),	// src/main/scala/snax/streamer/Streamer.scala:197:38, :227:34
    .io_readWriteRegIO_valid    (_csrManager_io_readWriteRegIO_valid),
    .io_readWriteRegIO_bits_0   (_csrManager_io_readWriteRegIO_bits_0),
    .io_readWriteRegIO_bits_1   (_csrManager_io_readWriteRegIO_bits_1),
    .io_readWriteRegIO_bits_2   (_csrManager_io_readWriteRegIO_bits_2),
    .io_readWriteRegIO_bits_3   (_csrManager_io_readWriteRegIO_bits_3),
    .io_readWriteRegIO_bits_4   (_csrManager_io_readWriteRegIO_bits_4),
    .io_readWriteRegIO_bits_5   (_csrManager_io_readWriteRegIO_bits_5),
    .io_readWriteRegIO_bits_6   (_csrManager_io_readWriteRegIO_bits_6),
    .io_readWriteRegIO_bits_7   (_csrManager_io_readWriteRegIO_bits_7),
    .io_readWriteRegIO_bits_8   (_csrManager_io_readWriteRegIO_bits_8),
    .io_readWriteRegIO_bits_9   (_csrManager_io_readWriteRegIO_bits_9),
    .io_readWriteRegIO_bits_10  (_csrManager_io_readWriteRegIO_bits_10),
    .io_readWriteRegIO_bits_11  (_csrManager_io_readWriteRegIO_bits_11),
    .io_readWriteRegIO_bits_12  (_csrManager_io_readWriteRegIO_bits_12),
    .io_readWriteRegIO_bits_13  (_csrManager_io_readWriteRegIO_bits_13),
    .io_readWriteRegIO_bits_14  (_csrManager_io_readWriteRegIO_bits_14),
    .io_readWriteRegIO_bits_15  (_csrManager_io_readWriteRegIO_bits_15),
    .io_readWriteRegIO_bits_16  (_csrManager_io_readWriteRegIO_bits_16),
    .io_readWriteRegIO_bits_17  (_csrManager_io_readWriteRegIO_bits_17),
    .io_readWriteRegIO_bits_18  (_csrManager_io_readWriteRegIO_bits_18),
    .io_readWriteRegIO_bits_19  (_csrManager_io_readWriteRegIO_bits_19),
    .io_readWriteRegIO_bits_20  (_csrManager_io_readWriteRegIO_bits_20),
    .io_readWriteRegIO_bits_21  (_csrManager_io_readWriteRegIO_bits_21),
    .io_readWriteRegIO_bits_22  (_csrManager_io_readWriteRegIO_bits_22),
    .io_readWriteRegIO_bits_23  (_csrManager_io_readWriteRegIO_bits_23),
    .io_readWriteRegIO_bits_24  (_csrManager_io_readWriteRegIO_bits_24),
    .io_readWriteRegIO_bits_25  (_csrManager_io_readWriteRegIO_bits_25),
    .io_readWriteRegIO_bits_26  (_csrManager_io_readWriteRegIO_bits_26),
    .io_readWriteRegIO_bits_27  (_csrManager_io_readWriteRegIO_bits_27),
    .io_readWriteRegIO_bits_28  (_csrManager_io_readWriteRegIO_bits_28),
    .io_readWriteRegIO_bits_29  (_csrManager_io_readWriteRegIO_bits_29),
    .io_readWriteRegIO_bits_30  (_csrManager_io_readWriteRegIO_bits_30),
    .io_readWriteRegIO_bits_31  (_csrManager_io_readWriteRegIO_bits_31),
    .io_readWriteRegIO_bits_32  (_csrManager_io_readWriteRegIO_bits_32),
    .io_readWriteRegIO_bits_33  (_csrManager_io_readWriteRegIO_bits_33),
    .io_readWriteRegIO_bits_34  (_csrManager_io_readWriteRegIO_bits_34),
    .io_readWriteRegIO_bits_36  (_csrManager_io_readWriteRegIO_bits_36),
    .io_readWriteRegIO_bits_37  (_csrManager_io_readWriteRegIO_bits_37),
    .io_readWriteRegIO_bits_38  (_csrManager_io_readWriteRegIO_bits_38),
    .io_readWriteRegIO_bits_39  (_csrManager_io_readWriteRegIO_bits_39),
    .io_readWriteRegIO_bits_40  (_csrManager_io_readWriteRegIO_bits_40),
    .io_readWriteRegIO_bits_41  (_csrManager_io_readWriteRegIO_bits_41),
    .io_readWriteRegIO_bits_42  (_csrManager_io_readWriteRegIO_bits_42),
    .io_readWriteRegIO_bits_43  (_csrManager_io_readWriteRegIO_bits_43),
    .io_readWriteRegIO_bits_44  (_csrManager_io_readWriteRegIO_bits_44),
    .io_readWriteRegIO_bits_45  (_csrManager_io_readWriteRegIO_bits_45),
    .io_readWriteRegIO_bits_47  (_csrManager_io_readWriteRegIO_bits_47),
    .io_readWriteRegIO_bits_48  (_csrManager_io_readWriteRegIO_bits_48),
    .io_readWriteRegIO_bits_49  (_csrManager_io_readWriteRegIO_bits_49),
    .io_readWriteRegIO_bits_50  (_csrManager_io_readWriteRegIO_bits_50),
    .io_readWriteRegIO_bits_51  (_csrManager_io_readWriteRegIO_bits_51),
    .io_readWriteRegIO_bits_52  (_csrManager_io_readWriteRegIO_bits_52),
    .io_readWriteRegIO_bits_53  (_csrManager_io_readWriteRegIO_bits_53),
    .io_readWriteRegIO_bits_54  (_csrManager_io_readWriteRegIO_bits_54),
    .io_readWriteRegIO_bits_55  (_csrManager_io_readWriteRegIO_bits_55),
    .io_readWriteRegIO_bits_56  (_csrManager_io_readWriteRegIO_bits_56),
    .io_readWriteRegIO_bits_58  (_csrManager_io_readWriteRegIO_bits_58),
    .io_readWriteRegIO_bits_59  (_csrManager_io_readWriteRegIO_bits_59),
    .io_readWriteRegIO_bits_60  (_csrManager_io_readWriteRegIO_bits_60),
    .io_readWriteRegIO_bits_61  (_csrManager_io_readWriteRegIO_bits_61),
    .io_readWriteRegIO_bits_62  (_csrManager_io_readWriteRegIO_bits_62),
    .io_readWriteRegIO_bits_63  (_csrManager_io_readWriteRegIO_bits_63),
    .io_readWriteRegIO_bits_64  (_csrManager_io_readWriteRegIO_bits_64),
    .io_readWriteRegIO_bits_65  (_csrManager_io_readWriteRegIO_bits_65),
    .io_readWriteRegIO_bits_66  (_csrManager_io_readWriteRegIO_bits_66),
    .io_readWriteRegIO_bits_67  (_csrManager_io_readWriteRegIO_bits_67),
    .io_readWriteRegIO_bits_69  (_csrManager_io_readWriteRegIO_bits_69),
    .io_readWriteRegIO_bits_70  (_csrManager_io_readWriteRegIO_bits_70),
    .io_readWriteRegIO_bits_71  (_csrManager_io_readWriteRegIO_bits_71),
    .io_readWriteRegIO_bits_72  (_csrManager_io_readWriteRegIO_bits_72),
    .io_readWriteRegIO_bits_73  (_csrManager_io_readWriteRegIO_bits_73),
    .io_readWriteRegIO_bits_74  (_csrManager_io_readWriteRegIO_bits_74),
    .io_readWriteRegIO_bits_75  (_csrManager_io_readWriteRegIO_bits_75),
    .io_readWriteRegIO_bits_76  (_csrManager_io_readWriteRegIO_bits_76),
    .io_readWriteRegIO_bits_77  (_csrManager_io_readWriteRegIO_bits_77),
    .io_readWriteRegIO_bits_78  (_csrManager_io_readWriteRegIO_bits_78),
    .io_readWriteRegIO_bits_79  (_csrManager_io_readWriteRegIO_bits_79),
    .io_readWriteRegIO_bits_80  (_csrManager_io_readWriteRegIO_bits_80),
    .io_readWriteRegIO_bits_81  (_csrManager_io_readWriteRegIO_bits_81),
    .io_readWriteRegIO_bits_82  (_csrManager_io_readWriteRegIO_bits_82),
    .io_readWriteRegIO_bits_83  (_csrManager_io_readWriteRegIO_bits_83),
    .io_readWriteRegIO_bits_84  (_csrManager_io_readWriteRegIO_bits_84),
    .io_readWriteRegIO_bits_85  (_csrManager_io_readWriteRegIO_bits_85),
    .io_readWriteRegIO_bits_86  (_csrManager_io_readWriteRegIO_bits_86),
    .io_readWriteRegIO_bits_87  (_csrManager_io_readWriteRegIO_bits_87),
    .io_readWriteRegIO_bits_88  (_csrManager_io_readWriteRegIO_bits_88),
    .io_readWriteRegIO_bits_89  (_csrManager_io_readWriteRegIO_bits_89),
    .io_readWriteRegIO_bits_91  (_csrManager_io_readWriteRegIO_bits_91),
    .io_readWriteRegIO_bits_92  (_csrManager_io_readWriteRegIO_bits_92),
    .io_readWriteRegIO_bits_93  (_csrManager_io_readWriteRegIO_bits_93),
    .io_readWriteRegIO_bits_94  (_csrManager_io_readWriteRegIO_bits_94),
    .io_readWriteRegIO_bits_95  (_csrManager_io_readWriteRegIO_bits_95),
    .io_readWriteRegIO_bits_96  (_csrManager_io_readWriteRegIO_bits_96),
    .io_readWriteRegIO_bits_97  (_csrManager_io_readWriteRegIO_bits_97),
    .io_readWriteRegIO_bits_98  (_csrManager_io_readWriteRegIO_bits_98),
    .io_readWriteRegIO_bits_99  (_csrManager_io_readWriteRegIO_bits_99),
    .io_readWriteRegIO_bits_100 (_csrManager_io_readWriteRegIO_bits_100),
    .io_readWriteRegIO_bits_102 (_csrManager_io_readWriteRegIO_bits_102),
    .io_readWriteRegIO_bits_103 (_csrManager_io_readWriteRegIO_bits_103),
    .io_readWriteRegIO_bits_104 (_csrManager_io_readWriteRegIO_bits_104),
    .io_readWriteRegIO_bits_105 (_csrManager_io_readWriteRegIO_bits_105),
    .io_readWriteRegIO_bits_106 (_csrManager_io_readWriteRegIO_bits_106),
    .io_readWriteRegIO_bits_107 (_csrManager_io_readWriteRegIO_bits_107),
    .io_readWriteRegIO_bits_108 (_csrManager_io_readWriteRegIO_bits_108),
    .io_readWriteRegIO_bits_109 (_csrManager_io_readWriteRegIO_bits_109),
    .io_readWriteRegIO_bits_110 (_csrManager_io_readWriteRegIO_bits_110),
    .io_readWriteRegIO_bits_111 (_csrManager_io_readWriteRegIO_bits_111),
    .io_readWriteRegIO_bits_113 (_csrManager_io_readWriteRegIO_bits_113),
    .io_readWriteRegIO_bits_114 (_csrManager_io_readWriteRegIO_bits_114),
    .io_readWriteRegIO_bits_115 (_csrManager_io_readWriteRegIO_bits_115),
    .io_readWriteRegIO_bits_116 (_csrManager_io_readWriteRegIO_bits_116),
    .io_readWriteRegIO_bits_117 (_csrManager_io_readWriteRegIO_bits_117),
    .io_readWriteRegIO_bits_118 (_csrManager_io_readWriteRegIO_bits_118),
    .io_readWriteRegIO_bits_119 (_csrManager_io_readWriteRegIO_bits_119),
    .io_readWriteRegIO_bits_120 (_csrManager_io_readWriteRegIO_bits_120),
    .io_readWriteRegIO_bits_121 (_csrManager_io_readWriteRegIO_bits_121),
    .io_readWriteRegIO_bits_122 (_csrManager_io_readWriteRegIO_bits_122),
    .io_readWriteRegIO_bits_124 (_csrManager_io_readWriteRegIO_bits_124),
    .io_readWriteRegIO_bits_125 (_csrManager_io_readWriteRegIO_bits_125),
    .io_readWriteRegIO_bits_126 (_csrManager_io_readWriteRegIO_bits_126),
    .io_readWriteRegIO_bits_127 (_csrManager_io_readWriteRegIO_bits_127),
    .io_readWriteRegIO_bits_128 (_csrManager_io_readWriteRegIO_bits_128),
    .io_readWriteRegIO_bits_129 (_csrManager_io_readWriteRegIO_bits_129),
    .io_readWriteRegIO_bits_130 (_csrManager_io_readWriteRegIO_bits_130),
    .io_readWriteRegIO_bits_131 (_csrManager_io_readWriteRegIO_bits_131),
    .io_readWriteRegIO_bits_132 (_csrManager_io_readWriteRegIO_bits_132),
    .io_readWriteRegIO_bits_133 (_csrManager_io_readWriteRegIO_bits_133),
    .io_readWriteRegIO_bits_134 (_csrManager_io_readWriteRegIO_bits_134),
    .io_readWriteRegIO_bits_135 (_csrManager_io_readWriteRegIO_bits_135),
    .io_readWriteRegIO_bits_136 (_csrManager_io_readWriteRegIO_bits_136),
    .io_readWriteRegIO_bits_137 (_csrManager_io_readWriteRegIO_bits_137),
    .io_readWriteRegIO_bits_138 (_csrManager_io_readWriteRegIO_bits_138),
    .io_readWriteRegIO_bits_139 (_csrManager_io_readWriteRegIO_bits_139),
    .io_readWriteRegIO_bits_140 (_csrManager_io_readWriteRegIO_bits_140),
    .io_readWriteRegIO_bits_141 (_csrManager_io_readWriteRegIO_bits_141),
    .io_readWriteRegIO_bits_142 (_csrManager_io_readWriteRegIO_bits_142),
    .io_readWriteRegIO_bits_143 (_csrManager_io_readWriteRegIO_bits_143),
    .io_readWriteRegIO_bits_144 (_csrManager_io_readWriteRegIO_bits_144),
    .io_readWriteRegIO_bits_145 (_csrManager_io_readWriteRegIO_bits_145),
    .io_readWriteRegIO_bits_146 (_csrManager_io_readWriteRegIO_bits_146),
    .io_readWriteRegIO_bits_147 (_csrManager_io_readWriteRegIO_bits_147),
    .io_readWriteRegIO_bits_148 (_csrManager_io_readWriteRegIO_bits_148),
    .io_readWriteRegIO_bits_149 (_csrManager_io_readWriteRegIO_bits_149),
    .io_readWriteRegIO_bits_150 (_csrManager_io_readWriteRegIO_bits_150),
    .io_readWriteRegIO_bits_151 (_csrManager_io_readWriteRegIO_bits_151),
    .io_readWriteRegIO_bits_152 (_csrManager_io_readWriteRegIO_bits_152),
    .io_readWriteRegIO_bits_153 (_csrManager_io_readWriteRegIO_bits_153),
    .io_readWriteRegIO_bits_154 (_csrManager_io_readWriteRegIO_bits_154),
    .io_readWriteRegIO_bits_155 (_csrManager_io_readWriteRegIO_bits_155),
    .io_readWriteRegIO_bits_157 (_csrManager_io_readWriteRegIO_bits_157),
    .io_readWriteRegIO_bits_158 (_csrManager_io_readWriteRegIO_bits_158),
    .io_readWriteRegIO_bits_159 (_csrManager_io_readWriteRegIO_bits_159),
    .io_readWriteRegIO_bits_160 (_csrManager_io_readWriteRegIO_bits_160),
    .io_readWriteRegIO_bits_161 (_csrManager_io_readWriteRegIO_bits_161),
    .io_readWriteRegIO_bits_162 (_csrManager_io_readWriteRegIO_bits_162),
    .io_readWriteRegIO_bits_163 (_csrManager_io_readWriteRegIO_bits_163),
    .io_readWriteRegIO_bits_164 (_csrManager_io_readWriteRegIO_bits_164),
    .io_readWriteRegIO_bits_165 (_csrManager_io_readWriteRegIO_bits_165),
    .io_readWriteRegIO_bits_166 (_csrManager_io_readWriteRegIO_bits_166),
    .io_readWriteRegIO_bits_168 (_csrManager_io_readWriteRegIO_bits_168),
    .io_readWriteRegIO_bits_169 (_csrManager_io_readWriteRegIO_bits_169),
    .io_readWriteRegIO_bits_170 (_csrManager_io_readWriteRegIO_bits_170),
    .io_readWriteRegIO_bits_171 (_csrManager_io_readWriteRegIO_bits_171),
    .io_readWriteRegIO_bits_172 (_csrManager_io_readWriteRegIO_bits_172),
    .io_readWriteRegIO_bits_173 (_csrManager_io_readWriteRegIO_bits_173),
    .io_readWriteRegIO_bits_174 (_csrManager_io_readWriteRegIO_bits_174),
    .io_readWriteRegIO_bits_175 (_csrManager_io_readWriteRegIO_bits_175),
    .io_readWriteRegIO_bits_176 (_csrManager_io_readWriteRegIO_bits_176),
    .io_readWriteRegIO_bits_177 (_csrManager_io_readWriteRegIO_bits_177),
    .io_readWriteRegIO_bits_179 (_csrManager_io_readWriteRegIO_bits_179),
    .io_readWriteRegIO_bits_180 (_csrManager_io_readWriteRegIO_bits_180),
    .io_readWriteRegIO_bits_181 (_csrManager_io_readWriteRegIO_bits_181),
    .io_readWriteRegIO_bits_182 (_csrManager_io_readWriteRegIO_bits_182),
    .io_readWriteRegIO_bits_183 (_csrManager_io_readWriteRegIO_bits_183),
    .io_readWriteRegIO_bits_184 (_csrManager_io_readWriteRegIO_bits_184),
    .io_readWriteRegIO_bits_185 (_csrManager_io_readWriteRegIO_bits_185),
    .io_readWriteRegIO_bits_186 (_csrManager_io_readWriteRegIO_bits_186),
    .io_readWriteRegIO_bits_187 (_csrManager_io_readWriteRegIO_bits_187),
    .io_readWriteRegIO_bits_188 (_csrManager_io_readWriteRegIO_bits_188),
    .io_readWriteRegIO_bits_189 (_csrManager_io_readWriteRegIO_bits_189),
    .io_readWriteRegIO_bits_190 (_csrManager_io_readWriteRegIO_bits_190),
    .io_readWriteRegIO_bits_191 (_csrManager_io_readWriteRegIO_bits_191),
    .io_readWriteRegIO_bits_192 (_csrManager_io_readWriteRegIO_bits_192),
    .io_readWriteRegIO_bits_193 (_csrManager_io_readWriteRegIO_bits_193),
    .io_readWriteRegIO_bits_194 (_csrManager_io_readWriteRegIO_bits_194),
    .io_readWriteRegIO_bits_195 (_csrManager_io_readWriteRegIO_bits_195),
    .io_readWriteRegIO_bits_196 (_csrManager_io_readWriteRegIO_bits_196),
    .io_readWriteRegIO_bits_197 (_csrManager_io_readWriteRegIO_bits_197),
    .io_readOnlyReg_0           ({31'h0, cstate}),	// src/main/scala/snax/streamer/Streamer.scala:197:38, :305:32
    .io_readOnlyReg_1           (performance_counter)	// src/main/scala/snax/streamer/Streamer.scala:297:36
  );
  snax_simbacore__C0_Reader reader_0 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_0[19:0]
         : csrCfgReg_0[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_2[19:0]
         : csrCfgReg_2[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_3[19:0]
         : csrCfgReg_3[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_4[19:0]
         : csrCfgReg_4[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_5[19:0]
         : csrCfgReg_5[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_6[19:0]
         : csrCfgReg_6[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_7[19:0]
         : csrCfgReg_7[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_8[19:0]
         : csrCfgReg_8[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_9[19:0]
         : csrCfgReg_9[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_10[19:0]
         : csrCfgReg_10[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_0_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_0_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_0_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_0_bits_addr),
    .io_tcdmReq_1_ready          (io_data_tcdm_req_1_ready),
    .io_tcdmReq_1_valid          (io_data_tcdm_req_1_valid),
    .io_tcdmReq_1_bits_addr      (io_data_tcdm_req_1_bits_addr),
    .io_tcdmReq_2_ready          (io_data_tcdm_req_2_ready),
    .io_tcdmReq_2_valid          (io_data_tcdm_req_2_valid),
    .io_tcdmReq_2_bits_addr      (io_data_tcdm_req_2_bits_addr),
    .io_tcdmReq_3_ready          (io_data_tcdm_req_3_ready),
    .io_tcdmReq_3_valid          (io_data_tcdm_req_3_valid),
    .io_tcdmReq_3_bits_addr      (io_data_tcdm_req_3_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_0_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_0_bits_data),
    .io_tcdmRsp_1_valid          (io_data_tcdm_rsp_1_valid),
    .io_tcdmRsp_1_bits_data      (io_data_tcdm_rsp_1_bits_data),
    .io_tcdmRsp_2_valid          (io_data_tcdm_rsp_2_valid),
    .io_tcdmRsp_2_bits_data      (io_data_tcdm_rsp_2_bits_data),
    .io_tcdmRsp_3_valid          (io_data_tcdm_rsp_3_valid),
    .io_tcdmRsp_3_bits_data      (io_data_tcdm_rsp_3_bits_data),
    .io_data_ready               (_readerDatapathExtention_0_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_0_io_data_valid),
    .io_data_bits                (_reader_0_io_data_bits)
  );
  snax_simbacore__C1_Reader reader_1 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_11[19:0]
         : csrCfgReg_11[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_13[19:0]
         : csrCfgReg_13[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_14[19:0]
         : csrCfgReg_14[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_15[19:0]
         : csrCfgReg_15[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_16[19:0]
         : csrCfgReg_16[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_17[19:0]
         : csrCfgReg_17[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_18[19:0]
         : csrCfgReg_18[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_19[19:0]
         : csrCfgReg_19[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_20[19:0]
         : csrCfgReg_20[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_21[19:0]
         : csrCfgReg_21[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_1_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_4_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_4_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_4_bits_addr),
    .io_tcdmReq_1_ready          (io_data_tcdm_req_5_ready),
    .io_tcdmReq_1_valid          (io_data_tcdm_req_5_valid),
    .io_tcdmReq_1_bits_addr      (io_data_tcdm_req_5_bits_addr),
    .io_tcdmReq_2_ready          (io_data_tcdm_req_6_ready),
    .io_tcdmReq_2_valid          (io_data_tcdm_req_6_valid),
    .io_tcdmReq_2_bits_addr      (io_data_tcdm_req_6_bits_addr),
    .io_tcdmReq_3_ready          (io_data_tcdm_req_7_ready),
    .io_tcdmReq_3_valid          (io_data_tcdm_req_7_valid),
    .io_tcdmReq_3_bits_addr      (io_data_tcdm_req_7_bits_addr),
    .io_tcdmReq_4_ready          (io_data_tcdm_req_8_ready),
    .io_tcdmReq_4_valid          (io_data_tcdm_req_8_valid),
    .io_tcdmReq_4_bits_addr      (io_data_tcdm_req_8_bits_addr),
    .io_tcdmReq_5_ready          (io_data_tcdm_req_9_ready),
    .io_tcdmReq_5_valid          (io_data_tcdm_req_9_valid),
    .io_tcdmReq_5_bits_addr      (io_data_tcdm_req_9_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_4_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_4_bits_data),
    .io_tcdmRsp_1_valid          (io_data_tcdm_rsp_5_valid),
    .io_tcdmRsp_1_bits_data      (io_data_tcdm_rsp_5_bits_data),
    .io_tcdmRsp_2_valid          (io_data_tcdm_rsp_6_valid),
    .io_tcdmRsp_2_bits_data      (io_data_tcdm_rsp_6_bits_data),
    .io_tcdmRsp_3_valid          (io_data_tcdm_rsp_7_valid),
    .io_tcdmRsp_3_bits_data      (io_data_tcdm_rsp_7_bits_data),
    .io_tcdmRsp_4_valid          (io_data_tcdm_rsp_8_valid),
    .io_tcdmRsp_4_bits_data      (io_data_tcdm_rsp_8_bits_data),
    .io_tcdmRsp_5_valid          (io_data_tcdm_rsp_9_valid),
    .io_tcdmRsp_5_bits_data      (io_data_tcdm_rsp_9_bits_data),
    .io_data_ready               (_readerDatapathExtention_1_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_1_io_data_valid),
    .io_data_bits                (_reader_1_io_data_bits)
  );
  snax_simbacore__C2_Reader reader_2 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_22[19:0]
         : csrCfgReg_22[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_24[19:0]
         : csrCfgReg_24[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_25[19:0]
         : csrCfgReg_25[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_26[19:0]
         : csrCfgReg_26[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_27[19:0]
         : csrCfgReg_27[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_28[19:0]
         : csrCfgReg_28[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_29[19:0]
         : csrCfgReg_29[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_30[19:0]
         : csrCfgReg_30[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_31[19:0]
         : csrCfgReg_31[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_32[19:0]
         : csrCfgReg_32[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_2_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_10_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_10_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_10_bits_addr),
    .io_tcdmReq_1_ready          (io_data_tcdm_req_11_ready),
    .io_tcdmReq_1_valid          (io_data_tcdm_req_11_valid),
    .io_tcdmReq_1_bits_addr      (io_data_tcdm_req_11_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_10_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_10_bits_data),
    .io_tcdmRsp_1_valid          (io_data_tcdm_rsp_11_valid),
    .io_tcdmRsp_1_bits_data      (io_data_tcdm_rsp_11_bits_data),
    .io_data_ready               (_readerDatapathExtention_2_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_2_io_data_valid),
    .io_data_bits                (_reader_2_io_data_bits)
  );
  snax_simbacore__C3_Reader reader_3 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_33[19:0]
         : csrCfgReg_33[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_36[19:0]
         : csrCfgReg_36[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_37[19:0]
         : csrCfgReg_37[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_38[19:0]
         : csrCfgReg_38[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_39[19:0]
         : csrCfgReg_39[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_40[19:0]
         : csrCfgReg_40[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_41[19:0]
         : csrCfgReg_41[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_42[19:0]
         : csrCfgReg_42[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_43[19:0]
         : csrCfgReg_43[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_3_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_12_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_12_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_12_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_12_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_12_bits_data),
    .io_data_ready               (_readerDatapathExtention_3_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_3_io_data_valid),
    .io_data_bits                (_reader_3_io_data_bits)
  );
  snax_simbacore__C4_Reader reader_4 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_44[19:0]
         : csrCfgReg_44[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_47[19:0]
         : csrCfgReg_47[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_48[19:0]
         : csrCfgReg_48[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_49[19:0]
         : csrCfgReg_49[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_50[19:0]
         : csrCfgReg_50[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_51[19:0]
         : csrCfgReg_51[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_52[19:0]
         : csrCfgReg_52[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_53[19:0]
         : csrCfgReg_53[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_54[19:0]
         : csrCfgReg_54[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_4_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_13_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_13_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_13_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_13_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_13_bits_data),
    .io_data_ready               (_readerDatapathExtention_4_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_4_io_data_valid),
    .io_data_bits                (_reader_4_io_data_bits)
  );
  snax_simbacore__C5_Reader reader_5 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_55[19:0]
         : csrCfgReg_55[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_58[19:0]
         : csrCfgReg_58[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_59[19:0]
         : csrCfgReg_59[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_60[19:0]
         : csrCfgReg_60[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_61[19:0]
         : csrCfgReg_61[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_62[19:0]
         : csrCfgReg_62[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_63[19:0]
         : csrCfgReg_63[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_64[19:0]
         : csrCfgReg_64[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_65[19:0]
         : csrCfgReg_65[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_5_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_14_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_14_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_14_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_14_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_14_bits_data),
    .io_data_ready               (_readerDatapathExtention_5_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_5_io_data_valid),
    .io_data_bits                (_reader_5_io_data_bits)
  );
  snax_simbacore__C6_Reader reader_6 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_66[19:0]
         : csrCfgReg_66[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_69[19:0]
         : csrCfgReg_69[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_70[19:0]
         : csrCfgReg_70[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_71[19:0]
         : csrCfgReg_71[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_72[19:0]
         : csrCfgReg_72[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_73[19:0]
         : csrCfgReg_73[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_74[19:0]
         : csrCfgReg_74[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_75[19:0]
         : csrCfgReg_75[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_76[19:0]
         : csrCfgReg_76[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_6_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_15_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_15_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_15_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_15_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_15_bits_data),
    .io_data_ready               (_readerDatapathExtention_6_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_6_io_data_valid),
    .io_data_bits                (_reader_6_io_data_bits)
  );
  snax_simbacore__C7_Reader reader_7 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_77[19:0]
         : csrCfgReg_77[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_79[19:0]
         : csrCfgReg_79[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_80[19:0]
         : csrCfgReg_80[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_81[19:0]
         : csrCfgReg_81[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_82[19:0]
         : csrCfgReg_82[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_83[19:0]
         : csrCfgReg_83[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_84[19:0]
         : csrCfgReg_84[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_85[19:0]
         : csrCfgReg_85[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_86[19:0]
         : csrCfgReg_86[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_87[19:0]
         : csrCfgReg_87[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_7_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_16_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_16_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_16_bits_addr),
    .io_tcdmReq_1_ready          (io_data_tcdm_req_17_ready),
    .io_tcdmReq_1_valid          (io_data_tcdm_req_17_valid),
    .io_tcdmReq_1_bits_addr      (io_data_tcdm_req_17_bits_addr),
    .io_tcdmReq_2_ready          (io_data_tcdm_req_18_ready),
    .io_tcdmReq_2_valid          (io_data_tcdm_req_18_valid),
    .io_tcdmReq_2_bits_addr      (io_data_tcdm_req_18_bits_addr),
    .io_tcdmReq_3_ready          (io_data_tcdm_req_19_ready),
    .io_tcdmReq_3_valid          (io_data_tcdm_req_19_valid),
    .io_tcdmReq_3_bits_addr      (io_data_tcdm_req_19_bits_addr),
    .io_tcdmReq_4_ready          (io_data_tcdm_req_20_ready),
    .io_tcdmReq_4_valid          (io_data_tcdm_req_20_valid),
    .io_tcdmReq_4_bits_addr      (io_data_tcdm_req_20_bits_addr),
    .io_tcdmReq_5_ready          (io_data_tcdm_req_21_ready),
    .io_tcdmReq_5_valid          (io_data_tcdm_req_21_valid),
    .io_tcdmReq_5_bits_addr      (io_data_tcdm_req_21_bits_addr),
    .io_tcdmReq_6_ready          (io_data_tcdm_req_22_ready),
    .io_tcdmReq_6_valid          (io_data_tcdm_req_22_valid),
    .io_tcdmReq_6_bits_addr      (io_data_tcdm_req_22_bits_addr),
    .io_tcdmReq_7_ready          (io_data_tcdm_req_23_ready),
    .io_tcdmReq_7_valid          (io_data_tcdm_req_23_valid),
    .io_tcdmReq_7_bits_addr      (io_data_tcdm_req_23_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_16_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_16_bits_data),
    .io_tcdmRsp_1_valid          (io_data_tcdm_rsp_17_valid),
    .io_tcdmRsp_1_bits_data      (io_data_tcdm_rsp_17_bits_data),
    .io_tcdmRsp_2_valid          (io_data_tcdm_rsp_18_valid),
    .io_tcdmRsp_2_bits_data      (io_data_tcdm_rsp_18_bits_data),
    .io_tcdmRsp_3_valid          (io_data_tcdm_rsp_19_valid),
    .io_tcdmRsp_3_bits_data      (io_data_tcdm_rsp_19_bits_data),
    .io_tcdmRsp_4_valid          (io_data_tcdm_rsp_20_valid),
    .io_tcdmRsp_4_bits_data      (io_data_tcdm_rsp_20_bits_data),
    .io_tcdmRsp_5_valid          (io_data_tcdm_rsp_21_valid),
    .io_tcdmRsp_5_bits_data      (io_data_tcdm_rsp_21_bits_data),
    .io_tcdmRsp_6_valid          (io_data_tcdm_rsp_22_valid),
    .io_tcdmRsp_6_bits_data      (io_data_tcdm_rsp_22_bits_data),
    .io_tcdmRsp_7_valid          (io_data_tcdm_rsp_23_valid),
    .io_tcdmRsp_7_bits_data      (io_data_tcdm_rsp_23_bits_data),
    .io_data_ready               (_readerDatapathExtention_7_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_7_io_data_valid),
    .io_data_bits                (_reader_7_io_data_bits)
  );
  snax_simbacore__C8_Reader reader_8 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_88[19:0]
         : csrCfgReg_88[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_91[19:0]
         : csrCfgReg_91[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_92[19:0]
         : csrCfgReg_92[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_93[19:0]
         : csrCfgReg_93[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_94[19:0]
         : csrCfgReg_94[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_95[19:0]
         : csrCfgReg_95[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_96[19:0]
         : csrCfgReg_96[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_97[19:0]
         : csrCfgReg_97[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_98[19:0]
         : csrCfgReg_98[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_8_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_24_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_24_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_24_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_24_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_24_bits_data),
    .io_data_ready               (_readerDatapathExtention_8_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_8_io_data_valid),
    .io_data_bits                (_reader_8_io_data_bits)
  );
  snax_simbacore__C9_Reader reader_9 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_99[19:0]
         : csrCfgReg_99[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_102[19:0]
         : csrCfgReg_102[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_103[19:0]
         : csrCfgReg_103[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_104[19:0]
         : csrCfgReg_104[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_105[19:0]
         : csrCfgReg_105[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_106[19:0]
         : csrCfgReg_106[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_107[19:0]
         : csrCfgReg_107[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_108[19:0]
         : csrCfgReg_108[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_109[19:0]
         : csrCfgReg_109[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_9_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_25_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_25_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_25_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_25_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_25_bits_data),
    .io_data_ready               (_readerDatapathExtention_9_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_9_io_data_valid),
    .io_data_bits                (_reader_9_io_data_bits)
  );
  snax_simbacore__C10_Reader reader_10 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_110[19:0]
         : csrCfgReg_110[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_113[19:0]
         : csrCfgReg_113[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_114[19:0]
         : csrCfgReg_114[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_115[19:0]
         : csrCfgReg_115[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_116[19:0]
         : csrCfgReg_116[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_117[19:0]
         : csrCfgReg_117[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_118[19:0]
         : csrCfgReg_118[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_119[19:0]
         : csrCfgReg_119[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_120[19:0]
         : csrCfgReg_120[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_10_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_26_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_26_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_26_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_26_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_26_bits_data),
    .io_data_ready               (_readerDatapathExtention_10_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_10_io_data_valid),
    .io_data_bits                (_reader_10_io_data_bits)
  );
  snax_simbacore__C11_Reader reader_11 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_121[19:0]
         : csrCfgReg_121[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_124[19:0]
         : csrCfgReg_124[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_125[19:0]
         : csrCfgReg_125[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_126[19:0]
         : csrCfgReg_126[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_127[19:0]
         : csrCfgReg_127[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_128[19:0]
         : csrCfgReg_128[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_129[19:0]
         : csrCfgReg_129[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_130[19:0]
         : csrCfgReg_130[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_131[19:0]
         : csrCfgReg_131[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_11_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_27_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_27_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_27_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_27_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_27_bits_data),
    .io_data_ready               (_readerDatapathExtention_11_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_11_io_data_valid),
    .io_data_bits                (_reader_11_io_data_bits)
  );
  snax_simbacore__C12_Reader reader_12 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_132[19:0]
         : csrCfgReg_132[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_134[19:0]
         : csrCfgReg_134[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_135[19:0]
         : csrCfgReg_135[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_136[19:0]
         : csrCfgReg_136[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_137[19:0]
         : csrCfgReg_137[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_138[19:0]
         : csrCfgReg_138[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_139[19:0]
         : csrCfgReg_139[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_140[19:0]
         : csrCfgReg_140[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_141[19:0]
         : csrCfgReg_141[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_142[19:0]
         : csrCfgReg_142[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_12_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_28_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_28_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_28_bits_addr),
    .io_tcdmReq_1_ready          (io_data_tcdm_req_29_ready),
    .io_tcdmReq_1_valid          (io_data_tcdm_req_29_valid),
    .io_tcdmReq_1_bits_addr      (io_data_tcdm_req_29_bits_addr),
    .io_tcdmReq_2_ready          (io_data_tcdm_req_30_ready),
    .io_tcdmReq_2_valid          (io_data_tcdm_req_30_valid),
    .io_tcdmReq_2_bits_addr      (io_data_tcdm_req_30_bits_addr),
    .io_tcdmReq_3_ready          (io_data_tcdm_req_31_ready),
    .io_tcdmReq_3_valid          (io_data_tcdm_req_31_valid),
    .io_tcdmReq_3_bits_addr      (io_data_tcdm_req_31_bits_addr),
    .io_tcdmReq_4_ready          (io_data_tcdm_req_32_ready),
    .io_tcdmReq_4_valid          (io_data_tcdm_req_32_valid),
    .io_tcdmReq_4_bits_addr      (io_data_tcdm_req_32_bits_addr),
    .io_tcdmReq_5_ready          (io_data_tcdm_req_33_ready),
    .io_tcdmReq_5_valid          (io_data_tcdm_req_33_valid),
    .io_tcdmReq_5_bits_addr      (io_data_tcdm_req_33_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_28_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_28_bits_data),
    .io_tcdmRsp_1_valid          (io_data_tcdm_rsp_29_valid),
    .io_tcdmRsp_1_bits_data      (io_data_tcdm_rsp_29_bits_data),
    .io_tcdmRsp_2_valid          (io_data_tcdm_rsp_30_valid),
    .io_tcdmRsp_2_bits_data      (io_data_tcdm_rsp_30_bits_data),
    .io_tcdmRsp_3_valid          (io_data_tcdm_rsp_31_valid),
    .io_tcdmRsp_3_bits_data      (io_data_tcdm_rsp_31_bits_data),
    .io_tcdmRsp_4_valid          (io_data_tcdm_rsp_32_valid),
    .io_tcdmRsp_4_bits_data      (io_data_tcdm_rsp_32_bits_data),
    .io_tcdmRsp_5_valid          (io_data_tcdm_rsp_33_valid),
    .io_tcdmRsp_5_bits_data      (io_data_tcdm_rsp_33_bits_data),
    .io_data_ready               (_readerDatapathExtention_12_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_12_io_data_valid),
    .io_data_bits                (_reader_12_io_data_bits)
  );
  snax_simbacore__C13_Reader reader_13 (	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_143[19:0]
         : csrCfgReg_143[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_145[19:0]
         : csrCfgReg_145[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_146[19:0]
         : csrCfgReg_146[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_147[19:0]
         : csrCfgReg_147[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_148[19:0]
         : csrCfgReg_148[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_149[19:0]
         : csrCfgReg_149[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_150[19:0]
         : csrCfgReg_150[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_151[19:0]
         : csrCfgReg_151[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_152[19:0]
         : csrCfgReg_152[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_153[19:0]
         : csrCfgReg_153[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_reader_13_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_34_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_34_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_34_bits_addr),
    .io_tcdmReq_1_ready          (io_data_tcdm_req_35_ready),
    .io_tcdmReq_1_valid          (io_data_tcdm_req_35_valid),
    .io_tcdmReq_1_bits_addr      (io_data_tcdm_req_35_bits_addr),
    .io_tcdmReq_2_ready          (io_data_tcdm_req_36_ready),
    .io_tcdmReq_2_valid          (io_data_tcdm_req_36_valid),
    .io_tcdmReq_2_bits_addr      (io_data_tcdm_req_36_bits_addr),
    .io_tcdmReq_3_ready          (io_data_tcdm_req_37_ready),
    .io_tcdmReq_3_valid          (io_data_tcdm_req_37_valid),
    .io_tcdmReq_3_bits_addr      (io_data_tcdm_req_37_bits_addr),
    .io_tcdmRsp_0_valid          (io_data_tcdm_rsp_34_valid),
    .io_tcdmRsp_0_bits_data      (io_data_tcdm_rsp_34_bits_data),
    .io_tcdmRsp_1_valid          (io_data_tcdm_rsp_35_valid),
    .io_tcdmRsp_1_bits_data      (io_data_tcdm_rsp_35_bits_data),
    .io_tcdmRsp_2_valid          (io_data_tcdm_rsp_36_valid),
    .io_tcdmRsp_2_bits_data      (io_data_tcdm_rsp_36_bits_data),
    .io_tcdmRsp_3_valid          (io_data_tcdm_rsp_37_valid),
    .io_tcdmRsp_3_bits_data      (io_data_tcdm_rsp_37_bits_data),
    .io_data_ready               (_readerDatapathExtention_13_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_valid               (_reader_13_io_data_valid),
    .io_data_bits                (_reader_13_io_data_bits)
  );
  snax_simbacore__C0_Writer writer_0 (	// src/main/scala/snax/streamer/Streamer.scala:131:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_154[19:0]
         : csrCfgReg_154[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_157[19:0]
         : csrCfgReg_157[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_158[19:0]
         : csrCfgReg_158[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_159[19:0]
         : csrCfgReg_159[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_160[19:0]
         : csrCfgReg_160[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_161[19:0]
         : csrCfgReg_161[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_162[19:0]
         : csrCfgReg_162[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_163[19:0]
         : csrCfgReg_163[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_164[19:0]
         : csrCfgReg_164[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_writer_0_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_38_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_38_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_38_bits_addr),
    .io_tcdmReq_0_bits_data      (io_data_tcdm_req_38_bits_data),
    .io_data_ready               (_writer_0_io_data_ready),
    .io_data_valid               (_writerDatapathExtention_0_io_data_out_valid),	// src/main/scala/snax/streamer/Streamer.scala:160:11
    .io_data_bits                (_writerDatapathExtention_0_io_data_out_bits)	// src/main/scala/snax/streamer/Streamer.scala:160:11
  );
  snax_simbacore__C1_Writer writer_1 (	// src/main/scala/snax/streamer/Streamer.scala:131:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_165[19:0]
         : csrCfgReg_165[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_168[19:0]
         : csrCfgReg_168[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_169[19:0]
         : csrCfgReg_169[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_170[19:0]
         : csrCfgReg_170[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_171[19:0]
         : csrCfgReg_171[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_172[19:0]
         : csrCfgReg_172[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_173[19:0]
         : csrCfgReg_173[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_174[19:0]
         : csrCfgReg_174[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_175[19:0]
         : csrCfgReg_175[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_writer_1_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_39_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_39_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_39_bits_addr),
    .io_tcdmReq_0_bits_data      (io_data_tcdm_req_39_bits_data),
    .io_data_ready               (_writer_1_io_data_ready),
    .io_data_valid               (_writerDatapathExtention_1_io_data_out_valid),	// src/main/scala/snax/streamer/Streamer.scala:160:11
    .io_data_bits                (_writerDatapathExtention_1_io_data_out_bits)	// src/main/scala/snax/streamer/Streamer.scala:160:11
  );
  snax_simbacore__C2_Writer writer_2 (	// src/main/scala/snax/streamer/Streamer.scala:131:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_176[19:0]
         : csrCfgReg_176[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_179[19:0]
         : csrCfgReg_179[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_180[19:0]
         : csrCfgReg_180[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_181[19:0]
         : csrCfgReg_181[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_182[19:0]
         : csrCfgReg_182[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_183[19:0]
         : csrCfgReg_183[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_184[19:0]
         : csrCfgReg_184[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_185[19:0]
         : csrCfgReg_185[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_186[19:0]
         : csrCfgReg_186[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_writer_2_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_40_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_40_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_40_bits_addr),
    .io_tcdmReq_0_bits_data      (io_data_tcdm_req_40_bits_data),
    .io_data_ready               (_writer_2_io_data_ready),
    .io_data_valid               (_writerDatapathExtention_2_io_data_out_valid),	// src/main/scala/snax/streamer/Streamer.scala:160:11
    .io_data_bits                (_writerDatapathExtention_2_io_data_out_bits)	// src/main/scala/snax/streamer/Streamer.scala:160:11
  );
  snax_simbacore__C3_Writer writer_3 (	// src/main/scala/snax/streamer/Streamer.scala:131:11
    .clock                       (clock),
    .reset                       (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_187[19:0]
         : csrCfgReg_187[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_189[19:0]
         : csrCfgReg_189[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_190[19:0]
         : csrCfgReg_190[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_191[19:0]
         : csrCfgReg_191[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_192[19:0]
         : csrCfgReg_192[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_193[19:0]
         : csrCfgReg_193[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_194[19:0]
         : csrCfgReg_194[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_195[19:0]
         : csrCfgReg_195[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_196[19:0]
         : csrCfgReg_196[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_197[19:0]
         : csrCfgReg_197[19:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:106:26, :309:26, :311:30, :312:15
    .io_start                    (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                     (_writer_3_io_busy),
    .io_tcdmReq_0_ready          (io_data_tcdm_req_41_ready),
    .io_tcdmReq_0_valid          (io_data_tcdm_req_41_valid),
    .io_tcdmReq_0_bits_addr      (io_data_tcdm_req_41_bits_addr),
    .io_tcdmReq_0_bits_data      (io_data_tcdm_req_41_bits_data),
    .io_tcdmReq_1_ready          (io_data_tcdm_req_42_ready),
    .io_tcdmReq_1_valid          (io_data_tcdm_req_42_valid),
    .io_tcdmReq_1_bits_addr      (io_data_tcdm_req_42_bits_addr),
    .io_tcdmReq_1_bits_data      (io_data_tcdm_req_42_bits_data),
    .io_tcdmReq_2_ready          (io_data_tcdm_req_43_ready),
    .io_tcdmReq_2_valid          (io_data_tcdm_req_43_valid),
    .io_tcdmReq_2_bits_addr      (io_data_tcdm_req_43_bits_addr),
    .io_tcdmReq_2_bits_data      (io_data_tcdm_req_43_bits_data),
    .io_tcdmReq_3_ready          (io_data_tcdm_req_44_ready),
    .io_tcdmReq_3_valid          (io_data_tcdm_req_44_valid),
    .io_tcdmReq_3_bits_addr      (io_data_tcdm_req_44_bits_addr),
    .io_tcdmReq_3_bits_data      (io_data_tcdm_req_44_bits_data),
    .io_data_ready               (_writer_3_io_data_ready),
    .io_data_valid               (_writerDatapathExtention_3_io_data_out_valid),	// src/main/scala/snax/streamer/Streamer.scala:160:11
    .io_data_bits                (_writerDatapathExtention_3_io_data_out_bits)	// src/main/scala/snax/streamer/Streamer.scala:160:11
  );
  snax_simbacore__DataPathExtensionHost readerDatapathExtention_0 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_0_io_data_in_ready),
    .io_data_in_valid  (_reader_0_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_0_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_0_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_0_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_0_bits)
  );
  snax_simbacore__DataPathExtensionHost_1 readerDatapathExtention_1 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_1_io_data_in_ready),
    .io_data_in_valid  (_reader_1_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_1_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_1_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_1_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_1_bits)
  );
  snax_simbacore__DataPathExtensionHost_2 readerDatapathExtention_2 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_2_io_data_in_ready),
    .io_data_in_valid  (_reader_2_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_2_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_2_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_2_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_2_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 readerDatapathExtention_3 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_3_io_data_in_ready),
    .io_data_in_valid  (_reader_3_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_3_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_3_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_3_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_3_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 readerDatapathExtention_4 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_4_io_data_in_ready),
    .io_data_in_valid  (_reader_4_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_4_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_4_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_4_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_4_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 readerDatapathExtention_5 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_5_io_data_in_ready),
    .io_data_in_valid  (_reader_5_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_5_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_5_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_5_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_5_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 readerDatapathExtention_6 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_6_io_data_in_ready),
    .io_data_in_valid  (_reader_6_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_6_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_6_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_6_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_6_bits)
  );
  snax_simbacore__DataPathExtensionHost_7 readerDatapathExtention_7 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_7_io_data_in_ready),
    .io_data_in_valid  (_reader_7_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_7_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_7_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_7_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_7_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 readerDatapathExtention_8 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_8_io_data_in_ready),
    .io_data_in_valid  (_reader_8_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_8_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_8_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_8_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_8_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 readerDatapathExtention_9 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_9_io_data_in_ready),
    .io_data_in_valid  (_reader_9_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_9_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_9_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_9_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_9_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 readerDatapathExtention_10 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_10_io_data_in_ready),
    .io_data_in_valid  (_reader_10_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_10_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_10_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_10_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_10_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 readerDatapathExtention_11 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_11_io_data_in_ready),
    .io_data_in_valid  (_reader_11_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_11_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_11_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_11_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_11_bits)
  );
  snax_simbacore__DataPathExtensionHost_1 readerDatapathExtention_12 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_12_io_data_in_ready),
    .io_data_in_valid  (_reader_12_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_12_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_12_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_12_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_12_bits)
  );
  snax_simbacore__DataPathExtensionHost readerDatapathExtention_13 (	// src/main/scala/snax/streamer/Streamer.scala:147:11
    .io_data_in_ready  (_readerDatapathExtention_13_io_data_in_ready),
    .io_data_in_valid  (_reader_13_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_in_bits   (_reader_13_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:125:11
    .io_data_out_ready (io_data_streamer2accelerator_data_13_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_13_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_13_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 writerDatapathExtention_0 (	// src/main/scala/snax/streamer/Streamer.scala:160:11
    .io_data_in_ready  (io_data_accelerator2streamer_data_0_ready),
    .io_data_in_valid  (io_data_accelerator2streamer_data_0_valid),
    .io_data_in_bits   (io_data_accelerator2streamer_data_0_bits),
    .io_data_out_ready (_writer_0_io_data_ready),	// src/main/scala/snax/streamer/Streamer.scala:131:11
    .io_data_out_valid (_writerDatapathExtention_0_io_data_out_valid),
    .io_data_out_bits  (_writerDatapathExtention_0_io_data_out_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 writerDatapathExtention_1 (	// src/main/scala/snax/streamer/Streamer.scala:160:11
    .io_data_in_ready  (io_data_accelerator2streamer_data_1_ready),
    .io_data_in_valid  (io_data_accelerator2streamer_data_1_valid),
    .io_data_in_bits   (io_data_accelerator2streamer_data_1_bits),
    .io_data_out_ready (_writer_1_io_data_ready),	// src/main/scala/snax/streamer/Streamer.scala:131:11
    .io_data_out_valid (_writerDatapathExtention_1_io_data_out_valid),
    .io_data_out_bits  (_writerDatapathExtention_1_io_data_out_bits)
  );
  snax_simbacore__DataPathExtensionHost_3 writerDatapathExtention_2 (	// src/main/scala/snax/streamer/Streamer.scala:160:11
    .io_data_in_ready  (io_data_accelerator2streamer_data_2_ready),
    .io_data_in_valid  (io_data_accelerator2streamer_data_2_valid),
    .io_data_in_bits   (io_data_accelerator2streamer_data_2_bits),
    .io_data_out_ready (_writer_2_io_data_ready),	// src/main/scala/snax/streamer/Streamer.scala:131:11
    .io_data_out_valid (_writerDatapathExtention_2_io_data_out_valid),
    .io_data_out_bits  (_writerDatapathExtention_2_io_data_out_bits)
  );
  snax_simbacore__DataPathExtensionHost writerDatapathExtention_3 (	// src/main/scala/snax/streamer/Streamer.scala:160:11
    .io_data_in_ready  (io_data_accelerator2streamer_data_3_ready),
    .io_data_in_valid  (io_data_accelerator2streamer_data_3_valid),
    .io_data_in_bits   (io_data_accelerator2streamer_data_3_bits),
    .io_data_out_ready (_writer_3_io_data_ready),	// src/main/scala/snax/streamer/Streamer.scala:131:11
    .io_data_out_valid (_writerDatapathExtention_3_io_data_out_valid),
    .io_data_out_bits  (_writerDatapathExtention_3_io_data_out_bits)
  );
  assign io_data_tcdm_req_0_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_0_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_0_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_1_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_1_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_1_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_2_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_2_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_2_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_3_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_3_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_3_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_4_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_4_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_4_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_5_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_5_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_5_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_6_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_6_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_6_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_7_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_7_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_7_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_8_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_8_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_8_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_9_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_9_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_9_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_10_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_10_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_10_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_11_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_11_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_11_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_12_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_12_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_12_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_13_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_13_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_13_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_14_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_14_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_14_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_15_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_15_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_15_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_16_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_16_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_16_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_17_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_17_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_17_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_18_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_18_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_18_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_19_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_19_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_19_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_20_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_20_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_20_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_21_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_21_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_21_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_22_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_22_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_22_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_23_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_23_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_23_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_24_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_24_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_24_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_25_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_25_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_25_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_26_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_26_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_26_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_27_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_27_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_27_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_28_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_28_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_28_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_29_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_29_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_29_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_30_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_30_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_30_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_31_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_31_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_31_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_32_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_32_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_32_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_33_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_33_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_33_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_34_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_34_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_34_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_35_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_35_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_35_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_36_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_36_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_36_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_37_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :147:11, :160:11, :235:65, :236:65
  assign io_data_tcdm_req_37_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11
  assign io_data_tcdm_req_37_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_38_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :131:11
  assign io_data_tcdm_req_38_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_39_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :131:11
  assign io_data_tcdm_req_39_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_40_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :131:11
  assign io_data_tcdm_req_40_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_41_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :131:11
  assign io_data_tcdm_req_41_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_42_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :131:11
  assign io_data_tcdm_req_42_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_43_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :131:11
  assign io_data_tcdm_req_43_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
  assign io_data_tcdm_req_44_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :131:11
  assign io_data_tcdm_req_44_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:61:7, :125:11, :131:11
endmodule

