// Seed: 1558290189
module module_0 ();
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wire id_3,
    output tri1 id_4,
    output wand id_5
);
  uwire id_7 = id_7 << id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    input wand id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4#(.id_8(1)),
    input supply0 id_5,
    output tri1 id_6
);
  tri id_9 = id_4;
  uwire id_10 = 1;
  supply0 id_11 = 1, id_12;
  assign id_12 = id_8[1];
  module_0 modCall_1 ();
endmodule
