Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 4A2FCBF1A5A
	for <lists+qemu-devel@lfdr.de>; Mon, 20 Oct 2025 15:52:29 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vAqIr-0004pW-1g; Mon, 20 Oct 2025 09:52:01 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <gustavo.romero@linaro.org>)
 id 1vAqIo-0004ke-8v
 for qemu-devel@nongnu.org; Mon, 20 Oct 2025 09:51:58 -0400
Received: from mail-pg1-x534.google.com ([2607:f8b0:4864:20::534])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <gustavo.romero@linaro.org>)
 id 1vAqIc-0004MQ-Q9
 for qemu-devel@nongnu.org; Mon, 20 Oct 2025 09:51:54 -0400
Received: by mail-pg1-x534.google.com with SMTP id
 41be03b00d2f7-b63148d25c3so2681623a12.1
 for <qemu-devel@nongnu.org>; Mon, 20 Oct 2025 06:51:42 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1760968300; x=1761573100; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=tGaO24M3YKRNtnw6KKmxUy09RGunEmU8iH3jXb4pSDI=;
 b=NYev633HgMG+/zum6twyi5OE39XVXknfHyZmw4xityQ244Ag+KTA7JW8+I+YwoqwhB
 USkx37FWZbLiA/RFdx9g+Ti1GgYmANGzpyfwZIl2p1WrkbSdAOFd04u/se9V0kWaxVyT
 G2lorkmYhTyXK9Jr2YQqXS6mk916fAKJSixhspS0uV3JRbhiAgLb0Co4bGMi5kvudOTw
 3QkigHp5utC4dijpqXhh5JwfmdQHo9ZmKMGrI0ilxEwr8TmesHWkyJobFZOcCq7FFv3z
 iPbC0W8vjIr9gzXDG/HqKkker14qib8D+3NlY/8SlJW7PgLbHk4ybv+5CqnTogCCvADq
 ZO/g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1760968300; x=1761573100;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=tGaO24M3YKRNtnw6KKmxUy09RGunEmU8iH3jXb4pSDI=;
 b=f5AuAVhlRG0D7dWRrky78YRJZuCAtoS/CEw2DCpogAeVm87fUXCBU+Sl8kWXGUTbCb
 JvwUHTfBa7O/5fGkseLTWuO1YImhizAuEejuxPt2qGbWsISmyoh80wOZjG4+fVTfT9Y8
 ozC49sMNBquj9Pn79fQfD/l+WKN3CcB7HFhWSmHi1qkILPFi2hSz9L8AzX+2S/KWV5AU
 owH5mEeEq5obixMwk7icP2q2GeLWZZTWcB/g0ZNOEWi0O+GNkmUjftveg0BpYz1MXcui
 +HvrsAn5HumxOgEsj/GfxC8ayOKLJjtiedTuYXBZpM6P4LtITjfxF0YdU3JKiGXBvdPh
 GYkg==
X-Forwarded-Encrypted: i=1;
 AJvYcCXf2oWM0dnSqyz9AqRTvgxyNgtOg1z5M5pKWGzKfKvHIlgkqjZKmbAYSatSH+31B5/9THvYJz3+F2bx@nongnu.org
X-Gm-Message-State: AOJu0YyTTkSNDxVbFDBcaDY76ssBSExKGcmTCqf0h2gcC8VcU4B/6BJk
 Wjahz8FUe954zLHNZRn1KkpxqjI5NfqhOrZw4qWPLGhGk6LgdNW85Fjqljs4tjWtsNLPHHiWB+k
 17JPc
X-Gm-Gg: ASbGncuBBp4b4Xnm0LpdNlR77CS4Idc8QEo52yK8Wz6ZdvHxJutnTgcdSzBtSdPW8zm
 2+wT5NUn3iT+NQ78rKXZLray2Jc9Zc/q9mgCrwNorSJnAeiNdru1T83wFaH6x9Rza9OmgQcD9Ih
 FnmBmOnKoRAhyu5MgNAcEaRqcfLoaset5nJwRrtmOvUAlzdQI7rT/DWwavjYtuByvoiVqViMHN+
 yapCCXprs/PLaFzPAfDxwd4Vwi2xtlBL+X0xE2fZbws5GIUn1JdCrap8S3oj77mR8Zm43SFNZG1
 g3SZSYXRF5kST9SofBarMrXhg3L2hCqZTe9ndFYVCAgZSUh5P5dScCZOzY/az8qUanu7xKme5g6
 QnfxDvPHMVwC6vZEcqjMUjQ6vX0d2sDuORWLaG0kZaLpxx7NjXAgmlfepQzcOgN7D5Tv3YDcwcR
 Vd+syBWrqHUCpxO7DibUHHMYlbu8ZGhCdR+m6GLAZ36PC0cuVHUeL71A==
X-Google-Smtp-Source: AGHT+IG40EwByZ0bchpGAbPiyfAp/r25fX2f06pxU5Wn/E0CNHqu5u79hk9tnN1CzrqSLM0JttppJQ==
X-Received: by 2002:a17:903:19cb:b0:24c:db7c:bc34 with SMTP id
 d9443c01a7336-290c6afd047mr181506845ad.13.1760968300327; 
 Mon, 20 Oct 2025 06:51:40 -0700 (PDT)
Received: from ?IPV6:2804:7f0:b401:1d95:5a7c:524e:bcac:abea?
 ([2804:7f0:b401:1d95:5a7c:524e:bcac:abea])
 by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-2924700a883sm81142245ad.49.2025.10.20.06.51.33
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Mon, 20 Oct 2025 06:51:39 -0700 (PDT)
Message-ID: <b172780b-62aa-4aeb-a4ef-1543c3b42883@linaro.org>
Date: Mon, 20 Oct 2025 10:51:31 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v16 1/8] target/arm/tcg: increase cache level for cpu=max
To: Alireza Sanaee <alireza.sanaee@huawei.com>, qemu-devel@nongnu.org
Cc: anisinha@redhat.com, armbru@redhat.com, berrange@redhat.com,
 dapeng1.mi@linux.intel.com, eric.auger@redhat.com, farman@linux.ibm.com,
 imammedo@redhat.com, jiangkunkun@huawei.com, jonathan.cameron@huawei.com,
 linuxarm@huawei.com, maobibo@loongson.cn, mst@redhat.com,
 mtosatti@redhat.com, peter.maydell@linaro.org, philmd@linaro.org,
 qemu-arm@nongnu.org, richard.henderson@linaro.org, shannon.zhaosl@gmail.com,
 yangyicong@hisilicon.com, zhao1.liu@intel.com
References: <20250827142152.206-1-alireza.sanaee@huawei.com>
 <20250827142152.206-2-alireza.sanaee@huawei.com>
Content-Language: en-US
From: Gustavo Romero <gustavo.romero@linaro.org>
In-Reply-To: <20250827142152.206-2-alireza.sanaee@huawei.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::534;
 envelope-from=gustavo.romero@linaro.org; helo=mail-pg1-x534.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi Alireza,

On 8/27/25 11:21, Alireza Sanaee wrote:
> This patch addresses cache description in the `aarch64_max_tcg_initfn`
> function for cpu=max. It introduces three layers of caches and modifies
> the cache description registers accordingly.
> 
> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> Signed-off-by: Alireza Sanaee <alireza.sanaee@huawei.com>
> ---
>   target/arm/tcg/cpu64.c | 13 +++++++++++++
>   1 file changed, 13 insertions(+)
> 
> diff --git a/target/arm/tcg/cpu64.c b/target/arm/tcg/cpu64.c
> index 35cddbafa4..bf1372ecdf 100644
> --- a/target/arm/tcg/cpu64.c
> +++ b/target/arm/tcg/cpu64.c
> @@ -1093,6 +1093,19 @@ void aarch64_max_tcg_initfn(Object *obj)
>       uint64_t t;
>       uint32_t u;
>   
> +    /*
> +     * Expanded cache set
> +     */

Can't make sense of this comment. I think it can be confused with anything
related to "Expanded cache index" (FEAT_CCIDX), which is a format not being
used to set the caches below, so maybe remove it?


> +    SET_IDREG(isar, CLIDR, 0x8200123); /* 4 4 3 in 3 bit fields */

Please improve the comment on CLIDR fields here if you want to keep it, like you
did below, i.e., stating what is selected for LoUU, LoC, LoUIS, and the type
of caches at L1, L2, and L3, like "Separate", "Unified", "Unified" etc.

Just to confirm, the ICB field is set to "Not disclosed by this mechanism" because
we don't want to bother setting it as we customize/tweak the topology?


> +    /* 64KB L1 dcache */
> +    cpu->ccsidr[0] = make_ccsidr(CCSIDR_FORMAT_LEGACY, 4, 64, 64 * KiB, 7);
> +    /* 64KB L1 icache */
> +    cpu->ccsidr[1] = make_ccsidr(CCSIDR_FORMAT_LEGACY, 4, 64, 64 * KiB, 2);
> +    /* 1MB L2 unified cache */
> +    cpu->ccsidr[2] = make_ccsidr(CCSIDR_FORMAT_LEGACY, 8, 64, 1 * MiB, 7);
> +    /* 2MB L3 unified cache */
> +    cpu->ccsidr[4] = make_ccsidr(CCSIDR_FORMAT_LEGACY, 8, 64, 2 * MiB, 7);
> +
>       /*
>        * Unset ARM_FEATURE_BACKCOMPAT_CNTFRQ, which we would otherwise default
>        * to because we started with aarch64_a57_initfn(). A 'max' CPU might


Cheers,
Gustavo

