<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>SHA_3</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">64</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>SHA_3_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>740b530d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>SHA_3_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>740b530d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>111adaa0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SW</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HSYNC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VSYNC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>GREEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BLUE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CAG</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/B2BCD_Nbit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Decoder_7seg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Keccak_Permutation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Message_Prepare.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Mux_Nx1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SHA3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SHA3_System_Top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SHA_3_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_7seg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/VGA_Top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/VGA_VHDL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/get_sprite_224.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/get_sprite_256.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/get_sprite_384.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/get_sprite_512.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/vga_initials.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SHA_3_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_232b7d89</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/B2BCD_Nbit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Decoder_7seg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Keccak_Permutation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Message_Prepare.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Mux_Nx1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SHA3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SHA3_System_Top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SHA_3_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_7seg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/VGA_Top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/VGA_VHDL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/get_sprite_224.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/get_sprite_256.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/get_sprite_384.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/get_sprite_512.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SHA_3_1.0/src/vga_initials.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SHA_3_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/SHA_3_v1_0/data/SHA_3.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SHA_3_v1_0/data/SHA_3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SHA_3_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SHA_3_v1_0/src/SHA_3.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SHA_3_v1_0/src/SHA_3.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SHA_3_v1_0/src/SHA_3_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SHA_3_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SHA-3 Implementation in VHDL</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SHA_3_v2_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SHA_3_v2.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-05-15T20:00:45Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfc152d_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dc678b_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccf86a4_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1c61b5_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f47272_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa8f11_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c41e3e_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25134e06_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c8a19_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543ee5f0_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a746637_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316c2583_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467aae68_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff25aa6_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145bfc39_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69726c30_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2889ac5f_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2417bef1_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6980b8_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6781f970_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17316dfc_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f9ccc1_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ffa929_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0d7977_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e071212_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14024147_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cced6b_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67dd985a_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3686ea0_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75534ff4_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e4b561_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e6d94f_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a227257_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7576d174_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1beb400c_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56595d76_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d958a_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4646421c_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c8e8a3_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6001c930_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c349d6_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345e2a53_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449412d5_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538a01fc_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d60de0_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de598cd_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee1f7ee_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0525b9_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5f358d_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3841df4b_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2110a745_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a33e9b_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b2542c_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a8fc13_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546e057a_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1d4db7_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd9559d_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6958e23_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f021e7_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbb3572_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359a7b1_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a99e02_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c84d48e_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0ef8fb_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3d47c8_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9d5e89_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac6e627_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4e8bfb_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fc5163_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4a897c_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db76789_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9271067_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ccbdf46_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcde8bd_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ac9ce1_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba29c38_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b840a8f_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166b4de8_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50869c9b_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6879b0dd_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa0f94e_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51239ad4_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f33114_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3fb694_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d3ad4a_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6642c9ce_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6fd691_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce9ec6f_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d26d89_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40deb2d9_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420727fe_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f45fa36_ARCHIVE_LOCATION">c:/Users/kylet/GoogleDrive/Sync/ECE_4304/ip_repo/SHA_3_2.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="88917eeb"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="290bdf60"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="63a33ebd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="fba08ac4"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5c3f5764"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
