
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bd4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000273cc  08009d84  08009d84  00019d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08031150  08031150  00041150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08031158  08031158  00041158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0803115c  0803115c  0004115c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000b0  20000000  08031160  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000500b0  2**0
                  CONTENTS
  8 .bss          000005c8  200000b0  200000b0  000500b0  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000678  20000678  000500b0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000500b0  2**0
                  CONTENTS, READONLY
 11 .debug_info   000267f1  00000000  00000000  000500e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004ccf  00000000  00000000  000768d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001c50  00000000  00000000  0007b5a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000019f0  00000000  00000000  0007d1f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d727  00000000  00000000  0007ebe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00007cfc  00000000  00000000  0008c307  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00094003  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007c84  00000000  00000000  00094080  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009d6c 	.word	0x08009d6c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	08009d6c 	.word	0x08009d6c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__aeabi_d2iz>:
 8000a24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d215      	bcs.n	8000a5a <__aeabi_d2iz+0x36>
 8000a2e:	d511      	bpl.n	8000a54 <__aeabi_d2iz+0x30>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d912      	bls.n	8000a60 <__aeabi_d2iz+0x3c>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d105      	bne.n	8000a6c <__aeabi_d2iz+0x48>
 8000a60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a64:	bf08      	it	eq
 8000a66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_uldivmod>:
 8000a74:	b953      	cbnz	r3, 8000a8c <__aeabi_uldivmod+0x18>
 8000a76:	b94a      	cbnz	r2, 8000a8c <__aeabi_uldivmod+0x18>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bf08      	it	eq
 8000a7c:	2800      	cmpeq	r0, #0
 8000a7e:	bf1c      	itt	ne
 8000a80:	f04f 31ff 	movne.w	r1, #4294967295
 8000a84:	f04f 30ff 	movne.w	r0, #4294967295
 8000a88:	f000 b97a 	b.w	8000d80 <__aeabi_idiv0>
 8000a8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a94:	f000 f806 	bl	8000aa4 <__udivmoddi4>
 8000a98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa0:	b004      	add	sp, #16
 8000aa2:	4770      	bx	lr

08000aa4 <__udivmoddi4>:
 8000aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa8:	468c      	mov	ip, r1
 8000aaa:	460d      	mov	r5, r1
 8000aac:	4604      	mov	r4, r0
 8000aae:	9e08      	ldr	r6, [sp, #32]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d151      	bne.n	8000b58 <__udivmoddi4+0xb4>
 8000ab4:	428a      	cmp	r2, r1
 8000ab6:	4617      	mov	r7, r2
 8000ab8:	d96d      	bls.n	8000b96 <__udivmoddi4+0xf2>
 8000aba:	fab2 fe82 	clz	lr, r2
 8000abe:	f1be 0f00 	cmp.w	lr, #0
 8000ac2:	d00b      	beq.n	8000adc <__udivmoddi4+0x38>
 8000ac4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ac8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000acc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ad0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ad4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ad8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000adc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ae0:	0c25      	lsrs	r5, r4, #16
 8000ae2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ae6:	fa1f f987 	uxth.w	r9, r7
 8000aea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000aee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000af2:	fb08 f309 	mul.w	r3, r8, r9
 8000af6:	42ab      	cmp	r3, r5
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x6c>
 8000afa:	19ed      	adds	r5, r5, r7
 8000afc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b00:	f080 8123 	bcs.w	8000d4a <__udivmoddi4+0x2a6>
 8000b04:	42ab      	cmp	r3, r5
 8000b06:	f240 8120 	bls.w	8000d4a <__udivmoddi4+0x2a6>
 8000b0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b0e:	443d      	add	r5, r7
 8000b10:	1aed      	subs	r5, r5, r3
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b20:	fb00 f909 	mul.w	r9, r0, r9
 8000b24:	45a1      	cmp	r9, r4
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x98>
 8000b28:	19e4      	adds	r4, r4, r7
 8000b2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2e:	f080 810a 	bcs.w	8000d46 <__udivmoddi4+0x2a2>
 8000b32:	45a1      	cmp	r9, r4
 8000b34:	f240 8107 	bls.w	8000d46 <__udivmoddi4+0x2a2>
 8000b38:	3802      	subs	r0, #2
 8000b3a:	443c      	add	r4, r7
 8000b3c:	eba4 0409 	sub.w	r4, r4, r9
 8000b40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b44:	2100      	movs	r1, #0
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d061      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b4e:	2300      	movs	r3, #0
 8000b50:	6034      	str	r4, [r6, #0]
 8000b52:	6073      	str	r3, [r6, #4]
 8000b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	d907      	bls.n	8000b6c <__udivmoddi4+0xc8>
 8000b5c:	2e00      	cmp	r6, #0
 8000b5e:	d054      	beq.n	8000c0a <__udivmoddi4+0x166>
 8000b60:	2100      	movs	r1, #0
 8000b62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b66:	4608      	mov	r0, r1
 8000b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6c:	fab3 f183 	clz	r1, r3
 8000b70:	2900      	cmp	r1, #0
 8000b72:	f040 808e 	bne.w	8000c92 <__udivmoddi4+0x1ee>
 8000b76:	42ab      	cmp	r3, r5
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xdc>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80fa 	bhi.w	8000d74 <__udivmoddi4+0x2d0>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb65 0503 	sbc.w	r5, r5, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	46ac      	mov	ip, r5
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d03f      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	b912      	cbnz	r2, 8000b9e <__udivmoddi4+0xfa>
 8000b98:	2701      	movs	r7, #1
 8000b9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b9e:	fab7 fe87 	clz	lr, r7
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d134      	bne.n	8000c12 <__udivmoddi4+0x16e>
 8000ba8:	1beb      	subs	r3, r5, r7
 8000baa:	0c3a      	lsrs	r2, r7, #16
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000bb6:	0c25      	lsrs	r5, r4, #16
 8000bb8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bc0:	fb0c f308 	mul.w	r3, ip, r8
 8000bc4:	42ab      	cmp	r3, r5
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x134>
 8000bc8:	19ed      	adds	r5, r5, r7
 8000bca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x132>
 8000bd0:	42ab      	cmp	r3, r5
 8000bd2:	f200 80d1 	bhi.w	8000d78 <__udivmoddi4+0x2d4>
 8000bd6:	4680      	mov	r8, r0
 8000bd8:	1aed      	subs	r5, r5, r3
 8000bda:	b2a3      	uxth	r3, r4
 8000bdc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000be0:	fb02 5510 	mls	r5, r2, r0, r5
 8000be4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000be8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bec:	45a4      	cmp	ip, r4
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x15c>
 8000bf0:	19e4      	adds	r4, r4, r7
 8000bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x15a>
 8000bf8:	45a4      	cmp	ip, r4
 8000bfa:	f200 80b8 	bhi.w	8000d6e <__udivmoddi4+0x2ca>
 8000bfe:	4618      	mov	r0, r3
 8000c00:	eba4 040c 	sub.w	r4, r4, ip
 8000c04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c08:	e79d      	b.n	8000b46 <__udivmoddi4+0xa2>
 8000c0a:	4631      	mov	r1, r6
 8000c0c:	4630      	mov	r0, r6
 8000c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c12:	f1ce 0420 	rsb	r4, lr, #32
 8000c16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c22:	0c3a      	lsrs	r2, r7, #16
 8000c24:	fa25 f404 	lsr.w	r4, r5, r4
 8000c28:	ea48 0803 	orr.w	r8, r8, r3
 8000c2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c34:	fb02 4411 	mls	r4, r2, r1, r4
 8000c38:	fa1f fc87 	uxth.w	ip, r7
 8000c3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c40:	fb01 f30c 	mul.w	r3, r1, ip
 8000c44:	42ab      	cmp	r3, r5
 8000c46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x1bc>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c52:	f080 808a 	bcs.w	8000d6a <__udivmoddi4+0x2c6>
 8000c56:	42ab      	cmp	r3, r5
 8000c58:	f240 8087 	bls.w	8000d6a <__udivmoddi4+0x2c6>
 8000c5c:	3902      	subs	r1, #2
 8000c5e:	443d      	add	r5, r7
 8000c60:	1aeb      	subs	r3, r5, r3
 8000c62:	fa1f f588 	uxth.w	r5, r8
 8000c66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c72:	fb00 f30c 	mul.w	r3, r0, ip
 8000c76:	42ab      	cmp	r3, r5
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x1e6>
 8000c7a:	19ed      	adds	r5, r5, r7
 8000c7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c80:	d26f      	bcs.n	8000d62 <__udivmoddi4+0x2be>
 8000c82:	42ab      	cmp	r3, r5
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0x2be>
 8000c86:	3802      	subs	r0, #2
 8000c88:	443d      	add	r5, r7
 8000c8a:	1aeb      	subs	r3, r5, r3
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	e78f      	b.n	8000bb2 <__udivmoddi4+0x10e>
 8000c92:	f1c1 0720 	rsb	r7, r1, #32
 8000c96:	fa22 f807 	lsr.w	r8, r2, r7
 8000c9a:	408b      	lsls	r3, r1
 8000c9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000ca0:	ea48 0303 	orr.w	r3, r8, r3
 8000ca4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ca8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cac:	40fd      	lsrs	r5, r7
 8000cae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000cb2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000cb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000cba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cbe:	fa1f f883 	uxth.w	r8, r3
 8000cc2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cc6:	fb09 f408 	mul.w	r4, r9, r8
 8000cca:	42ac      	cmp	r4, r5
 8000ccc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x244>
 8000cd6:	18ed      	adds	r5, r5, r3
 8000cd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cdc:	d243      	bcs.n	8000d66 <__udivmoddi4+0x2c2>
 8000cde:	42ac      	cmp	r4, r5
 8000ce0:	d941      	bls.n	8000d66 <__udivmoddi4+0x2c2>
 8000ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce6:	441d      	add	r5, r3
 8000ce8:	1b2d      	subs	r5, r5, r4
 8000cea:	fa1f fe8e 	uxth.w	lr, lr
 8000cee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cf2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cf6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cfa:	fb00 f808 	mul.w	r8, r0, r8
 8000cfe:	45a0      	cmp	r8, r4
 8000d00:	d907      	bls.n	8000d12 <__udivmoddi4+0x26e>
 8000d02:	18e4      	adds	r4, r4, r3
 8000d04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d08:	d229      	bcs.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0a:	45a0      	cmp	r8, r4
 8000d0c:	d927      	bls.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0e:	3802      	subs	r0, #2
 8000d10:	441c      	add	r4, r3
 8000d12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d16:	eba4 0408 	sub.w	r4, r4, r8
 8000d1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1e:	454c      	cmp	r4, r9
 8000d20:	46c6      	mov	lr, r8
 8000d22:	464d      	mov	r5, r9
 8000d24:	d315      	bcc.n	8000d52 <__udivmoddi4+0x2ae>
 8000d26:	d012      	beq.n	8000d4e <__udivmoddi4+0x2aa>
 8000d28:	b156      	cbz	r6, 8000d40 <__udivmoddi4+0x29c>
 8000d2a:	ebba 030e 	subs.w	r3, sl, lr
 8000d2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d32:	fa04 f707 	lsl.w	r7, r4, r7
 8000d36:	40cb      	lsrs	r3, r1
 8000d38:	431f      	orrs	r7, r3
 8000d3a:	40cc      	lsrs	r4, r1
 8000d3c:	6037      	str	r7, [r6, #0]
 8000d3e:	6074      	str	r4, [r6, #4]
 8000d40:	2100      	movs	r1, #0
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	4618      	mov	r0, r3
 8000d48:	e6f8      	b.n	8000b3c <__udivmoddi4+0x98>
 8000d4a:	4690      	mov	r8, r2
 8000d4c:	e6e0      	b.n	8000b10 <__udivmoddi4+0x6c>
 8000d4e:	45c2      	cmp	sl, r8
 8000d50:	d2ea      	bcs.n	8000d28 <__udivmoddi4+0x284>
 8000d52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d56:	eb69 0503 	sbc.w	r5, r9, r3
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	e7e4      	b.n	8000d28 <__udivmoddi4+0x284>
 8000d5e:	4628      	mov	r0, r5
 8000d60:	e7d7      	b.n	8000d12 <__udivmoddi4+0x26e>
 8000d62:	4640      	mov	r0, r8
 8000d64:	e791      	b.n	8000c8a <__udivmoddi4+0x1e6>
 8000d66:	4681      	mov	r9, r0
 8000d68:	e7be      	b.n	8000ce8 <__udivmoddi4+0x244>
 8000d6a:	4601      	mov	r1, r0
 8000d6c:	e778      	b.n	8000c60 <__udivmoddi4+0x1bc>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	443c      	add	r4, r7
 8000d72:	e745      	b.n	8000c00 <__udivmoddi4+0x15c>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e708      	b.n	8000b8a <__udivmoddi4+0xe6>
 8000d78:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7c:	443d      	add	r5, r7
 8000d7e:	e72b      	b.n	8000bd8 <__udivmoddi4+0x134>

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000d88:	f000 fa5c 	bl	8001244 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8000d8c:	20ca      	movs	r0, #202	; 0xca
 8000d8e:	f000 f95d 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8000d92:	20c3      	movs	r0, #195	; 0xc3
 8000d94:	f000 f967 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8000d98:	2008      	movs	r0, #8
 8000d9a:	f000 f964 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8000d9e:	2050      	movs	r0, #80	; 0x50
 8000da0:	f000 f961 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8000da4:	20cf      	movs	r0, #207	; 0xcf
 8000da6:	f000 f951 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000daa:	2000      	movs	r0, #0
 8000dac:	f000 f95b 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8000db0:	20c1      	movs	r0, #193	; 0xc1
 8000db2:	f000 f958 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8000db6:	2030      	movs	r0, #48	; 0x30
 8000db8:	f000 f955 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8000dbc:	20ed      	movs	r0, #237	; 0xed
 8000dbe:	f000 f945 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8000dc2:	2064      	movs	r0, #100	; 0x64
 8000dc4:	f000 f94f 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8000dc8:	2003      	movs	r0, #3
 8000dca:	f000 f94c 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8000dce:	2012      	movs	r0, #18
 8000dd0:	f000 f949 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8000dd4:	2081      	movs	r0, #129	; 0x81
 8000dd6:	f000 f946 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8000dda:	20e8      	movs	r0, #232	; 0xe8
 8000ddc:	f000 f936 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8000de0:	2085      	movs	r0, #133	; 0x85
 8000de2:	f000 f940 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f000 f93d 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000dec:	2078      	movs	r0, #120	; 0x78
 8000dee:	f000 f93a 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8000df2:	20cb      	movs	r0, #203	; 0xcb
 8000df4:	f000 f92a 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8000df8:	2039      	movs	r0, #57	; 0x39
 8000dfa:	f000 f934 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8000dfe:	202c      	movs	r0, #44	; 0x2c
 8000e00:	f000 f931 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000e04:	2000      	movs	r0, #0
 8000e06:	f000 f92e 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8000e0a:	2034      	movs	r0, #52	; 0x34
 8000e0c:	f000 f92b 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8000e10:	2002      	movs	r0, #2
 8000e12:	f000 f928 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8000e16:	20f7      	movs	r0, #247	; 0xf7
 8000e18:	f000 f918 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8000e1c:	2020      	movs	r0, #32
 8000e1e:	f000 f922 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8000e22:	20ea      	movs	r0, #234	; 0xea
 8000e24:	f000 f912 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000e28:	2000      	movs	r0, #0
 8000e2a:	f000 f91c 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000e2e:	2000      	movs	r0, #0
 8000e30:	f000 f919 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8000e34:	20b1      	movs	r0, #177	; 0xb1
 8000e36:	f000 f909 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f000 f913 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000e40:	201b      	movs	r0, #27
 8000e42:	f000 f910 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8000e46:	20b6      	movs	r0, #182	; 0xb6
 8000e48:	f000 f900 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8000e4c:	200a      	movs	r0, #10
 8000e4e:	f000 f90a 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8000e52:	20a2      	movs	r0, #162	; 0xa2
 8000e54:	f000 f907 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8000e58:	20c0      	movs	r0, #192	; 0xc0
 8000e5a:	f000 f8f7 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8000e5e:	2010      	movs	r0, #16
 8000e60:	f000 f901 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8000e64:	20c1      	movs	r0, #193	; 0xc1
 8000e66:	f000 f8f1 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8000e6a:	2010      	movs	r0, #16
 8000e6c:	f000 f8fb 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8000e70:	20c5      	movs	r0, #197	; 0xc5
 8000e72:	f000 f8eb 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8000e76:	2045      	movs	r0, #69	; 0x45
 8000e78:	f000 f8f5 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8000e7c:	2015      	movs	r0, #21
 8000e7e:	f000 f8f2 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8000e82:	20c7      	movs	r0, #199	; 0xc7
 8000e84:	f000 f8e2 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8000e88:	2090      	movs	r0, #144	; 0x90
 8000e8a:	f000 f8ec 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8000e8e:	2036      	movs	r0, #54	; 0x36
 8000e90:	f000 f8dc 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8000e94:	20c8      	movs	r0, #200	; 0xc8
 8000e96:	f000 f8e6 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8000e9a:	20f2      	movs	r0, #242	; 0xf2
 8000e9c:	f000 f8d6 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	f000 f8e0 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8000ea6:	20b0      	movs	r0, #176	; 0xb0
 8000ea8:	f000 f8d0 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8000eac:	20c2      	movs	r0, #194	; 0xc2
 8000eae:	f000 f8da 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8000eb2:	20b6      	movs	r0, #182	; 0xb6
 8000eb4:	f000 f8ca 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8000eb8:	200a      	movs	r0, #10
 8000eba:	f000 f8d4 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8000ebe:	20a7      	movs	r0, #167	; 0xa7
 8000ec0:	f000 f8d1 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8000ec4:	2027      	movs	r0, #39	; 0x27
 8000ec6:	f000 f8ce 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8000eca:	2004      	movs	r0, #4
 8000ecc:	f000 f8cb 	bl	8001066 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8000ed0:	202a      	movs	r0, #42	; 0x2a
 8000ed2:	f000 f8bb 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f000 f8c5 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000edc:	2000      	movs	r0, #0
 8000ede:	f000 f8c2 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f000 f8bf 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8000ee8:	20ef      	movs	r0, #239	; 0xef
 8000eea:	f000 f8bc 	bl	8001066 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8000eee:	202b      	movs	r0, #43	; 0x2b
 8000ef0:	f000 f8ac 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f000 f8b6 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000efa:	2000      	movs	r0, #0
 8000efc:	f000 f8b3 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8000f00:	2001      	movs	r0, #1
 8000f02:	f000 f8b0 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8000f06:	203f      	movs	r0, #63	; 0x3f
 8000f08:	f000 f8ad 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8000f0c:	20f6      	movs	r0, #246	; 0xf6
 8000f0e:	f000 f89d 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8000f12:	2001      	movs	r0, #1
 8000f14:	f000 f8a7 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f000 f8a4 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8000f1e:	2006      	movs	r0, #6
 8000f20:	f000 f8a1 	bl	8001066 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8000f24:	202c      	movs	r0, #44	; 0x2c
 8000f26:	f000 f891 	bl	800104c <ili9341_WriteReg>
  LCD_Delay(200);
 8000f2a:	20c8      	movs	r0, #200	; 0xc8
 8000f2c:	f000 fa78 	bl	8001420 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8000f30:	2026      	movs	r0, #38	; 0x26
 8000f32:	f000 f88b 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8000f36:	2001      	movs	r0, #1
 8000f38:	f000 f895 	bl	8001066 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8000f3c:	20e0      	movs	r0, #224	; 0xe0
 8000f3e:	f000 f885 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8000f42:	200f      	movs	r0, #15
 8000f44:	f000 f88f 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8000f48:	2029      	movs	r0, #41	; 0x29
 8000f4a:	f000 f88c 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8000f4e:	2024      	movs	r0, #36	; 0x24
 8000f50:	f000 f889 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8000f54:	200c      	movs	r0, #12
 8000f56:	f000 f886 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8000f5a:	200e      	movs	r0, #14
 8000f5c:	f000 f883 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8000f60:	2009      	movs	r0, #9
 8000f62:	f000 f880 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8000f66:	204e      	movs	r0, #78	; 0x4e
 8000f68:	f000 f87d 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000f6c:	2078      	movs	r0, #120	; 0x78
 8000f6e:	f000 f87a 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8000f72:	203c      	movs	r0, #60	; 0x3c
 8000f74:	f000 f877 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8000f78:	2009      	movs	r0, #9
 8000f7a:	f000 f874 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8000f7e:	2013      	movs	r0, #19
 8000f80:	f000 f871 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8000f84:	2005      	movs	r0, #5
 8000f86:	f000 f86e 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8000f8a:	2017      	movs	r0, #23
 8000f8c:	f000 f86b 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000f90:	2011      	movs	r0, #17
 8000f92:	f000 f868 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f000 f865 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8000f9c:	20e1      	movs	r0, #225	; 0xe1
 8000f9e:	f000 f855 	bl	800104c <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 f85f 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8000fa8:	2016      	movs	r0, #22
 8000faa:	f000 f85c 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000fae:	201b      	movs	r0, #27
 8000fb0:	f000 f859 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8000fb4:	2004      	movs	r0, #4
 8000fb6:	f000 f856 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000fba:	2011      	movs	r0, #17
 8000fbc:	f000 f853 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8000fc0:	2007      	movs	r0, #7
 8000fc2:	f000 f850 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8000fc6:	2031      	movs	r0, #49	; 0x31
 8000fc8:	f000 f84d 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8000fcc:	2033      	movs	r0, #51	; 0x33
 8000fce:	f000 f84a 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8000fd2:	2042      	movs	r0, #66	; 0x42
 8000fd4:	f000 f847 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8000fd8:	2005      	movs	r0, #5
 8000fda:	f000 f844 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8000fde:	200c      	movs	r0, #12
 8000fe0:	f000 f841 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8000fe4:	200a      	movs	r0, #10
 8000fe6:	f000 f83e 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8000fea:	2028      	movs	r0, #40	; 0x28
 8000fec:	f000 f83b 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8000ff0:	202f      	movs	r0, #47	; 0x2f
 8000ff2:	f000 f838 	bl	8001066 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8000ff6:	200f      	movs	r0, #15
 8000ff8:	f000 f835 	bl	8001066 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8000ffc:	2011      	movs	r0, #17
 8000ffe:	f000 f825 	bl	800104c <ili9341_WriteReg>
  LCD_Delay(200);
 8001002:	20c8      	movs	r0, #200	; 0xc8
 8001004:	f000 fa0c 	bl	8001420 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001008:	2029      	movs	r0, #41	; 0x29
 800100a:	f000 f81f 	bl	800104c <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 800100e:	202c      	movs	r0, #44	; 0x2c
 8001010:	f000 f81c 	bl	800104c <ili9341_WriteReg>
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}

08001018 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800101c:	f000 f912 	bl	8001244 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001020:	2103      	movs	r1, #3
 8001022:	20d3      	movs	r0, #211	; 0xd3
 8001024:	f000 f82c 	bl	8001080 <ili9341_ReadData>
 8001028:	4603      	mov	r3, r0
 800102a:	b29b      	uxth	r3, r3
}
 800102c:	4618      	mov	r0, r3
 800102e:	bd80      	pop	{r7, pc}

08001030 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001034:	2029      	movs	r0, #41	; 0x29
 8001036:	f000 f809 	bl	800104c <ili9341_WriteReg>
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}

0800103e <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001042:	2028      	movs	r0, #40	; 0x28
 8001044:	f000 f802 	bl	800104c <ili9341_WriteReg>
}
 8001048:	bf00      	nop
 800104a:	bd80      	pop	{r7, pc}

0800104c <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4618      	mov	r0, r3
 800105a:	f000 f98d 	bl	8001378 <LCD_IO_WriteReg>
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	4603      	mov	r3, r0
 800106e:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001070:	88fb      	ldrh	r3, [r7, #6]
 8001072:	4618      	mov	r0, r3
 8001074:	f000 f95e 	bl	8001334 <LCD_IO_WriteData>
}
 8001078:	bf00      	nop
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	460a      	mov	r2, r1
 800108a:	80fb      	strh	r3, [r7, #6]
 800108c:	4613      	mov	r3, r2
 800108e:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001090:	797a      	ldrb	r2, [r7, #5]
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	4611      	mov	r1, r2
 8001096:	4618      	mov	r0, r3
 8001098:	f000 f990 	bl	80013bc <LCD_IO_ReadData>
 800109c:	4603      	mov	r3, r0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80010a6:	b480      	push	{r7}
 80010a8:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80010aa:	23f0      	movs	r3, #240	; 0xf0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80010b6:	b480      	push	{r7}
 80010b8:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80010ba:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80010be:	4618      	mov	r0, r3
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80010cc:	4819      	ldr	r0, [pc, #100]	; (8001134 <SPIx_Init+0x6c>)
 80010ce:	f004 fd5d 	bl	8005b8c <HAL_SPI_GetState>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d12b      	bne.n	8001130 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80010d8:	4b16      	ldr	r3, [pc, #88]	; (8001134 <SPIx_Init+0x6c>)
 80010da:	4a17      	ldr	r2, [pc, #92]	; (8001138 <SPIx_Init+0x70>)
 80010dc:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80010de:	4b15      	ldr	r3, [pc, #84]	; (8001134 <SPIx_Init+0x6c>)
 80010e0:	2218      	movs	r2, #24
 80010e2:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <SPIx_Init+0x6c>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80010ea:	4b12      	ldr	r3, [pc, #72]	; (8001134 <SPIx_Init+0x6c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80010f0:	4b10      	ldr	r3, [pc, #64]	; (8001134 <SPIx_Init+0x6c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80010f6:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <SPIx_Init+0x6c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80010fc:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <SPIx_Init+0x6c>)
 80010fe:	2207      	movs	r2, #7
 8001100:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <SPIx_Init+0x6c>)
 8001104:	2200      	movs	r2, #0
 8001106:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <SPIx_Init+0x6c>)
 800110a:	2200      	movs	r2, #0
 800110c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <SPIx_Init+0x6c>)
 8001110:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001114:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001116:	4b07      	ldr	r3, [pc, #28]	; (8001134 <SPIx_Init+0x6c>)
 8001118:	2200      	movs	r2, #0
 800111a:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <SPIx_Init+0x6c>)
 800111e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001122:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8001124:	4803      	ldr	r0, [pc, #12]	; (8001134 <SPIx_Init+0x6c>)
 8001126:	f000 f853 	bl	80011d0 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800112a:	4802      	ldr	r0, [pc, #8]	; (8001134 <SPIx_Init+0x6c>)
 800112c:	f004 f8cb 	bl	80052c6 <HAL_SPI_Init>
  } 
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200000cc 	.word	0x200000cc
 8001138:	40015000 	.word	0x40015000

0800113c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001146:	2300      	movs	r3, #0
 8001148:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	b29a      	uxth	r2, r3
 800114e:	4b09      	ldr	r3, [pc, #36]	; (8001174 <SPIx_Read+0x38>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f107 0108 	add.w	r1, r7, #8
 8001156:	4808      	ldr	r0, [pc, #32]	; (8001178 <SPIx_Read+0x3c>)
 8001158:	f004 fa72 	bl	8005640 <HAL_SPI_Receive>
 800115c:	4603      	mov	r3, r0
 800115e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001166:	f000 f827 	bl	80011b8 <SPIx_Error>
  }
  
  return readvalue;
 800116a:	68bb      	ldr	r3, [r7, #8]
}
 800116c:	4618      	mov	r0, r3
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000040 	.word	0x20000040
 8001178:	200000cc 	.word	0x200000cc

0800117c <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001186:	2300      	movs	r3, #0
 8001188:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <SPIx_Write+0x34>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	1db9      	adds	r1, r7, #6
 8001190:	2201      	movs	r2, #1
 8001192:	4808      	ldr	r0, [pc, #32]	; (80011b4 <SPIx_Write+0x38>)
 8001194:	f004 f922 	bl	80053dc <HAL_SPI_Transmit>
 8001198:	4603      	mov	r3, r0
 800119a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80011a2:	f000 f809 	bl	80011b8 <SPIx_Error>
  }
}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000040 	.word	0x20000040
 80011b4:	200000cc 	.word	0x200000cc

080011b8 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80011bc:	4803      	ldr	r0, [pc, #12]	; (80011cc <SPIx_Error+0x14>)
 80011be:	f004 f8e5 	bl	800538c <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80011c2:	f7ff ff81 	bl	80010c8 <SPIx_Init>
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200000cc 	.word	0x200000cc

080011d0 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	; 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	4a17      	ldr	r2, [pc, #92]	; (800123c <SPIx_MspInit+0x6c>)
 80011de:	4b17      	ldr	r3, [pc, #92]	; (800123c <SPIx_MspInit+0x6c>)
 80011e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80011e6:	6453      	str	r3, [r2, #68]	; 0x44
 80011e8:	4b14      	ldr	r3, [pc, #80]	; (800123c <SPIx_MspInit+0x6c>)
 80011ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	4a10      	ldr	r2, [pc, #64]	; (800123c <SPIx_MspInit+0x6c>)
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <SPIx_MspInit+0x6c>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f043 0320 	orr.w	r3, r3, #32
 8001202:	6313      	str	r3, [r2, #48]	; 0x30
 8001204:	4b0d      	ldr	r3, [pc, #52]	; (800123c <SPIx_MspInit+0x6c>)
 8001206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001208:	f003 0320 	and.w	r3, r3, #32
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001210:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001216:	2302      	movs	r3, #2
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800121a:	2302      	movs	r3, #2
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800121e:	2301      	movs	r3, #1
 8001220:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001222:	2305      	movs	r3, #5
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	4804      	ldr	r0, [pc, #16]	; (8001240 <SPIx_MspInit+0x70>)
 800122e:	f002 f965 	bl	80034fc <HAL_GPIO_Init>
}
 8001232:	bf00      	nop
 8001234:	3728      	adds	r7, #40	; 0x28
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	40021400 	.word	0x40021400

08001244 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800124a:	4b36      	ldr	r3, [pc, #216]	; (8001324 <LCD_IO_Init+0xe0>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d164      	bne.n	800131c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8001252:	4b34      	ldr	r3, [pc, #208]	; (8001324 <LCD_IO_Init+0xe0>)
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	4a32      	ldr	r2, [pc, #200]	; (8001328 <LCD_IO_Init+0xe4>)
 800125e:	4b32      	ldr	r3, [pc, #200]	; (8001328 <LCD_IO_Init+0xe4>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	f043 0308 	orr.w	r3, r3, #8
 8001266:	6313      	str	r3, [r2, #48]	; 0x30
 8001268:	4b2f      	ldr	r3, [pc, #188]	; (8001328 <LCD_IO_Init+0xe4>)
 800126a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126c:	f003 0308 	and.w	r3, r3, #8
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001274:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001278:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800127a:	2301      	movs	r3, #1
 800127c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001282:	2302      	movs	r3, #2
 8001284:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	4619      	mov	r1, r3
 800128c:	4827      	ldr	r0, [pc, #156]	; (800132c <LCD_IO_Init+0xe8>)
 800128e:	f002 f935 	bl	80034fc <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	4a24      	ldr	r2, [pc, #144]	; (8001328 <LCD_IO_Init+0xe4>)
 8001298:	4b23      	ldr	r3, [pc, #140]	; (8001328 <LCD_IO_Init+0xe4>)
 800129a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129c:	f043 0308 	orr.w	r3, r3, #8
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <LCD_IO_Init+0xe4>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80012ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80012b4:	2301      	movs	r3, #1
 80012b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80012bc:	2302      	movs	r3, #2
 80012be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	4619      	mov	r1, r3
 80012c6:	4819      	ldr	r0, [pc, #100]	; (800132c <LCD_IO_Init+0xe8>)
 80012c8:	f002 f918 	bl	80034fc <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80012cc:	2300      	movs	r3, #0
 80012ce:	603b      	str	r3, [r7, #0]
 80012d0:	4a15      	ldr	r2, [pc, #84]	; (8001328 <LCD_IO_Init+0xe4>)
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <LCD_IO_Init+0xe4>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	f043 0304 	orr.w	r3, r3, #4
 80012da:	6313      	str	r3, [r2, #48]	; 0x30
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <LCD_IO_Init+0xe4>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	603b      	str	r3, [r7, #0]
 80012e6:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80012e8:	2304      	movs	r3, #4
 80012ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80012ec:	2301      	movs	r3, #1
 80012ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80012f4:	2302      	movs	r3, #2
 80012f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	4619      	mov	r1, r3
 80012fe:	480c      	ldr	r0, [pc, #48]	; (8001330 <LCD_IO_Init+0xec>)
 8001300:	f002 f8fc 	bl	80034fc <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001304:	2200      	movs	r2, #0
 8001306:	2104      	movs	r1, #4
 8001308:	4809      	ldr	r0, [pc, #36]	; (8001330 <LCD_IO_Init+0xec>)
 800130a:	f002 fbad 	bl	8003a68 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800130e:	2201      	movs	r2, #1
 8001310:	2104      	movs	r1, #4
 8001312:	4807      	ldr	r0, [pc, #28]	; (8001330 <LCD_IO_Init+0xec>)
 8001314:	f002 fba8 	bl	8003a68 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8001318:	f7ff fed6 	bl	80010c8 <SPIx_Init>
  }
}
 800131c:	bf00      	nop
 800131e:	3720      	adds	r7, #32
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000124 	.word	0x20000124
 8001328:	40023800 	.word	0x40023800
 800132c:	40020c00 	.word	0x40020c00
 8001330:	40020800 	.word	0x40020800

08001334 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800133e:	2201      	movs	r2, #1
 8001340:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001344:	480a      	ldr	r0, [pc, #40]	; (8001370 <LCD_IO_WriteData+0x3c>)
 8001346:	f002 fb8f 	bl	8003a68 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 800134a:	2200      	movs	r2, #0
 800134c:	2104      	movs	r1, #4
 800134e:	4809      	ldr	r0, [pc, #36]	; (8001374 <LCD_IO_WriteData+0x40>)
 8001350:	f002 fb8a 	bl	8003a68 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001354:	88fb      	ldrh	r3, [r7, #6]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff ff10 	bl	800117c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800135c:	2201      	movs	r2, #1
 800135e:	2104      	movs	r1, #4
 8001360:	4804      	ldr	r0, [pc, #16]	; (8001374 <LCD_IO_WriteData+0x40>)
 8001362:	f002 fb81 	bl	8003a68 <HAL_GPIO_WritePin>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40020c00 	.word	0x40020c00
 8001374:	40020800 	.word	0x40020800

08001378 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001382:	2200      	movs	r2, #0
 8001384:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001388:	480a      	ldr	r0, [pc, #40]	; (80013b4 <LCD_IO_WriteReg+0x3c>)
 800138a:	f002 fb6d 	bl	8003a68 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800138e:	2200      	movs	r2, #0
 8001390:	2104      	movs	r1, #4
 8001392:	4809      	ldr	r0, [pc, #36]	; (80013b8 <LCD_IO_WriteReg+0x40>)
 8001394:	f002 fb68 	bl	8003a68 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	b29b      	uxth	r3, r3
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff feed 	bl	800117c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80013a2:	2201      	movs	r2, #1
 80013a4:	2104      	movs	r1, #4
 80013a6:	4804      	ldr	r0, [pc, #16]	; (80013b8 <LCD_IO_WriteReg+0x40>)
 80013a8:	f002 fb5e 	bl	8003a68 <HAL_GPIO_WritePin>
}
 80013ac:	bf00      	nop
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40020c00 	.word	0x40020c00
 80013b8:	40020800 	.word	0x40020800

080013bc <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	460a      	mov	r2, r1
 80013c6:	80fb      	strh	r3, [r7, #6]
 80013c8:	4613      	mov	r3, r2
 80013ca:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 80013d0:	2200      	movs	r2, #0
 80013d2:	2104      	movs	r1, #4
 80013d4:	4810      	ldr	r0, [pc, #64]	; (8001418 <LCD_IO_ReadData+0x5c>)
 80013d6:	f002 fb47 	bl	8003a68 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80013da:	2200      	movs	r2, #0
 80013dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013e0:	480e      	ldr	r0, [pc, #56]	; (800141c <LCD_IO_ReadData+0x60>)
 80013e2:	f002 fb41 	bl	8003a68 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff fec7 	bl	800117c <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 80013ee:	797b      	ldrb	r3, [r7, #5]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff fea3 	bl	800113c <SPIx_Read>
 80013f6:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80013f8:	2201      	movs	r2, #1
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	4807      	ldr	r0, [pc, #28]	; (800141c <LCD_IO_ReadData+0x60>)
 8001400:	f002 fb32 	bl	8003a68 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001404:	2201      	movs	r2, #1
 8001406:	2104      	movs	r1, #4
 8001408:	4803      	ldr	r0, [pc, #12]	; (8001418 <LCD_IO_ReadData+0x5c>)
 800140a:	f002 fb2d 	bl	8003a68 <HAL_GPIO_WritePin>
  
  return readvalue;
 800140e:	68fb      	ldr	r3, [r7, #12]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40020800 	.word	0x40020800
 800141c:	40020c00 	.word	0x40020c00

08001420 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f001 f9ef 	bl	800280c <HAL_Delay>
  //wait_ms(Delay);
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 800143c:	4b2d      	ldr	r3, [pc, #180]	; (80014f4 <BSP_LCD_Init+0xbc>)
 800143e:	4a2e      	ldr	r2, [pc, #184]	; (80014f8 <BSP_LCD_Init+0xc0>)
 8001440:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8001442:	4b2c      	ldr	r3, [pc, #176]	; (80014f4 <BSP_LCD_Init+0xbc>)
 8001444:	2209      	movs	r2, #9
 8001446:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8001448:	4b2a      	ldr	r3, [pc, #168]	; (80014f4 <BSP_LCD_Init+0xbc>)
 800144a:	2201      	movs	r2, #1
 800144c:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800144e:	4b29      	ldr	r3, [pc, #164]	; (80014f4 <BSP_LCD_Init+0xbc>)
 8001450:	221d      	movs	r2, #29
 8001452:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001454:	4b27      	ldr	r3, [pc, #156]	; (80014f4 <BSP_LCD_Init+0xbc>)
 8001456:	2203      	movs	r2, #3
 8001458:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800145a:	4b26      	ldr	r3, [pc, #152]	; (80014f4 <BSP_LCD_Init+0xbc>)
 800145c:	f240 120d 	movw	r2, #269	; 0x10d
 8001460:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8001462:	4b24      	ldr	r3, [pc, #144]	; (80014f4 <BSP_LCD_Init+0xbc>)
 8001464:	f240 1243 	movw	r2, #323	; 0x143
 8001468:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 800146a:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <BSP_LCD_Init+0xbc>)
 800146c:	f240 1217 	movw	r2, #279	; 0x117
 8001470:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8001472:	4b20      	ldr	r3, [pc, #128]	; (80014f4 <BSP_LCD_Init+0xbc>)
 8001474:	f240 1247 	movw	r2, #327	; 0x147
 8001478:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 800147a:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <BSP_LCD_Init+0xbc>)
 800147c:	2200      	movs	r2, #0
 800147e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8001482:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <BSP_LCD_Init+0xbc>)
 8001484:	2200      	movs	r2, #0
 8001486:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 800148a:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <BSP_LCD_Init+0xbc>)
 800148c:	2200      	movs	r2, #0
 800148e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001492:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <BSP_LCD_Init+0xc4>)
 8001494:	2208      	movs	r2, #8
 8001496:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <BSP_LCD_Init+0xc4>)
 800149a:	22c0      	movs	r2, #192	; 0xc0
 800149c:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800149e:	4b17      	ldr	r3, [pc, #92]	; (80014fc <BSP_LCD_Init+0xc4>)
 80014a0:	2204      	movs	r2, #4
 80014a2:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80014a4:	4b15      	ldr	r3, [pc, #84]	; (80014fc <BSP_LCD_Init+0xc4>)
 80014a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014aa:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80014ac:	4813      	ldr	r0, [pc, #76]	; (80014fc <BSP_LCD_Init+0xc4>)
 80014ae:	f003 fce7 	bl	8004e80 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80014b2:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <BSP_LCD_Init+0xbc>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80014b8:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <BSP_LCD_Init+0xbc>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80014be:	4b0d      	ldr	r3, [pc, #52]	; (80014f4 <BSP_LCD_Init+0xbc>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <BSP_LCD_Init+0xbc>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80014ca:	f000 fd61 	bl	8001f90 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80014ce:	4809      	ldr	r0, [pc, #36]	; (80014f4 <BSP_LCD_Init+0xbc>)
 80014d0:	f002 fc88 	bl	8003de4 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80014d4:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <BSP_LCD_Init+0xc8>)
 80014d6:	4a0b      	ldr	r2, [pc, #44]	; (8001504 <BSP_LCD_Init+0xcc>)
 80014d8:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <BSP_LCD_Init+0xc8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80014e2:	f000 ff87 	bl	80023f4 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80014e6:	4808      	ldr	r0, [pc, #32]	; (8001508 <BSP_LCD_Init+0xd0>)
 80014e8:	f000 f8b4 	bl	8001654 <BSP_LCD_SetFont>

  return LCD_OK;
 80014ec:	2300      	movs	r3, #0
}  
 80014ee:	4618      	mov	r0, r3
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000284 	.word	0x20000284
 80014f8:	40016800 	.word	0x40016800
 80014fc:	20000168 	.word	0x20000168
 8001500:	2000032c 	.word	0x2000032c
 8001504:	20000000 	.word	0x20000000
 8001508:	20000038 	.word	0x20000038

0800150c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8001510:	4b03      	ldr	r3, [pc, #12]	; (8001520 <BSP_LCD_GetXSize+0x14>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001516:	4798      	blx	r3
 8001518:	4603      	mov	r3, r0
}
 800151a:	4618      	mov	r0, r3
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	2000032c 	.word	0x2000032c

08001524 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8001528:	4b03      	ldr	r3, [pc, #12]	; (8001538 <BSP_LCD_GetYSize+0x14>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800152e:	4798      	blx	r3
 8001530:	4603      	mov	r3, r0
}
 8001532:	4618      	mov	r0, r3
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2000032c 	.word	0x2000032c

0800153c <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 800153c:	b580      	push	{r7, lr}
 800153e:	b090      	sub	sp, #64	; 0x40
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	6039      	str	r1, [r7, #0]
 8001546:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800154c:	f7ff ffde 	bl	800150c <BSP_LCD_GetXSize>
 8001550:	4603      	mov	r3, r0
 8001552:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001558:	f7ff ffe4 	bl	8001524 <BSP_LCD_GetYSize>
 800155c:	4603      	mov	r3, r0
 800155e:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001560:	2300      	movs	r3, #0
 8001562:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001568:	23ff      	movs	r3, #255	; 0xff
 800156a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001582:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001586:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001588:	2307      	movs	r3, #7
 800158a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 800158c:	f7ff ffbe 	bl	800150c <BSP_LCD_GetXSize>
 8001590:	4603      	mov	r3, r0
 8001592:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001594:	f7ff ffc6 	bl	8001524 <BSP_LCD_GetYSize>
 8001598:	4603      	mov	r3, r0
 800159a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 800159c:	88fa      	ldrh	r2, [r7, #6]
 800159e:	f107 030c 	add.w	r3, r7, #12
 80015a2:	4619      	mov	r1, r3
 80015a4:	4814      	ldr	r0, [pc, #80]	; (80015f8 <BSP_LCD_LayerDefaultInit+0xbc>)
 80015a6:	f002 fdaf 	bl	8004108 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80015aa:	88fa      	ldrh	r2, [r7, #6]
 80015ac:	4913      	ldr	r1, [pc, #76]	; (80015fc <BSP_LCD_LayerDefaultInit+0xc0>)
 80015ae:	4613      	mov	r3, r2
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	4413      	add	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	440b      	add	r3, r1
 80015b8:	3304      	adds	r3, #4
 80015ba:	f04f 32ff 	mov.w	r2, #4294967295
 80015be:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80015c0:	88fa      	ldrh	r2, [r7, #6]
 80015c2:	490e      	ldr	r1, [pc, #56]	; (80015fc <BSP_LCD_LayerDefaultInit+0xc0>)
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	3308      	adds	r3, #8
 80015d0:	4a0b      	ldr	r2, [pc, #44]	; (8001600 <BSP_LCD_LayerDefaultInit+0xc4>)
 80015d2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80015d4:	88fa      	ldrh	r2, [r7, #6]
 80015d6:	4909      	ldr	r1, [pc, #36]	; (80015fc <BSP_LCD_LayerDefaultInit+0xc0>)
 80015d8:	4613      	mov	r3, r2
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	4413      	add	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	440b      	add	r3, r1
 80015e2:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80015e6:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80015e8:	4803      	ldr	r0, [pc, #12]	; (80015f8 <BSP_LCD_LayerDefaultInit+0xbc>)
 80015ea:	f002 fdcb 	bl	8004184 <HAL_LTDC_EnableDither>
}
 80015ee:	bf00      	nop
 80015f0:	3740      	adds	r7, #64	; 0x40
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000284 	.word	0x20000284
 80015fc:	2000019c 	.word	0x2000019c
 8001600:	20000038 	.word	0x20000038

08001604 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 800160c:	4a04      	ldr	r2, [pc, #16]	; (8001620 <BSP_LCD_SelectLayer+0x1c>)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6013      	str	r3, [r2, #0]
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20000198 	.word	0x20000198

08001624 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 800162c:	4b07      	ldr	r3, [pc, #28]	; (800164c <BSP_LCD_SetTextColor+0x28>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	4907      	ldr	r1, [pc, #28]	; (8001650 <BSP_LCD_SetTextColor+0x2c>)
 8001632:	4613      	mov	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	440b      	add	r3, r1
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	601a      	str	r2, [r3, #0]
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	20000198 	.word	0x20000198
 8001650:	2000019c 	.word	0x2000019c

08001654 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <BSP_LCD_SetFont+0x2c>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4908      	ldr	r1, [pc, #32]	; (8001684 <BSP_LCD_SetFont+0x30>)
 8001662:	4613      	mov	r3, r2
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	4413      	add	r3, r2
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	440b      	add	r3, r1
 800166c:	3308      	adds	r3, #8
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	601a      	str	r2, [r3, #0]
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	20000198 	.word	0x20000198
 8001684:	2000019c 	.word	0x2000019c

08001688 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 800168c:	4b07      	ldr	r3, [pc, #28]	; (80016ac <BSP_LCD_GetFont+0x24>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4907      	ldr	r1, [pc, #28]	; (80016b0 <BSP_LCD_GetFont+0x28>)
 8001692:	4613      	mov	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	4413      	add	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	440b      	add	r3, r1
 800169c:	3308      	adds	r3, #8
 800169e:	681b      	ldr	r3, [r3, #0]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000198 	.word	0x20000198
 80016b0:	2000019c 	.word	0x2000019c

080016b4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80016b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af02      	add	r7, sp, #8
 80016ba:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80016bc:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <BSP_LCD_Clear+0x48>)
 80016be:	681c      	ldr	r4, [r3, #0]
 80016c0:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <BSP_LCD_Clear+0x48>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a0e      	ldr	r2, [pc, #56]	; (8001700 <BSP_LCD_Clear+0x4c>)
 80016c6:	2134      	movs	r1, #52	; 0x34
 80016c8:	fb01 f303 	mul.w	r3, r1, r3
 80016cc:	4413      	add	r3, r2
 80016ce:	335c      	adds	r3, #92	; 0x5c
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	461d      	mov	r5, r3
 80016d4:	f7ff ff1a 	bl	800150c <BSP_LCD_GetXSize>
 80016d8:	4606      	mov	r6, r0
 80016da:	f7ff ff23 	bl	8001524 <BSP_LCD_GetYSize>
 80016de:	4602      	mov	r2, r0
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	2300      	movs	r3, #0
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	4613      	mov	r3, r2
 80016ea:	4632      	mov	r2, r6
 80016ec:	4629      	mov	r1, r5
 80016ee:	4620      	mov	r0, r4
 80016f0:	f000 fe04 	bl	80022fc <FillBuffer>
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016fc:	20000198 	.word	0x20000198
 8001700:	20000284 	.word	0x20000284

08001704 <BSP_LCD_ClearStringLine>:
/**
  * @brief  Clears the selected line.
  * @param  Line: the line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t colorbackup = DrawProp[ActiveLayer].TextColor;
 800170c:	4b2d      	ldr	r3, [pc, #180]	; (80017c4 <BSP_LCD_ClearStringLine+0xc0>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	492d      	ldr	r1, [pc, #180]	; (80017c8 <BSP_LCD_ClearStringLine+0xc4>)
 8001712:	4613      	mov	r3, r2
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	4413      	add	r3, r2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	440b      	add	r3, r1
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	60fb      	str	r3, [r7, #12]
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;
 8001720:	4b28      	ldr	r3, [pc, #160]	; (80017c4 <BSP_LCD_ClearStringLine+0xc0>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b27      	ldr	r3, [pc, #156]	; (80017c4 <BSP_LCD_ClearStringLine+0xc0>)
 8001726:	6819      	ldr	r1, [r3, #0]
 8001728:	4827      	ldr	r0, [pc, #156]	; (80017c8 <BSP_LCD_ClearStringLine+0xc4>)
 800172a:	460b      	mov	r3, r1
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	440b      	add	r3, r1
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4403      	add	r3, r0
 8001734:	3304      	adds	r3, #4
 8001736:	6819      	ldr	r1, [r3, #0]
 8001738:	4823      	ldr	r0, [pc, #140]	; (80017c8 <BSP_LCD_ClearStringLine+0xc4>)
 800173a:	4613      	mov	r3, r2
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	4413      	add	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4403      	add	r3, r0
 8001744:	6019      	str	r1, [r3, #0]

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8001746:	4b1f      	ldr	r3, [pc, #124]	; (80017c4 <BSP_LCD_ClearStringLine+0xc0>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	491f      	ldr	r1, [pc, #124]	; (80017c8 <BSP_LCD_ClearStringLine+0xc4>)
 800174c:	4613      	mov	r3, r2
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	4413      	add	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	440b      	add	r3, r1
 8001756:	3308      	adds	r3, #8
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	88da      	ldrh	r2, [r3, #6]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	b29b      	uxth	r3, r3
 8001760:	fb12 f303 	smulbb	r3, r2, r3
 8001764:	b29c      	uxth	r4, r3
 8001766:	f7ff fed1 	bl	800150c <BSP_LCD_GetXSize>
 800176a:	4603      	mov	r3, r0
 800176c:	b298      	uxth	r0, r3
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <BSP_LCD_ClearStringLine+0xc0>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	4915      	ldr	r1, [pc, #84]	; (80017c8 <BSP_LCD_ClearStringLine+0xc4>)
 8001774:	4613      	mov	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	4413      	add	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	3308      	adds	r3, #8
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	88db      	ldrh	r3, [r3, #6]
 8001784:	4602      	mov	r2, r0
 8001786:	4621      	mov	r1, r4
 8001788:	2000      	movs	r0, #0
 800178a:	f000 faf7 	bl	8001d7c <BSP_LCD_FillRect>
  
  DrawProp[ActiveLayer].TextColor = colorbackup;
 800178e:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <BSP_LCD_ClearStringLine+0xc0>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	490d      	ldr	r1, [pc, #52]	; (80017c8 <BSP_LCD_ClearStringLine+0xc4>)
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	440b      	add	r3, r1
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	601a      	str	r2, [r3, #0]
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);  
 80017a2:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <BSP_LCD_ClearStringLine+0xc0>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	4908      	ldr	r1, [pc, #32]	; (80017c8 <BSP_LCD_ClearStringLine+0xc4>)
 80017a8:	4613      	mov	r3, r2
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	4413      	add	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	440b      	add	r3, r1
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff ff35 	bl	8001624 <BSP_LCD_SetTextColor>
}
 80017ba:	bf00      	nop
 80017bc:	3714      	adds	r7, #20
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd90      	pop	{r4, r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000198 	.word	0x20000198
 80017c8:	2000019c 	.word	0x2000019c

080017cc <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80017cc:	b590      	push	{r4, r7, lr}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	80fb      	strh	r3, [r7, #6]
 80017d6:	460b      	mov	r3, r1
 80017d8:	80bb      	strh	r3, [r7, #4]
 80017da:	4613      	mov	r3, r2
 80017dc:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80017de:	4b1b      	ldr	r3, [pc, #108]	; (800184c <BSP_LCD_DisplayChar+0x80>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	491b      	ldr	r1, [pc, #108]	; (8001850 <BSP_LCD_DisplayChar+0x84>)
 80017e4:	4613      	mov	r3, r2
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	3308      	adds	r3, #8
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6819      	ldr	r1, [r3, #0]
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80017fa:	4b14      	ldr	r3, [pc, #80]	; (800184c <BSP_LCD_DisplayChar+0x80>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4c14      	ldr	r4, [pc, #80]	; (8001850 <BSP_LCD_DisplayChar+0x84>)
 8001800:	4613      	mov	r3, r2
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	4413      	add	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4423      	add	r3, r4
 800180a:	3308      	adds	r3, #8
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001810:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001814:	4b0d      	ldr	r3, [pc, #52]	; (800184c <BSP_LCD_DisplayChar+0x80>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4c0d      	ldr	r4, [pc, #52]	; (8001850 <BSP_LCD_DisplayChar+0x84>)
 800181a:	4613      	mov	r3, r2
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	4413      	add	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4423      	add	r3, r4
 8001824:	3308      	adds	r3, #8
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	889b      	ldrh	r3, [r3, #4]
 800182a:	3307      	adds	r3, #7
 800182c:	2b00      	cmp	r3, #0
 800182e:	da00      	bge.n	8001832 <BSP_LCD_DisplayChar+0x66>
 8001830:	3307      	adds	r3, #7
 8001832:	10db      	asrs	r3, r3, #3
 8001834:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001838:	18ca      	adds	r2, r1, r3
 800183a:	88b9      	ldrh	r1, [r7, #4]
 800183c:	88fb      	ldrh	r3, [r7, #6]
 800183e:	4618      	mov	r0, r3
 8001840:	f000 fca2 	bl	8002188 <DrawChar>
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bd90      	pop	{r4, r7, pc}
 800184c:	20000198 	.word	0x20000198
 8001850:	2000019c 	.word	0x2000019c

08001854 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8001854:	b5b0      	push	{r4, r5, r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af00      	add	r7, sp, #0
 800185a:	60ba      	str	r2, [r7, #8]
 800185c:	461a      	mov	r2, r3
 800185e:	4603      	mov	r3, r0
 8001860:	81fb      	strh	r3, [r7, #14]
 8001862:	460b      	mov	r3, r1
 8001864:	81bb      	strh	r3, [r7, #12]
 8001866:	4613      	mov	r3, r2
 8001868:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800186a:	2301      	movs	r3, #1
 800186c:	83fb      	strh	r3, [r7, #30]
 800186e:	2300      	movs	r3, #0
 8001870:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8001872:	2300      	movs	r3, #0
 8001874:	61bb      	str	r3, [r7, #24]
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800187e:	e002      	b.n	8001886 <BSP_LCD_DisplayStringAt+0x32>
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	3301      	adds	r3, #1
 8001884:	61bb      	str	r3, [r7, #24]
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	617a      	str	r2, [r7, #20]
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f6      	bne.n	8001880 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001892:	f7ff fe3b 	bl	800150c <BSP_LCD_GetXSize>
 8001896:	4b4a      	ldr	r3, [pc, #296]	; (80019c0 <BSP_LCD_DisplayStringAt+0x16c>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	494a      	ldr	r1, [pc, #296]	; (80019c4 <BSP_LCD_DisplayStringAt+0x170>)
 800189c:	4613      	mov	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4413      	add	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	440b      	add	r3, r1
 80018a6:	3308      	adds	r3, #8
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	889b      	ldrh	r3, [r3, #4]
 80018ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80018b0:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d01c      	beq.n	80018f2 <BSP_LCD_DisplayStringAt+0x9e>
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	d017      	beq.n	80018ec <BSP_LCD_DisplayStringAt+0x98>
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d12e      	bne.n	800191e <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	1ad1      	subs	r1, r2, r3
 80018c6:	4b3e      	ldr	r3, [pc, #248]	; (80019c0 <BSP_LCD_DisplayStringAt+0x16c>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	483e      	ldr	r0, [pc, #248]	; (80019c4 <BSP_LCD_DisplayStringAt+0x170>)
 80018cc:	4613      	mov	r3, r2
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	4413      	add	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4403      	add	r3, r0
 80018d6:	3308      	adds	r3, #8
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	889b      	ldrh	r3, [r3, #4]
 80018dc:	fb03 f301 	mul.w	r3, r3, r1
 80018e0:	085b      	lsrs	r3, r3, #1
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	89fb      	ldrh	r3, [r7, #14]
 80018e6:	4413      	add	r3, r2
 80018e8:	83fb      	strh	r3, [r7, #30]
      break;
 80018ea:	e01b      	b.n	8001924 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 80018ec:	89fb      	ldrh	r3, [r7, #14]
 80018ee:	83fb      	strh	r3, [r7, #30]
      break;
 80018f0:	e018      	b.n	8001924 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	b299      	uxth	r1, r3
 80018fa:	4b31      	ldr	r3, [pc, #196]	; (80019c0 <BSP_LCD_DisplayStringAt+0x16c>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	4831      	ldr	r0, [pc, #196]	; (80019c4 <BSP_LCD_DisplayStringAt+0x170>)
 8001900:	4613      	mov	r3, r2
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	4413      	add	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4403      	add	r3, r0
 800190a:	3308      	adds	r3, #8
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	889b      	ldrh	r3, [r3, #4]
 8001910:	fb11 f303 	smulbb	r3, r1, r3
 8001914:	b29a      	uxth	r2, r3
 8001916:	89fb      	ldrh	r3, [r7, #14]
 8001918:	4413      	add	r3, r2
 800191a:	83fb      	strh	r3, [r7, #30]
      break;
 800191c:	e002      	b.n	8001924 <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = X;
 800191e:	89fb      	ldrh	r3, [r7, #14]
 8001920:	83fb      	strh	r3, [r7, #30]
      break;
 8001922:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001924:	e01a      	b.n	800195c <BSP_LCD_DisplayStringAt+0x108>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	781a      	ldrb	r2, [r3, #0]
 800192a:	89b9      	ldrh	r1, [r7, #12]
 800192c:	8bfb      	ldrh	r3, [r7, #30]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff ff4c 	bl	80017cc <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001934:	4b22      	ldr	r3, [pc, #136]	; (80019c0 <BSP_LCD_DisplayStringAt+0x16c>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4922      	ldr	r1, [pc, #136]	; (80019c4 <BSP_LCD_DisplayStringAt+0x170>)
 800193a:	4613      	mov	r3, r2
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	4413      	add	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	3308      	adds	r3, #8
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	889a      	ldrh	r2, [r3, #4]
 800194a:	8bfb      	ldrh	r3, [r7, #30]
 800194c:	4413      	add	r3, r2
 800194e:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	3301      	adds	r3, #1
 8001954:	60bb      	str	r3, [r7, #8]
    i++;
 8001956:	8bbb      	ldrh	r3, [r7, #28]
 8001958:	3301      	adds	r3, #1
 800195a:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	bf14      	ite	ne
 8001964:	2301      	movne	r3, #1
 8001966:	2300      	moveq	r3, #0
 8001968:	b2dc      	uxtb	r4, r3
 800196a:	f7ff fdcf 	bl	800150c <BSP_LCD_GetXSize>
 800196e:	4605      	mov	r5, r0
 8001970:	8bb9      	ldrh	r1, [r7, #28]
 8001972:	4b13      	ldr	r3, [pc, #76]	; (80019c0 <BSP_LCD_DisplayStringAt+0x16c>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	4813      	ldr	r0, [pc, #76]	; (80019c4 <BSP_LCD_DisplayStringAt+0x170>)
 8001978:	4613      	mov	r3, r2
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	4413      	add	r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4403      	add	r3, r0
 8001982:	3308      	adds	r3, #8
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	889b      	ldrh	r3, [r3, #4]
 8001988:	fb03 f301 	mul.w	r3, r3, r1
 800198c:	1aeb      	subs	r3, r5, r3
 800198e:	b299      	uxth	r1, r3
 8001990:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <BSP_LCD_DisplayStringAt+0x16c>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	480b      	ldr	r0, [pc, #44]	; (80019c4 <BSP_LCD_DisplayStringAt+0x170>)
 8001996:	4613      	mov	r3, r2
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	4413      	add	r3, r2
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	4403      	add	r3, r0
 80019a0:	3308      	adds	r3, #8
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	889b      	ldrh	r3, [r3, #4]
 80019a6:	4299      	cmp	r1, r3
 80019a8:	bf2c      	ite	cs
 80019aa:	2301      	movcs	r3, #1
 80019ac:	2300      	movcc	r3, #0
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	4023      	ands	r3, r4
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1b6      	bne.n	8001926 <BSP_LCD_DisplayStringAt+0xd2>
  }  
}
 80019b8:	bf00      	nop
 80019ba:	3720      	adds	r7, #32
 80019bc:	46bd      	mov	sp, r7
 80019be:	bdb0      	pop	{r4, r5, r7, pc}
 80019c0:	20000198 	.word	0x20000198
 80019c4:	2000019c 	.word	0x2000019c

080019c8 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 20 char on the LCD.
  * @param  Line: the Line where to display the character shape
  * @param  ptr: pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	6039      	str	r1, [r7, #0]
 80019d2:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 80019d4:	f7ff fe58 	bl	8001688 <BSP_LCD_GetFont>
 80019d8:	4603      	mov	r3, r0
 80019da:	88db      	ldrh	r3, [r3, #6]
 80019dc:	88fa      	ldrh	r2, [r7, #6]
 80019de:	fb12 f303 	smulbb	r3, r2, r3
 80019e2:	b299      	uxth	r1, r3
 80019e4:	2303      	movs	r3, #3
 80019e6:	683a      	ldr	r2, [r7, #0]
 80019e8:	2000      	movs	r0, #0
 80019ea:	f7ff ff33 	bl	8001854 <BSP_LCD_DisplayStringAt>
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80019f8:	b5b0      	push	{r4, r5, r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af02      	add	r7, sp, #8
 80019fe:	4603      	mov	r3, r0
 8001a00:	80fb      	strh	r3, [r7, #6]
 8001a02:	460b      	mov	r3, r1
 8001a04:	80bb      	strh	r3, [r7, #4]
 8001a06:	4613      	mov	r3, r2
 8001a08:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001a0e:	4b16      	ldr	r3, [pc, #88]	; (8001a68 <BSP_LCD_DrawHLine+0x70>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a16      	ldr	r2, [pc, #88]	; (8001a6c <BSP_LCD_DrawHLine+0x74>)
 8001a14:	2134      	movs	r1, #52	; 0x34
 8001a16:	fb01 f303 	mul.w	r3, r1, r3
 8001a1a:	4413      	add	r3, r2
 8001a1c:	335c      	adds	r3, #92	; 0x5c
 8001a1e:	681c      	ldr	r4, [r3, #0]
 8001a20:	f7ff fd74 	bl	800150c <BSP_LCD_GetXSize>
 8001a24:	4602      	mov	r2, r0
 8001a26:	88bb      	ldrh	r3, [r7, #4]
 8001a28:	fb03 f202 	mul.w	r2, r3, r2
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	4413      	add	r3, r2
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	4423      	add	r3, r4
 8001a34:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8001a36:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <BSP_LCD_DrawHLine+0x70>)
 8001a38:	6818      	ldr	r0, [r3, #0]
 8001a3a:	68fc      	ldr	r4, [r7, #12]
 8001a3c:	887d      	ldrh	r5, [r7, #2]
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <BSP_LCD_DrawHLine+0x70>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	490b      	ldr	r1, [pc, #44]	; (8001a70 <BSP_LCD_DrawHLine+0x78>)
 8001a44:	4613      	mov	r3, r2
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	4413      	add	r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	2300      	movs	r3, #0
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2301      	movs	r3, #1
 8001a58:	462a      	mov	r2, r5
 8001a5a:	4621      	mov	r1, r4
 8001a5c:	f000 fc4e 	bl	80022fc <FillBuffer>
}
 8001a60:	bf00      	nop
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bdb0      	pop	{r4, r5, r7, pc}
 8001a68:	20000198 	.word	0x20000198
 8001a6c:	20000284 	.word	0x20000284
 8001a70:	2000019c 	.word	0x2000019c

08001a74 <BSP_LCD_DrawCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001a74:	b590      	push	{r4, r7, lr}
 8001a76:	b087      	sub	sp, #28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	80fb      	strh	r3, [r7, #6]
 8001a7e:	460b      	mov	r3, r1
 8001a80:	80bb      	strh	r3, [r7, #4]
 8001a82:	4613      	mov	r3, r2
 8001a84:	807b      	strh	r3, [r7, #2]
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8001a86:	887b      	ldrh	r3, [r7, #2]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	f1c3 0303 	rsb	r3, r3, #3
 8001a8e:	617b      	str	r3, [r7, #20]
  curx = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8001a94:	887b      	ldrh	r3, [r7, #2]
 8001a96:	60fb      	str	r3, [r7, #12]
  
  while (curx <= cury)
 8001a98:	e0cf      	b.n	8001c3a <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	88fb      	ldrh	r3, [r7, #6]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	b298      	uxth	r0, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	88ba      	ldrh	r2, [r7, #4]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	b29c      	uxth	r4, r3
 8001aae:	4b67      	ldr	r3, [pc, #412]	; (8001c4c <BSP_LCD_DrawCircle+0x1d8>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	4967      	ldr	r1, [pc, #412]	; (8001c50 <BSP_LCD_DrawCircle+0x1dc>)
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	4413      	add	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	440b      	add	r3, r1
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4621      	mov	r1, r4
 8001ac4:	f000 fb3a 	bl	800213c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	88fa      	ldrh	r2, [r7, #6]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	b298      	uxth	r0, r3
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	88ba      	ldrh	r2, [r7, #4]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	b29c      	uxth	r4, r3
 8001adc:	4b5b      	ldr	r3, [pc, #364]	; (8001c4c <BSP_LCD_DrawCircle+0x1d8>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	495b      	ldr	r1, [pc, #364]	; (8001c50 <BSP_LCD_DrawCircle+0x1dc>)
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	4413      	add	r3, r2
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	440b      	add	r3, r1
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	461a      	mov	r2, r3
 8001af0:	4621      	mov	r1, r4
 8001af2:	f000 fb23 	bl	800213c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	b29a      	uxth	r2, r3
 8001afa:	88fb      	ldrh	r3, [r7, #6]
 8001afc:	4413      	add	r3, r2
 8001afe:	b298      	uxth	r0, r3
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	88ba      	ldrh	r2, [r7, #4]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	b29c      	uxth	r4, r3
 8001b0a:	4b50      	ldr	r3, [pc, #320]	; (8001c4c <BSP_LCD_DrawCircle+0x1d8>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	4950      	ldr	r1, [pc, #320]	; (8001c50 <BSP_LCD_DrawCircle+0x1dc>)
 8001b10:	4613      	mov	r3, r2
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	4413      	add	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	440b      	add	r3, r1
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4621      	mov	r1, r4
 8001b20:	f000 fb0c 	bl	800213c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	88fa      	ldrh	r2, [r7, #6]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	b298      	uxth	r0, r3
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	88ba      	ldrh	r2, [r7, #4]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	b29c      	uxth	r4, r3
 8001b38:	4b44      	ldr	r3, [pc, #272]	; (8001c4c <BSP_LCD_DrawCircle+0x1d8>)
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	4944      	ldr	r1, [pc, #272]	; (8001c50 <BSP_LCD_DrawCircle+0x1dc>)
 8001b3e:	4613      	mov	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	440b      	add	r3, r1
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	4621      	mov	r1, r4
 8001b4e:	f000 faf5 	bl	800213c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	4413      	add	r3, r2
 8001b5a:	b298      	uxth	r0, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	88bb      	ldrh	r3, [r7, #4]
 8001b62:	4413      	add	r3, r2
 8001b64:	b29c      	uxth	r4, r3
 8001b66:	4b39      	ldr	r3, [pc, #228]	; (8001c4c <BSP_LCD_DrawCircle+0x1d8>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	4939      	ldr	r1, [pc, #228]	; (8001c50 <BSP_LCD_DrawCircle+0x1dc>)
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	4413      	add	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	440b      	add	r3, r1
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4621      	mov	r1, r4
 8001b7c:	f000 fade 	bl	800213c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	88fa      	ldrh	r2, [r7, #6]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	b298      	uxth	r0, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	88bb      	ldrh	r3, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	b29c      	uxth	r4, r3
 8001b94:	4b2d      	ldr	r3, [pc, #180]	; (8001c4c <BSP_LCD_DrawCircle+0x1d8>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	492d      	ldr	r1, [pc, #180]	; (8001c50 <BSP_LCD_DrawCircle+0x1dc>)
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	4413      	add	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	4621      	mov	r1, r4
 8001baa:	f000 fac7 	bl	800213c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	88fb      	ldrh	r3, [r7, #6]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	b298      	uxth	r0, r3
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	88bb      	ldrh	r3, [r7, #4]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	b29c      	uxth	r4, r3
 8001bc2:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <BSP_LCD_DrawCircle+0x1d8>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	4922      	ldr	r1, [pc, #136]	; (8001c50 <BSP_LCD_DrawCircle+0x1dc>)
 8001bc8:	4613      	mov	r3, r2
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	4413      	add	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	440b      	add	r3, r1
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	4621      	mov	r1, r4
 8001bd8:	f000 fab0 	bl	800213c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	88fa      	ldrh	r2, [r7, #6]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	b298      	uxth	r0, r3
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	88bb      	ldrh	r3, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	b29c      	uxth	r4, r3
 8001bf0:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <BSP_LCD_DrawCircle+0x1d8>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4916      	ldr	r1, [pc, #88]	; (8001c50 <BSP_LCD_DrawCircle+0x1dc>)
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	440b      	add	r3, r1
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	4621      	mov	r1, r4
 8001c06:	f000 fa99 	bl	800213c <BSP_LCD_DrawPixel>

    if (d < 0)
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	da06      	bge.n	8001c1e <BSP_LCD_DrawCircle+0x1aa>
    { 
      d += (curx << 2) + 6;
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	009a      	lsls	r2, r3, #2
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	4413      	add	r3, r2
 8001c18:	3306      	adds	r3, #6
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	e00a      	b.n	8001c34 <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	009a      	lsls	r2, r3, #2
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	4413      	add	r3, r2
 8001c2a:	330a      	adds	r3, #10
 8001c2c:	617b      	str	r3, [r7, #20]
      cury--;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	3b01      	subs	r3, #1
 8001c32:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	3301      	adds	r3, #1
 8001c38:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	f67f af2b 	bls.w	8001a9a <BSP_LCD_DrawCircle+0x26>
  } 
}
 8001c44:	bf00      	nop
 8001c46:	371c      	adds	r7, #28
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd90      	pop	{r4, r7, pc}
 8001c4c:	20000198 	.word	0x20000198
 8001c50:	2000019c 	.word	0x2000019c

08001c54 <BSP_LCD_DrawBitmap>:
  * @param  X: the bmp x position in the LCD
  * @param  Y: the bmp Y position in the LCD
  * @param  pBmp: Bmp picture address in the internal Flash
  */
void BSP_LCD_DrawBitmap(uint32_t X, uint32_t Y, uint8_t *pBmp)
{
 8001c54:	b590      	push	{r4, r7, lr}
 8001c56:	b08b      	sub	sp, #44	; 0x2c
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bitpixel = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	627b      	str	r3, [r7, #36]	; 0x24
 8001c64:	2300      	movs	r3, #0
 8001c66:	61bb      	str	r3, [r7, #24]
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t inputcolormode = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = *(__IO uint16_t *) (pBmp + 10);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	330a      	adds	r3, #10
 8001c78:	881b      	ldrh	r3, [r3, #0]
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	627b      	str	r3, [r7, #36]	; 0x24
  index |= (*(__IO uint16_t *) (pBmp + 12)) << 16;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	330c      	adds	r3, #12
 8001c82:	881b      	ldrh	r3, [r3, #0]
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	041b      	lsls	r3, r3, #16
 8001c88:	461a      	mov	r2, r3
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = *(uint16_t *) (pBmp + 18);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3312      	adds	r3, #18
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	61bb      	str	r3, [r7, #24]
  width |= (*(uint16_t *) (pBmp + 20)) << 16;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3314      	adds	r3, #20
 8001c9c:	881b      	ldrh	r3, [r3, #0]
 8001c9e:	041b      	lsls	r3, r3, #16
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = *(uint16_t *) (pBmp + 22);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3316      	adds	r3, #22
 8001cac:	881b      	ldrh	r3, [r3, #0]
 8001cae:	617b      	str	r3, [r7, #20]
  height |= (*(uint16_t *) (pBmp + 24)) << 16; 
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3318      	adds	r3, #24
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	041b      	lsls	r3, r3, #16
 8001cb8:	461a      	mov	r2, r3
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	617b      	str	r3, [r7, #20]
 
  /* Read bit/pixel */
  bitpixel = *(uint16_t *) (pBmp + 28);   
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	331c      	adds	r3, #28
 8001cc4:	881b      	ldrh	r3, [r3, #0]
 8001cc6:	613b      	str	r3, [r7, #16]
 
  /* Set Address */
  address = LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Y) + X)*(4));
 8001cc8:	4b2a      	ldr	r3, [pc, #168]	; (8001d74 <BSP_LCD_DrawBitmap+0x120>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a2a      	ldr	r2, [pc, #168]	; (8001d78 <BSP_LCD_DrawBitmap+0x124>)
 8001cce:	2134      	movs	r1, #52	; 0x34
 8001cd0:	fb01 f303 	mul.w	r3, r1, r3
 8001cd4:	4413      	add	r3, r2
 8001cd6:	335c      	adds	r3, #92	; 0x5c
 8001cd8:	681c      	ldr	r4, [r3, #0]
 8001cda:	f7ff fc17 	bl	800150c <BSP_LCD_GetXSize>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	fb03 f202 	mul.w	r2, r3, r2
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4413      	add	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4423      	add	r3, r4
 8001cee:	623b      	str	r3, [r7, #32]

  /* Get the Layer pixel format */    
  if ((bitpixel/8) == 4)
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	3b20      	subs	r3, #32
 8001cf4:	2b07      	cmp	r3, #7
 8001cf6:	d802      	bhi.n	8001cfe <BSP_LCD_DrawBitmap+0xaa>
  {
    inputcolormode = CM_ARGB8888;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	61fb      	str	r3, [r7, #28]
 8001cfc:	e008      	b.n	8001d10 <BSP_LCD_DrawBitmap+0xbc>
  }
  else if ((bitpixel/8) == 2)
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	3b10      	subs	r3, #16
 8001d02:	2b07      	cmp	r3, #7
 8001d04:	d802      	bhi.n	8001d0c <BSP_LCD_DrawBitmap+0xb8>
  {
    inputcolormode = CM_RGB565;
 8001d06:	2302      	movs	r3, #2
 8001d08:	61fb      	str	r3, [r7, #28]
 8001d0a:	e001      	b.n	8001d10 <BSP_LCD_DrawBitmap+0xbc>
  }
  else
  {
    inputcolormode = CM_RGB888;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	61fb      	str	r3, [r7, #28]
  }
 
  /* bypass the bitmap header */
  pBmp += (index + (width * (height - 1) * (bitpixel/8)));
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	3b01      	subs	r3, #1
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	08d2      	lsrs	r2, r2, #3
 8001d1e:	fb02 f203 	mul.w	r2, r2, r3
 8001d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d24:	4413      	add	r3, r2
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	607b      	str	r3, [r7, #4]

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d30:	e018      	b.n	8001d64 <BSP_LCD_DrawBitmap+0x110>
  {
  /* Pixel format conversion */
  ConvertLineToARGB8888((uint32_t *)pBmp, (uint32_t *)address, width, inputcolormode);
 8001d32:	6a39      	ldr	r1, [r7, #32]
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f000 fb17 	bl	800236c <ConvertLineToARGB8888>

  /* Increment the source and destination buffers */
  address+=  ((BSP_LCD_GetXSize() - width + width)*4);
 8001d3e:	f7ff fbe5 	bl	800150c <BSP_LCD_GetXSize>
 8001d42:	4603      	mov	r3, r0
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	6a3a      	ldr	r2, [r7, #32]
 8001d48:	4413      	add	r3, r2
 8001d4a:	623b      	str	r3, [r7, #32]
  pBmp -= width*(bitpixel/8);
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	08db      	lsrs	r3, r3, #3
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	fb02 f303 	mul.w	r3, r2, r3
 8001d56:	425b      	negs	r3, r3
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d60:	3301      	adds	r3, #1
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
 8001d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d3e2      	bcc.n	8001d32 <BSP_LCD_DrawBitmap+0xde>
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	372c      	adds	r7, #44	; 0x2c
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd90      	pop	{r4, r7, pc}
 8001d74:	20000198 	.word	0x20000198
 8001d78:	20000284 	.word	0x20000284

08001d7c <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d80:	b086      	sub	sp, #24
 8001d82:	af02      	add	r7, sp, #8
 8001d84:	4604      	mov	r4, r0
 8001d86:	4608      	mov	r0, r1
 8001d88:	4611      	mov	r1, r2
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4623      	mov	r3, r4
 8001d8e:	80fb      	strh	r3, [r7, #6]
 8001d90:	4603      	mov	r3, r0
 8001d92:	80bb      	strh	r3, [r7, #4]
 8001d94:	460b      	mov	r3, r1
 8001d96:	807b      	strh	r3, [r7, #2]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001da0:	4b20      	ldr	r3, [pc, #128]	; (8001e24 <BSP_LCD_FillRect+0xa8>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4920      	ldr	r1, [pc, #128]	; (8001e28 <BSP_LCD_FillRect+0xac>)
 8001da6:	4613      	mov	r3, r2
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	4413      	add	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	440b      	add	r3, r1
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fc36 	bl	8001624 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001db8:	4b1a      	ldr	r3, [pc, #104]	; (8001e24 <BSP_LCD_FillRect+0xa8>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a1b      	ldr	r2, [pc, #108]	; (8001e2c <BSP_LCD_FillRect+0xb0>)
 8001dbe:	2134      	movs	r1, #52	; 0x34
 8001dc0:	fb01 f303 	mul.w	r3, r1, r3
 8001dc4:	4413      	add	r3, r2
 8001dc6:	335c      	adds	r3, #92	; 0x5c
 8001dc8:	681c      	ldr	r4, [r3, #0]
 8001dca:	f7ff fb9f 	bl	800150c <BSP_LCD_GetXSize>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	88bb      	ldrh	r3, [r7, #4]
 8001dd2:	fb03 f202 	mul.w	r2, r3, r2
 8001dd6:	88fb      	ldrh	r3, [r7, #6]
 8001dd8:	4413      	add	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	4423      	add	r3, r4
 8001dde:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8001de0:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <BSP_LCD_FillRect+0xa8>)
 8001de2:	681c      	ldr	r4, [r3, #0]
 8001de4:	68fd      	ldr	r5, [r7, #12]
 8001de6:	887e      	ldrh	r6, [r7, #2]
 8001de8:	f8b7 8000 	ldrh.w	r8, [r7]
 8001dec:	f7ff fb8e 	bl	800150c <BSP_LCD_GetXSize>
 8001df0:	4602      	mov	r2, r0
 8001df2:	887b      	ldrh	r3, [r7, #2]
 8001df4:	1ad1      	subs	r1, r2, r3
 8001df6:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <BSP_LCD_FillRect+0xa8>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	480b      	ldr	r0, [pc, #44]	; (8001e28 <BSP_LCD_FillRect+0xac>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4403      	add	r3, r0
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	9100      	str	r1, [sp, #0]
 8001e0c:	4643      	mov	r3, r8
 8001e0e:	4632      	mov	r2, r6
 8001e10:	4629      	mov	r1, r5
 8001e12:	4620      	mov	r0, r4
 8001e14:	f000 fa72 	bl	80022fc <FillBuffer>
}
 8001e18:	bf00      	nop
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e22:	bf00      	nop
 8001e24:	20000198 	.word	0x20000198
 8001e28:	2000019c 	.word	0x2000019c
 8001e2c:	20000284 	.word	0x20000284

08001e30 <BSP_LCD_FillCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	80fb      	strh	r3, [r7, #6]
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	80bb      	strh	r3, [r7, #4]
 8001e3e:	4613      	mov	r3, r2
 8001e40:	807b      	strh	r3, [r7, #2]
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8001e42:	887b      	ldrh	r3, [r7, #2]
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	f1c3 0303 	rsb	r3, r3, #3
 8001e4a:	617b      	str	r3, [r7, #20]

  curx = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8001e50:	887b      	ldrh	r3, [r7, #2]
 8001e52:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001e54:	4b44      	ldr	r3, [pc, #272]	; (8001f68 <BSP_LCD_FillCircle+0x138>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4944      	ldr	r1, [pc, #272]	; (8001f6c <BSP_LCD_FillCircle+0x13c>)
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	4413      	add	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	440b      	add	r3, r1
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fbdc 	bl	8001624 <BSP_LCD_SetTextColor>

  while (curx <= cury)
 8001e6c:	e061      	b.n	8001f32 <BSP_LCD_FillCircle+0x102>
  {
    if(cury > 0) 
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d021      	beq.n	8001eb8 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	88fa      	ldrh	r2, [r7, #6]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	b298      	uxth	r0, r3
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	88bb      	ldrh	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	b299      	uxth	r1, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	461a      	mov	r2, r3
 8001e92:	f7ff fdb1 	bl	80019f8 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	88fa      	ldrh	r2, [r7, #6]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	b298      	uxth	r0, r3
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	88ba      	ldrh	r2, [r7, #4]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	b299      	uxth	r1, r3
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	f7ff fda0 	bl	80019f8 <BSP_LCD_DrawHLine>
    }

    if(curx > 0) 
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d021      	beq.n	8001f02 <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	88fa      	ldrh	r2, [r7, #6]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	b298      	uxth	r0, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	88ba      	ldrh	r2, [r7, #4]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	b299      	uxth	r1, r3
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	461a      	mov	r2, r3
 8001edc:	f7ff fd8c 	bl	80019f8 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	88fa      	ldrh	r2, [r7, #6]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	b298      	uxth	r0, r3
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	88bb      	ldrh	r3, [r7, #4]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	b299      	uxth	r1, r3
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	461a      	mov	r2, r3
 8001efe:	f7ff fd7b 	bl	80019f8 <BSP_LCD_DrawHLine>
    }
    if (d < 0)
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	da06      	bge.n	8001f16 <BSP_LCD_FillCircle+0xe6>
    { 
      d += (curx << 2) + 6;
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	009a      	lsls	r2, r3, #2
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	4413      	add	r3, r2
 8001f10:	3306      	adds	r3, #6
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	e00a      	b.n	8001f2c <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	009a      	lsls	r2, r3, #2
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	4413      	add	r3, r2
 8001f22:	330a      	adds	r3, #10
 8001f24:	617b      	str	r3, [r7, #20]
      cury--;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d999      	bls.n	8001e6e <BSP_LCD_FillCircle+0x3e>
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <BSP_LCD_FillCircle+0x138>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	490b      	ldr	r1, [pc, #44]	; (8001f6c <BSP_LCD_FillCircle+0x13c>)
 8001f40:	4613      	mov	r3, r2
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	4413      	add	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	440b      	add	r3, r1
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fb69 	bl	8001624 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8001f52:	887a      	ldrh	r2, [r7, #2]
 8001f54:	88b9      	ldrh	r1, [r7, #4]
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff fd8b 	bl	8001a74 <BSP_LCD_DrawCircle>
}
 8001f5e:	bf00      	nop
 8001f60:	3718      	adds	r7, #24
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000198 	.word	0x20000198
 8001f6c:	2000019c 	.word	0x2000019c

08001f70 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8001f74:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <BSP_LCD_DisplayOn+0x1c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8001f7e:	4b03      	ldr	r3, [pc, #12]	; (8001f8c <BSP_LCD_DisplayOn+0x1c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	4798      	blx	r3
  }
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	2000032c 	.word	0x2000032c

08001f90 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08e      	sub	sp, #56	; 0x38
 8001f94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	623b      	str	r3, [r7, #32]
 8001f9a:	4a61      	ldr	r2, [pc, #388]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001f9c:	4b60      	ldr	r3, [pc, #384]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa6:	4b5e      	ldr	r3, [pc, #376]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001faa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001fae:	623b      	str	r3, [r7, #32]
 8001fb0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
 8001fb6:	4a5a      	ldr	r2, [pc, #360]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001fb8:	4b59      	ldr	r3, [pc, #356]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b57      	ldr	r3, [pc, #348]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001fca:	61fb      	str	r3, [r7, #28]
 8001fcc:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61bb      	str	r3, [r7, #24]
 8001fd2:	4a53      	ldr	r2, [pc, #332]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001fd4:	4b52      	ldr	r3, [pc, #328]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b50      	ldr	r3, [pc, #320]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	61bb      	str	r3, [r7, #24]
 8001fe8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
 8001fee:	4a4c      	ldr	r2, [pc, #304]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001ff0:	4b4b      	ldr	r3, [pc, #300]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff4:	f043 0302 	orr.w	r3, r3, #2
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b49      	ldr	r3, [pc, #292]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	4a45      	ldr	r2, [pc, #276]	; (8002120 <BSP_LCD_MspInit+0x190>)
 800200c:	4b44      	ldr	r3, [pc, #272]	; (8002120 <BSP_LCD_MspInit+0x190>)
 800200e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002010:	f043 0304 	orr.w	r3, r3, #4
 8002014:	6313      	str	r3, [r2, #48]	; 0x30
 8002016:	4b42      	ldr	r3, [pc, #264]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	f003 0304 	and.w	r3, r3, #4
 800201e:	613b      	str	r3, [r7, #16]
 8002020:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	4a3e      	ldr	r2, [pc, #248]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8002028:	4b3d      	ldr	r3, [pc, #244]	; (8002120 <BSP_LCD_MspInit+0x190>)
 800202a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202c:	f043 0308 	orr.w	r3, r3, #8
 8002030:	6313      	str	r3, [r2, #48]	; 0x30
 8002032:	4b3b      	ldr	r3, [pc, #236]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	f003 0308 	and.w	r3, r3, #8
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	60bb      	str	r3, [r7, #8]
 8002042:	4a37      	ldr	r2, [pc, #220]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8002044:	4b36      	ldr	r3, [pc, #216]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8002046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002048:	f043 0320 	orr.w	r3, r3, #32
 800204c:	6313      	str	r3, [r2, #48]	; 0x30
 800204e:	4b34      	ldr	r3, [pc, #208]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	f003 0320 	and.w	r3, r3, #32
 8002056:	60bb      	str	r3, [r7, #8]
 8002058:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	607b      	str	r3, [r7, #4]
 800205e:	4a30      	ldr	r2, [pc, #192]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8002060:	4b2f      	ldr	r3, [pc, #188]	; (8002120 <BSP_LCD_MspInit+0x190>)
 8002062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002068:	6313      	str	r3, [r2, #48]	; 0x30
 800206a:	4b2d      	ldr	r3, [pc, #180]	; (8002120 <BSP_LCD_MspInit+0x190>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002076:	f641 0358 	movw	r3, #6232	; 0x1858
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800207c:	2302      	movs	r3, #2
 800207e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002084:	2302      	movs	r3, #2
 8002086:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8002088:	230e      	movs	r3, #14
 800208a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800208c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002090:	4619      	mov	r1, r3
 8002092:	4824      	ldr	r0, [pc, #144]	; (8002124 <BSP_LCD_MspInit+0x194>)
 8002094:	f001 fa32 	bl	80034fc <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002098:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800209c:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800209e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a2:	4619      	mov	r1, r3
 80020a4:	4820      	ldr	r0, [pc, #128]	; (8002128 <BSP_LCD_MspInit+0x198>)
 80020a6:	f001 fa29 	bl	80034fc <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80020aa:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80020ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80020b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b4:	4619      	mov	r1, r3
 80020b6:	481d      	ldr	r0, [pc, #116]	; (800212c <BSP_LCD_MspInit+0x19c>)
 80020b8:	f001 fa20 	bl	80034fc <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80020bc:	2348      	movs	r3, #72	; 0x48
 80020be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80020c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020c4:	4619      	mov	r1, r3
 80020c6:	481a      	ldr	r0, [pc, #104]	; (8002130 <BSP_LCD_MspInit+0x1a0>)
 80020c8:	f001 fa18 	bl	80034fc <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80020cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80020d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d6:	4619      	mov	r1, r3
 80020d8:	4816      	ldr	r0, [pc, #88]	; (8002134 <BSP_LCD_MspInit+0x1a4>)
 80020da:	f001 fa0f 	bl	80034fc <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80020de:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80020e2:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80020e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e8:	4619      	mov	r1, r3
 80020ea:	4813      	ldr	r0, [pc, #76]	; (8002138 <BSP_LCD_MspInit+0x1a8>)
 80020ec:	f001 fa06 	bl	80034fc <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80020f0:	2303      	movs	r3, #3
 80020f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80020f4:	2309      	movs	r3, #9
 80020f6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80020f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020fc:	4619      	mov	r1, r3
 80020fe:	480a      	ldr	r0, [pc, #40]	; (8002128 <BSP_LCD_MspInit+0x198>)
 8002100:	f001 f9fc 	bl	80034fc <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002104:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800210a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800210e:	4619      	mov	r1, r3
 8002110:	4809      	ldr	r0, [pc, #36]	; (8002138 <BSP_LCD_MspInit+0x1a8>)
 8002112:	f001 f9f3 	bl	80034fc <HAL_GPIO_Init>
}
 8002116:	bf00      	nop
 8002118:	3738      	adds	r7, #56	; 0x38
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40023800 	.word	0x40023800
 8002124:	40020000 	.word	0x40020000
 8002128:	40020400 	.word	0x40020400
 800212c:	40020800 	.word	0x40020800
 8002130:	40020c00 	.word	0x40020c00
 8002134:	40021400 	.word	0x40021400
 8002138:	40021800 	.word	0x40021800

0800213c <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800213c:	b5b0      	push	{r4, r5, r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	603a      	str	r2, [r7, #0]
 8002146:	80fb      	strh	r3, [r7, #6]
 8002148:	460b      	mov	r3, r1
 800214a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <BSP_LCD_DrawPixel+0x44>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a0c      	ldr	r2, [pc, #48]	; (8002184 <BSP_LCD_DrawPixel+0x48>)
 8002152:	2134      	movs	r1, #52	; 0x34
 8002154:	fb01 f303 	mul.w	r3, r1, r3
 8002158:	4413      	add	r3, r2
 800215a:	335c      	adds	r3, #92	; 0x5c
 800215c:	681c      	ldr	r4, [r3, #0]
 800215e:	88bd      	ldrh	r5, [r7, #4]
 8002160:	f7ff f9d4 	bl	800150c <BSP_LCD_GetXSize>
 8002164:	4603      	mov	r3, r0
 8002166:	fb03 f205 	mul.w	r2, r3, r5
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	4413      	add	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4423      	add	r3, r4
 8002172:	461a      	mov	r2, r3
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	6013      	str	r3, [r2, #0]
}
 8002178:	bf00      	nop
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bdb0      	pop	{r4, r5, r7, pc}
 8002180:	20000198 	.word	0x20000198
 8002184:	20000284 	.word	0x20000284

08002188 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b088      	sub	sp, #32
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	603a      	str	r2, [r7, #0]
 8002192:	80fb      	strh	r3, [r7, #6]
 8002194:	460b      	mov	r3, r1
 8002196:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	61fb      	str	r3, [r7, #28]
 800219c:	2300      	movs	r3, #0
 800219e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 80021a4:	4b53      	ldr	r3, [pc, #332]	; (80022f4 <DrawChar+0x16c>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4953      	ldr	r1, [pc, #332]	; (80022f8 <DrawChar+0x170>)
 80021aa:	4613      	mov	r3, r2
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	4413      	add	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	3308      	adds	r3, #8
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	88db      	ldrh	r3, [r3, #6]
 80021ba:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80021bc:	4b4d      	ldr	r3, [pc, #308]	; (80022f4 <DrawChar+0x16c>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	494d      	ldr	r1, [pc, #308]	; (80022f8 <DrawChar+0x170>)
 80021c2:	4613      	mov	r3, r2
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	4413      	add	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	440b      	add	r3, r1
 80021cc:	3308      	adds	r3, #8
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	889b      	ldrh	r3, [r3, #4]
 80021d2:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 80021d4:	8a3b      	ldrh	r3, [r7, #16]
 80021d6:	3307      	adds	r3, #7
 80021d8:	2b00      	cmp	r3, #0
 80021da:	da00      	bge.n	80021de <DrawChar+0x56>
 80021dc:	3307      	adds	r3, #7
 80021de:	10db      	asrs	r3, r3, #3
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	8a3b      	ldrh	r3, [r7, #16]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	61fb      	str	r3, [r7, #28]
 80021f2:	e076      	b.n	80022e2 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80021f4:	8a3b      	ldrh	r3, [r7, #16]
 80021f6:	3307      	adds	r3, #7
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	da00      	bge.n	80021fe <DrawChar+0x76>
 80021fc:	3307      	adds	r3, #7
 80021fe:	10db      	asrs	r3, r3, #3
 8002200:	461a      	mov	r2, r3
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	fb03 f302 	mul.w	r3, r3, r2
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	4413      	add	r3, r2
 800220c:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 800220e:	8a3b      	ldrh	r3, [r7, #16]
 8002210:	3307      	adds	r3, #7
 8002212:	2b00      	cmp	r3, #0
 8002214:	da00      	bge.n	8002218 <DrawChar+0x90>
 8002216:	3307      	adds	r3, #7
 8002218:	10db      	asrs	r3, r3, #3
 800221a:	2b01      	cmp	r3, #1
 800221c:	d002      	beq.n	8002224 <DrawChar+0x9c>
 800221e:	2b02      	cmp	r3, #2
 8002220:	d004      	beq.n	800222c <DrawChar+0xa4>
 8002222:	e00c      	b.n	800223e <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	617b      	str	r3, [r7, #20]
      break;
 800222a:	e016      	b.n	800225a <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	021b      	lsls	r3, r3, #8
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	3201      	adds	r2, #1
 8002236:	7812      	ldrb	r2, [r2, #0]
 8002238:	4313      	orrs	r3, r2
 800223a:	617b      	str	r3, [r7, #20]
      break;
 800223c:	e00d      	b.n	800225a <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	041a      	lsls	r2, r3, #16
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	3301      	adds	r3, #1
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	021b      	lsls	r3, r3, #8
 800224c:	4313      	orrs	r3, r2
 800224e:	68ba      	ldr	r2, [r7, #8]
 8002250:	3202      	adds	r2, #2
 8002252:	7812      	ldrb	r2, [r2, #0]
 8002254:	4313      	orrs	r3, r2
 8002256:	617b      	str	r3, [r7, #20]
      break;
 8002258:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
 800225e:	e036      	b.n	80022ce <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002260:	8a3a      	ldrh	r2, [r7, #16]
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	1ad2      	subs	r2, r2, r3
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	4413      	add	r3, r2
 800226a:	3b01      	subs	r3, #1
 800226c:	2201      	movs	r2, #1
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	461a      	mov	r2, r3
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	4013      	ands	r3, r2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d012      	beq.n	80022a2 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	b29a      	uxth	r2, r3
 8002280:	88fb      	ldrh	r3, [r7, #6]
 8002282:	4413      	add	r3, r2
 8002284:	b298      	uxth	r0, r3
 8002286:	4b1b      	ldr	r3, [pc, #108]	; (80022f4 <DrawChar+0x16c>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	491b      	ldr	r1, [pc, #108]	; (80022f8 <DrawChar+0x170>)
 800228c:	4613      	mov	r3, r2
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	88bb      	ldrh	r3, [r7, #4]
 800229a:	4619      	mov	r1, r3
 800229c:	f7ff ff4e 	bl	800213c <BSP_LCD_DrawPixel>
 80022a0:	e012      	b.n	80022c8 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	4413      	add	r3, r2
 80022aa:	b298      	uxth	r0, r3
 80022ac:	4b11      	ldr	r3, [pc, #68]	; (80022f4 <DrawChar+0x16c>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	4911      	ldr	r1, [pc, #68]	; (80022f8 <DrawChar+0x170>)
 80022b2:	4613      	mov	r3, r2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	4413      	add	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	440b      	add	r3, r1
 80022bc:	3304      	adds	r3, #4
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	88bb      	ldrh	r3, [r7, #4]
 80022c2:	4619      	mov	r1, r3
 80022c4:	f7ff ff3a 	bl	800213c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	3301      	adds	r3, #1
 80022cc:	61bb      	str	r3, [r7, #24]
 80022ce:	8a3a      	ldrh	r2, [r7, #16]
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d8c4      	bhi.n	8002260 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 80022d6:	88bb      	ldrh	r3, [r7, #4]
 80022d8:	3301      	adds	r3, #1
 80022da:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	3301      	adds	r3, #1
 80022e0:	61fb      	str	r3, [r7, #28]
 80022e2:	8a7a      	ldrh	r2, [r7, #18]
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d884      	bhi.n	80021f4 <DrawChar+0x6c>
  }
}
 80022ea:	bf00      	nop
 80022ec:	3720      	adds	r7, #32
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000198 	.word	0x20000198
 80022f8:	2000019c 	.word	0x2000019c

080022fc <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af02      	add	r7, sp, #8
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
 8002308:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 800230a:	4b16      	ldr	r3, [pc, #88]	; (8002364 <FillBuffer+0x68>)
 800230c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002310:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002312:	4b14      	ldr	r3, [pc, #80]	; (8002364 <FillBuffer+0x68>)
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8002318:	4a12      	ldr	r2, [pc, #72]	; (8002364 <FillBuffer+0x68>)
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 800231e:	4b11      	ldr	r3, [pc, #68]	; (8002364 <FillBuffer+0x68>)
 8002320:	4a11      	ldr	r2, [pc, #68]	; (8002368 <FillBuffer+0x6c>)
 8002322:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002324:	480f      	ldr	r0, [pc, #60]	; (8002364 <FillBuffer+0x68>)
 8002326:	f000 fd4f 	bl	8002dc8 <HAL_DMA2D_Init>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d115      	bne.n	800235c <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8002330:	68f9      	ldr	r1, [r7, #12]
 8002332:	480c      	ldr	r0, [pc, #48]	; (8002364 <FillBuffer+0x68>)
 8002334:	f000 ffb6 	bl	80032a4 <HAL_DMA2D_ConfigLayer>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10e      	bne.n	800235c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69f9      	ldr	r1, [r7, #28]
 8002348:	4806      	ldr	r0, [pc, #24]	; (8002364 <FillBuffer+0x68>)
 800234a:	f000 fd86 	bl	8002e5a <HAL_DMA2D_Start>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d103      	bne.n	800235c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002354:	210a      	movs	r1, #10
 8002356:	4803      	ldr	r0, [pc, #12]	; (8002364 <FillBuffer+0x68>)
 8002358:	f000 fdaa 	bl	8002eb0 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800235c:	bf00      	nop
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000128 	.word	0x20000128
 8002368:	4002b000 	.word	0x4002b000

0800236c <ConvertLineToARGB8888>:
  * @param  pDst: output color
  * @param  xSize: buffer width
  * @param  ColorMode: input color mode   
  */
static void ConvertLineToARGB8888(void * pSrc, void * pDst, uint32_t xSize, uint32_t ColorMode)
{    
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af02      	add	r7, sp, #8
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  Dma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 800237a:	4b1c      	ldr	r3, [pc, #112]	; (80023ec <ConvertLineToARGB8888+0x80>)
 800237c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002380:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002382:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <ConvertLineToARGB8888+0x80>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = 0;     
 8002388:	4b18      	ldr	r3, [pc, #96]	; (80023ec <ConvertLineToARGB8888+0x80>)
 800238a:	2200      	movs	r2, #0
 800238c:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  Dma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800238e:	4b17      	ldr	r3, [pc, #92]	; (80023ec <ConvertLineToARGB8888+0x80>)
 8002390:	2200      	movs	r2, #0
 8002392:	631a      	str	r2, [r3, #48]	; 0x30
  Dma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8002394:	4b15      	ldr	r3, [pc, #84]	; (80023ec <ConvertLineToARGB8888+0x80>)
 8002396:	22ff      	movs	r2, #255	; 0xff
 8002398:	635a      	str	r2, [r3, #52]	; 0x34
  Dma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 800239a:	4a14      	ldr	r2, [pc, #80]	; (80023ec <ConvertLineToARGB8888+0x80>)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	62d3      	str	r3, [r2, #44]	; 0x2c
  Dma2dHandler.LayerCfg[1].InputOffset = 0;
 80023a0:	4b12      	ldr	r3, [pc, #72]	; (80023ec <ConvertLineToARGB8888+0x80>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	629a      	str	r2, [r3, #40]	; 0x28
  
  Dma2dHandler.Instance = DMA2D; 
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <ConvertLineToARGB8888+0x80>)
 80023a8:	4a11      	ldr	r2, [pc, #68]	; (80023f0 <ConvertLineToARGB8888+0x84>)
 80023aa:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80023ac:	480f      	ldr	r0, [pc, #60]	; (80023ec <ConvertLineToARGB8888+0x80>)
 80023ae:	f000 fd0b 	bl	8002dc8 <HAL_DMA2D_Init>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d115      	bne.n	80023e4 <ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, 1) == HAL_OK) 
 80023b8:	2101      	movs	r1, #1
 80023ba:	480c      	ldr	r0, [pc, #48]	; (80023ec <ConvertLineToARGB8888+0x80>)
 80023bc:	f000 ff72 	bl	80032a4 <HAL_DMA2D_ConfigLayer>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10e      	bne.n	80023e4 <ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 80023c6:	68f9      	ldr	r1, [r7, #12]
 80023c8:	68ba      	ldr	r2, [r7, #8]
 80023ca:	2301      	movs	r3, #1
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4806      	ldr	r0, [pc, #24]	; (80023ec <ConvertLineToARGB8888+0x80>)
 80023d2:	f000 fd42 	bl	8002e5a <HAL_DMA2D_Start>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d103      	bne.n	80023e4 <ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80023dc:	210a      	movs	r1, #10
 80023de:	4803      	ldr	r0, [pc, #12]	; (80023ec <ConvertLineToARGB8888+0x80>)
 80023e0:	f000 fd66 	bl	8002eb0 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80023e4:	bf00      	nop
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000128 	.word	0x20000128
 80023f0:	4002b000 	.word	0x4002b000

080023f4 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80023f8:	4b29      	ldr	r3, [pc, #164]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 80023fa:	4a2a      	ldr	r2, [pc, #168]	; (80024a4 <BSP_SDRAM_Init+0xb0>)
 80023fc:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 80023fe:	4b2a      	ldr	r3, [pc, #168]	; (80024a8 <BSP_SDRAM_Init+0xb4>)
 8002400:	2202      	movs	r2, #2
 8002402:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002404:	4b28      	ldr	r3, [pc, #160]	; (80024a8 <BSP_SDRAM_Init+0xb4>)
 8002406:	2207      	movs	r2, #7
 8002408:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800240a:	4b27      	ldr	r3, [pc, #156]	; (80024a8 <BSP_SDRAM_Init+0xb4>)
 800240c:	2204      	movs	r2, #4
 800240e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002410:	4b25      	ldr	r3, [pc, #148]	; (80024a8 <BSP_SDRAM_Init+0xb4>)
 8002412:	2207      	movs	r2, #7
 8002414:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002416:	4b24      	ldr	r3, [pc, #144]	; (80024a8 <BSP_SDRAM_Init+0xb4>)
 8002418:	2202      	movs	r2, #2
 800241a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 800241c:	4b22      	ldr	r3, [pc, #136]	; (80024a8 <BSP_SDRAM_Init+0xb4>)
 800241e:	2202      	movs	r2, #2
 8002420:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002422:	4b21      	ldr	r3, [pc, #132]	; (80024a8 <BSP_SDRAM_Init+0xb4>)
 8002424:	2202      	movs	r2, #2
 8002426:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002428:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 800242a:	2201      	movs	r2, #1
 800242c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800242e:	4b1c      	ldr	r3, [pc, #112]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 8002430:	2200      	movs	r2, #0
 8002432:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002434:	4b1a      	ldr	r3, [pc, #104]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 8002436:	2204      	movs	r2, #4
 8002438:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800243a:	4b19      	ldr	r3, [pc, #100]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 800243c:	2210      	movs	r2, #16
 800243e:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002440:	4b17      	ldr	r3, [pc, #92]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 8002442:	2240      	movs	r2, #64	; 0x40
 8002444:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002446:	4b16      	ldr	r3, [pc, #88]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 8002448:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800244c:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800244e:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 8002450:	2200      	movs	r2, #0
 8002452:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002454:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 8002456:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800245a:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 800245c:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 800245e:	2200      	movs	r2, #0
 8002460:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002462:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 8002464:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002468:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 800246a:	2100      	movs	r1, #0
 800246c:	480c      	ldr	r0, [pc, #48]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 800246e:	f000 f87f 	bl	8002570 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002472:	490d      	ldr	r1, [pc, #52]	; (80024a8 <BSP_SDRAM_Init+0xb4>)
 8002474:	480a      	ldr	r0, [pc, #40]	; (80024a0 <BSP_SDRAM_Init+0xac>)
 8002476:	f002 fea7 	bl	80051c8 <HAL_SDRAM_Init>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002480:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <BSP_SDRAM_Init+0xb8>)
 8002482:	2201      	movs	r2, #1
 8002484:	701a      	strb	r2, [r3, #0]
 8002486:	e002      	b.n	800248e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002488:	4b08      	ldr	r3, [pc, #32]	; (80024ac <BSP_SDRAM_Init+0xb8>)
 800248a:	2200      	movs	r2, #0
 800248c:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800248e:	f240 506a 	movw	r0, #1386	; 0x56a
 8002492:	f000 f80d 	bl	80024b0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8002496:	4b05      	ldr	r3, [pc, #20]	; (80024ac <BSP_SDRAM_Init+0xb8>)
 8002498:	781b      	ldrb	r3, [r3, #0]
}
 800249a:	4618      	mov	r0, r3
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	200001b4 	.word	0x200001b4
 80024a4:	a0000140 	.word	0xa0000140
 80024a8:	200001e8 	.word	0x200001e8
 80024ac:	20000044 	.word	0x20000044

080024b0 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80024bc:	4b2a      	ldr	r3, [pc, #168]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024be:	2201      	movs	r2, #1
 80024c0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80024c2:	4b29      	ldr	r3, [pc, #164]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024c4:	2208      	movs	r2, #8
 80024c6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80024c8:	4b27      	ldr	r3, [pc, #156]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80024ce:	4b26      	ldr	r3, [pc, #152]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80024d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024d8:	4923      	ldr	r1, [pc, #140]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024da:	4824      	ldr	r0, [pc, #144]	; (800256c <BSP_SDRAM_Initialization_sequence+0xbc>)
 80024dc:	f002 fea8 	bl	8005230 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80024e0:	2001      	movs	r0, #1
 80024e2:	f000 f993 	bl	800280c <HAL_Delay>
  //wait_ms(1);
  
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80024e6:	4b20      	ldr	r3, [pc, #128]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024e8:	2202      	movs	r2, #2
 80024ea:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80024ec:	4b1e      	ldr	r3, [pc, #120]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024ee:	2208      	movs	r2, #8
 80024f0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80024f2:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80024f8:	4b1b      	ldr	r3, [pc, #108]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 80024fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002502:	4919      	ldr	r1, [pc, #100]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002504:	4819      	ldr	r0, [pc, #100]	; (800256c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002506:	f002 fe93 	bl	8005230 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800250a:	4b17      	ldr	r3, [pc, #92]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800250c:	2203      	movs	r2, #3
 800250e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002510:	4b15      	ldr	r3, [pc, #84]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002512:	2208      	movs	r2, #8
 8002514:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002516:	4b14      	ldr	r3, [pc, #80]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002518:	2204      	movs	r2, #4
 800251a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800251c:	4b12      	ldr	r3, [pc, #72]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800251e:	2200      	movs	r2, #0
 8002520:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002522:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002526:	4910      	ldr	r1, [pc, #64]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002528:	4810      	ldr	r0, [pc, #64]	; (800256c <BSP_SDRAM_Initialization_sequence+0xbc>)
 800252a:	f002 fe81 	bl	8005230 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800252e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002532:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002534:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002536:	2204      	movs	r2, #4
 8002538:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800253a:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800253c:	2208      	movs	r2, #8
 800253e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002540:	4b09      	ldr	r3, [pc, #36]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002542:	2201      	movs	r2, #1
 8002544:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	4a07      	ldr	r2, [pc, #28]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800254a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800254c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002550:	4905      	ldr	r1, [pc, #20]	; (8002568 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002552:	4806      	ldr	r0, [pc, #24]	; (800256c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002554:	f002 fe6c 	bl	8005230 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	4804      	ldr	r0, [pc, #16]	; (800256c <BSP_SDRAM_Initialization_sequence+0xbc>)
 800255c:	f002 fe93 	bl	8005286 <HAL_SDRAM_ProgramRefreshRate>
}
 8002560:	bf00      	nop
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	20000204 	.word	0x20000204
 800256c:	200001b4 	.word	0x200001b4

08002570 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b090      	sub	sp, #64	; 0x40
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	f000 80ec 	beq.w	800275a <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002582:	2300      	movs	r3, #0
 8002584:	62bb      	str	r3, [r7, #40]	; 0x28
 8002586:	4a77      	ldr	r2, [pc, #476]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002588:	4b76      	ldr	r3, [pc, #472]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 800258a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6393      	str	r3, [r2, #56]	; 0x38
 8002592:	4b74      	ldr	r3, [pc, #464]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	62bb      	str	r3, [r7, #40]	; 0x28
 800259c:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	627b      	str	r3, [r7, #36]	; 0x24
 80025a2:	4a70      	ldr	r2, [pc, #448]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025a4:	4b6f      	ldr	r3, [pc, #444]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b6d      	ldr	r3, [pc, #436]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025b6:	627b      	str	r3, [r7, #36]	; 0x24
 80025b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	623b      	str	r3, [r7, #32]
 80025be:	4a69      	ldr	r2, [pc, #420]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025c0:	4b68      	ldr	r3, [pc, #416]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c4:	f043 0302 	orr.w	r3, r3, #2
 80025c8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ca:	4b66      	ldr	r3, [pc, #408]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	623b      	str	r3, [r7, #32]
 80025d4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
 80025da:	4a62      	ldr	r2, [pc, #392]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025dc:	4b61      	ldr	r3, [pc, #388]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e0:	f043 0304 	orr.w	r3, r3, #4
 80025e4:	6313      	str	r3, [r2, #48]	; 0x30
 80025e6:	4b5f      	ldr	r3, [pc, #380]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	f003 0304 	and.w	r3, r3, #4
 80025ee:	61fb      	str	r3, [r7, #28]
 80025f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	61bb      	str	r3, [r7, #24]
 80025f6:	4a5b      	ldr	r2, [pc, #364]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025f8:	4b5a      	ldr	r3, [pc, #360]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 80025fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fc:	f043 0308 	orr.w	r3, r3, #8
 8002600:	6313      	str	r3, [r2, #48]	; 0x30
 8002602:	4b58      	ldr	r3, [pc, #352]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	f003 0308 	and.w	r3, r3, #8
 800260a:	61bb      	str	r3, [r7, #24]
 800260c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
 8002612:	4a54      	ldr	r2, [pc, #336]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002614:	4b53      	ldr	r3, [pc, #332]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002618:	f043 0310 	orr.w	r3, r3, #16
 800261c:	6313      	str	r3, [r2, #48]	; 0x30
 800261e:	4b51      	ldr	r3, [pc, #324]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002622:	f003 0310 	and.w	r3, r3, #16
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
 800262e:	4a4d      	ldr	r2, [pc, #308]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002630:	4b4c      	ldr	r3, [pc, #304]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002634:	f043 0320 	orr.w	r3, r3, #32
 8002638:	6313      	str	r3, [r2, #48]	; 0x30
 800263a:	4b4a      	ldr	r3, [pc, #296]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	f003 0320 	and.w	r3, r3, #32
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	4a46      	ldr	r2, [pc, #280]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 800264c:	4b45      	ldr	r3, [pc, #276]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 800264e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002650:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002654:	6313      	str	r3, [r2, #48]	; 0x30
 8002656:	4b43      	ldr	r3, [pc, #268]	; (8002764 <BSP_SDRAM_MspInit+0x1f4>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002662:	2302      	movs	r3, #2
 8002664:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002666:	2302      	movs	r3, #2
 8002668:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800266a:	2300      	movs	r3, #0
 800266c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800266e:	230c      	movs	r3, #12
 8002670:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002672:	2360      	movs	r3, #96	; 0x60
 8002674:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8002676:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800267a:	4619      	mov	r1, r3
 800267c:	483a      	ldr	r0, [pc, #232]	; (8002768 <BSP_SDRAM_MspInit+0x1f8>)
 800267e:	f000 ff3d 	bl	80034fc <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8002682:	2301      	movs	r3, #1
 8002684:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002686:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800268a:	4619      	mov	r1, r3
 800268c:	4837      	ldr	r0, [pc, #220]	; (800276c <BSP_SDRAM_MspInit+0x1fc>)
 800268e:	f000 ff35 	bl	80034fc <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002692:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002696:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002698:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800269c:	4619      	mov	r1, r3
 800269e:	4834      	ldr	r0, [pc, #208]	; (8002770 <BSP_SDRAM_MspInit+0x200>)
 80026a0:	f000 ff2c 	bl	80034fc <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80026a4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80026a8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80026aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026ae:	4619      	mov	r1, r3
 80026b0:	4830      	ldr	r0, [pc, #192]	; (8002774 <BSP_SDRAM_MspInit+0x204>)
 80026b2:	f000 ff23 	bl	80034fc <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80026b6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80026ba:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80026bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026c0:	4619      	mov	r1, r3
 80026c2:	482d      	ldr	r0, [pc, #180]	; (8002778 <BSP_SDRAM_MspInit+0x208>)
 80026c4:	f000 ff1a 	bl	80034fc <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80026c8:	f248 1333 	movw	r3, #33075	; 0x8133
 80026cc:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80026ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026d2:	4619      	mov	r1, r3
 80026d4:	4829      	ldr	r0, [pc, #164]	; (800277c <BSP_SDRAM_MspInit+0x20c>)
 80026d6:	f000 ff11 	bl	80034fc <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80026da:	4b29      	ldr	r3, [pc, #164]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 80026dc:	2200      	movs	r2, #0
 80026de:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80026e0:	4b27      	ldr	r3, [pc, #156]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 80026e2:	2280      	movs	r2, #128	; 0x80
 80026e4:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80026e6:	4b26      	ldr	r3, [pc, #152]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 80026e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ec:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80026ee:	4b24      	ldr	r3, [pc, #144]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 80026f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026f4:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026f6:	4b22      	ldr	r3, [pc, #136]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 80026f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026fc:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80026fe:	4b20      	ldr	r3, [pc, #128]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 8002700:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002704:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8002706:	4b1e      	ldr	r3, [pc, #120]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 8002708:	2200      	movs	r2, #0
 800270a:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 800270c:	4b1c      	ldr	r3, [pc, #112]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 800270e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002712:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002714:	4b1a      	ldr	r3, [pc, #104]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 8002716:	2200      	movs	r2, #0
 8002718:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800271a:	4b19      	ldr	r3, [pc, #100]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 800271c:	2203      	movs	r2, #3
 800271e:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002720:	4b17      	ldr	r3, [pc, #92]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 8002722:	2200      	movs	r2, #0
 8002724:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002726:	4b16      	ldr	r3, [pc, #88]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 8002728:	2200      	movs	r2, #0
 800272a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 800272c:	4b14      	ldr	r3, [pc, #80]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 800272e:	4a15      	ldr	r2, [pc, #84]	; (8002784 <BSP_SDRAM_MspInit+0x214>)
 8002730:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a12      	ldr	r2, [pc, #72]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 8002736:	631a      	str	r2, [r3, #48]	; 0x30
 8002738:	4a11      	ldr	r2, [pc, #68]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 800273e:	4810      	ldr	r0, [pc, #64]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 8002740:	f000 fa34 	bl	8002bac <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8002744:	480e      	ldr	r0, [pc, #56]	; (8002780 <BSP_SDRAM_MspInit+0x210>)
 8002746:	f000 f983 	bl	8002a50 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800274a:	2200      	movs	r2, #0
 800274c:	210f      	movs	r1, #15
 800274e:	2038      	movs	r0, #56	; 0x38
 8002750:	f000 f934 	bl	80029bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002754:	2038      	movs	r0, #56	; 0x38
 8002756:	f000 f94d 	bl	80029f4 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800275a:	bf00      	nop
 800275c:	3740      	adds	r7, #64	; 0x40
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	40023800 	.word	0x40023800
 8002768:	40020400 	.word	0x40020400
 800276c:	40020800 	.word	0x40020800
 8002770:	40020c00 	.word	0x40020c00
 8002774:	40021000 	.word	0x40021000
 8002778:	40021400 	.word	0x40021400
 800277c:	40021800 	.word	0x40021800
 8002780:	20000214 	.word	0x20000214
 8002784:	40026410 	.word	0x40026410

08002788 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800278c:	4a0e      	ldr	r2, [pc, #56]	; (80027c8 <HAL_Init+0x40>)
 800278e:	4b0e      	ldr	r3, [pc, #56]	; (80027c8 <HAL_Init+0x40>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002796:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002798:	4a0b      	ldr	r2, [pc, #44]	; (80027c8 <HAL_Init+0x40>)
 800279a:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <HAL_Init+0x40>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027a4:	4a08      	ldr	r2, [pc, #32]	; (80027c8 <HAL_Init+0x40>)
 80027a6:	4b08      	ldr	r3, [pc, #32]	; (80027c8 <HAL_Init+0x40>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027b0:	2003      	movs	r0, #3
 80027b2:	f000 f8f8 	bl	80029a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027b6:	2000      	movs	r0, #0
 80027b8:	f006 f882 	bl	80088c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027bc:	f006 f858 	bl	8008870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	40023c00 	.word	0x40023c00

080027cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_IncTick+0x20>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	461a      	mov	r2, r3
 80027d6:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <HAL_IncTick+0x24>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4413      	add	r3, r2
 80027dc:	4a04      	ldr	r2, [pc, #16]	; (80027f0 <HAL_IncTick+0x24>)
 80027de:	6013      	str	r3, [r2, #0]
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000045 	.word	0x20000045
 80027f0:	20000330 	.word	0x20000330

080027f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  return uwTick;
 80027f8:	4b03      	ldr	r3, [pc, #12]	; (8002808 <HAL_GetTick+0x14>)
 80027fa:	681b      	ldr	r3, [r3, #0]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	20000330 	.word	0x20000330

0800280c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002814:	f7ff ffee 	bl	80027f4 <HAL_GetTick>
 8002818:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002824:	d005      	beq.n	8002832 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002826:	4b09      	ldr	r3, [pc, #36]	; (800284c <HAL_Delay+0x40>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4413      	add	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002832:	bf00      	nop
 8002834:	f7ff ffde 	bl	80027f4 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	1ad2      	subs	r2, r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	429a      	cmp	r2, r3
 8002842:	d3f7      	bcc.n	8002834 <HAL_Delay+0x28>
  {
  }
}
 8002844:	bf00      	nop
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	20000045 	.word	0x20000045

08002850 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002860:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <__NVIC_SetPriorityGrouping+0x44>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800286c:	4013      	ands	r3, r2
 800286e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002878:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800287c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002880:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002882:	4a04      	ldr	r2, [pc, #16]	; (8002894 <__NVIC_SetPriorityGrouping+0x44>)
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	60d3      	str	r3, [r2, #12]
}
 8002888:	bf00      	nop
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800289c:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <__NVIC_GetPriorityGrouping+0x18>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	0a1b      	lsrs	r3, r3, #8
 80028a2:	f003 0307 	and.w	r3, r3, #7
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	db0b      	blt.n	80028de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028c6:	4909      	ldr	r1, [pc, #36]	; (80028ec <__NVIC_EnableIRQ+0x38>)
 80028c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028cc:	095b      	lsrs	r3, r3, #5
 80028ce:	79fa      	ldrb	r2, [r7, #7]
 80028d0:	f002 021f 	and.w	r2, r2, #31
 80028d4:	2001      	movs	r0, #1
 80028d6:	fa00 f202 	lsl.w	r2, r0, r2
 80028da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	e000e100 	.word	0xe000e100

080028f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002900:	2b00      	cmp	r3, #0
 8002902:	db0a      	blt.n	800291a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002904:	490d      	ldr	r1, [pc, #52]	; (800293c <__NVIC_SetPriority+0x4c>)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	0112      	lsls	r2, r2, #4
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	440b      	add	r3, r1
 8002914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002918:	e00a      	b.n	8002930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291a:	4909      	ldr	r1, [pc, #36]	; (8002940 <__NVIC_SetPriority+0x50>)
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	3b04      	subs	r3, #4
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	b2d2      	uxtb	r2, r2
 8002928:	0112      	lsls	r2, r2, #4
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	440b      	add	r3, r1
 800292e:	761a      	strb	r2, [r3, #24]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	e000e100 	.word	0xe000e100
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	; 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	f1c3 0307 	rsb	r3, r3, #7
 800295e:	2b04      	cmp	r3, #4
 8002960:	bf28      	it	cs
 8002962:	2304      	movcs	r3, #4
 8002964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3304      	adds	r3, #4
 800296a:	2b06      	cmp	r3, #6
 800296c:	d902      	bls.n	8002974 <NVIC_EncodePriority+0x30>
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3b03      	subs	r3, #3
 8002972:	e000      	b.n	8002976 <NVIC_EncodePriority+0x32>
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002978:	2201      	movs	r2, #1
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	1e5a      	subs	r2, r3, #1
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	401a      	ands	r2, r3
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800298a:	2101      	movs	r1, #1
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	fa01 f303 	lsl.w	r3, r1, r3
 8002992:	1e59      	subs	r1, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002998:	4313      	orrs	r3, r2
         );
}
 800299a:	4618      	mov	r0, r3
 800299c:	3724      	adds	r7, #36	; 0x24
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b082      	sub	sp, #8
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff ff4e 	bl	8002850 <__NVIC_SetPriorityGrouping>
}
 80029b4:	bf00      	nop
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	4603      	mov	r3, r0
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
 80029c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029ce:	f7ff ff63 	bl	8002898 <__NVIC_GetPriorityGrouping>
 80029d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	68b9      	ldr	r1, [r7, #8]
 80029d8:	6978      	ldr	r0, [r7, #20]
 80029da:	f7ff ffb3 	bl	8002944 <NVIC_EncodePriority>
 80029de:	4602      	mov	r2, r0
 80029e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029e4:	4611      	mov	r1, r2
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff ff82 	bl	80028f0 <__NVIC_SetPriority>
}
 80029ec:	bf00      	nop
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	4603      	mov	r3, r0
 80029fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ff56 	bl	80028b4 <__NVIC_EnableIRQ>
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e011      	b.n	8002a46 <HAL_CRC_Init+0x36>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	795b      	ldrb	r3, [r3, #5]
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d105      	bne.n	8002a38 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f004 f9ce 	bl	8006dd4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	715a      	strb	r2, [r3, #5]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
	...

08002a50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a5c:	f7ff feca 	bl	80027f4 <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e099      	b.n	8002ba0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2202      	movs	r2, #2
 8002a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	6812      	ldr	r2, [r2, #0]
 8002a84:	6812      	ldr	r2, [r2, #0]
 8002a86:	f022 0201 	bic.w	r2, r2, #1
 8002a8a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a8c:	e00f      	b.n	8002aae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a8e:	f7ff feb1 	bl	80027f4 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b05      	cmp	r3, #5
 8002a9a:	d908      	bls.n	8002aae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e078      	b.n	8002ba0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1e8      	bne.n	8002a8e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	4b38      	ldr	r3, [pc, #224]	; (8002ba8 <HAL_DMA_Init+0x158>)
 8002ac8:	4013      	ands	r3, r2
 8002aca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ada:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ae6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002af2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002afa:	697a      	ldr	r2, [r7, #20]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	2b04      	cmp	r3, #4
 8002b06:	d107      	bne.n	8002b18 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b10:	4313      	orrs	r3, r2
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f023 0307 	bic.w	r3, r3, #7
 8002b2e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d117      	bne.n	8002b72 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00e      	beq.n	8002b72 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 f8bd 	bl	8002cd4 <DMA_CheckFifoParam>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d008      	beq.n	8002b72 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2240      	movs	r2, #64	; 0x40
 8002b64:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e016      	b.n	8002ba0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f874 	bl	8002c68 <DMA_CalcBaseAndBitshift>
 8002b80:	4603      	mov	r3, r0
 8002b82:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b88:	223f      	movs	r2, #63	; 0x3f
 8002b8a:	409a      	lsls	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3718      	adds	r7, #24
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	f010803f 	.word	0xf010803f

08002bac <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e050      	b.n	8002c60 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d101      	bne.n	8002bce <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	e048      	b.n	8002c60 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	6812      	ldr	r2, [r2, #0]
 8002bd6:	6812      	ldr	r2, [r2, #0]
 8002bd8:	f022 0201 	bic.w	r2, r2, #1
 8002bdc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2200      	movs	r2, #0
 8002bec:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2200      	movs	r2, #0
 8002c04:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2221      	movs	r2, #33	; 0x21
 8002c0c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f82a 	bl	8002c68 <DMA_CalcBaseAndBitshift>
 8002c14:	4603      	mov	r3, r0
 8002c16:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c40:	223f      	movs	r2, #63	; 0x3f
 8002c42:	409a      	lsls	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	3b10      	subs	r3, #16
 8002c78:	4a14      	ldr	r2, [pc, #80]	; (8002ccc <DMA_CalcBaseAndBitshift+0x64>)
 8002c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7e:	091b      	lsrs	r3, r3, #4
 8002c80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c82:	4a13      	ldr	r2, [pc, #76]	; (8002cd0 <DMA_CalcBaseAndBitshift+0x68>)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	4413      	add	r3, r2
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2b03      	cmp	r3, #3
 8002c94:	d909      	bls.n	8002caa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c9e:	f023 0303 	bic.w	r3, r3, #3
 8002ca2:	1d1a      	adds	r2, r3, #4
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	659a      	str	r2, [r3, #88]	; 0x58
 8002ca8:	e007      	b.n	8002cba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cb2:	f023 0303 	bic.w	r3, r3, #3
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3714      	adds	r7, #20
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	aaaaaaab 	.word	0xaaaaaaab
 8002cd0:	0800b878 	.word	0x0800b878

08002cd4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d11f      	bne.n	8002d2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	2b03      	cmp	r3, #3
 8002cf2:	d855      	bhi.n	8002da0 <DMA_CheckFifoParam+0xcc>
 8002cf4:	a201      	add	r2, pc, #4	; (adr r2, 8002cfc <DMA_CheckFifoParam+0x28>)
 8002cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfa:	bf00      	nop
 8002cfc:	08002d0d 	.word	0x08002d0d
 8002d00:	08002d1f 	.word	0x08002d1f
 8002d04:	08002d0d 	.word	0x08002d0d
 8002d08:	08002da1 	.word	0x08002da1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d045      	beq.n	8002da4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d1c:	e042      	b.n	8002da4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d22:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d26:	d13f      	bne.n	8002da8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d2c:	e03c      	b.n	8002da8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d36:	d121      	bne.n	8002d7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	2b03      	cmp	r3, #3
 8002d3c:	d836      	bhi.n	8002dac <DMA_CheckFifoParam+0xd8>
 8002d3e:	a201      	add	r2, pc, #4	; (adr r2, 8002d44 <DMA_CheckFifoParam+0x70>)
 8002d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d44:	08002d55 	.word	0x08002d55
 8002d48:	08002d5b 	.word	0x08002d5b
 8002d4c:	08002d55 	.word	0x08002d55
 8002d50:	08002d6d 	.word	0x08002d6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	73fb      	strb	r3, [r7, #15]
      break;
 8002d58:	e02f      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d024      	beq.n	8002db0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d6a:	e021      	b.n	8002db0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d70:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d74:	d11e      	bne.n	8002db4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d7a:	e01b      	b.n	8002db4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d902      	bls.n	8002d88 <DMA_CheckFifoParam+0xb4>
 8002d82:	2b03      	cmp	r3, #3
 8002d84:	d003      	beq.n	8002d8e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d86:	e018      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d8c:	e015      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00e      	beq.n	8002db8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	73fb      	strb	r3, [r7, #15]
      break;
 8002d9e:	e00b      	b.n	8002db8 <DMA_CheckFifoParam+0xe4>
      break;
 8002da0:	bf00      	nop
 8002da2:	e00a      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
      break;
 8002da4:	bf00      	nop
 8002da6:	e008      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
      break;
 8002da8:	bf00      	nop
 8002daa:	e006      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
      break;
 8002dac:	bf00      	nop
 8002dae:	e004      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
      break;
 8002db0:	bf00      	nop
 8002db2:	e002      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
      break;   
 8002db4:	bf00      	nop
 8002db6:	e000      	b.n	8002dba <DMA_CheckFifoParam+0xe6>
      break;
 8002db8:	bf00      	nop
    }
  } 
  
  return status; 
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e03b      	b.n	8002e52 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d106      	bne.n	8002df4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f004 f844 	bl	8006e7c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2202      	movs	r2, #2
 8002df8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6812      	ldr	r2, [r2, #0]
 8002e04:	6812      	ldr	r2, [r2, #0]
 8002e06:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6852      	ldr	r2, [r2, #4]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6812      	ldr	r2, [r2, #0]
 8002e1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e1c:	f022 0107 	bic.w	r1, r2, #7
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6892      	ldr	r2, [r2, #8]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e36:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e3a:	6879      	ldr	r1, [r7, #4]
 8002e3c:	68c9      	ldr	r1, [r1, #12]
 8002e3e:	430b      	orrs	r3, r1
 8002e40:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b086      	sub	sp, #24
 8002e5e:	af02      	add	r7, sp, #8
 8002e60:	60f8      	str	r0, [r7, #12]
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	607a      	str	r2, [r7, #4]
 8002e66:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d101      	bne.n	8002e76 <HAL_DMA2D_Start+0x1c>
 8002e72:	2302      	movs	r3, #2
 8002e74:	e018      	b.n	8002ea8 <HAL_DMA2D_Start+0x4e>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2202      	movs	r2, #2
 8002e82:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	68b9      	ldr	r1, [r7, #8]
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 fa97 	bl	80033c4 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68fa      	ldr	r2, [r7, #12]
 8002e9c:	6812      	ldr	r2, [r2, #0]
 8002e9e:	6812      	ldr	r2, [r2, #0]
 8002ea0:	f042 0201 	orr.w	r2, r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d056      	beq.n	8002f7a <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8002ecc:	f7ff fc92 	bl	80027f4 <HAL_GetTick>
 8002ed0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002ed2:	e04b      	b.n	8002f6c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d023      	beq.n	8002f2e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f003 0320 	and.w	r3, r3, #32
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef4:	f043 0202 	orr.w	r2, r3, #2
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d005      	beq.n	8002f12 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f0a:	f043 0201 	orr.w	r2, r3, #1
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2221      	movs	r2, #33	; 0x21
 8002f18:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2204      	movs	r2, #4
 8002f1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e0a5      	b.n	800307a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f34:	d01a      	beq.n	8002f6c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8002f36:	f7ff fc5d 	bl	80027f4 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	1ad2      	subs	r2, r2, r3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d802      	bhi.n	8002f4c <HAL_DMA2D_PollForTransfer+0x9c>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10f      	bne.n	8002f6c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f50:	f043 0220 	orr.w	r2, r3, #32
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e086      	b.n	800307a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0ac      	beq.n	8002ed4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	69db      	ldr	r3, [r3, #28]
 8002f80:	f003 0320 	and.w	r3, r3, #32
 8002f84:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8c:	f003 0320 	and.w	r3, r3, #32
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d061      	beq.n	8003060 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002f9c:	f7ff fc2a 	bl	80027f4 <HAL_GetTick>
 8002fa0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002fa2:	e056      	b.n	8003052 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d02e      	beq.n	8003014 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f003 0308 	and.w	r3, r3, #8
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d005      	beq.n	8002fcc <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc4:	f043 0204 	orr.w	r2, r3, #4
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 0320 	and.w	r3, r3, #32
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d005      	beq.n	8002fe2 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fda:	f043 0202 	orr.w	r2, r3, #2
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d005      	beq.n	8002ff8 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff0:	f043 0201 	orr.w	r2, r3, #1
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2229      	movs	r2, #41	; 0x29
 8002ffe:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2204      	movs	r2, #4
 8003004:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e032      	b.n	800307a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800301a:	d01a      	beq.n	8003052 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800301c:	f7ff fbea 	bl	80027f4 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	1ad2      	subs	r2, r2, r3
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	429a      	cmp	r2, r3
 800302a:	d802      	bhi.n	8003032 <HAL_DMA2D_PollForTransfer+0x182>
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10f      	bne.n	8003052 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003036:	f043 0220 	orr.w	r2, r3, #32
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2203      	movs	r2, #3
 8003042:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e013      	b.n	800307a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 0310 	and.w	r3, r3, #16
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0a1      	beq.n	8002fa4 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2212      	movs	r2, #18
 8003066:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3718      	adds	r7, #24
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b084      	sub	sp, #16
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d026      	beq.n	80030f2 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d021      	beq.n	80030f2 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	6812      	ldr	r2, [r2, #0]
 80030b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030bc:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c2:	f043 0201 	orr.w	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2201      	movs	r2, #1
 80030d0:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2204      	movs	r2, #4
 80030d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d003      	beq.n	80030f2 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f003 0320 	and.w	r3, r3, #32
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d026      	beq.n	800314a <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d021      	beq.n	800314a <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6812      	ldr	r2, [r2, #0]
 800310e:	6812      	ldr	r2, [r2, #0]
 8003110:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003114:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2220      	movs	r2, #32
 800311c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003122:	f043 0202 	orr.w	r2, r3, #2
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2204      	movs	r2, #4
 800312e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d003      	beq.n	800314a <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	2b00      	cmp	r3, #0
 8003152:	d026      	beq.n	80031a2 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800315a:	2b00      	cmp	r3, #0
 800315c:	d021      	beq.n	80031a2 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	6812      	ldr	r2, [r2, #0]
 8003166:	6812      	ldr	r2, [r2, #0]
 8003168:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800316c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2208      	movs	r2, #8
 8003174:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317a:	f043 0204 	orr.w	r2, r3, #4
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2204      	movs	r2, #4
 8003186:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d013      	beq.n	80031d4 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00e      	beq.n	80031d4 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031c4:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2204      	movs	r2, #4
 80031cc:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 f853 	bl	800327a <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d024      	beq.n	8003228 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d01f      	beq.n	8003228 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6812      	ldr	r2, [r2, #0]
 80031f0:	6812      	ldr	r2, [r2, #0]
 80031f2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80031f6:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2202      	movs	r2, #2
 80031fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d003      	beq.n	8003228 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b00      	cmp	r3, #0
 8003230:	d01f      	beq.n	8003272 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d01a      	beq.n	8003272 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800324a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2210      	movs	r2, #16
 8003252:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 f80e 	bl	800328e <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8003272:	bf00      	nop
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
	...

080032a4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b087      	sub	sp, #28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_DMA2D_ConfigLayer+0x20>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e077      	b.n	80033b4 <HAL_DMA2D_ConfigLayer+0x110>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	3318      	adds	r3, #24
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	041b      	lsls	r3, r3, #16
 80032ea:	4313      	orrs	r3, r2
 80032ec:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80032ee:	4b34      	ldr	r3, [pc, #208]	; (80033c0 <HAL_DMA2D_ConfigLayer+0x11c>)
 80032f0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b0a      	cmp	r3, #10
 80032f8:	d003      	beq.n	8003302 <HAL_DMA2D_ConfigLayer+0x5e>
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	2b09      	cmp	r3, #9
 8003300:	d107      	bne.n	8003312 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	4313      	orrs	r3, r2
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	e005      	b.n	800331e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	061b      	lsls	r3, r3, #24
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	4313      	orrs	r3, r2
 800331c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d11f      	bne.n	8003364 <HAL_DMA2D_ConfigLayer+0xc0>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	43d2      	mvns	r2, r2
 8003332:	4011      	ands	r1, r2
 8003334:	697a      	ldr	r2, [r7, #20]
 8003336:	430a      	orrs	r2, r1
 8003338:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	6812      	ldr	r2, [r2, #0]
 8003342:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	2b0a      	cmp	r3, #10
 800334a:	d003      	beq.n	8003354 <HAL_DMA2D_ConfigLayer+0xb0>
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2b09      	cmp	r3, #9
 8003352:	d126      	bne.n	80033a2 <HAL_DMA2D_ConfigLayer+0xfe>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	693a      	ldr	r2, [r7, #16]
 800335a:	68d2      	ldr	r2, [r2, #12]
 800335c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003360:	629a      	str	r2, [r3, #40]	; 0x28
 8003362:	e01e      	b.n	80033a2 <HAL_DMA2D_ConfigLayer+0xfe>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6812      	ldr	r2, [r2, #0]
 800336c:	69d1      	ldr	r1, [r2, #28]
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	43d2      	mvns	r2, r2
 8003372:	4011      	ands	r1, r2
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	430a      	orrs	r2, r1
 8003378:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	6812      	ldr	r2, [r2, #0]
 8003382:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b0a      	cmp	r3, #10
 800338a:	d003      	beq.n	8003394 <HAL_DMA2D_ConfigLayer+0xf0>
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	2b09      	cmp	r3, #9
 8003392:	d106      	bne.n	80033a2 <HAL_DMA2D_ConfigLayer+0xfe>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	68d2      	ldr	r2, [r2, #12]
 800339c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80033a0:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	371c      	adds	r7, #28
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	ff03000f 	.word	0xff03000f

080033c4 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b08b      	sub	sp, #44	; 0x2c
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	607a      	str	r2, [r7, #4]
 80033d0:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	6812      	ldr	r2, [r2, #0]
 80033da:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80033dc:	f002 4140 	and.w	r1, r2, #3221225472	; 0xc0000000
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	0410      	lsls	r0, r2, #16
 80033e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033e6:	4302      	orrs	r2, r0
 80033e8:	430a      	orrs	r2, r1
 80033ea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80033fc:	d174      	bne.n	80034e8 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003404:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800340c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003414:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	b2db      	uxtb	r3, r3
 800341a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d108      	bne.n	8003436 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	431a      	orrs	r2, r3
 800342a:	6a3b      	ldr	r3, [r7, #32]
 800342c:	431a      	orrs	r2, r3
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	4313      	orrs	r3, r2
 8003432:	627b      	str	r3, [r7, #36]	; 0x24
 8003434:	e053      	b.n	80034de <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d106      	bne.n	800344c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800343e:	69ba      	ldr	r2, [r7, #24]
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	431a      	orrs	r2, r3
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	4313      	orrs	r3, r2
 8003448:	627b      	str	r3, [r7, #36]	; 0x24
 800344a:	e048      	b.n	80034de <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	2b02      	cmp	r3, #2
 8003452:	d111      	bne.n	8003478 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	0cdb      	lsrs	r3, r3, #19
 8003458:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	0a9b      	lsrs	r3, r3, #10
 800345e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	08db      	lsrs	r3, r3, #3
 8003464:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	015a      	lsls	r2, r3, #5
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	02db      	lsls	r3, r3, #11
 800346e:	431a      	orrs	r2, r3
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	4313      	orrs	r3, r2
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
 8003476:	e032      	b.n	80034de <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	2b03      	cmp	r3, #3
 800347e:	d117      	bne.n	80034b0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003480:	6a3b      	ldr	r3, [r7, #32]
 8003482:	0fdb      	lsrs	r3, r3, #31
 8003484:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	0cdb      	lsrs	r3, r3, #19
 800348a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	0adb      	lsrs	r3, r3, #11
 8003490:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	08db      	lsrs	r3, r3, #3
 8003496:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	015a      	lsls	r2, r3, #5
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	029b      	lsls	r3, r3, #10
 80034a0:	431a      	orrs	r2, r3
 80034a2:	6a3b      	ldr	r3, [r7, #32]
 80034a4:	03db      	lsls	r3, r3, #15
 80034a6:	431a      	orrs	r2, r3
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	627b      	str	r3, [r7, #36]	; 0x24
 80034ae:	e016      	b.n	80034de <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80034b0:	6a3b      	ldr	r3, [r7, #32]
 80034b2:	0f1b      	lsrs	r3, r3, #28
 80034b4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	0d1b      	lsrs	r3, r3, #20
 80034ba:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	0b1b      	lsrs	r3, r3, #12
 80034c0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	091b      	lsrs	r3, r3, #4
 80034c6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	011a      	lsls	r2, r3, #4
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	021b      	lsls	r3, r3, #8
 80034d0:	431a      	orrs	r2, r3
 80034d2:	6a3b      	ldr	r3, [r7, #32]
 80034d4:	031b      	lsls	r3, r3, #12
 80034d6:	431a      	orrs	r2, r3
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	4313      	orrs	r3, r2
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e4:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80034e6:	e003      	b.n	80034f0 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68ba      	ldr	r2, [r7, #8]
 80034ee:	60da      	str	r2, [r3, #12]
}
 80034f0:	bf00      	nop
 80034f2:	372c      	adds	r7, #44	; 0x2c
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b089      	sub	sp, #36	; 0x24
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003506:	2300      	movs	r3, #0
 8003508:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800350a:	2300      	movs	r3, #0
 800350c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800350e:	2300      	movs	r3, #0
 8003510:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003512:	2300      	movs	r3, #0
 8003514:	61fb      	str	r3, [r7, #28]
 8003516:	e177      	b.n	8003808 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003518:	2201      	movs	r2, #1
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	4013      	ands	r3, r2
 800352a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800352c:	693a      	ldr	r2, [r7, #16]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	429a      	cmp	r2, r3
 8003532:	f040 8166 	bne.w	8003802 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2b02      	cmp	r3, #2
 800353c:	d003      	beq.n	8003546 <HAL_GPIO_Init+0x4a>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2b12      	cmp	r3, #18
 8003544:	d123      	bne.n	800358e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	08da      	lsrs	r2, r3, #3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	3208      	adds	r2, #8
 800354e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003552:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	220f      	movs	r2, #15
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	43db      	mvns	r3, r3
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	4013      	ands	r3, r2
 8003568:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	691a      	ldr	r2, [r3, #16]
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	4313      	orrs	r3, r2
 800357e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	08da      	lsrs	r2, r3, #3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3208      	adds	r2, #8
 8003588:	69b9      	ldr	r1, [r7, #24]
 800358a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	2203      	movs	r2, #3
 800359a:	fa02 f303 	lsl.w	r3, r2, r3
 800359e:	43db      	mvns	r3, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4013      	ands	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f003 0203 	and.w	r2, r3, #3
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d00b      	beq.n	80035e2 <HAL_GPIO_Init+0xe6>
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d007      	beq.n	80035e2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035d6:	2b11      	cmp	r3, #17
 80035d8:	d003      	beq.n	80035e2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b12      	cmp	r3, #18
 80035e0:	d130      	bne.n	8003644 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	2203      	movs	r2, #3
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43db      	mvns	r3, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4013      	ands	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68da      	ldr	r2, [r3, #12]
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003618:	2201      	movs	r2, #1
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	091b      	lsrs	r3, r3, #4
 800362e:	f003 0201 	and.w	r2, r3, #1
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	4313      	orrs	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	2203      	movs	r2, #3
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	43db      	mvns	r3, r3
 8003656:	69ba      	ldr	r2, [r7, #24]
 8003658:	4013      	ands	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	689a      	ldr	r2, [r3, #8]
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	4313      	orrs	r3, r2
 800366c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367c:	2b00      	cmp	r3, #0
 800367e:	f000 80c0 	beq.w	8003802 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003682:	2300      	movs	r3, #0
 8003684:	60fb      	str	r3, [r7, #12]
 8003686:	4a65      	ldr	r2, [pc, #404]	; (800381c <HAL_GPIO_Init+0x320>)
 8003688:	4b64      	ldr	r3, [pc, #400]	; (800381c <HAL_GPIO_Init+0x320>)
 800368a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003690:	6453      	str	r3, [r2, #68]	; 0x44
 8003692:	4b62      	ldr	r3, [pc, #392]	; (800381c <HAL_GPIO_Init+0x320>)
 8003694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003696:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800369e:	4a60      	ldr	r2, [pc, #384]	; (8003820 <HAL_GPIO_Init+0x324>)
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	089b      	lsrs	r3, r3, #2
 80036a4:	3302      	adds	r3, #2
 80036a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	220f      	movs	r2, #15
 80036b6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ba:	43db      	mvns	r3, r3
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	4013      	ands	r3, r2
 80036c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a57      	ldr	r2, [pc, #348]	; (8003824 <HAL_GPIO_Init+0x328>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d037      	beq.n	800373a <HAL_GPIO_Init+0x23e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a56      	ldr	r2, [pc, #344]	; (8003828 <HAL_GPIO_Init+0x32c>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d031      	beq.n	8003736 <HAL_GPIO_Init+0x23a>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a55      	ldr	r2, [pc, #340]	; (800382c <HAL_GPIO_Init+0x330>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d02b      	beq.n	8003732 <HAL_GPIO_Init+0x236>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a54      	ldr	r2, [pc, #336]	; (8003830 <HAL_GPIO_Init+0x334>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d025      	beq.n	800372e <HAL_GPIO_Init+0x232>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a53      	ldr	r2, [pc, #332]	; (8003834 <HAL_GPIO_Init+0x338>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d01f      	beq.n	800372a <HAL_GPIO_Init+0x22e>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a52      	ldr	r2, [pc, #328]	; (8003838 <HAL_GPIO_Init+0x33c>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d019      	beq.n	8003726 <HAL_GPIO_Init+0x22a>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a51      	ldr	r2, [pc, #324]	; (800383c <HAL_GPIO_Init+0x340>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d013      	beq.n	8003722 <HAL_GPIO_Init+0x226>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a50      	ldr	r2, [pc, #320]	; (8003840 <HAL_GPIO_Init+0x344>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d00d      	beq.n	800371e <HAL_GPIO_Init+0x222>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a4f      	ldr	r2, [pc, #316]	; (8003844 <HAL_GPIO_Init+0x348>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d007      	beq.n	800371a <HAL_GPIO_Init+0x21e>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a4e      	ldr	r2, [pc, #312]	; (8003848 <HAL_GPIO_Init+0x34c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d101      	bne.n	8003716 <HAL_GPIO_Init+0x21a>
 8003712:	2309      	movs	r3, #9
 8003714:	e012      	b.n	800373c <HAL_GPIO_Init+0x240>
 8003716:	230a      	movs	r3, #10
 8003718:	e010      	b.n	800373c <HAL_GPIO_Init+0x240>
 800371a:	2308      	movs	r3, #8
 800371c:	e00e      	b.n	800373c <HAL_GPIO_Init+0x240>
 800371e:	2307      	movs	r3, #7
 8003720:	e00c      	b.n	800373c <HAL_GPIO_Init+0x240>
 8003722:	2306      	movs	r3, #6
 8003724:	e00a      	b.n	800373c <HAL_GPIO_Init+0x240>
 8003726:	2305      	movs	r3, #5
 8003728:	e008      	b.n	800373c <HAL_GPIO_Init+0x240>
 800372a:	2304      	movs	r3, #4
 800372c:	e006      	b.n	800373c <HAL_GPIO_Init+0x240>
 800372e:	2303      	movs	r3, #3
 8003730:	e004      	b.n	800373c <HAL_GPIO_Init+0x240>
 8003732:	2302      	movs	r3, #2
 8003734:	e002      	b.n	800373c <HAL_GPIO_Init+0x240>
 8003736:	2301      	movs	r3, #1
 8003738:	e000      	b.n	800373c <HAL_GPIO_Init+0x240>
 800373a:	2300      	movs	r3, #0
 800373c:	69fa      	ldr	r2, [r7, #28]
 800373e:	f002 0203 	and.w	r2, r2, #3
 8003742:	0092      	lsls	r2, r2, #2
 8003744:	4093      	lsls	r3, r2
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800374c:	4934      	ldr	r1, [pc, #208]	; (8003820 <HAL_GPIO_Init+0x324>)
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	089b      	lsrs	r3, r3, #2
 8003752:	3302      	adds	r3, #2
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800375a:	4b3c      	ldr	r3, [pc, #240]	; (800384c <HAL_GPIO_Init+0x350>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	43db      	mvns	r3, r3
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	4013      	ands	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	4313      	orrs	r3, r2
 800377c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800377e:	4a33      	ldr	r2, [pc, #204]	; (800384c <HAL_GPIO_Init+0x350>)
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003784:	4b31      	ldr	r3, [pc, #196]	; (800384c <HAL_GPIO_Init+0x350>)
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	43db      	mvns	r3, r3
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	4013      	ands	r3, r2
 8003792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037a8:	4a28      	ldr	r2, [pc, #160]	; (800384c <HAL_GPIO_Init+0x350>)
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037ae:	4b27      	ldr	r3, [pc, #156]	; (800384c <HAL_GPIO_Init+0x350>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	43db      	mvns	r3, r3
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	4013      	ands	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037d2:	4a1e      	ldr	r2, [pc, #120]	; (800384c <HAL_GPIO_Init+0x350>)
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037d8:	4b1c      	ldr	r3, [pc, #112]	; (800384c <HAL_GPIO_Init+0x350>)
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	43db      	mvns	r3, r3
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	4013      	ands	r3, r2
 80037e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d003      	beq.n	80037fc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037fc:	4a13      	ldr	r2, [pc, #76]	; (800384c <HAL_GPIO_Init+0x350>)
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	3301      	adds	r3, #1
 8003806:	61fb      	str	r3, [r7, #28]
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	2b0f      	cmp	r3, #15
 800380c:	f67f ae84 	bls.w	8003518 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003810:	bf00      	nop
 8003812:	3724      	adds	r7, #36	; 0x24
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr
 800381c:	40023800 	.word	0x40023800
 8003820:	40013800 	.word	0x40013800
 8003824:	40020000 	.word	0x40020000
 8003828:	40020400 	.word	0x40020400
 800382c:	40020800 	.word	0x40020800
 8003830:	40020c00 	.word	0x40020c00
 8003834:	40021000 	.word	0x40021000
 8003838:	40021400 	.word	0x40021400
 800383c:	40021800 	.word	0x40021800
 8003840:	40021c00 	.word	0x40021c00
 8003844:	40022000 	.word	0x40022000
 8003848:	40022400 	.word	0x40022400
 800384c:	40013c00 	.word	0x40013c00

08003850 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003850:	b480      	push	{r7}
 8003852:	b087      	sub	sp, #28
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800385a:	2300      	movs	r3, #0
 800385c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800385e:	2300      	movs	r3, #0
 8003860:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003862:	2300      	movs	r3, #0
 8003864:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003866:	2300      	movs	r3, #0
 8003868:	617b      	str	r3, [r7, #20]
 800386a:	e0da      	b.n	8003a22 <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800386c:	2201      	movs	r2, #1
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	4013      	ands	r3, r2
 800387c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	429a      	cmp	r2, r3
 8003884:	f040 80ca 	bne.w	8003a1c <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003888:	4a6b      	ldr	r2, [pc, #428]	; (8003a38 <HAL_GPIO_DeInit+0x1e8>)
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	089b      	lsrs	r3, r3, #2
 800388e:	3302      	adds	r3, #2
 8003890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003894:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	220f      	movs	r2, #15
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	4013      	ands	r3, r2
 80038a8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a63      	ldr	r2, [pc, #396]	; (8003a3c <HAL_GPIO_DeInit+0x1ec>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d037      	beq.n	8003922 <HAL_GPIO_DeInit+0xd2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a62      	ldr	r2, [pc, #392]	; (8003a40 <HAL_GPIO_DeInit+0x1f0>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d031      	beq.n	800391e <HAL_GPIO_DeInit+0xce>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a61      	ldr	r2, [pc, #388]	; (8003a44 <HAL_GPIO_DeInit+0x1f4>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d02b      	beq.n	800391a <HAL_GPIO_DeInit+0xca>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a60      	ldr	r2, [pc, #384]	; (8003a48 <HAL_GPIO_DeInit+0x1f8>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d025      	beq.n	8003916 <HAL_GPIO_DeInit+0xc6>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a5f      	ldr	r2, [pc, #380]	; (8003a4c <HAL_GPIO_DeInit+0x1fc>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d01f      	beq.n	8003912 <HAL_GPIO_DeInit+0xc2>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a5e      	ldr	r2, [pc, #376]	; (8003a50 <HAL_GPIO_DeInit+0x200>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d019      	beq.n	800390e <HAL_GPIO_DeInit+0xbe>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a5d      	ldr	r2, [pc, #372]	; (8003a54 <HAL_GPIO_DeInit+0x204>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d013      	beq.n	800390a <HAL_GPIO_DeInit+0xba>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a5c      	ldr	r2, [pc, #368]	; (8003a58 <HAL_GPIO_DeInit+0x208>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00d      	beq.n	8003906 <HAL_GPIO_DeInit+0xb6>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a5b      	ldr	r2, [pc, #364]	; (8003a5c <HAL_GPIO_DeInit+0x20c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d007      	beq.n	8003902 <HAL_GPIO_DeInit+0xb2>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a5a      	ldr	r2, [pc, #360]	; (8003a60 <HAL_GPIO_DeInit+0x210>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_GPIO_DeInit+0xae>
 80038fa:	2309      	movs	r3, #9
 80038fc:	e012      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 80038fe:	230a      	movs	r3, #10
 8003900:	e010      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 8003902:	2308      	movs	r3, #8
 8003904:	e00e      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 8003906:	2307      	movs	r3, #7
 8003908:	e00c      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 800390a:	2306      	movs	r3, #6
 800390c:	e00a      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 800390e:	2305      	movs	r3, #5
 8003910:	e008      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 8003912:	2304      	movs	r3, #4
 8003914:	e006      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 8003916:	2303      	movs	r3, #3
 8003918:	e004      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 800391a:	2302      	movs	r3, #2
 800391c:	e002      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <HAL_GPIO_DeInit+0xd4>
 8003922:	2300      	movs	r3, #0
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	f002 0203 	and.w	r2, r2, #3
 800392a:	0092      	lsls	r2, r2, #2
 800392c:	fa03 f202 	lsl.w	r2, r3, r2
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	429a      	cmp	r2, r3
 8003934:	d132      	bne.n	800399c <HAL_GPIO_DeInit+0x14c>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f003 0303 	and.w	r3, r3, #3
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	220f      	movs	r2, #15
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003946:	483c      	ldr	r0, [pc, #240]	; (8003a38 <HAL_GPIO_DeInit+0x1e8>)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	089b      	lsrs	r3, r3, #2
 800394c:	493a      	ldr	r1, [pc, #232]	; (8003a38 <HAL_GPIO_DeInit+0x1e8>)
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	0892      	lsrs	r2, r2, #2
 8003952:	3202      	adds	r2, #2
 8003954:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	43d2      	mvns	r2, r2
 800395c:	400a      	ands	r2, r1
 800395e:	3302      	adds	r3, #2
 8003960:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003964:	493f      	ldr	r1, [pc, #252]	; (8003a64 <HAL_GPIO_DeInit+0x214>)
 8003966:	4b3f      	ldr	r3, [pc, #252]	; (8003a64 <HAL_GPIO_DeInit+0x214>)
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	43db      	mvns	r3, r3
 800396e:	4013      	ands	r3, r2
 8003970:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003972:	493c      	ldr	r1, [pc, #240]	; (8003a64 <HAL_GPIO_DeInit+0x214>)
 8003974:	4b3b      	ldr	r3, [pc, #236]	; (8003a64 <HAL_GPIO_DeInit+0x214>)
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	43db      	mvns	r3, r3
 800397c:	4013      	ands	r3, r2
 800397e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003980:	4938      	ldr	r1, [pc, #224]	; (8003a64 <HAL_GPIO_DeInit+0x214>)
 8003982:	4b38      	ldr	r3, [pc, #224]	; (8003a64 <HAL_GPIO_DeInit+0x214>)
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	43db      	mvns	r3, r3
 800398a:	4013      	ands	r3, r2
 800398c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800398e:	4935      	ldr	r1, [pc, #212]	; (8003a64 <HAL_GPIO_DeInit+0x214>)
 8003990:	4b34      	ldr	r3, [pc, #208]	; (8003a64 <HAL_GPIO_DeInit+0x214>)
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	43db      	mvns	r3, r3
 8003998:	4013      	ands	r3, r2
 800399a:	60cb      	str	r3, [r1, #12]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	2103      	movs	r1, #3
 80039a6:	fa01 f303 	lsl.w	r3, r1, r3
 80039aa:	43db      	mvns	r3, r3
 80039ac:	401a      	ands	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	08da      	lsrs	r2, r3, #3
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	08d9      	lsrs	r1, r3, #3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	3108      	adds	r1, #8
 80039be:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f003 0307 	and.w	r3, r3, #7
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	200f      	movs	r0, #15
 80039cc:	fa00 f303 	lsl.w	r3, r0, r3
 80039d0:	43db      	mvns	r3, r3
 80039d2:	4019      	ands	r1, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3208      	adds	r2, #8
 80039d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	2103      	movs	r1, #3
 80039e6:	fa01 f303 	lsl.w	r3, r1, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	401a      	ands	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	2101      	movs	r1, #1
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	fa01 f303 	lsl.w	r3, r1, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	401a      	ands	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68da      	ldr	r2, [r3, #12]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	2103      	movs	r1, #3
 8003a10:	fa01 f303 	lsl.w	r3, r1, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	401a      	ands	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	60da      	str	r2, [r3, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	617b      	str	r3, [r7, #20]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2b0f      	cmp	r3, #15
 8003a26:	f67f af21 	bls.w	800386c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003a2a:	bf00      	nop
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	40013800 	.word	0x40013800
 8003a3c:	40020000 	.word	0x40020000
 8003a40:	40020400 	.word	0x40020400
 8003a44:	40020800 	.word	0x40020800
 8003a48:	40020c00 	.word	0x40020c00
 8003a4c:	40021000 	.word	0x40021000
 8003a50:	40021400 	.word	0x40021400
 8003a54:	40021800 	.word	0x40021800
 8003a58:	40021c00 	.word	0x40021c00
 8003a5c:	40022000 	.word	0x40022000
 8003a60:	40022400 	.word	0x40022400
 8003a64:	40013c00 	.word	0x40013c00

08003a68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	460b      	mov	r3, r1
 8003a72:	807b      	strh	r3, [r7, #2]
 8003a74:	4613      	mov	r3, r2
 8003a76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a78:	787b      	ldrb	r3, [r7, #1]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d003      	beq.n	8003a86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a7e:	887a      	ldrh	r2, [r7, #2]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a84:	e003      	b.n	8003a8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a86:	887b      	ldrh	r3, [r7, #2]
 8003a88:	041a      	lsls	r2, r3, #16
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	619a      	str	r2, [r3, #24]
}
 8003a8e:	bf00      	nop
 8003a90:	370c      	adds	r7, #12
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
	...

08003a9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a9c:	b590      	push	{r4, r7, lr}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e10f      	b.n	8003cce <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d106      	bne.n	8003ac8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f003 fc38 	bl	8007338 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2224      	movs	r2, #36	; 0x24
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6812      	ldr	r2, [r2, #0]
 8003ad8:	6812      	ldr	r2, [r2, #0]
 8003ada:	f022 0201 	bic.w	r2, r2, #1
 8003ade:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ae0:	f001 f974 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8003ae4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	4a7b      	ldr	r2, [pc, #492]	; (8003cd8 <HAL_I2C_Init+0x23c>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d807      	bhi.n	8003b00 <HAL_I2C_Init+0x64>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	4a7a      	ldr	r2, [pc, #488]	; (8003cdc <HAL_I2C_Init+0x240>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	bf94      	ite	ls
 8003af8:	2301      	movls	r3, #1
 8003afa:	2300      	movhi	r3, #0
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	e006      	b.n	8003b0e <HAL_I2C_Init+0x72>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	4a77      	ldr	r2, [pc, #476]	; (8003ce0 <HAL_I2C_Init+0x244>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	bf94      	ite	ls
 8003b08:	2301      	movls	r3, #1
 8003b0a:	2300      	movhi	r3, #0
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e0db      	b.n	8003cce <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	4a72      	ldr	r2, [pc, #456]	; (8003ce4 <HAL_I2C_Init+0x248>)
 8003b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1e:	0c9b      	lsrs	r3, r3, #18
 8003b20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6812      	ldr	r2, [r2, #0]
 8003b2a:	6852      	ldr	r2, [r2, #4]
 8003b2c:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	4863      	ldr	r0, [pc, #396]	; (8003cd8 <HAL_I2C_Init+0x23c>)
 8003b4a:	4283      	cmp	r3, r0
 8003b4c:	d802      	bhi.n	8003b54 <HAL_I2C_Init+0xb8>
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	3301      	adds	r3, #1
 8003b52:	e009      	b.n	8003b68 <HAL_I2C_Init+0xcc>
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003b5a:	fb00 f303 	mul.w	r3, r0, r3
 8003b5e:	4862      	ldr	r0, [pc, #392]	; (8003ce8 <HAL_I2C_Init+0x24c>)
 8003b60:	fba0 0303 	umull	r0, r3, r0, r3
 8003b64:	099b      	lsrs	r3, r3, #6
 8003b66:	3301      	adds	r3, #1
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6818      	ldr	r0, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003b7a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	4955      	ldr	r1, [pc, #340]	; (8003cd8 <HAL_I2C_Init+0x23c>)
 8003b84:	428b      	cmp	r3, r1
 8003b86:	d80d      	bhi.n	8003ba4 <HAL_I2C_Init+0x108>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	1e59      	subs	r1, r3, #1
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b96:	3301      	adds	r3, #1
 8003b98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b9c:	2b04      	cmp	r3, #4
 8003b9e:	bf38      	it	cc
 8003ba0:	2304      	movcc	r3, #4
 8003ba2:	e04f      	b.n	8003c44 <HAL_I2C_Init+0x1a8>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d111      	bne.n	8003bd0 <HAL_I2C_Init+0x134>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	1e5c      	subs	r4, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6859      	ldr	r1, [r3, #4]
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	440b      	add	r3, r1
 8003bba:	fbb4 f3f3 	udiv	r3, r4, r3
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	bf0c      	ite	eq
 8003bc8:	2301      	moveq	r3, #1
 8003bca:	2300      	movne	r3, #0
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	e012      	b.n	8003bf6 <HAL_I2C_Init+0x15a>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	1e5c      	subs	r4, r3, #1
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6859      	ldr	r1, [r3, #4]
 8003bd8:	460b      	mov	r3, r1
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	440b      	add	r3, r1
 8003bde:	0099      	lsls	r1, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	fbb4 f3f3 	udiv	r3, r4, r3
 8003be6:	3301      	adds	r3, #1
 8003be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	bf0c      	ite	eq
 8003bf0:	2301      	moveq	r3, #1
 8003bf2:	2300      	movne	r3, #0
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <HAL_I2C_Init+0x162>
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e022      	b.n	8003c44 <HAL_I2C_Init+0x1a8>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10e      	bne.n	8003c24 <HAL_I2C_Init+0x188>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	1e5c      	subs	r4, r3, #1
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6859      	ldr	r1, [r3, #4]
 8003c0e:	460b      	mov	r3, r1
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	440b      	add	r3, r1
 8003c14:	fbb4 f3f3 	udiv	r3, r4, r3
 8003c18:	3301      	adds	r3, #1
 8003c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c22:	e00f      	b.n	8003c44 <HAL_I2C_Init+0x1a8>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	1e5c      	subs	r4, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6859      	ldr	r1, [r3, #4]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	0099      	lsls	r1, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	fbb4 f3f3 	udiv	r3, r4, r3
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c44:	4313      	orrs	r3, r2
 8003c46:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6812      	ldr	r2, [r2, #0]
 8003c50:	6812      	ldr	r2, [r2, #0]
 8003c52:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	69d0      	ldr	r0, [r2, #28]
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6a12      	ldr	r2, [r2, #32]
 8003c5e:	4302      	orrs	r2, r0
 8003c60:	430a      	orrs	r2, r1
 8003c62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003c72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	6908      	ldr	r0, [r1, #16]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	68c9      	ldr	r1, [r1, #12]
 8003c7e:	4301      	orrs	r1, r0
 8003c80:	430b      	orrs	r3, r1
 8003c82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6812      	ldr	r2, [r2, #0]
 8003c8c:	68d2      	ldr	r2, [r2, #12]
 8003c8e:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	6950      	ldr	r0, [r2, #20]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6992      	ldr	r2, [r2, #24]
 8003c9a:	4302      	orrs	r2, r0
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	6812      	ldr	r2, [r2, #0]
 8003ca8:	6812      	ldr	r2, [r2, #0]
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3714      	adds	r7, #20
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd90      	pop	{r4, r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	000186a0 	.word	0x000186a0
 8003cdc:	001e847f 	.word	0x001e847f
 8003ce0:	003d08ff 	.word	0x003d08ff
 8003ce4:	431bde83 	.word	0x431bde83
 8003ce8:	10624dd3 	.word	0x10624dd3

08003cec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b20      	cmp	r3, #32
 8003d00:	d129      	bne.n	8003d56 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2224      	movs	r2, #36	; 0x24
 8003d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6812      	ldr	r2, [r2, #0]
 8003d12:	6812      	ldr	r2, [r2, #0]
 8003d14:	f022 0201 	bic.w	r2, r2, #1
 8003d18:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d24:	f022 0210 	bic.w	r2, r2, #16
 8003d28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6812      	ldr	r2, [r2, #0]
 8003d32:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	6812      	ldr	r2, [r2, #0]
 8003d42:	6812      	ldr	r2, [r2, #0]
 8003d44:	f042 0201 	orr.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003d52:	2300      	movs	r3, #0
 8003d54:	e000      	b.n	8003d58 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003d56:	2302      	movs	r3, #2
  }
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b20      	cmp	r3, #32
 8003d7c:	d12a      	bne.n	8003dd4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2224      	movs	r2, #36	; 0x24
 8003d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6812      	ldr	r2, [r2, #0]
 8003d8e:	6812      	ldr	r2, [r2, #0]
 8003d90:	f022 0201 	bic.w	r2, r2, #1
 8003d94:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003d9e:	89fb      	ldrh	r3, [r7, #14]
 8003da0:	f023 030f 	bic.w	r3, r3, #15
 8003da4:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	89fb      	ldrh	r3, [r7, #14]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	89fa      	ldrh	r2, [r7, #14]
 8003db6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6812      	ldr	r2, [r2, #0]
 8003dc0:	6812      	ldr	r2, [r2, #0]
 8003dc2:	f042 0201 	orr.w	r2, r2, #1
 8003dc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	e000      	b.n	8003dd6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003dd4:	2302      	movs	r3, #2
  }
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
	...

08003de4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e0bf      	b.n	8003f76 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d106      	bne.n	8003e10 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f003 fb7e 	bl	800750c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	6812      	ldr	r2, [r2, #0]
 8003e20:	6992      	ldr	r2, [r2, #24]
 8003e22:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8003e26:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	6812      	ldr	r2, [r2, #0]
 8003e30:	6991      	ldr	r1, [r2, #24]
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	6850      	ldr	r0, [r2, #4]
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6892      	ldr	r2, [r2, #8]
 8003e3a:	4310      	orrs	r0, r2
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	68d2      	ldr	r2, [r2, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003e40:	4310      	orrs	r0, r2
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6912      	ldr	r2, [r2, #16]
 8003e46:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	6899      	ldr	r1, [r3, #8]
 8003e56:	4b4a      	ldr	r3, [pc, #296]	; (8003f80 <HAL_LTDC_Init+0x19c>)
 8003e58:	400b      	ands	r3, r1
 8003e5a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	041b      	lsls	r3, r3, #16
 8003e62:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	6891      	ldr	r1, [r2, #8]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6990      	ldr	r0, [r2, #24]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	4302      	orrs	r2, r0
 8003e76:	430a      	orrs	r2, r1
 8003e78:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68d9      	ldr	r1, [r3, #12]
 8003e84:	4b3e      	ldr	r3, [pc, #248]	; (8003f80 <HAL_LTDC_Init+0x19c>)
 8003e86:	400b      	ands	r3, r1
 8003e88:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	041b      	lsls	r3, r3, #16
 8003e90:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6812      	ldr	r2, [r2, #0]
 8003e9a:	68d1      	ldr	r1, [r2, #12]
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6a10      	ldr	r0, [r2, #32]
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	4302      	orrs	r2, r0
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6919      	ldr	r1, [r3, #16]
 8003eb2:	4b33      	ldr	r3, [pc, #204]	; (8003f80 <HAL_LTDC_Init+0x19c>)
 8003eb4:	400b      	ands	r3, r1
 8003eb6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebc:	041b      	lsls	r3, r3, #16
 8003ebe:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6812      	ldr	r2, [r2, #0]
 8003ec8:	6911      	ldr	r1, [r2, #16]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4302      	orrs	r2, r0
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6959      	ldr	r1, [r3, #20]
 8003ee0:	4b27      	ldr	r3, [pc, #156]	; (8003f80 <HAL_LTDC_Init+0x19c>)
 8003ee2:	400b      	ands	r3, r1
 8003ee4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eea:	041b      	lsls	r3, r3, #16
 8003eec:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6812      	ldr	r2, [r2, #0]
 8003ef6:	6951      	ldr	r1, [r2, #20]
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	4302      	orrs	r2, r0
 8003f00:	430a      	orrs	r2, r1
 8003f02:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003f14:	041b      	lsls	r3, r3, #16
 8003f16:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6812      	ldr	r2, [r2, #0]
 8003f20:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003f22:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8003f26:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	6812      	ldr	r2, [r2, #0]
 8003f30:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003f32:	68b8      	ldr	r0, [r7, #8]
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	4302      	orrs	r2, r0
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8003f3e:	4302      	orrs	r2, r0
 8003f40:	430a      	orrs	r2, r1
 8003f42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	6812      	ldr	r2, [r2, #0]
 8003f4c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f4e:	f042 0206 	orr.w	r2, r2, #6
 8003f52:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6812      	ldr	r2, [r2, #0]
 8003f5c:	6992      	ldr	r2, [r2, #24]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	f000f800 	.word	0xf000f800

08003f84 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f92:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f9a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d023      	beq.n	8003fee <HAL_LTDC_IRQHandler+0x6a>
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	f003 0304 	and.w	r3, r3, #4
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d01e      	beq.n	8003fee <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	6812      	ldr	r2, [r2, #0]
 8003fb8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003fba:	f022 0204 	bic.w	r2, r2, #4
 8003fbe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2204      	movs	r2, #4
 8003fc6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003fce:	f043 0201 	orr.w	r2, r3, #1
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2204      	movs	r2, #4
 8003fdc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 f86f 	bl	80040cc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d023      	beq.n	8004040 <HAL_LTDC_IRQHandler+0xbc>
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d01e      	beq.n	8004040 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6812      	ldr	r2, [r2, #0]
 800400a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800400c:	f022 0202 	bic.w	r2, r2, #2
 8004010:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2202      	movs	r2, #2
 8004018:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004020:	f043 0202 	orr.w	r2, r3, #2
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2204      	movs	r2, #4
 800402e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f846 	bl	80040cc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d01b      	beq.n	8004082 <HAL_LTDC_IRQHandler+0xfe>
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b00      	cmp	r3, #0
 8004052:	d016      	beq.n	8004082 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800405e:	f022 0201 	bic.w	r2, r2, #1
 8004062:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2201      	movs	r2, #1
 800406a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 f82f 	bl	80040e0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	d01b      	beq.n	80040c4 <HAL_LTDC_IRQHandler+0x140>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b00      	cmp	r3, #0
 8004094:	d016      	beq.n	80040c4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	6812      	ldr	r2, [r2, #0]
 800409e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040a0:	f022 0208 	bic.w	r2, r2, #8
 80040a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2208      	movs	r2, #8
 80040ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f818 	bl	80040f4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80040c4:	bf00      	nop
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004108:	b5b0      	push	{r4, r5, r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800411a:	2b01      	cmp	r3, #1
 800411c:	d101      	bne.n	8004122 <HAL_LTDC_ConfigLayer+0x1a>
 800411e:	2302      	movs	r3, #2
 8004120:	e02c      	b.n	800417c <HAL_LTDC_ConfigLayer+0x74>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2202      	movs	r2, #2
 800412e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2134      	movs	r1, #52	; 0x34
 8004138:	fb01 f303 	mul.w	r3, r1, r3
 800413c:	4413      	add	r3, r2
 800413e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	4614      	mov	r4, r2
 8004146:	461d      	mov	r5, r3
 8004148:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800414a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800414c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800414e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004154:	682b      	ldr	r3, [r5, #0]
 8004156:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	68b9      	ldr	r1, [r7, #8]
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f83b 	bl	80041d8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2201      	movs	r2, #1
 8004168:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bdb0      	pop	{r4, r5, r7, pc}

08004184 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004192:	2b01      	cmp	r3, #1
 8004194:	d101      	bne.n	800419a <HAL_LTDC_EnableDither+0x16>
 8004196:	2302      	movs	r3, #2
 8004198:	e016      	b.n	80041c8 <HAL_LTDC_EnableDither+0x44>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2202      	movs	r2, #2
 80041a6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80041aa:	4a0a      	ldr	r2, [pc, #40]	; (80041d4 <HAL_LTDC_EnableDither+0x50>)
 80041ac:	4b09      	ldr	r3, [pc, #36]	; (80041d4 <HAL_LTDC_EnableDither+0x50>)
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041b4:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	40016800 	.word	0x40016800

080041d8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80041d8:	b480      	push	{r7}
 80041da:	b089      	sub	sp, #36	; 0x24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	0c1b      	lsrs	r3, r3, #16
 80041f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041f4:	4413      	add	r3, r2
 80041f6:	041b      	lsls	r3, r3, #16
 80041f8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	461a      	mov	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	01db      	lsls	r3, r3, #7
 8004204:	4413      	add	r3, r2
 8004206:	3384      	adds	r3, #132	; 0x84
 8004208:	461a      	mov	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4619      	mov	r1, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	01db      	lsls	r3, r3, #7
 8004214:	440b      	add	r3, r1
 8004216:	3384      	adds	r3, #132	; 0x84
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800421e:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	01db      	lsls	r3, r3, #7
 800422a:	4413      	add	r3, r2
 800422c:	3384      	adds	r3, #132	; 0x84
 800422e:	4619      	mov	r1, r3
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	0c1b      	lsrs	r3, r3, #16
 800423c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004240:	4413      	add	r3, r2
 8004242:	1c5a      	adds	r2, r3, #1
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	4313      	orrs	r3, r2
 8004248:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004258:	4413      	add	r3, r2
 800425a:	041b      	lsls	r3, r3, #16
 800425c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	01db      	lsls	r3, r3, #7
 8004268:	4413      	add	r3, r2
 800426a:	3384      	adds	r3, #132	; 0x84
 800426c:	461a      	mov	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4619      	mov	r1, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	01db      	lsls	r3, r3, #7
 8004278:	440b      	add	r3, r1
 800427a:	3384      	adds	r3, #132	; 0x84
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004282:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	461a      	mov	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	01db      	lsls	r3, r3, #7
 800428e:	4413      	add	r3, r2
 8004290:	3384      	adds	r3, #132	; 0x84
 8004292:	4619      	mov	r1, r3
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042a2:	4413      	add	r3, r2
 80042a4:	1c5a      	adds	r2, r3, #1
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	461a      	mov	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	01db      	lsls	r3, r3, #7
 80042b6:	4413      	add	r3, r2
 80042b8:	3384      	adds	r3, #132	; 0x84
 80042ba:	461a      	mov	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4619      	mov	r1, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	01db      	lsls	r3, r3, #7
 80042c6:	440b      	add	r3, r1
 80042c8:	3384      	adds	r3, #132	; 0x84
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	f023 0307 	bic.w	r3, r3, #7
 80042d0:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	01db      	lsls	r3, r3, #7
 80042dc:	4413      	add	r3, r2
 80042de:	3384      	adds	r3, #132	; 0x84
 80042e0:	461a      	mov	r2, r3
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80042ee:	021b      	lsls	r3, r3, #8
 80042f0:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80042f8:	041b      	lsls	r3, r3, #16
 80042fa:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	061b      	lsls	r3, r3, #24
 8004302:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	461a      	mov	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	01db      	lsls	r3, r3, #7
 800430e:	4413      	add	r3, r2
 8004310:	3384      	adds	r3, #132	; 0x84
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	01db      	lsls	r3, r3, #7
 800431e:	4413      	add	r3, r2
 8004320:	3384      	adds	r3, #132	; 0x84
 8004322:	461a      	mov	r2, r3
 8004324:	2300      	movs	r3, #0
 8004326:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	461a      	mov	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	01db      	lsls	r3, r3, #7
 8004332:	4413      	add	r3, r2
 8004334:	3384      	adds	r3, #132	; 0x84
 8004336:	4619      	mov	r1, r3
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800433e:	461a      	mov	r2, r3
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	431a      	orrs	r2, r3
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	431a      	orrs	r2, r3
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	4313      	orrs	r3, r2
 800434c:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	01db      	lsls	r3, r3, #7
 8004358:	4413      	add	r3, r2
 800435a:	3384      	adds	r3, #132	; 0x84
 800435c:	461a      	mov	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4619      	mov	r1, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	01db      	lsls	r3, r3, #7
 8004368:	440b      	add	r3, r1
 800436a:	3384      	adds	r3, #132	; 0x84
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004372:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	461a      	mov	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	01db      	lsls	r3, r3, #7
 800437e:	4413      	add	r3, r2
 8004380:	3384      	adds	r3, #132	; 0x84
 8004382:	461a      	mov	r2, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	461a      	mov	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	01db      	lsls	r3, r3, #7
 8004394:	4413      	add	r3, r2
 8004396:	3384      	adds	r3, #132	; 0x84
 8004398:	461a      	mov	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4619      	mov	r1, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	01db      	lsls	r3, r3, #7
 80043a4:	440b      	add	r3, r1
 80043a6:	3384      	adds	r3, #132	; 0x84
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80043ae:	f023 0307 	bic.w	r3, r3, #7
 80043b2:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	461a      	mov	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	01db      	lsls	r3, r3, #7
 80043be:	4413      	add	r3, r2
 80043c0:	3384      	adds	r3, #132	; 0x84
 80043c2:	4619      	mov	r1, r3
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	69da      	ldr	r2, [r3, #28]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	01db      	lsls	r3, r3, #7
 80043da:	4413      	add	r3, r2
 80043dc:	3384      	adds	r3, #132	; 0x84
 80043de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	461a      	mov	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	01db      	lsls	r3, r3, #7
 80043ea:	4413      	add	r3, r2
 80043ec:	3384      	adds	r3, #132	; 0x84
 80043ee:	461a      	mov	r2, r3
 80043f0:	2300      	movs	r3, #0
 80043f2:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	461a      	mov	r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	01db      	lsls	r3, r3, #7
 80043fe:	4413      	add	r3, r2
 8004400:	3384      	adds	r3, #132	; 0x84
 8004402:	461a      	mov	r2, r3
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004408:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d102      	bne.n	8004418 <LTDC_SetConfig+0x240>
  {
    tmp = 4U;
 8004412:	2304      	movs	r3, #4
 8004414:	61fb      	str	r3, [r7, #28]
 8004416:	e01b      	b.n	8004450 <LTDC_SetConfig+0x278>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	2b01      	cmp	r3, #1
 800441e:	d102      	bne.n	8004426 <LTDC_SetConfig+0x24e>
  {
    tmp = 3U;
 8004420:	2303      	movs	r3, #3
 8004422:	61fb      	str	r3, [r7, #28]
 8004424:	e014      	b.n	8004450 <LTDC_SetConfig+0x278>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	2b04      	cmp	r3, #4
 800442c:	d00b      	beq.n	8004446 <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004432:	2b02      	cmp	r3, #2
 8004434:	d007      	beq.n	8004446 <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800443a:	2b03      	cmp	r3, #3
 800443c:	d003      	beq.n	8004446 <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004442:	2b07      	cmp	r3, #7
 8004444:	d102      	bne.n	800444c <LTDC_SetConfig+0x274>
  {
    tmp = 2U;
 8004446:	2302      	movs	r3, #2
 8004448:	61fb      	str	r3, [r7, #28]
 800444a:	e001      	b.n	8004450 <LTDC_SetConfig+0x278>
  }
  else
  {
    tmp = 1U;
 800444c:	2301      	movs	r3, #1
 800444e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	461a      	mov	r2, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	01db      	lsls	r3, r3, #7
 800445a:	4413      	add	r3, r2
 800445c:	3384      	adds	r3, #132	; 0x84
 800445e:	461a      	mov	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4619      	mov	r1, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	01db      	lsls	r3, r3, #7
 800446a:	440b      	add	r3, r1
 800446c:	3384      	adds	r3, #132	; 0x84
 800446e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004470:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8004474:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	01db      	lsls	r3, r3, #7
 8004480:	4413      	add	r3, r2
 8004482:	3384      	adds	r3, #132	; 0x84
 8004484:	4618      	mov	r0, r3
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800448a:	69fa      	ldr	r2, [r7, #28]
 800448c:	fb02 f303 	mul.w	r3, r2, r3
 8004490:	041a      	lsls	r2, r3, #16
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	6859      	ldr	r1, [r3, #4]
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	1acb      	subs	r3, r1, r3
 800449c:	69f9      	ldr	r1, [r7, #28]
 800449e:	fb01 f303 	mul.w	r3, r1, r3
 80044a2:	3303      	adds	r3, #3
 80044a4:	4313      	orrs	r3, r2
 80044a6:	62c3      	str	r3, [r0, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	461a      	mov	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	01db      	lsls	r3, r3, #7
 80044b2:	4413      	add	r3, r2
 80044b4:	3384      	adds	r3, #132	; 0x84
 80044b6:	461a      	mov	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4619      	mov	r1, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	01db      	lsls	r3, r3, #7
 80044c2:	440b      	add	r3, r1
 80044c4:	3384      	adds	r3, #132	; 0x84
 80044c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80044cc:	f023 0307 	bic.w	r3, r3, #7
 80044d0:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	461a      	mov	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	01db      	lsls	r3, r3, #7
 80044dc:	4413      	add	r3, r2
 80044de:	3384      	adds	r3, #132	; 0x84
 80044e0:	461a      	mov	r2, r3
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e6:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461a      	mov	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	01db      	lsls	r3, r3, #7
 80044f2:	4413      	add	r3, r2
 80044f4:	3384      	adds	r3, #132	; 0x84
 80044f6:	461a      	mov	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4619      	mov	r1, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	01db      	lsls	r3, r3, #7
 8004502:	440b      	add	r3, r1
 8004504:	3384      	adds	r3, #132	; 0x84
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f043 0301 	orr.w	r3, r3, #1
 800450c:	6013      	str	r3, [r2, #0]
}
 800450e:	bf00      	nop
 8004510:	3724      	adds	r7, #36	; 0x24
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
	...

0800451c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004522:	2300      	movs	r3, #0
 8004524:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004526:	2300      	movs	r3, #0
 8004528:	603b      	str	r3, [r7, #0]
 800452a:	4a20      	ldr	r2, [pc, #128]	; (80045ac <HAL_PWREx_EnableOverDrive+0x90>)
 800452c:	4b1f      	ldr	r3, [pc, #124]	; (80045ac <HAL_PWREx_EnableOverDrive+0x90>)
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004534:	6413      	str	r3, [r2, #64]	; 0x40
 8004536:	4b1d      	ldr	r3, [pc, #116]	; (80045ac <HAL_PWREx_EnableOverDrive+0x90>)
 8004538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004542:	4b1b      	ldr	r3, [pc, #108]	; (80045b0 <HAL_PWREx_EnableOverDrive+0x94>)
 8004544:	2201      	movs	r2, #1
 8004546:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004548:	f7fe f954 	bl	80027f4 <HAL_GetTick>
 800454c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800454e:	e009      	b.n	8004564 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004550:	f7fe f950 	bl	80027f4 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800455e:	d901      	bls.n	8004564 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e01f      	b.n	80045a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004564:	4b13      	ldr	r3, [pc, #76]	; (80045b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800456c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004570:	d1ee      	bne.n	8004550 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004572:	4b11      	ldr	r3, [pc, #68]	; (80045b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004574:	2201      	movs	r2, #1
 8004576:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004578:	f7fe f93c 	bl	80027f4 <HAL_GetTick>
 800457c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800457e:	e009      	b.n	8004594 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004580:	f7fe f938 	bl	80027f4 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800458e:	d901      	bls.n	8004594 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e007      	b.n	80045a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004594:	4b07      	ldr	r3, [pc, #28]	; (80045b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800459c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80045a0:	d1ee      	bne.n	8004580 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80045a2:	2300      	movs	r3, #0
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3708      	adds	r7, #8
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	40023800 	.word	0x40023800
 80045b0:	420e0040 	.word	0x420e0040
 80045b4:	40007000 	.word	0x40007000
 80045b8:	420e0044 	.word	0x420e0044

080045bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e22d      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d075      	beq.n	80046c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045da:	4ba3      	ldr	r3, [pc, #652]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 030c 	and.w	r3, r3, #12
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d00c      	beq.n	8004600 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045e6:	4ba0      	ldr	r3, [pc, #640]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045ee:	2b08      	cmp	r3, #8
 80045f0:	d112      	bne.n	8004618 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045f2:	4b9d      	ldr	r3, [pc, #628]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045fe:	d10b      	bne.n	8004618 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004600:	4b99      	ldr	r3, [pc, #612]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d05b      	beq.n	80046c4 <HAL_RCC_OscConfig+0x108>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d157      	bne.n	80046c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e208      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004620:	d106      	bne.n	8004630 <HAL_RCC_OscConfig+0x74>
 8004622:	4a91      	ldr	r2, [pc, #580]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004624:	4b90      	ldr	r3, [pc, #576]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800462c:	6013      	str	r3, [r2, #0]
 800462e:	e01d      	b.n	800466c <HAL_RCC_OscConfig+0xb0>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004638:	d10c      	bne.n	8004654 <HAL_RCC_OscConfig+0x98>
 800463a:	4a8b      	ldr	r2, [pc, #556]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800463c:	4b8a      	ldr	r3, [pc, #552]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	4a88      	ldr	r2, [pc, #544]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004648:	4b87      	ldr	r3, [pc, #540]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	e00b      	b.n	800466c <HAL_RCC_OscConfig+0xb0>
 8004654:	4a84      	ldr	r2, [pc, #528]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004656:	4b84      	ldr	r3, [pc, #528]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800465e:	6013      	str	r3, [r2, #0]
 8004660:	4a81      	ldr	r2, [pc, #516]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004662:	4b81      	ldr	r3, [pc, #516]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800466a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d013      	beq.n	800469c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004674:	f7fe f8be 	bl	80027f4 <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800467c:	f7fe f8ba 	bl	80027f4 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b64      	cmp	r3, #100	; 0x64
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e1cd      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468e:	4b76      	ldr	r3, [pc, #472]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d0f0      	beq.n	800467c <HAL_RCC_OscConfig+0xc0>
 800469a:	e014      	b.n	80046c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800469c:	f7fe f8aa 	bl	80027f4 <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046a4:	f7fe f8a6 	bl	80027f4 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b64      	cmp	r3, #100	; 0x64
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e1b9      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b6:	4b6c      	ldr	r3, [pc, #432]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f0      	bne.n	80046a4 <HAL_RCC_OscConfig+0xe8>
 80046c2:	e000      	b.n	80046c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d063      	beq.n	800479a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046d2:	4b65      	ldr	r3, [pc, #404]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f003 030c 	and.w	r3, r3, #12
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00b      	beq.n	80046f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046de:	4b62      	ldr	r3, [pc, #392]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046e6:	2b08      	cmp	r3, #8
 80046e8:	d11c      	bne.n	8004724 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046ea:	4b5f      	ldr	r3, [pc, #380]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d116      	bne.n	8004724 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046f6:	4b5c      	ldr	r3, [pc, #368]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_RCC_OscConfig+0x152>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d001      	beq.n	800470e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e18d      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800470e:	4956      	ldr	r1, [pc, #344]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004710:	4b55      	ldr	r3, [pc, #340]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	00db      	lsls	r3, r3, #3
 800471e:	4313      	orrs	r3, r2
 8004720:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004722:	e03a      	b.n	800479a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d020      	beq.n	800476e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800472c:	4b4f      	ldr	r3, [pc, #316]	; (800486c <HAL_RCC_OscConfig+0x2b0>)
 800472e:	2201      	movs	r2, #1
 8004730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004732:	f7fe f85f 	bl	80027f4 <HAL_GetTick>
 8004736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004738:	e008      	b.n	800474c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800473a:	f7fe f85b 	bl	80027f4 <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d901      	bls.n	800474c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e16e      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474c:	4b46      	ldr	r3, [pc, #280]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d0f0      	beq.n	800473a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004758:	4943      	ldr	r1, [pc, #268]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800475a:	4b43      	ldr	r3, [pc, #268]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	4313      	orrs	r3, r2
 800476a:	600b      	str	r3, [r1, #0]
 800476c:	e015      	b.n	800479a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800476e:	4b3f      	ldr	r3, [pc, #252]	; (800486c <HAL_RCC_OscConfig+0x2b0>)
 8004770:	2200      	movs	r2, #0
 8004772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004774:	f7fe f83e 	bl	80027f4 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800477c:	f7fe f83a 	bl	80027f4 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e14d      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800478e:	4b36      	ldr	r3, [pc, #216]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1f0      	bne.n	800477c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0308 	and.w	r3, r3, #8
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d030      	beq.n	8004808 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d016      	beq.n	80047dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047ae:	4b30      	ldr	r3, [pc, #192]	; (8004870 <HAL_RCC_OscConfig+0x2b4>)
 80047b0:	2201      	movs	r2, #1
 80047b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b4:	f7fe f81e 	bl	80027f4 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ba:	e008      	b.n	80047ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047bc:	f7fe f81a 	bl	80027f4 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e12d      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ce:	4b26      	ldr	r3, [pc, #152]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80047d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d0f0      	beq.n	80047bc <HAL_RCC_OscConfig+0x200>
 80047da:	e015      	b.n	8004808 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047dc:	4b24      	ldr	r3, [pc, #144]	; (8004870 <HAL_RCC_OscConfig+0x2b4>)
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e2:	f7fe f807 	bl	80027f4 <HAL_GetTick>
 80047e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e8:	e008      	b.n	80047fc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047ea:	f7fe f803 	bl	80027f4 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e116      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047fc:	4b1a      	ldr	r3, [pc, #104]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 80047fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004800:	f003 0302 	and.w	r3, r3, #2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1f0      	bne.n	80047ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0304 	and.w	r3, r3, #4
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 80a0 	beq.w	8004956 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004816:	2300      	movs	r3, #0
 8004818:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800481a:	4b13      	ldr	r3, [pc, #76]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10f      	bne.n	8004846 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004826:	2300      	movs	r3, #0
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	4a0f      	ldr	r2, [pc, #60]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800482c:	4b0e      	ldr	r3, [pc, #56]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 800482e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004834:	6413      	str	r3, [r2, #64]	; 0x40
 8004836:	4b0c      	ldr	r3, [pc, #48]	; (8004868 <HAL_RCC_OscConfig+0x2ac>)
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800483e:	60fb      	str	r3, [r7, #12]
 8004840:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004842:	2301      	movs	r3, #1
 8004844:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004846:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <HAL_RCC_OscConfig+0x2b8>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800484e:	2b00      	cmp	r3, #0
 8004850:	d121      	bne.n	8004896 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004852:	4a08      	ldr	r2, [pc, #32]	; (8004874 <HAL_RCC_OscConfig+0x2b8>)
 8004854:	4b07      	ldr	r3, [pc, #28]	; (8004874 <HAL_RCC_OscConfig+0x2b8>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800485c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800485e:	f7fd ffc9 	bl	80027f4 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004864:	e011      	b.n	800488a <HAL_RCC_OscConfig+0x2ce>
 8004866:	bf00      	nop
 8004868:	40023800 	.word	0x40023800
 800486c:	42470000 	.word	0x42470000
 8004870:	42470e80 	.word	0x42470e80
 8004874:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004878:	f7fd ffbc 	bl	80027f4 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e0cf      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800488a:	4b6a      	ldr	r3, [pc, #424]	; (8004a34 <HAL_RCC_OscConfig+0x478>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004892:	2b00      	cmp	r3, #0
 8004894:	d0f0      	beq.n	8004878 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d106      	bne.n	80048ac <HAL_RCC_OscConfig+0x2f0>
 800489e:	4a66      	ldr	r2, [pc, #408]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048a0:	4b65      	ldr	r3, [pc, #404]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a4:	f043 0301 	orr.w	r3, r3, #1
 80048a8:	6713      	str	r3, [r2, #112]	; 0x70
 80048aa:	e01c      	b.n	80048e6 <HAL_RCC_OscConfig+0x32a>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	2b05      	cmp	r3, #5
 80048b2:	d10c      	bne.n	80048ce <HAL_RCC_OscConfig+0x312>
 80048b4:	4a60      	ldr	r2, [pc, #384]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048b6:	4b60      	ldr	r3, [pc, #384]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ba:	f043 0304 	orr.w	r3, r3, #4
 80048be:	6713      	str	r3, [r2, #112]	; 0x70
 80048c0:	4a5d      	ldr	r2, [pc, #372]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048c2:	4b5d      	ldr	r3, [pc, #372]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c6:	f043 0301 	orr.w	r3, r3, #1
 80048ca:	6713      	str	r3, [r2, #112]	; 0x70
 80048cc:	e00b      	b.n	80048e6 <HAL_RCC_OscConfig+0x32a>
 80048ce:	4a5a      	ldr	r2, [pc, #360]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048d0:	4b59      	ldr	r3, [pc, #356]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d4:	f023 0301 	bic.w	r3, r3, #1
 80048d8:	6713      	str	r3, [r2, #112]	; 0x70
 80048da:	4a57      	ldr	r2, [pc, #348]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048dc:	4b56      	ldr	r3, [pc, #344]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80048de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e0:	f023 0304 	bic.w	r3, r3, #4
 80048e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d015      	beq.n	800491a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ee:	f7fd ff81 	bl	80027f4 <HAL_GetTick>
 80048f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f4:	e00a      	b.n	800490c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048f6:	f7fd ff7d 	bl	80027f4 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	f241 3288 	movw	r2, #5000	; 0x1388
 8004904:	4293      	cmp	r3, r2
 8004906:	d901      	bls.n	800490c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e08e      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800490c:	4b4a      	ldr	r3, [pc, #296]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 800490e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0ee      	beq.n	80048f6 <HAL_RCC_OscConfig+0x33a>
 8004918:	e014      	b.n	8004944 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800491a:	f7fd ff6b 	bl	80027f4 <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004920:	e00a      	b.n	8004938 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004922:	f7fd ff67 	bl	80027f4 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004930:	4293      	cmp	r3, r2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e078      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004938:	4b3f      	ldr	r3, [pc, #252]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 800493a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1ee      	bne.n	8004922 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004944:	7dfb      	ldrb	r3, [r7, #23]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d105      	bne.n	8004956 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800494a:	4a3b      	ldr	r2, [pc, #236]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 800494c:	4b3a      	ldr	r3, [pc, #232]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004954:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d064      	beq.n	8004a28 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800495e:	4b36      	ldr	r3, [pc, #216]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 030c 	and.w	r3, r3, #12
 8004966:	2b08      	cmp	r3, #8
 8004968:	d05c      	beq.n	8004a24 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	2b02      	cmp	r3, #2
 8004970:	d141      	bne.n	80049f6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004972:	4b32      	ldr	r3, [pc, #200]	; (8004a3c <HAL_RCC_OscConfig+0x480>)
 8004974:	2200      	movs	r2, #0
 8004976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004978:	f7fd ff3c 	bl	80027f4 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004980:	f7fd ff38 	bl	80027f4 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e04b      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004992:	4b29      	ldr	r3, [pc, #164]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1f0      	bne.n	8004980 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800499e:	4926      	ldr	r1, [pc, #152]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	69da      	ldr	r2, [r3, #28]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	431a      	orrs	r2, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ae:	019b      	lsls	r3, r3, #6
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b6:	085b      	lsrs	r3, r3, #1
 80049b8:	3b01      	subs	r3, #1
 80049ba:	041b      	lsls	r3, r3, #16
 80049bc:	431a      	orrs	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c2:	061b      	lsls	r3, r3, #24
 80049c4:	4313      	orrs	r3, r2
 80049c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049c8:	4b1c      	ldr	r3, [pc, #112]	; (8004a3c <HAL_RCC_OscConfig+0x480>)
 80049ca:	2201      	movs	r2, #1
 80049cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ce:	f7fd ff11 	bl	80027f4 <HAL_GetTick>
 80049d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d4:	e008      	b.n	80049e8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049d6:	f7fd ff0d 	bl	80027f4 <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d901      	bls.n	80049e8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80049e4:	2303      	movs	r3, #3
 80049e6:	e020      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e8:	4b13      	ldr	r3, [pc, #76]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d0f0      	beq.n	80049d6 <HAL_RCC_OscConfig+0x41a>
 80049f4:	e018      	b.n	8004a28 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049f6:	4b11      	ldr	r3, [pc, #68]	; (8004a3c <HAL_RCC_OscConfig+0x480>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049fc:	f7fd fefa 	bl	80027f4 <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a04:	f7fd fef6 	bl	80027f4 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e009      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a16:	4b08      	ldr	r3, [pc, #32]	; (8004a38 <HAL_RCC_OscConfig+0x47c>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1f0      	bne.n	8004a04 <HAL_RCC_OscConfig+0x448>
 8004a22:	e001      	b.n	8004a28 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e000      	b.n	8004a2a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3718      	adds	r7, #24
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	40007000 	.word	0x40007000
 8004a38:	40023800 	.word	0x40023800
 8004a3c:	42470060 	.word	0x42470060

08004a40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d101      	bne.n	8004a54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e0ca      	b.n	8004bea <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a54:	4b67      	ldr	r3, [pc, #412]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b4>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 020f 	and.w	r2, r3, #15
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d20c      	bcs.n	8004a7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a62:	4b64      	ldr	r3, [pc, #400]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b4>)
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a6a:	4b62      	ldr	r3, [pc, #392]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b4>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 020f 	and.w	r2, r3, #15
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d001      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e0b6      	b.n	8004bea <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d020      	beq.n	8004aca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d005      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a94:	4a58      	ldr	r2, [pc, #352]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a96:	4b58      	ldr	r3, [pc, #352]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0308 	and.w	r3, r3, #8
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d005      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004aac:	4a52      	ldr	r2, [pc, #328]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004aae:	4b52      	ldr	r3, [pc, #328]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ab6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ab8:	494f      	ldr	r1, [pc, #316]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004aba:	4b4f      	ldr	r3, [pc, #316]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d044      	beq.n	8004b60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d107      	bne.n	8004aee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ade:	4b46      	ldr	r3, [pc, #280]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d119      	bne.n	8004b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e07d      	b.n	8004bea <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d003      	beq.n	8004afe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004afa:	2b03      	cmp	r3, #3
 8004afc:	d107      	bne.n	8004b0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004afe:	4b3e      	ldr	r3, [pc, #248]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d109      	bne.n	8004b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e06d      	b.n	8004bea <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b0e:	4b3a      	ldr	r3, [pc, #232]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e065      	b.n	8004bea <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b1e:	4936      	ldr	r1, [pc, #216]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b20:	4b35      	ldr	r3, [pc, #212]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f023 0203 	bic.w	r2, r3, #3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b30:	f7fd fe60 	bl	80027f4 <HAL_GetTick>
 8004b34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b36:	e00a      	b.n	8004b4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b38:	f7fd fe5c 	bl	80027f4 <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e04d      	b.n	8004bea <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b4e:	4b2a      	ldr	r3, [pc, #168]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 020c 	and.w	r2, r3, #12
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d1eb      	bne.n	8004b38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b60:	4b24      	ldr	r3, [pc, #144]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b4>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 020f 	and.w	r2, r3, #15
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d90c      	bls.n	8004b88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b6e:	4b21      	ldr	r3, [pc, #132]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b4>)
 8004b70:	683a      	ldr	r2, [r7, #0]
 8004b72:	b2d2      	uxtb	r2, r2
 8004b74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b76:	4b1f      	ldr	r3, [pc, #124]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b4>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 020f 	and.w	r2, r3, #15
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d001      	beq.n	8004b88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e030      	b.n	8004bea <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0304 	and.w	r3, r3, #4
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d008      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b94:	4918      	ldr	r1, [pc, #96]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b96:	4b18      	ldr	r3, [pc, #96]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0308 	and.w	r3, r3, #8
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d009      	beq.n	8004bc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bb2:	4911      	ldr	r1, [pc, #68]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004bb4:	4b10      	ldr	r3, [pc, #64]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bc6:	f000 f81d 	bl	8004c04 <HAL_RCC_GetSysClockFreq>
 8004bca:	4601      	mov	r1, r0
 8004bcc:	4b0a      	ldr	r3, [pc, #40]	; (8004bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	091b      	lsrs	r3, r3, #4
 8004bd2:	f003 030f 	and.w	r3, r3, #15
 8004bd6:	4a09      	ldr	r2, [pc, #36]	; (8004bfc <HAL_RCC_ClockConfig+0x1bc>)
 8004bd8:	5cd3      	ldrb	r3, [r2, r3]
 8004bda:	fa21 f303 	lsr.w	r3, r1, r3
 8004bde:	4a08      	ldr	r2, [pc, #32]	; (8004c00 <HAL_RCC_ClockConfig+0x1c0>)
 8004be0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8004be2:	2000      	movs	r0, #0
 8004be4:	f003 fe6c 	bl	80088c0 <HAL_InitTick>

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	40023c00 	.word	0x40023c00
 8004bf8:	40023800 	.word	0x40023800
 8004bfc:	080310a0 	.word	0x080310a0
 8004c00:	20000048 	.word	0x20000048

08004c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c08:	b08f      	sub	sp, #60	; 0x3c
 8004c0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c10:	2300      	movs	r3, #0
 8004c12:	637b      	str	r3, [r7, #52]	; 0x34
 8004c14:	2300      	movs	r3, #0
 8004c16:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c1c:	4b62      	ldr	r3, [pc, #392]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f003 030c 	and.w	r3, r3, #12
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d007      	beq.n	8004c38 <HAL_RCC_GetSysClockFreq+0x34>
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d008      	beq.n	8004c3e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f040 80b2 	bne.w	8004d96 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c32:	4b5e      	ldr	r3, [pc, #376]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004c34:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8004c36:	e0b1      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c38:	4b5d      	ldr	r3, [pc, #372]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004c3a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004c3c:	e0ae      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c3e:	4b5a      	ldr	r3, [pc, #360]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c46:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c48:	4b57      	ldr	r3, [pc, #348]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d04e      	beq.n	8004cf2 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c54:	4b54      	ldr	r3, [pc, #336]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	099b      	lsrs	r3, r3, #6
 8004c5a:	f04f 0400 	mov.w	r4, #0
 8004c5e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	ea01 0103 	and.w	r1, r1, r3
 8004c6a:	ea02 0204 	and.w	r2, r2, r4
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4614      	mov	r4, r2
 8004c72:	0160      	lsls	r0, r4, #5
 8004c74:	6278      	str	r0, [r7, #36]	; 0x24
 8004c76:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c78:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004c7c:	6278      	str	r0, [r7, #36]	; 0x24
 8004c7e:	015b      	lsls	r3, r3, #5
 8004c80:	623b      	str	r3, [r7, #32]
 8004c82:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8004c86:	1a5b      	subs	r3, r3, r1
 8004c88:	eb64 0402 	sbc.w	r4, r4, r2
 8004c8c:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8004c90:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8004c94:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8004c98:	ebb8 0803 	subs.w	r8, r8, r3
 8004c9c:	eb69 0904 	sbc.w	r9, r9, r4
 8004ca0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ca4:	61fb      	str	r3, [r7, #28]
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cac:	61fb      	str	r3, [r7, #28]
 8004cae:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8004cb2:	61bb      	str	r3, [r7, #24]
 8004cb4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8004cb8:	eb18 0801 	adds.w	r8, r8, r1
 8004cbc:	eb49 0902 	adc.w	r9, r9, r2
 8004cc0:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8004ccc:	617b      	str	r3, [r7, #20]
 8004cce:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8004cd2:	613b      	str	r3, [r7, #16]
 8004cd4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8004cd8:	4640      	mov	r0, r8
 8004cda:	4649      	mov	r1, r9
 8004cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cde:	f04f 0400 	mov.w	r4, #0
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	4623      	mov	r3, r4
 8004ce6:	f7fb fec5 	bl	8000a74 <__aeabi_uldivmod>
 8004cea:	4603      	mov	r3, r0
 8004cec:	460c      	mov	r4, r1
 8004cee:	637b      	str	r3, [r7, #52]	; 0x34
 8004cf0:	e043      	b.n	8004d7a <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf2:	4b2d      	ldr	r3, [pc, #180]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	099b      	lsrs	r3, r3, #6
 8004cf8:	f04f 0400 	mov.w	r4, #0
 8004cfc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004d00:	f04f 0200 	mov.w	r2, #0
 8004d04:	ea01 0103 	and.w	r1, r1, r3
 8004d08:	ea02 0204 	and.w	r2, r2, r4
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	4614      	mov	r4, r2
 8004d10:	0160      	lsls	r0, r4, #5
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	015b      	lsls	r3, r3, #5
 8004d1e:	60bb      	str	r3, [r7, #8]
 8004d20:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004d24:	1a5b      	subs	r3, r3, r1
 8004d26:	eb64 0402 	sbc.w	r4, r4, r2
 8004d2a:	01a6      	lsls	r6, r4, #6
 8004d2c:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8004d30:	019d      	lsls	r5, r3, #6
 8004d32:	1aed      	subs	r5, r5, r3
 8004d34:	eb66 0604 	sbc.w	r6, r6, r4
 8004d38:	00f3      	lsls	r3, r6, #3
 8004d3a:	607b      	str	r3, [r7, #4]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8004d42:	607b      	str	r3, [r7, #4]
 8004d44:	00eb      	lsls	r3, r5, #3
 8004d46:	603b      	str	r3, [r7, #0]
 8004d48:	e897 0060 	ldmia.w	r7, {r5, r6}
 8004d4c:	186d      	adds	r5, r5, r1
 8004d4e:	eb46 0602 	adc.w	r6, r6, r2
 8004d52:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8004d56:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8004d5a:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8004d5e:	4655      	mov	r5, sl
 8004d60:	465e      	mov	r6, fp
 8004d62:	4628      	mov	r0, r5
 8004d64:	4631      	mov	r1, r6
 8004d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d68:	f04f 0400 	mov.w	r4, #0
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	4623      	mov	r3, r4
 8004d70:	f7fb fe80 	bl	8000a74 <__aeabi_uldivmod>
 8004d74:	4603      	mov	r3, r0
 8004d76:	460c      	mov	r4, r1
 8004d78:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d7a:	4b0b      	ldr	r3, [pc, #44]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	0c1b      	lsrs	r3, r3, #16
 8004d80:	f003 0303 	and.w	r3, r3, #3
 8004d84:	3301      	adds	r3, #1
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8004d8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d92:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d94:	e002      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d96:	4b05      	ldr	r3, [pc, #20]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004d98:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d9a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	373c      	adds	r7, #60	; 0x3c
 8004da2:	46bd      	mov	sp, r7
 8004da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004da8:	40023800 	.word	0x40023800
 8004dac:	00f42400 	.word	0x00f42400
 8004db0:	007a1200 	.word	0x007a1200

08004db4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004db8:	4b03      	ldr	r3, [pc, #12]	; (8004dc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004dba:	681b      	ldr	r3, [r3, #0]
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	20000048 	.word	0x20000048

08004dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004dd0:	f7ff fff0 	bl	8004db4 <HAL_RCC_GetHCLKFreq>
 8004dd4:	4601      	mov	r1, r0
 8004dd6:	4b05      	ldr	r3, [pc, #20]	; (8004dec <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	0a9b      	lsrs	r3, r3, #10
 8004ddc:	f003 0307 	and.w	r3, r3, #7
 8004de0:	4a03      	ldr	r2, [pc, #12]	; (8004df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004de2:	5cd3      	ldrb	r3, [r2, r3]
 8004de4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	40023800 	.word	0x40023800
 8004df0:	080310b0 	.word	0x080310b0

08004df4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004df8:	f7ff ffdc 	bl	8004db4 <HAL_RCC_GetHCLKFreq>
 8004dfc:	4601      	mov	r1, r0
 8004dfe:	4b05      	ldr	r3, [pc, #20]	; (8004e14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	0b5b      	lsrs	r3, r3, #13
 8004e04:	f003 0307 	and.w	r3, r3, #7
 8004e08:	4a03      	ldr	r2, [pc, #12]	; (8004e18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e0a:	5cd3      	ldrb	r3, [r2, r3]
 8004e0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	40023800 	.word	0x40023800
 8004e18:	080310b0 	.word	0x080310b0

08004e1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	220f      	movs	r2, #15
 8004e2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004e2c:	4b12      	ldr	r3, [pc, #72]	; (8004e78 <HAL_RCC_GetClockConfig+0x5c>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f003 0203 	and.w	r2, r3, #3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004e38:	4b0f      	ldr	r3, [pc, #60]	; (8004e78 <HAL_RCC_GetClockConfig+0x5c>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004e44:	4b0c      	ldr	r3, [pc, #48]	; (8004e78 <HAL_RCC_GetClockConfig+0x5c>)
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004e50:	4b09      	ldr	r3, [pc, #36]	; (8004e78 <HAL_RCC_GetClockConfig+0x5c>)
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	08db      	lsrs	r3, r3, #3
 8004e56:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004e5e:	4b07      	ldr	r3, [pc, #28]	; (8004e7c <HAL_RCC_GetClockConfig+0x60>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 020f 	and.w	r2, r3, #15
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	601a      	str	r2, [r3, #0]
}
 8004e6a:	bf00      	nop
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	40023c00 	.word	0x40023c00

08004e80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0301 	and.w	r3, r3, #1
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d105      	bne.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d061      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ea8:	4ba3      	ldr	r3, [pc, #652]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eae:	f7fd fca1 	bl	80027f4 <HAL_GetTick>
 8004eb2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004eb4:	e008      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004eb6:	f7fd fc9d 	bl	80027f4 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d901      	bls.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e177      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ec8:	4b9c      	ldr	r3, [pc, #624]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1f0      	bne.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0301 	and.w	r3, r3, #1
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d009      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004ee0:	4996      	ldr	r1, [pc, #600]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	019a      	lsls	r2, r3, #6
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	071b      	lsls	r3, r3, #28
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0302 	and.w	r3, r3, #2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01f      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f00:	4b8e      	ldr	r3, [pc, #568]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f06:	0f1b      	lsrs	r3, r3, #28
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004f0e:	498b      	ldr	r1, [pc, #556]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	019a      	lsls	r2, r3, #6
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	061b      	lsls	r3, r3, #24
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	071b      	lsls	r3, r3, #28
 8004f22:	4313      	orrs	r3, r2
 8004f24:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f28:	4984      	ldr	r1, [pc, #528]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f2a:	4b84      	ldr	r3, [pc, #528]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f30:	f023 021f 	bic.w	r2, r3, #31
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	69db      	ldr	r3, [r3, #28]
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004f40:	4b7d      	ldr	r3, [pc, #500]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8004f42:	2201      	movs	r2, #1
 8004f44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f46:	f7fd fc55 	bl	80027f4 <HAL_GetTick>
 8004f4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f4c:	e008      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f4e:	f7fd fc51 	bl	80027f4 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	d901      	bls.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e12b      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f60:	4b76      	ldr	r3, [pc, #472]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d0f0      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xce>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0304 	and.w	r3, r3, #4
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d105      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x104>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d079      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004f84:	4b6e      	ldr	r3, [pc, #440]	; (8005140 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f8a:	f7fd fc33 	bl	80027f4 <HAL_GetTick>
 8004f8e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004f92:	f7fd fc2f 	bl	80027f4 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x124>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e109      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004fa4:	4b65      	ldr	r3, [pc, #404]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fb0:	d0ef      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x112>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0304 	and.w	r3, r3, #4
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d020      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004fbe:	4b5f      	ldr	r3, [pc, #380]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc4:	0f1b      	lsrs	r3, r3, #28
 8004fc6:	f003 0307 	and.w	r3, r3, #7
 8004fca:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004fcc:	495b      	ldr	r1, [pc, #364]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	019a      	lsls	r2, r3, #6
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	061b      	lsls	r3, r3, #24
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	071b      	lsls	r3, r3, #28
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004fe6:	4955      	ldr	r1, [pc, #340]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fe8:	4b54      	ldr	r3, [pc, #336]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fee:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	021b      	lsls	r3, r3, #8
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0308 	and.w	r3, r3, #8
 8005008:	2b00      	cmp	r3, #0
 800500a:	d01e      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800500c:	4b4b      	ldr	r3, [pc, #300]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800500e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005012:	0e1b      	lsrs	r3, r3, #24
 8005014:	f003 030f 	and.w	r3, r3, #15
 8005018:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800501a:	4948      	ldr	r1, [pc, #288]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	019a      	lsls	r2, r3, #6
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	061b      	lsls	r3, r3, #24
 8005026:	431a      	orrs	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	071b      	lsls	r3, r3, #28
 800502e:	4313      	orrs	r3, r2
 8005030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005034:	4941      	ldr	r1, [pc, #260]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005036:	4b41      	ldr	r3, [pc, #260]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005038:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800503c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	4313      	orrs	r3, r2
 8005046:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800504a:	4b3d      	ldr	r3, [pc, #244]	; (8005140 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800504c:	2201      	movs	r2, #1
 800504e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005050:	f7fd fbd0 	bl	80027f4 <HAL_GetTick>
 8005054:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005056:	e008      	b.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005058:	f7fd fbcc 	bl	80027f4 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b02      	cmp	r3, #2
 8005064:	d901      	bls.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e0a6      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800506a:	4b34      	ldr	r3, [pc, #208]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005072:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005076:	d1ef      	bne.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0320 	and.w	r3, r3, #32
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 808d 	beq.w	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
 800508a:	4a2c      	ldr	r2, [pc, #176]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800508c:	4b2b      	ldr	r3, [pc, #172]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800508e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005094:	6413      	str	r3, [r2, #64]	; 0x40
 8005096:	4b29      	ldr	r3, [pc, #164]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800509e:	60fb      	str	r3, [r7, #12]
 80050a0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80050a2:	4a28      	ldr	r2, [pc, #160]	; (8005144 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80050a4:	4b27      	ldr	r3, [pc, #156]	; (8005144 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050ae:	f7fd fba1 	bl	80027f4 <HAL_GetTick>
 80050b2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80050b4:	e008      	b.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80050b6:	f7fd fb9d 	bl	80027f4 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x248>
      {
        return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e077      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80050c8:	4b1e      	ldr	r3, [pc, #120]	; (8005144 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0f0      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80050d4:	4b19      	ldr	r3, [pc, #100]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050dc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d039      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d032      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050f2:	4b12      	ldr	r3, [pc, #72]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050fa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050fc:	4b12      	ldr	r3, [pc, #72]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80050fe:	2201      	movs	r2, #1
 8005100:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005102:	4b11      	ldr	r3, [pc, #68]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005108:	4a0c      	ldr	r2, [pc, #48]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800510e:	4b0b      	ldr	r3, [pc, #44]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b01      	cmp	r3, #1
 8005118:	d11e      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800511a:	f7fd fb6b 	bl	80027f4 <HAL_GetTick>
 800511e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005120:	e014      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005122:	f7fd fb67 	bl	80027f4 <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005130:	4293      	cmp	r3, r2
 8005132:	d90b      	bls.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
          {
            return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e03f      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x338>
 8005138:	42470068 	.word	0x42470068
 800513c:	40023800 	.word	0x40023800
 8005140:	42470070 	.word	0x42470070
 8005144:	40007000 	.word	0x40007000
 8005148:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800514c:	4b1c      	ldr	r3, [pc, #112]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800514e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	2b00      	cmp	r3, #0
 8005156:	d0e4      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800515c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005160:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005164:	d10d      	bne.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x302>
 8005166:	4916      	ldr	r1, [pc, #88]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005168:	4b15      	ldr	r3, [pc, #84]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005174:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800517c:	4313      	orrs	r3, r2
 800517e:	608b      	str	r3, [r1, #8]
 8005180:	e005      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8005182:	4a0f      	ldr	r2, [pc, #60]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005184:	4b0e      	ldr	r3, [pc, #56]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800518c:	6093      	str	r3, [r2, #8]
 800518e:	490c      	ldr	r1, [pc, #48]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005190:	4b0b      	ldr	r3, [pc, #44]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8005192:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005198:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800519c:	4313      	orrs	r3, r2
 800519e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0310 	and.w	r3, r3, #16
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d004      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x336>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80051ac:	4a05      	ldr	r2, [pc, #20]	; (80051c4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80051b4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3718      	adds	r7, #24
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	40023800 	.word	0x40023800
 80051c4:	424711e0 	.word	0x424711e0

080051c8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e025      	b.n	8005228 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d106      	bne.n	80051f6 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f001 ff3f 	bl	8007074 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2202      	movs	r2, #2
 80051fa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	3304      	adds	r3, #4
 8005206:	4619      	mov	r1, r3
 8005208:	4610      	mov	r0, r2
 800520a:	f001 fc8d 	bl	8006b28 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6818      	ldr	r0, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	461a      	mov	r2, r3
 8005218:	6839      	ldr	r1, [r7, #0]
 800521a:	f001 fcf8 	bl	8006c0e <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3708      	adds	r7, #8
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b02      	cmp	r3, #2
 8005246:	d101      	bne.n	800524c <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
 800524a:	e018      	b.n	800527e <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	68b9      	ldr	r1, [r7, #8]
 800525c:	4618      	mov	r0, r3
 800525e:	f001 fd55 	bl	8006d0c <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b02      	cmp	r3, #2
 8005268:	d104      	bne.n	8005274 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2205      	movs	r2, #5
 800526e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8005272:	e003      	b.n	800527c <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b082      	sub	sp, #8
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
 800528e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d101      	bne.n	80052a0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800529c:	2302      	movs	r3, #2
 800529e:	e00e      	b.n	80052be <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6839      	ldr	r1, [r7, #0]
 80052ae:	4618      	mov	r0, r3
 80052b0:	f001 fd68 	bl	8006d84 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b082      	sub	sp, #8
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e055      	b.n	8005384 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d106      	bne.n	80052f8 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f003 fa56 	bl	80087a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	6812      	ldr	r2, [r2, #0]
 8005308:	6812      	ldr	r2, [r2, #0]
 800530a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800530e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	6851      	ldr	r1, [r2, #4]
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	6892      	ldr	r2, [r2, #8]
 800531c:	4311      	orrs	r1, r2
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	68d2      	ldr	r2, [r2, #12]
 8005322:	4311      	orrs	r1, r2
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	6912      	ldr	r2, [r2, #16]
 8005328:	4311      	orrs	r1, r2
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	6952      	ldr	r2, [r2, #20]
 800532e:	4311      	orrs	r1, r2
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	6992      	ldr	r2, [r2, #24]
 8005334:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005338:	4311      	orrs	r1, r2
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	69d2      	ldr	r2, [r2, #28]
 800533e:	4311      	orrs	r1, r2
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	6a12      	ldr	r2, [r2, #32]
 8005344:	4311      	orrs	r1, r2
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800534a:	430a      	orrs	r2, r1
 800534c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	6992      	ldr	r2, [r2, #24]
 8005356:	0c12      	lsrs	r2, r2, #16
 8005358:	f002 0104 	and.w	r1, r2, #4
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005360:	430a      	orrs	r2, r1
 8005362:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	69d2      	ldr	r2, [r2, #28]
 800536e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005372:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e01a      	b.n	80053d4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2202      	movs	r2, #2
 80053a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	6812      	ldr	r2, [r2, #0]
 80053ae:	6812      	ldr	r2, [r2, #0]
 80053b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053b4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f003 fa3c 	bl	8008834 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3708      	adds	r7, #8
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b088      	sub	sp, #32
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	603b      	str	r3, [r7, #0]
 80053e8:	4613      	mov	r3, r2
 80053ea:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053ec:	2300      	movs	r3, #0
 80053ee:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d101      	bne.n	80053fe <HAL_SPI_Transmit+0x22>
 80053fa:	2302      	movs	r3, #2
 80053fc:	e11c      	b.n	8005638 <HAL_SPI_Transmit+0x25c>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005406:	f7fd f9f5 	bl	80027f4 <HAL_GetTick>
 800540a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800540c:	88fb      	ldrh	r3, [r7, #6]
 800540e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b01      	cmp	r3, #1
 800541a:	d002      	beq.n	8005422 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800541c:	2302      	movs	r3, #2
 800541e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005420:	e101      	b.n	8005626 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d002      	beq.n	800542e <HAL_SPI_Transmit+0x52>
 8005428:	88fb      	ldrh	r3, [r7, #6]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d102      	bne.n	8005434 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005432:	e0f8      	b.n	8005626 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2203      	movs	r2, #3
 8005438:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	88fa      	ldrh	r2, [r7, #6]
 800544c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	88fa      	ldrh	r2, [r7, #6]
 8005452:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800547a:	d107      	bne.n	800548c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	6812      	ldr	r2, [r2, #0]
 8005484:	6812      	ldr	r2, [r2, #0]
 8005486:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800548a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005496:	2b40      	cmp	r3, #64	; 0x40
 8005498:	d007      	beq.n	80054aa <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	6812      	ldr	r2, [r2, #0]
 80054a2:	6812      	ldr	r2, [r2, #0]
 80054a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054b2:	d14b      	bne.n	800554c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d002      	beq.n	80054c2 <HAL_SPI_Transmit+0xe6>
 80054bc:	8afb      	ldrh	r3, [r7, #22]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d13e      	bne.n	8005540 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80054ca:	8812      	ldrh	r2, [r2, #0]
 80054cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d2:	1c9a      	adds	r2, r3, #2
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054dc:	b29b      	uxth	r3, r3
 80054de:	3b01      	subs	r3, #1
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80054e6:	e02b      	b.n	8005540 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d112      	bne.n	800551c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80054fe:	8812      	ldrh	r2, [r2, #0]
 8005500:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005506:	1c9a      	adds	r2, r3, #2
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005510:	b29b      	uxth	r3, r3
 8005512:	3b01      	subs	r3, #1
 8005514:	b29a      	uxth	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	86da      	strh	r2, [r3, #54]	; 0x36
 800551a:	e011      	b.n	8005540 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800551c:	f7fd f96a 	bl	80027f4 <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	1ad2      	subs	r2, r2, r3
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	429a      	cmp	r2, r3
 800552a:	d303      	bcc.n	8005534 <HAL_SPI_Transmit+0x158>
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005532:	d102      	bne.n	800553a <HAL_SPI_Transmit+0x15e>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d102      	bne.n	8005540 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800553e:	e072      	b.n	8005626 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005544:	b29b      	uxth	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1ce      	bne.n	80054e8 <HAL_SPI_Transmit+0x10c>
 800554a:	e04c      	b.n	80055e6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_SPI_Transmit+0x17e>
 8005554:	8afb      	ldrh	r3, [r7, #22]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d140      	bne.n	80055dc <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	330c      	adds	r3, #12
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005564:	7812      	ldrb	r2, [r2, #0]
 8005566:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556c:	1c5a      	adds	r2, r3, #1
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005576:	b29b      	uxth	r3, r3
 8005578:	3b01      	subs	r3, #1
 800557a:	b29a      	uxth	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005580:	e02c      	b.n	80055dc <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b02      	cmp	r3, #2
 800558e:	d113      	bne.n	80055b8 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	330c      	adds	r3, #12
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800559a:	7812      	ldrb	r2, [r2, #0]
 800559c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a2:	1c5a      	adds	r2, r3, #1
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	3b01      	subs	r3, #1
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80055b6:	e011      	b.n	80055dc <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055b8:	f7fd f91c 	bl	80027f4 <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	1ad2      	subs	r2, r2, r3
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d303      	bcc.n	80055d0 <HAL_SPI_Transmit+0x1f4>
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ce:	d102      	bne.n	80055d6 <HAL_SPI_Transmit+0x1fa>
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d102      	bne.n	80055dc <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80055da:	e024      	b.n	8005626 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1cd      	bne.n	8005582 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055e6:	69ba      	ldr	r2, [r7, #24]
 80055e8:	6839      	ldr	r1, [r7, #0]
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f000 fb7b 	bl	8005ce6 <SPI_EndRxTxTransaction>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d002      	beq.n	80055fc <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2220      	movs	r2, #32
 80055fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10a      	bne.n	800561a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005604:	2300      	movs	r3, #0
 8005606:	613b      	str	r3, [r7, #16]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	613b      	str	r3, [r7, #16]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	613b      	str	r3, [r7, #16]
 8005618:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800561e:	2b00      	cmp	r3, #0
 8005620:	d001      	beq.n	8005626 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005636:	7ffb      	ldrb	r3, [r7, #31]
}
 8005638:	4618      	mov	r0, r3
 800563a:	3720      	adds	r7, #32
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af02      	add	r7, sp, #8
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	4613      	mov	r3, r2
 800564e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005650:	2300      	movs	r3, #0
 8005652:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800565c:	d112      	bne.n	8005684 <HAL_SPI_Receive+0x44>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10e      	bne.n	8005684 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2204      	movs	r2, #4
 800566a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800566e:	88fa      	ldrh	r2, [r7, #6]
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	4613      	mov	r3, r2
 8005676:	68ba      	ldr	r2, [r7, #8]
 8005678:	68b9      	ldr	r1, [r7, #8]
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f000 f8e6 	bl	800584c <HAL_SPI_TransmitReceive>
 8005680:	4603      	mov	r3, r0
 8005682:	e0df      	b.n	8005844 <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800568a:	2b01      	cmp	r3, #1
 800568c:	d101      	bne.n	8005692 <HAL_SPI_Receive+0x52>
 800568e:	2302      	movs	r3, #2
 8005690:	e0d8      	b.n	8005844 <HAL_SPI_Receive+0x204>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2201      	movs	r2, #1
 8005696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800569a:	f7fd f8ab 	bl	80027f4 <HAL_GetTick>
 800569e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d002      	beq.n	80056b2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80056ac:	2302      	movs	r3, #2
 80056ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056b0:	e0bf      	b.n	8005832 <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d002      	beq.n	80056be <HAL_SPI_Receive+0x7e>
 80056b8:	88fb      	ldrh	r3, [r7, #6]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d102      	bne.n	80056c4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056c2:	e0b6      	b.n	8005832 <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2204      	movs	r2, #4
 80056c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	88fa      	ldrh	r2, [r7, #6]
 80056dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	88fa      	ldrh	r2, [r7, #6]
 80056e2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800570a:	d107      	bne.n	800571c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	6812      	ldr	r2, [r2, #0]
 8005714:	6812      	ldr	r2, [r2, #0]
 8005716:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800571a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005726:	2b40      	cmp	r3, #64	; 0x40
 8005728:	d007      	beq.n	800573a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	6812      	ldr	r2, [r2, #0]
 8005732:	6812      	ldr	r2, [r2, #0]
 8005734:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005738:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d161      	bne.n	8005806 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005742:	e02d      	b.n	80057a0 <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b01      	cmp	r3, #1
 8005750:	d114      	bne.n	800577c <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	6812      	ldr	r2, [r2, #0]
 800575a:	320c      	adds	r2, #12
 800575c:	7812      	ldrb	r2, [r2, #0]
 800575e:	b2d2      	uxtb	r2, r2
 8005760:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005766:	1c5a      	adds	r2, r3, #1
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005770:	b29b      	uxth	r3, r3
 8005772:	3b01      	subs	r3, #1
 8005774:	b29a      	uxth	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	87da      	strh	r2, [r3, #62]	; 0x3e
 800577a:	e011      	b.n	80057a0 <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800577c:	f7fd f83a 	bl	80027f4 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad2      	subs	r2, r2, r3
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	429a      	cmp	r2, r3
 800578a:	d303      	bcc.n	8005794 <HAL_SPI_Receive+0x154>
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005792:	d102      	bne.n	800579a <HAL_SPI_Receive+0x15a>
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d102      	bne.n	80057a0 <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800579e:	e048      	b.n	8005832 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1cc      	bne.n	8005744 <HAL_SPI_Receive+0x104>
 80057aa:	e031      	b.n	8005810 <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d113      	bne.n	80057e2 <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	6812      	ldr	r2, [r2, #0]
 80057c2:	68d2      	ldr	r2, [r2, #12]
 80057c4:	b292      	uxth	r2, r2
 80057c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057cc:	1c9a      	adds	r2, r3, #2
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	3b01      	subs	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057e0:	e011      	b.n	8005806 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057e2:	f7fd f807 	bl	80027f4 <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	1ad2      	subs	r2, r2, r3
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d303      	bcc.n	80057fa <HAL_SPI_Receive+0x1ba>
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f8:	d102      	bne.n	8005800 <HAL_SPI_Receive+0x1c0>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d102      	bne.n	8005806 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005804:	e015      	b.n	8005832 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800580a:	b29b      	uxth	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1cd      	bne.n	80057ac <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	6839      	ldr	r1, [r7, #0]
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 fa31 	bl	8005c7c <SPI_EndRxTransaction>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d002      	beq.n	8005826 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2220      	movs	r2, #32
 8005824:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005842:	7dfb      	ldrb	r3, [r7, #23]
}
 8005844:	4618      	mov	r0, r3
 8005846:	3718      	adds	r7, #24
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b08c      	sub	sp, #48	; 0x30
 8005850:	af00      	add	r7, sp, #0
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	607a      	str	r2, [r7, #4]
 8005858:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800585a:	2301      	movs	r3, #1
 800585c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800585e:	2300      	movs	r3, #0
 8005860:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800586a:	2b01      	cmp	r3, #1
 800586c:	d101      	bne.n	8005872 <HAL_SPI_TransmitReceive+0x26>
 800586e:	2302      	movs	r3, #2
 8005870:	e188      	b.n	8005b84 <HAL_SPI_TransmitReceive+0x338>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800587a:	f7fc ffbb 	bl	80027f4 <HAL_GetTick>
 800587e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005886:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005890:	887b      	ldrh	r3, [r7, #2]
 8005892:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005894:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005898:	2b01      	cmp	r3, #1
 800589a:	d00f      	beq.n	80058bc <HAL_SPI_TransmitReceive+0x70>
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058a2:	d107      	bne.n	80058b4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d103      	bne.n	80058b4 <HAL_SPI_TransmitReceive+0x68>
 80058ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80058b0:	2b04      	cmp	r3, #4
 80058b2:	d003      	beq.n	80058bc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80058b4:	2302      	movs	r3, #2
 80058b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80058ba:	e159      	b.n	8005b70 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d005      	beq.n	80058ce <HAL_SPI_TransmitReceive+0x82>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d002      	beq.n	80058ce <HAL_SPI_TransmitReceive+0x82>
 80058c8:	887b      	ldrh	r3, [r7, #2]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d103      	bne.n	80058d6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80058d4:	e14c      	b.n	8005b70 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b04      	cmp	r3, #4
 80058e0:	d003      	beq.n	80058ea <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2205      	movs	r2, #5
 80058e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	887a      	ldrh	r2, [r7, #2]
 80058fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	887a      	ldrh	r2, [r7, #2]
 8005900:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	887a      	ldrh	r2, [r7, #2]
 800590c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	887a      	ldrh	r2, [r7, #2]
 8005912:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800592a:	2b40      	cmp	r3, #64	; 0x40
 800592c:	d007      	beq.n	800593e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	6812      	ldr	r2, [r2, #0]
 8005936:	6812      	ldr	r2, [r2, #0]
 8005938:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800593c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005946:	d178      	bne.n	8005a3a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d002      	beq.n	8005956 <HAL_SPI_TransmitReceive+0x10a>
 8005950:	8b7b      	ldrh	r3, [r7, #26]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d166      	bne.n	8005a24 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800595e:	8812      	ldrh	r2, [r2, #0]
 8005960:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005966:	1c9a      	adds	r2, r3, #2
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005970:	b29b      	uxth	r3, r3
 8005972:	3b01      	subs	r3, #1
 8005974:	b29a      	uxth	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800597a:	e053      	b.n	8005a24 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b02      	cmp	r3, #2
 8005988:	d11b      	bne.n	80059c2 <HAL_SPI_TransmitReceive+0x176>
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b00      	cmp	r3, #0
 8005992:	d016      	beq.n	80059c2 <HAL_SPI_TransmitReceive+0x176>
 8005994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005996:	2b01      	cmp	r3, #1
 8005998:	d113      	bne.n	80059c2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80059a2:	8812      	ldrh	r2, [r2, #0]
 80059a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059aa:	1c9a      	adds	r2, r3, #2
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	3b01      	subs	r3, #1
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059be:	2300      	movs	r3, #0
 80059c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d119      	bne.n	8005a04 <HAL_SPI_TransmitReceive+0x1b8>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d014      	beq.n	8005a04 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	6812      	ldr	r2, [r2, #0]
 80059e2:	68d2      	ldr	r2, [r2, #12]
 80059e4:	b292      	uxth	r2, r2
 80059e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ec:	1c9a      	adds	r2, r3, #2
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	3b01      	subs	r3, #1
 80059fa:	b29a      	uxth	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a00:	2301      	movs	r3, #1
 8005a02:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a04:	f7fc fef6 	bl	80027f4 <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0c:	1ad2      	subs	r2, r2, r3
 8005a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d307      	bcc.n	8005a24 <HAL_SPI_TransmitReceive+0x1d8>
 8005a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1a:	d003      	beq.n	8005a24 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005a22:	e0a5      	b.n	8005b70 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1a6      	bne.n	800597c <HAL_SPI_TransmitReceive+0x130>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1a1      	bne.n	800597c <HAL_SPI_TransmitReceive+0x130>
 8005a38:	e07c      	b.n	8005b34 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d002      	beq.n	8005a48 <HAL_SPI_TransmitReceive+0x1fc>
 8005a42:	8b7b      	ldrh	r3, [r7, #26]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d16b      	bne.n	8005b20 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	330c      	adds	r3, #12
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a52:	7812      	ldrb	r2, [r2, #0]
 8005a54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5a:	1c5a      	adds	r2, r3, #1
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a6e:	e057      	b.n	8005b20 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	d11c      	bne.n	8005ab8 <HAL_SPI_TransmitReceive+0x26c>
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d017      	beq.n	8005ab8 <HAL_SPI_TransmitReceive+0x26c>
 8005a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d114      	bne.n	8005ab8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	330c      	adds	r3, #12
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a98:	7812      	ldrb	r2, [r2, #0]
 8005a9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa0:	1c5a      	adds	r2, r3, #1
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	3b01      	subs	r3, #1
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d119      	bne.n	8005afa <HAL_SPI_TransmitReceive+0x2ae>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d014      	beq.n	8005afa <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	6812      	ldr	r2, [r2, #0]
 8005ad8:	68d2      	ldr	r2, [r2, #12]
 8005ada:	b2d2      	uxtb	r2, r2
 8005adc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae2:	1c5a      	adds	r2, r3, #1
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	3b01      	subs	r3, #1
 8005af0:	b29a      	uxth	r2, r3
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005af6:	2301      	movs	r3, #1
 8005af8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005afa:	f7fc fe7b 	bl	80027f4 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b02:	1ad2      	subs	r2, r2, r3
 8005b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d303      	bcc.n	8005b12 <HAL_SPI_TransmitReceive+0x2c6>
 8005b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b10:	d102      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x2cc>
 8005b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d103      	bne.n	8005b20 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005b1e:	e027      	b.n	8005b70 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1a2      	bne.n	8005a70 <HAL_SPI_TransmitReceive+0x224>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d19d      	bne.n	8005a70 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b36:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f000 f8d4 	bl	8005ce6 <SPI_EndRxTxTransaction>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d006      	beq.n	8005b52 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005b50:	e00e      	b.n	8005b70 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d10a      	bne.n	8005b70 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	617b      	str	r3, [r7, #20]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	617b      	str	r3, [r7, #20]
 8005b6e:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3730      	adds	r7, #48	; 0x30
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b9a:	b2db      	uxtb	r3, r3
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	603b      	str	r3, [r7, #0]
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bb8:	e04c      	b.n	8005c54 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc0:	d048      	beq.n	8005c54 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005bc2:	f7fc fe17 	bl	80027f4 <HAL_GetTick>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	1ad2      	subs	r2, r2, r3
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d202      	bcs.n	8005bd8 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d13d      	bne.n	8005c54 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	6812      	ldr	r2, [r2, #0]
 8005be0:	6852      	ldr	r2, [r2, #4]
 8005be2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005be6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bf0:	d111      	bne.n	8005c16 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bfa:	d004      	beq.n	8005c06 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c04:	d107      	bne.n	8005c16 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	6812      	ldr	r2, [r2, #0]
 8005c0e:	6812      	ldr	r2, [r2, #0]
 8005c10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c1e:	d10f      	bne.n	8005c40 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	6812      	ldr	r2, [r2, #0]
 8005c28:	6812      	ldr	r2, [r2, #0]
 8005c2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	6812      	ldr	r2, [r2, #0]
 8005c38:	6812      	ldr	r2, [r2, #0]
 8005c3a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c3e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e00f      	b.n	8005c74 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	401a      	ands	r2, r3
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	bf0c      	ite	eq
 8005c64:	2301      	moveq	r3, #1
 8005c66:	2300      	movne	r3, #0
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	79fb      	ldrb	r3, [r7, #7]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d1a3      	bne.n	8005bba <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005c72:	2300      	movs	r3, #0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af02      	add	r7, sp, #8
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c90:	d111      	bne.n	8005cb6 <SPI_EndRxTransaction+0x3a>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c9a:	d004      	beq.n	8005ca6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ca4:	d107      	bne.n	8005cb6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	6812      	ldr	r2, [r2, #0]
 8005cae:	6812      	ldr	r2, [r2, #0]
 8005cb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cb4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	2180      	movs	r1, #128	; 0x80
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f7ff ff71 	bl	8005ba8 <SPI_WaitFlagStateUntilTimeout>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d007      	beq.n	8005cdc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cd0:	f043 0220 	orr.w	r2, r3, #32
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e000      	b.n	8005cde <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ce6:	b580      	push	{r7, lr}
 8005ce8:	b086      	sub	sp, #24
 8005cea:	af02      	add	r7, sp, #8
 8005cec:	60f8      	str	r0, [r7, #12]
 8005cee:	60b9      	str	r1, [r7, #8]
 8005cf0:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	9300      	str	r3, [sp, #0]
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2180      	movs	r1, #128	; 0x80
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f7ff ff53 	bl	8005ba8 <SPI_WaitFlagStateUntilTimeout>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d007      	beq.n	8005d18 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d0c:	f043 0220 	orr.w	r2, r3, #32
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e000      	b.n	8005d1a <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005d18:	2300      	movs	r3, #0
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d22:	b580      	push	{r7, lr}
 8005d24:	b082      	sub	sp, #8
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d101      	bne.n	8005d34 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e01d      	b.n	8005d70 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d106      	bne.n	8005d4e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f002 ffdd 	bl	8008d08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2202      	movs	r2, #2
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	3304      	adds	r3, #4
 8005d5e:	4619      	mov	r1, r3
 8005d60:	4610      	mov	r0, r2
 8005d62:	f000 fa15 	bl	8006190 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3708      	adds	r7, #8
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	6812      	ldr	r2, [r2, #0]
 8005d88:	68d2      	ldr	r2, [r2, #12]
 8005d8a:	f042 0201 	orr.w	r2, r2, #1
 8005d8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f003 0307 	and.w	r3, r3, #7
 8005d9a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2b06      	cmp	r3, #6
 8005da0:	d007      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	6812      	ldr	r2, [r2, #0]
 8005daa:	6812      	ldr	r2, [r2, #0]
 8005dac:	f042 0201 	orr.w	r2, r2, #1
 8005db0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d122      	bne.n	8005e1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	f003 0302 	and.w	r3, r3, #2
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d11b      	bne.n	8005e1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f06f 0202 	mvn.w	r2, #2
 8005dec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	f003 0303 	and.w	r3, r3, #3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d003      	beq.n	8005e0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 f9a5 	bl	8006152 <HAL_TIM_IC_CaptureCallback>
 8005e08:	e005      	b.n	8005e16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 f997 	bl	800613e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 f9a8 	bl	8006166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	f003 0304 	and.w	r3, r3, #4
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d122      	bne.n	8005e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d11b      	bne.n	8005e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f06f 0204 	mvn.w	r2, #4
 8005e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2202      	movs	r2, #2
 8005e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 f97b 	bl	8006152 <HAL_TIM_IC_CaptureCallback>
 8005e5c:	e005      	b.n	8005e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 f96d 	bl	800613e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 f97e 	bl	8006166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	f003 0308 	and.w	r3, r3, #8
 8005e7a:	2b08      	cmp	r3, #8
 8005e7c:	d122      	bne.n	8005ec4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	f003 0308 	and.w	r3, r3, #8
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d11b      	bne.n	8005ec4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f06f 0208 	mvn.w	r2, #8
 8005e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2204      	movs	r2, #4
 8005e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	f003 0303 	and.w	r3, r3, #3
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 f951 	bl	8006152 <HAL_TIM_IC_CaptureCallback>
 8005eb0:	e005      	b.n	8005ebe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 f943 	bl	800613e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 f954 	bl	8006166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	f003 0310 	and.w	r3, r3, #16
 8005ece:	2b10      	cmp	r3, #16
 8005ed0:	d122      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f003 0310 	and.w	r3, r3, #16
 8005edc:	2b10      	cmp	r3, #16
 8005ede:	d11b      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f06f 0210 	mvn.w	r2, #16
 8005ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2208      	movs	r2, #8
 8005eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f000 f927 	bl	8006152 <HAL_TIM_IC_CaptureCallback>
 8005f04:	e005      	b.n	8005f12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f919 	bl	800613e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 f92a 	bl	8006166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d10e      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d107      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f06f 0201 	mvn.w	r2, #1
 8005f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f001 fe5a 	bl	8007bf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f4e:	2b80      	cmp	r3, #128	; 0x80
 8005f50:	d10e      	bne.n	8005f70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f5c:	2b80      	cmp	r3, #128	; 0x80
 8005f5e:	d107      	bne.n	8005f70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 fa99 	bl	80064a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7a:	2b40      	cmp	r3, #64	; 0x40
 8005f7c:	d10e      	bne.n	8005f9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f88:	2b40      	cmp	r3, #64	; 0x40
 8005f8a:	d107      	bne.n	8005f9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f8ef 	bl	800617a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	f003 0320 	and.w	r3, r3, #32
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	d10e      	bne.n	8005fc8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	f003 0320 	and.w	r3, r3, #32
 8005fb4:	2b20      	cmp	r3, #32
 8005fb6:	d107      	bne.n	8005fc8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f06f 0220 	mvn.w	r2, #32
 8005fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fa63 	bl	800648e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fc8:	bf00      	nop
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d101      	bne.n	8005fe8 <HAL_TIM_ConfigClockSource+0x18>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	e0a6      	b.n	8006136 <HAL_TIM_ConfigClockSource+0x166>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2202      	movs	r2, #2
 8005ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006006:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800600e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2b40      	cmp	r3, #64	; 0x40
 800601e:	d067      	beq.n	80060f0 <HAL_TIM_ConfigClockSource+0x120>
 8006020:	2b40      	cmp	r3, #64	; 0x40
 8006022:	d80b      	bhi.n	800603c <HAL_TIM_ConfigClockSource+0x6c>
 8006024:	2b10      	cmp	r3, #16
 8006026:	d073      	beq.n	8006110 <HAL_TIM_ConfigClockSource+0x140>
 8006028:	2b10      	cmp	r3, #16
 800602a:	d802      	bhi.n	8006032 <HAL_TIM_ConfigClockSource+0x62>
 800602c:	2b00      	cmp	r3, #0
 800602e:	d06f      	beq.n	8006110 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006030:	e078      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006032:	2b20      	cmp	r3, #32
 8006034:	d06c      	beq.n	8006110 <HAL_TIM_ConfigClockSource+0x140>
 8006036:	2b30      	cmp	r3, #48	; 0x30
 8006038:	d06a      	beq.n	8006110 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800603a:	e073      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800603c:	2b70      	cmp	r3, #112	; 0x70
 800603e:	d00d      	beq.n	800605c <HAL_TIM_ConfigClockSource+0x8c>
 8006040:	2b70      	cmp	r3, #112	; 0x70
 8006042:	d804      	bhi.n	800604e <HAL_TIM_ConfigClockSource+0x7e>
 8006044:	2b50      	cmp	r3, #80	; 0x50
 8006046:	d033      	beq.n	80060b0 <HAL_TIM_ConfigClockSource+0xe0>
 8006048:	2b60      	cmp	r3, #96	; 0x60
 800604a:	d041      	beq.n	80060d0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800604c:	e06a      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800604e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006052:	d066      	beq.n	8006122 <HAL_TIM_ConfigClockSource+0x152>
 8006054:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006058:	d017      	beq.n	800608a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800605a:	e063      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6818      	ldr	r0, [r3, #0]
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	6899      	ldr	r1, [r3, #8]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685a      	ldr	r2, [r3, #4]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	f000 f9aa 	bl	80063c4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800607e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	609a      	str	r2, [r3, #8]
      break;
 8006088:	e04c      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6818      	ldr	r0, [r3, #0]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	6899      	ldr	r1, [r3, #8]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	f000 f993 	bl	80063c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	6812      	ldr	r2, [r2, #0]
 80060a6:	6892      	ldr	r2, [r2, #8]
 80060a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060ac:	609a      	str	r2, [r3, #8]
      break;
 80060ae:	e039      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6818      	ldr	r0, [r3, #0]
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	6859      	ldr	r1, [r3, #4]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	461a      	mov	r2, r3
 80060be:	f000 f907 	bl	80062d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2150      	movs	r1, #80	; 0x50
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 f960 	bl	800638e <TIM_ITRx_SetConfig>
      break;
 80060ce:	e029      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6818      	ldr	r0, [r3, #0]
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	6859      	ldr	r1, [r3, #4]
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	461a      	mov	r2, r3
 80060de:	f000 f926 	bl	800632e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2160      	movs	r1, #96	; 0x60
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 f950 	bl	800638e <TIM_ITRx_SetConfig>
      break;
 80060ee:	e019      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6818      	ldr	r0, [r3, #0]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	6859      	ldr	r1, [r3, #4]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	461a      	mov	r2, r3
 80060fe:	f000 f8e7 	bl	80062d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2140      	movs	r1, #64	; 0x40
 8006108:	4618      	mov	r0, r3
 800610a:	f000 f940 	bl	800638e <TIM_ITRx_SetConfig>
      break;
 800610e:	e009      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4619      	mov	r1, r3
 800611a:	4610      	mov	r0, r2
 800611c:	f000 f937 	bl	800638e <TIM_ITRx_SetConfig>
      break;
 8006120:	e000      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006122:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}

0800613e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800613e:	b480      	push	{r7}
 8006140:	b083      	sub	sp, #12
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006146:	bf00      	nop
 8006148:	370c      	adds	r7, #12
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr

08006152 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006152:	b480      	push	{r7}
 8006154:	b083      	sub	sp, #12
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800615a:	bf00      	nop
 800615c:	370c      	adds	r7, #12
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr

08006166 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006166:	b480      	push	{r7}
 8006168:	b083      	sub	sp, #12
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800616e:	bf00      	nop
 8006170:	370c      	adds	r7, #12
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800617a:	b480      	push	{r7}
 800617c:	b083      	sub	sp, #12
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006182:	bf00      	nop
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
	...

08006190 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a40      	ldr	r2, [pc, #256]	; (80062a4 <TIM_Base_SetConfig+0x114>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d013      	beq.n	80061d0 <TIM_Base_SetConfig+0x40>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ae:	d00f      	beq.n	80061d0 <TIM_Base_SetConfig+0x40>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a3d      	ldr	r2, [pc, #244]	; (80062a8 <TIM_Base_SetConfig+0x118>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d00b      	beq.n	80061d0 <TIM_Base_SetConfig+0x40>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a3c      	ldr	r2, [pc, #240]	; (80062ac <TIM_Base_SetConfig+0x11c>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d007      	beq.n	80061d0 <TIM_Base_SetConfig+0x40>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a3b      	ldr	r2, [pc, #236]	; (80062b0 <TIM_Base_SetConfig+0x120>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d003      	beq.n	80061d0 <TIM_Base_SetConfig+0x40>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a3a      	ldr	r2, [pc, #232]	; (80062b4 <TIM_Base_SetConfig+0x124>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d108      	bne.n	80061e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	4313      	orrs	r3, r2
 80061e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a2f      	ldr	r2, [pc, #188]	; (80062a4 <TIM_Base_SetConfig+0x114>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d02b      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061f0:	d027      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a2c      	ldr	r2, [pc, #176]	; (80062a8 <TIM_Base_SetConfig+0x118>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d023      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a2b      	ldr	r2, [pc, #172]	; (80062ac <TIM_Base_SetConfig+0x11c>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d01f      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a2a      	ldr	r2, [pc, #168]	; (80062b0 <TIM_Base_SetConfig+0x120>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d01b      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a29      	ldr	r2, [pc, #164]	; (80062b4 <TIM_Base_SetConfig+0x124>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d017      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a28      	ldr	r2, [pc, #160]	; (80062b8 <TIM_Base_SetConfig+0x128>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d013      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a27      	ldr	r2, [pc, #156]	; (80062bc <TIM_Base_SetConfig+0x12c>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d00f      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a26      	ldr	r2, [pc, #152]	; (80062c0 <TIM_Base_SetConfig+0x130>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d00b      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a25      	ldr	r2, [pc, #148]	; (80062c4 <TIM_Base_SetConfig+0x134>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d007      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a24      	ldr	r2, [pc, #144]	; (80062c8 <TIM_Base_SetConfig+0x138>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d003      	beq.n	8006242 <TIM_Base_SetConfig+0xb2>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a23      	ldr	r2, [pc, #140]	; (80062cc <TIM_Base_SetConfig+0x13c>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d108      	bne.n	8006254 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006248:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	4313      	orrs	r3, r2
 8006252:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	4313      	orrs	r3, r2
 8006260:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	689a      	ldr	r2, [r3, #8]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a0a      	ldr	r2, [pc, #40]	; (80062a4 <TIM_Base_SetConfig+0x114>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d003      	beq.n	8006288 <TIM_Base_SetConfig+0xf8>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a0c      	ldr	r2, [pc, #48]	; (80062b4 <TIM_Base_SetConfig+0x124>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d103      	bne.n	8006290 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	691a      	ldr	r2, [r3, #16]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	615a      	str	r2, [r3, #20]
}
 8006296:	bf00      	nop
 8006298:	3714      	adds	r7, #20
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	40010000 	.word	0x40010000
 80062a8:	40000400 	.word	0x40000400
 80062ac:	40000800 	.word	0x40000800
 80062b0:	40000c00 	.word	0x40000c00
 80062b4:	40010400 	.word	0x40010400
 80062b8:	40014000 	.word	0x40014000
 80062bc:	40014400 	.word	0x40014400
 80062c0:	40014800 	.word	0x40014800
 80062c4:	40001800 	.word	0x40001800
 80062c8:	40001c00 	.word	0x40001c00
 80062cc:	40002000 	.word	0x40002000

080062d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b087      	sub	sp, #28
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	f023 0201 	bic.w	r2, r3, #1
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	011b      	lsls	r3, r3, #4
 8006300:	693a      	ldr	r2, [r7, #16]
 8006302:	4313      	orrs	r3, r2
 8006304:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	f023 030a 	bic.w	r3, r3, #10
 800630c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	4313      	orrs	r3, r2
 8006314:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	621a      	str	r2, [r3, #32]
}
 8006322:	bf00      	nop
 8006324:	371c      	adds	r7, #28
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800632e:	b480      	push	{r7}
 8006330:	b087      	sub	sp, #28
 8006332:	af00      	add	r7, sp, #0
 8006334:	60f8      	str	r0, [r7, #12]
 8006336:	60b9      	str	r1, [r7, #8]
 8006338:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a1b      	ldr	r3, [r3, #32]
 800633e:	f023 0210 	bic.w	r2, r3, #16
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006358:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	031b      	lsls	r3, r3, #12
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	4313      	orrs	r3, r2
 8006362:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800636a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	011b      	lsls	r3, r3, #4
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	4313      	orrs	r3, r2
 8006374:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	693a      	ldr	r2, [r7, #16]
 8006380:	621a      	str	r2, [r3, #32]
}
 8006382:	bf00      	nop
 8006384:	371c      	adds	r7, #28
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr

0800638e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800638e:	b480      	push	{r7}
 8006390:	b085      	sub	sp, #20
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
 8006396:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063a6:	683a      	ldr	r2, [r7, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	f043 0307 	orr.w	r3, r3, #7
 80063b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	609a      	str	r2, [r3, #8]
}
 80063b8:	bf00      	nop
 80063ba:	3714      	adds	r7, #20
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b087      	sub	sp, #28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
 80063d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	021a      	lsls	r2, r3, #8
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	431a      	orrs	r2, r3
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	697a      	ldr	r2, [r7, #20]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	697a      	ldr	r2, [r7, #20]
 80063f6:	609a      	str	r2, [r3, #8]
}
 80063f8:	bf00      	nop
 80063fa:	371c      	adds	r7, #28
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006418:	2302      	movs	r3, #2
 800641a:	e032      	b.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006442:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	4313      	orrs	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006454:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	68ba      	ldr	r2, [r7, #8]
 800645c:	4313      	orrs	r3, r2
 800645e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68ba      	ldr	r2, [r7, #8]
 800646e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3714      	adds	r7, #20
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr

0800648e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800648e:	b480      	push	{r7}
 8006490:	b083      	sub	sp, #12
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006496:	bf00      	nop
 8006498:	370c      	adds	r7, #12
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr

080064a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b083      	sub	sp, #12
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064aa:	bf00      	nop
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b082      	sub	sp, #8
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d101      	bne.n	80064c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e03f      	b.n	8006548 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d106      	bne.n	80064e2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f002 fca9 	bl	8008e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2224      	movs	r2, #36	; 0x24
 80064e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	6812      	ldr	r2, [r2, #0]
 80064f2:	68d2      	ldr	r2, [r2, #12]
 80064f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064f8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f90a 	bl	8006714 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	6812      	ldr	r2, [r2, #0]
 8006508:	6912      	ldr	r2, [r2, #16]
 800650a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800650e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	6812      	ldr	r2, [r2, #0]
 8006518:	6952      	ldr	r2, [r2, #20]
 800651a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800651e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	6812      	ldr	r2, [r2, #0]
 8006528:	68d2      	ldr	r2, [r2, #12]
 800652a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800652e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2220      	movs	r2, #32
 800653a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2220      	movs	r2, #32
 8006542:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	3708      	adds	r7, #8
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b088      	sub	sp, #32
 8006554:	af02      	add	r7, sp, #8
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	60b9      	str	r1, [r7, #8]
 800655a:	603b      	str	r3, [r7, #0]
 800655c:	4613      	mov	r3, r2
 800655e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006560:	2300      	movs	r3, #0
 8006562:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800656a:	b2db      	uxtb	r3, r3
 800656c:	2b20      	cmp	r3, #32
 800656e:	f040 8082 	bne.w	8006676 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d002      	beq.n	800657e <HAL_UART_Transmit+0x2e>
 8006578:	88fb      	ldrh	r3, [r7, #6]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d101      	bne.n	8006582 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e07a      	b.n	8006678 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006588:	2b01      	cmp	r3, #1
 800658a:	d101      	bne.n	8006590 <HAL_UART_Transmit+0x40>
 800658c:	2302      	movs	r3, #2
 800658e:	e073      	b.n	8006678 <HAL_UART_Transmit+0x128>
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2221      	movs	r2, #33	; 0x21
 80065a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80065a6:	f7fc f925 	bl	80027f4 <HAL_GetTick>
 80065aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	88fa      	ldrh	r2, [r7, #6]
 80065b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	88fa      	ldrh	r2, [r7, #6]
 80065b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80065b8:	e041      	b.n	800663e <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065be:	b29b      	uxth	r3, r3
 80065c0:	3b01      	subs	r3, #1
 80065c2:	b29a      	uxth	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065d0:	d121      	bne.n	8006616 <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	9300      	str	r3, [sp, #0]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	2200      	movs	r2, #0
 80065da:	2180      	movs	r1, #128	; 0x80
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 f84f 	bl	8006680 <UART_WaitOnFlagUntilTimeout>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d001      	beq.n	80065ec <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80065e8:	2303      	movs	r3, #3
 80065ea:	e045      	b.n	8006678 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	693a      	ldr	r2, [r7, #16]
 80065f6:	8812      	ldrh	r2, [r2, #0]
 80065f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065fc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d103      	bne.n	800660e <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	3302      	adds	r3, #2
 800660a:	60bb      	str	r3, [r7, #8]
 800660c:	e017      	b.n	800663e <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	3301      	adds	r3, #1
 8006612:	60bb      	str	r3, [r7, #8]
 8006614:	e013      	b.n	800663e <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	9300      	str	r3, [sp, #0]
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	2200      	movs	r2, #0
 800661e:	2180      	movs	r1, #128	; 0x80
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 f82d 	bl	8006680 <UART_WaitOnFlagUntilTimeout>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d001      	beq.n	8006630 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e023      	b.n	8006678 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	1c59      	adds	r1, r3, #1
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006642:	b29b      	uxth	r3, r3
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1b8      	bne.n	80065ba <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	9300      	str	r3, [sp, #0]
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	2200      	movs	r2, #0
 8006650:	2140      	movs	r1, #64	; 0x40
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 f814 	bl	8006680 <UART_WaitOnFlagUntilTimeout>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e00a      	b.n	8006678 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2220      	movs	r2, #32
 8006666:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8006672:	2300      	movs	r3, #0
 8006674:	e000      	b.n	8006678 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8006676:	2302      	movs	r3, #2
  }
}
 8006678:	4618      	mov	r0, r3
 800667a:	3718      	adds	r7, #24
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	603b      	str	r3, [r7, #0]
 800668c:	4613      	mov	r3, r2
 800668e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006690:	e02c      	b.n	80066ec <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006698:	d028      	beq.n	80066ec <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d007      	beq.n	80066b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80066a0:	f7fc f8a8 	bl	80027f4 <HAL_GetTick>
 80066a4:	4602      	mov	r2, r0
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	1ad2      	subs	r2, r2, r3
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d91d      	bls.n	80066ec <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	6812      	ldr	r2, [r2, #0]
 80066b8:	68d2      	ldr	r2, [r2, #12]
 80066ba:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80066be:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	6812      	ldr	r2, [r2, #0]
 80066c8:	6952      	ldr	r2, [r2, #20]
 80066ca:	f022 0201 	bic.w	r2, r2, #1
 80066ce:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2220      	movs	r2, #32
 80066d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2220      	movs	r2, #32
 80066dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e00f      	b.n	800670c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	401a      	ands	r2, r3
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	bf0c      	ite	eq
 80066fc:	2301      	moveq	r3, #1
 80066fe:	2300      	movne	r3, #0
 8006700:	b2db      	uxtb	r3, r3
 8006702:	461a      	mov	r2, r3
 8006704:	79fb      	ldrb	r3, [r7, #7]
 8006706:	429a      	cmp	r2, r3
 8006708:	d0c3      	beq.n	8006692 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3710      	adds	r7, #16
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	6812      	ldr	r2, [r2, #0]
 8006724:	6912      	ldr	r2, [r2, #16]
 8006726:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	68d2      	ldr	r2, [r2, #12]
 800672e:	430a      	orrs	r2, r1
 8006730:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	689a      	ldr	r2, [r3, #8]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	431a      	orrs	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	695b      	ldr	r3, [r3, #20]
 8006740:	431a      	orrs	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	4313      	orrs	r3, r2
 8006748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006758:	f023 030c 	bic.w	r3, r3, #12
 800675c:	68f9      	ldr	r1, [r7, #12]
 800675e:	430b      	orrs	r3, r1
 8006760:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6812      	ldr	r2, [r2, #0]
 800676a:	6952      	ldr	r2, [r2, #20]
 800676c:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	6992      	ldr	r2, [r2, #24]
 8006774:	430a      	orrs	r2, r1
 8006776:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	69db      	ldr	r3, [r3, #28]
 800677c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006780:	f040 80e4 	bne.w	800694c <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4aab      	ldr	r2, [pc, #684]	; (8006a38 <UART_SetConfig+0x324>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d004      	beq.n	8006798 <UART_SetConfig+0x84>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4aaa      	ldr	r2, [pc, #680]	; (8006a3c <UART_SetConfig+0x328>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d16c      	bne.n	8006872 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681c      	ldr	r4, [r3, #0]
 800679c:	f7fe fb2a 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 80067a0:	4602      	mov	r2, r0
 80067a2:	4613      	mov	r3, r2
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	4413      	add	r3, r2
 80067a8:	009a      	lsls	r2, r3, #2
 80067aa:	441a      	add	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	005b      	lsls	r3, r3, #1
 80067b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b6:	4aa2      	ldr	r2, [pc, #648]	; (8006a40 <UART_SetConfig+0x32c>)
 80067b8:	fba2 2303 	umull	r2, r3, r2, r3
 80067bc:	095b      	lsrs	r3, r3, #5
 80067be:	011d      	lsls	r5, r3, #4
 80067c0:	f7fe fb18 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 80067c4:	4602      	mov	r2, r0
 80067c6:	4613      	mov	r3, r2
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	4413      	add	r3, r2
 80067cc:	009a      	lsls	r2, r3, #2
 80067ce:	441a      	add	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	005b      	lsls	r3, r3, #1
 80067d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80067da:	f7fe fb0b 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 80067de:	4602      	mov	r2, r0
 80067e0:	4613      	mov	r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	4413      	add	r3, r2
 80067e6:	009a      	lsls	r2, r3, #2
 80067e8:	441a      	add	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	005b      	lsls	r3, r3, #1
 80067f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f4:	4a92      	ldr	r2, [pc, #584]	; (8006a40 <UART_SetConfig+0x32c>)
 80067f6:	fba2 2303 	umull	r2, r3, r2, r3
 80067fa:	095b      	lsrs	r3, r3, #5
 80067fc:	2264      	movs	r2, #100	; 0x64
 80067fe:	fb02 f303 	mul.w	r3, r2, r3
 8006802:	1af3      	subs	r3, r6, r3
 8006804:	00db      	lsls	r3, r3, #3
 8006806:	3332      	adds	r3, #50	; 0x32
 8006808:	4a8d      	ldr	r2, [pc, #564]	; (8006a40 <UART_SetConfig+0x32c>)
 800680a:	fba2 2303 	umull	r2, r3, r2, r3
 800680e:	095b      	lsrs	r3, r3, #5
 8006810:	005b      	lsls	r3, r3, #1
 8006812:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006816:	441d      	add	r5, r3
 8006818:	f7fe faec 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 800681c:	4602      	mov	r2, r0
 800681e:	4613      	mov	r3, r2
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	4413      	add	r3, r2
 8006824:	009a      	lsls	r2, r3, #2
 8006826:	441a      	add	r2, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006832:	f7fe fadf 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 8006836:	4602      	mov	r2, r0
 8006838:	4613      	mov	r3, r2
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	4413      	add	r3, r2
 800683e:	009a      	lsls	r2, r3, #2
 8006840:	441a      	add	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	005b      	lsls	r3, r3, #1
 8006848:	fbb2 f3f3 	udiv	r3, r2, r3
 800684c:	4a7c      	ldr	r2, [pc, #496]	; (8006a40 <UART_SetConfig+0x32c>)
 800684e:	fba2 2303 	umull	r2, r3, r2, r3
 8006852:	095b      	lsrs	r3, r3, #5
 8006854:	2264      	movs	r2, #100	; 0x64
 8006856:	fb02 f303 	mul.w	r3, r2, r3
 800685a:	1af3      	subs	r3, r6, r3
 800685c:	00db      	lsls	r3, r3, #3
 800685e:	3332      	adds	r3, #50	; 0x32
 8006860:	4a77      	ldr	r2, [pc, #476]	; (8006a40 <UART_SetConfig+0x32c>)
 8006862:	fba2 2303 	umull	r2, r3, r2, r3
 8006866:	095b      	lsrs	r3, r3, #5
 8006868:	f003 0307 	and.w	r3, r3, #7
 800686c:	442b      	add	r3, r5
 800686e:	60a3      	str	r3, [r4, #8]
 8006870:	e154      	b.n	8006b1c <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681c      	ldr	r4, [r3, #0]
 8006876:	f7fe faa9 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 800687a:	4602      	mov	r2, r0
 800687c:	4613      	mov	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4413      	add	r3, r2
 8006882:	009a      	lsls	r2, r3, #2
 8006884:	441a      	add	r2, r3
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	005b      	lsls	r3, r3, #1
 800688c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006890:	4a6b      	ldr	r2, [pc, #428]	; (8006a40 <UART_SetConfig+0x32c>)
 8006892:	fba2 2303 	umull	r2, r3, r2, r3
 8006896:	095b      	lsrs	r3, r3, #5
 8006898:	011d      	lsls	r5, r3, #4
 800689a:	f7fe fa97 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 800689e:	4602      	mov	r2, r0
 80068a0:	4613      	mov	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	4413      	add	r3, r2
 80068a6:	009a      	lsls	r2, r3, #2
 80068a8:	441a      	add	r2, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	005b      	lsls	r3, r3, #1
 80068b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80068b4:	f7fe fa8a 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 80068b8:	4602      	mov	r2, r0
 80068ba:	4613      	mov	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4413      	add	r3, r2
 80068c0:	009a      	lsls	r2, r3, #2
 80068c2:	441a      	add	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ce:	4a5c      	ldr	r2, [pc, #368]	; (8006a40 <UART_SetConfig+0x32c>)
 80068d0:	fba2 2303 	umull	r2, r3, r2, r3
 80068d4:	095b      	lsrs	r3, r3, #5
 80068d6:	2264      	movs	r2, #100	; 0x64
 80068d8:	fb02 f303 	mul.w	r3, r2, r3
 80068dc:	1af3      	subs	r3, r6, r3
 80068de:	00db      	lsls	r3, r3, #3
 80068e0:	3332      	adds	r3, #50	; 0x32
 80068e2:	4a57      	ldr	r2, [pc, #348]	; (8006a40 <UART_SetConfig+0x32c>)
 80068e4:	fba2 2303 	umull	r2, r3, r2, r3
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	005b      	lsls	r3, r3, #1
 80068ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068f0:	441d      	add	r5, r3
 80068f2:	f7fe fa6b 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 80068f6:	4602      	mov	r2, r0
 80068f8:	4613      	mov	r3, r2
 80068fa:	009b      	lsls	r3, r3, #2
 80068fc:	4413      	add	r3, r2
 80068fe:	009a      	lsls	r2, r3, #2
 8006900:	441a      	add	r2, r3
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	005b      	lsls	r3, r3, #1
 8006908:	fbb2 f6f3 	udiv	r6, r2, r3
 800690c:	f7fe fa5e 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8006910:	4602      	mov	r2, r0
 8006912:	4613      	mov	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	009a      	lsls	r2, r3, #2
 800691a:	441a      	add	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	005b      	lsls	r3, r3, #1
 8006922:	fbb2 f3f3 	udiv	r3, r2, r3
 8006926:	4a46      	ldr	r2, [pc, #280]	; (8006a40 <UART_SetConfig+0x32c>)
 8006928:	fba2 2303 	umull	r2, r3, r2, r3
 800692c:	095b      	lsrs	r3, r3, #5
 800692e:	2264      	movs	r2, #100	; 0x64
 8006930:	fb02 f303 	mul.w	r3, r2, r3
 8006934:	1af3      	subs	r3, r6, r3
 8006936:	00db      	lsls	r3, r3, #3
 8006938:	3332      	adds	r3, #50	; 0x32
 800693a:	4a41      	ldr	r2, [pc, #260]	; (8006a40 <UART_SetConfig+0x32c>)
 800693c:	fba2 2303 	umull	r2, r3, r2, r3
 8006940:	095b      	lsrs	r3, r3, #5
 8006942:	f003 0307 	and.w	r3, r3, #7
 8006946:	442b      	add	r3, r5
 8006948:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800694a:	e0e7      	b.n	8006b1c <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a39      	ldr	r2, [pc, #228]	; (8006a38 <UART_SetConfig+0x324>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d004      	beq.n	8006960 <UART_SetConfig+0x24c>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a38      	ldr	r2, [pc, #224]	; (8006a3c <UART_SetConfig+0x328>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d171      	bne.n	8006a44 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681c      	ldr	r4, [r3, #0]
 8006964:	f7fe fa46 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 8006968:	4602      	mov	r2, r0
 800696a:	4613      	mov	r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	4413      	add	r3, r2
 8006970:	009a      	lsls	r2, r3, #2
 8006972:	441a      	add	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	fbb2 f3f3 	udiv	r3, r2, r3
 800697e:	4a30      	ldr	r2, [pc, #192]	; (8006a40 <UART_SetConfig+0x32c>)
 8006980:	fba2 2303 	umull	r2, r3, r2, r3
 8006984:	095b      	lsrs	r3, r3, #5
 8006986:	011d      	lsls	r5, r3, #4
 8006988:	f7fe fa34 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 800698c:	4602      	mov	r2, r0
 800698e:	4613      	mov	r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	4413      	add	r3, r2
 8006994:	009a      	lsls	r2, r3, #2
 8006996:	441a      	add	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	fbb2 f6f3 	udiv	r6, r2, r3
 80069a2:	f7fe fa27 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 80069a6:	4602      	mov	r2, r0
 80069a8:	4613      	mov	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4413      	add	r3, r2
 80069ae:	009a      	lsls	r2, r3, #2
 80069b0:	441a      	add	r2, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80069bc:	4a20      	ldr	r2, [pc, #128]	; (8006a40 <UART_SetConfig+0x32c>)
 80069be:	fba2 2303 	umull	r2, r3, r2, r3
 80069c2:	095b      	lsrs	r3, r3, #5
 80069c4:	2264      	movs	r2, #100	; 0x64
 80069c6:	fb02 f303 	mul.w	r3, r2, r3
 80069ca:	1af3      	subs	r3, r6, r3
 80069cc:	011b      	lsls	r3, r3, #4
 80069ce:	3332      	adds	r3, #50	; 0x32
 80069d0:	4a1b      	ldr	r2, [pc, #108]	; (8006a40 <UART_SetConfig+0x32c>)
 80069d2:	fba2 2303 	umull	r2, r3, r2, r3
 80069d6:	095b      	lsrs	r3, r3, #5
 80069d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069dc:	441d      	add	r5, r3
 80069de:	f7fe fa09 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 80069e2:	4602      	mov	r2, r0
 80069e4:	4613      	mov	r3, r2
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	4413      	add	r3, r2
 80069ea:	009a      	lsls	r2, r3, #2
 80069ec:	441a      	add	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80069f8:	f7fe f9fc 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 80069fc:	4602      	mov	r2, r0
 80069fe:	4613      	mov	r3, r2
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	4413      	add	r3, r2
 8006a04:	009a      	lsls	r2, r3, #2
 8006a06:	441a      	add	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a12:	4a0b      	ldr	r2, [pc, #44]	; (8006a40 <UART_SetConfig+0x32c>)
 8006a14:	fba2 2303 	umull	r2, r3, r2, r3
 8006a18:	095b      	lsrs	r3, r3, #5
 8006a1a:	2264      	movs	r2, #100	; 0x64
 8006a1c:	fb02 f303 	mul.w	r3, r2, r3
 8006a20:	1af3      	subs	r3, r6, r3
 8006a22:	011b      	lsls	r3, r3, #4
 8006a24:	3332      	adds	r3, #50	; 0x32
 8006a26:	4a06      	ldr	r2, [pc, #24]	; (8006a40 <UART_SetConfig+0x32c>)
 8006a28:	fba2 2303 	umull	r2, r3, r2, r3
 8006a2c:	095b      	lsrs	r3, r3, #5
 8006a2e:	f003 030f 	and.w	r3, r3, #15
 8006a32:	442b      	add	r3, r5
 8006a34:	60a3      	str	r3, [r4, #8]
 8006a36:	e071      	b.n	8006b1c <UART_SetConfig+0x408>
 8006a38:	40011000 	.word	0x40011000
 8006a3c:	40011400 	.word	0x40011400
 8006a40:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681c      	ldr	r4, [r3, #0]
 8006a48:	f7fe f9c0 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	4613      	mov	r3, r2
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	4413      	add	r3, r2
 8006a54:	009a      	lsls	r2, r3, #2
 8006a56:	441a      	add	r2, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a62:	4a30      	ldr	r2, [pc, #192]	; (8006b24 <UART_SetConfig+0x410>)
 8006a64:	fba2 2303 	umull	r2, r3, r2, r3
 8006a68:	095b      	lsrs	r3, r3, #5
 8006a6a:	011d      	lsls	r5, r3, #4
 8006a6c:	f7fe f9ae 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8006a70:	4602      	mov	r2, r0
 8006a72:	4613      	mov	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	4413      	add	r3, r2
 8006a78:	009a      	lsls	r2, r3, #2
 8006a7a:	441a      	add	r2, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a86:	f7fe f9a1 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	4413      	add	r3, r2
 8006a92:	009a      	lsls	r2, r3, #2
 8006a94:	441a      	add	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aa0:	4a20      	ldr	r2, [pc, #128]	; (8006b24 <UART_SetConfig+0x410>)
 8006aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8006aa6:	095b      	lsrs	r3, r3, #5
 8006aa8:	2264      	movs	r2, #100	; 0x64
 8006aaa:	fb02 f303 	mul.w	r3, r2, r3
 8006aae:	1af3      	subs	r3, r6, r3
 8006ab0:	011b      	lsls	r3, r3, #4
 8006ab2:	3332      	adds	r3, #50	; 0x32
 8006ab4:	4a1b      	ldr	r2, [pc, #108]	; (8006b24 <UART_SetConfig+0x410>)
 8006ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aba:	095b      	lsrs	r3, r3, #5
 8006abc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ac0:	441d      	add	r5, r3
 8006ac2:	f7fe f983 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	4613      	mov	r3, r2
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	009a      	lsls	r2, r3, #2
 8006ad0:	441a      	add	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006adc:	f7fe f976 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	4413      	add	r3, r2
 8006ae8:	009a      	lsls	r2, r3, #2
 8006aea:	441a      	add	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af6:	4a0b      	ldr	r2, [pc, #44]	; (8006b24 <UART_SetConfig+0x410>)
 8006af8:	fba2 2303 	umull	r2, r3, r2, r3
 8006afc:	095b      	lsrs	r3, r3, #5
 8006afe:	2264      	movs	r2, #100	; 0x64
 8006b00:	fb02 f303 	mul.w	r3, r2, r3
 8006b04:	1af3      	subs	r3, r6, r3
 8006b06:	011b      	lsls	r3, r3, #4
 8006b08:	3332      	adds	r3, #50	; 0x32
 8006b0a:	4a06      	ldr	r2, [pc, #24]	; (8006b24 <UART_SetConfig+0x410>)
 8006b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b10:	095b      	lsrs	r3, r3, #5
 8006b12:	f003 030f 	and.w	r3, r3, #15
 8006b16:	442b      	add	r3, r5
 8006b18:	60a3      	str	r3, [r4, #8]
}
 8006b1a:	e7ff      	b.n	8006b1c <UART_SetConfig+0x408>
 8006b1c:	bf00      	nop
 8006b1e:	3714      	adds	r7, #20
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b24:	51eb851f 	.word	0x51eb851f

08006b28 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8006b36:	2300      	movs	r3, #0
 8006b38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d029      	beq.n	8006b96 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006b4e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006b52:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006b5c:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8006b62:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8006b68:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8006b6e:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8006b74:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8006b7a:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8006b80:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8006b86:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	601a      	str	r2, [r3, #0]
 8006b94:	e034      	b.n	8006c00 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006ba2:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8006bac:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8006bb2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006bc6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006bca:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006bd4:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8006bda:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8006be0:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8006be6:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8006bec:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3714      	adds	r7, #20
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr

08006c0e <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b087      	sub	sp, #28
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	60f8      	str	r0, [r7, #12]
 8006c16:	60b9      	str	r1, [r7, #8]
 8006c18:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d02e      	beq.n	8006c86 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006c34:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	3b01      	subs	r3, #1
 8006c42:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8006c44:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8006c4e:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	3b01      	subs	r3, #1
 8006c56:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8006c58:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8006c62:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	695b      	ldr	r3, [r3, #20]
 8006c68:	3b01      	subs	r3, #1
 8006c6a:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8006c6c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	3b01      	subs	r3, #1
 8006c74:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8006c76:	4313      	orrs	r3, r2
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	697a      	ldr	r2, [r7, #20]
 8006c82:	609a      	str	r2, [r3, #8]
 8006c84:	e03b      	b.n	8006cfe <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006c92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c96:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006cbc:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8006ccc:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	3b01      	subs	r3, #1
 8006cd4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8006cd6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8006ce0:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8006cea:	4313      	orrs	r3, r2
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	697a      	ldr	r2, [r7, #20]
 8006cf6:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	371c      	adds	r7, #28
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006d28:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8006d32:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8006d3e:	693a      	ldr	r2, [r7, #16]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006d44:	f7fb fd56 	bl	80027f4 <HAL_GetTick>
 8006d48:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006d4a:	e010      	b.n	8006d6e <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d52:	d00c      	beq.n	8006d6e <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d007      	beq.n	8006d6a <FMC_SDRAM_SendCommand+0x5e>
 8006d5a:	f7fb fd4b 	bl	80027f4 <HAL_GetTick>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	1ad2      	subs	r2, r2, r3
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d901      	bls.n	8006d6e <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e006      	b.n	8006d7c <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	f003 0320 	and.w	r3, r3, #32
 8006d76:	2b20      	cmp	r3, #32
 8006d78:	d0e8      	beq.n	8006d4c <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3718      	adds	r7, #24
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	695a      	ldr	r2, [r3, #20]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	005b      	lsls	r3, r3, #1
 8006d96:	431a      	orrs	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
	...

08006dac <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8006db0:	4b06      	ldr	r3, [pc, #24]	; (8006dcc <MX_CRC_Init+0x20>)
 8006db2:	4a07      	ldr	r2, [pc, #28]	; (8006dd0 <MX_CRC_Init+0x24>)
 8006db4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8006db6:	4805      	ldr	r0, [pc, #20]	; (8006dcc <MX_CRC_Init+0x20>)
 8006db8:	f7fb fe2a 	bl	8002a10 <HAL_CRC_Init>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d001      	beq.n	8006dc6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8006dc2:	f001 fcb1 	bl	8008728 <Error_Handler>
  }

}
 8006dc6:	bf00      	nop
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	bf00      	nop
 8006dcc:	20000334 	.word	0x20000334
 8006dd0:	40023000 	.word	0x40023000

08006dd4 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a0b      	ldr	r2, [pc, #44]	; (8006e10 <HAL_CRC_MspInit+0x3c>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d10d      	bne.n	8006e02 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8006de6:	2300      	movs	r3, #0
 8006de8:	60fb      	str	r3, [r7, #12]
 8006dea:	4a0a      	ldr	r2, [pc, #40]	; (8006e14 <HAL_CRC_MspInit+0x40>)
 8006dec:	4b09      	ldr	r3, [pc, #36]	; (8006e14 <HAL_CRC_MspInit+0x40>)
 8006dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006df4:	6313      	str	r3, [r2, #48]	; 0x30
 8006df6:	4b07      	ldr	r3, [pc, #28]	; (8006e14 <HAL_CRC_MspInit+0x40>)
 8006df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dfa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006dfe:	60fb      	str	r3, [r7, #12]
 8006e00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8006e02:	bf00      	nop
 8006e04:	3714      	adds	r7, #20
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	40023000 	.word	0x40023000
 8006e14:	40023800 	.word	0x40023800

08006e18 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 8006e1c:	4b15      	ldr	r3, [pc, #84]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e1e:	4a16      	ldr	r2, [pc, #88]	; (8006e78 <MX_DMA2D_Init+0x60>)
 8006e20:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8006e22:	4b14      	ldr	r3, [pc, #80]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8006e28:	4b12      	ldr	r3, [pc, #72]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8006e2e:	4b11      	ldr	r3, [pc, #68]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e30:	2200      	movs	r2, #0
 8006e32:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8006e34:	4b0f      	ldr	r3, [pc, #60]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e36:	2200      	movs	r2, #0
 8006e38:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8006e3a:	4b0e      	ldr	r3, [pc, #56]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e3c:	2202      	movs	r2, #2
 8006e3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8006e40:	4b0c      	ldr	r3, [pc, #48]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8006e46:	4b0b      	ldr	r3, [pc, #44]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8006e4c:	4809      	ldr	r0, [pc, #36]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e4e:	f7fb ffbb 	bl	8002dc8 <HAL_DMA2D_Init>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d001      	beq.n	8006e5c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8006e58:	f001 fc66 	bl	8008728 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8006e5c:	2101      	movs	r1, #1
 8006e5e:	4805      	ldr	r0, [pc, #20]	; (8006e74 <MX_DMA2D_Init+0x5c>)
 8006e60:	f7fc fa20 	bl	80032a4 <HAL_DMA2D_ConfigLayer>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d001      	beq.n	8006e6e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8006e6a:	f001 fc5d 	bl	8008728 <Error_Handler>
  }

}
 8006e6e:	bf00      	nop
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	2000033c 	.word	0x2000033c
 8006e78:	4002b000 	.word	0x4002b000

08006e7c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a0e      	ldr	r2, [pc, #56]	; (8006ec4 <HAL_DMA2D_MspInit+0x48>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d115      	bne.n	8006eba <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8006e8e:	2300      	movs	r3, #0
 8006e90:	60fb      	str	r3, [r7, #12]
 8006e92:	4a0d      	ldr	r2, [pc, #52]	; (8006ec8 <HAL_DMA2D_MspInit+0x4c>)
 8006e94:	4b0c      	ldr	r3, [pc, #48]	; (8006ec8 <HAL_DMA2D_MspInit+0x4c>)
 8006e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e98:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8006e9e:	4b0a      	ldr	r3, [pc, #40]	; (8006ec8 <HAL_DMA2D_MspInit+0x4c>)
 8006ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006ea6:	60fb      	str	r3, [r7, #12]
 8006ea8:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8006eaa:	2200      	movs	r2, #0
 8006eac:	2105      	movs	r1, #5
 8006eae:	205a      	movs	r0, #90	; 0x5a
 8006eb0:	f7fb fd84 	bl	80029bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8006eb4:	205a      	movs	r0, #90	; 0x5a
 8006eb6:	f7fb fd9d 	bl	80029f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8006eba:	bf00      	nop
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	4002b000 	.word	0x4002b000
 8006ec8:	40023800 	.word	0x40023800

08006ecc <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b088      	sub	sp, #32
 8006ed0:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming;

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8006ed2:	4b20      	ldr	r3, [pc, #128]	; (8006f54 <MX_FMC_Init+0x88>)
 8006ed4:	4a20      	ldr	r2, [pc, #128]	; (8006f58 <MX_FMC_Init+0x8c>)
 8006ed6:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8006ed8:	4b1e      	ldr	r3, [pc, #120]	; (8006f54 <MX_FMC_Init+0x88>)
 8006eda:	2201      	movs	r2, #1
 8006edc:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8006ede:	4b1d      	ldr	r3, [pc, #116]	; (8006f54 <MX_FMC_Init+0x88>)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8006ee4:	4b1b      	ldr	r3, [pc, #108]	; (8006f54 <MX_FMC_Init+0x88>)
 8006ee6:	2204      	movs	r2, #4
 8006ee8:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8006eea:	4b1a      	ldr	r3, [pc, #104]	; (8006f54 <MX_FMC_Init+0x88>)
 8006eec:	2210      	movs	r2, #16
 8006eee:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8006ef0:	4b18      	ldr	r3, [pc, #96]	; (8006f54 <MX_FMC_Init+0x88>)
 8006ef2:	2240      	movs	r2, #64	; 0x40
 8006ef4:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8006ef6:	4b17      	ldr	r3, [pc, #92]	; (8006f54 <MX_FMC_Init+0x88>)
 8006ef8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8006efc:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8006efe:	4b15      	ldr	r3, [pc, #84]	; (8006f54 <MX_FMC_Init+0x88>)
 8006f00:	2200      	movs	r2, #0
 8006f02:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8006f04:	4b13      	ldr	r3, [pc, #76]	; (8006f54 <MX_FMC_Init+0x88>)
 8006f06:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f0a:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8006f0c:	4b11      	ldr	r3, [pc, #68]	; (8006f54 <MX_FMC_Init+0x88>)
 8006f0e:	2200      	movs	r2, #0
 8006f10:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8006f12:	4b10      	ldr	r3, [pc, #64]	; (8006f54 <MX_FMC_Init+0x88>)
 8006f14:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006f18:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8006f1a:	2302      	movs	r3, #2
 8006f1c:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8006f1e:	2307      	movs	r3, #7
 8006f20:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8006f22:	2304      	movs	r3, #4
 8006f24:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8006f26:	2307      	movs	r3, #7
 8006f28:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8006f2e:	2302      	movs	r3, #2
 8006f30:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8006f32:	2302      	movs	r3, #2
 8006f34:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8006f36:	1d3b      	adds	r3, r7, #4
 8006f38:	4619      	mov	r1, r3
 8006f3a:	4806      	ldr	r0, [pc, #24]	; (8006f54 <MX_FMC_Init+0x88>)
 8006f3c:	f7fe f944 	bl	80051c8 <HAL_SDRAM_Init>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d001      	beq.n	8006f4a <MX_FMC_Init+0x7e>
  {
    Error_Handler( );
 8006f46:	f001 fbef 	bl	8008728 <Error_Handler>
  }

}
 8006f4a:	bf00      	nop
 8006f4c:	3720      	adds	r7, #32
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	2000037c 	.word	0x2000037c
 8006f58:	a0000140 	.word	0xa0000140

08006f5c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b086      	sub	sp, #24
 8006f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FMC_Initialized) {
 8006f62:	4b3c      	ldr	r3, [pc, #240]	; (8007054 <HAL_FMC_MspInit+0xf8>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d16f      	bne.n	800704a <HAL_FMC_MspInit+0xee>
    return;
  }
  FMC_Initialized = 1;
 8006f6a:	4b3a      	ldr	r3, [pc, #232]	; (8007054 <HAL_FMC_MspInit+0xf8>)
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8006f70:	2300      	movs	r3, #0
 8006f72:	603b      	str	r3, [r7, #0]
 8006f74:	4a38      	ldr	r2, [pc, #224]	; (8007058 <HAL_FMC_MspInit+0xfc>)
 8006f76:	4b38      	ldr	r3, [pc, #224]	; (8007058 <HAL_FMC_MspInit+0xfc>)
 8006f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f7a:	f043 0301 	orr.w	r3, r3, #1
 8006f7e:	6393      	str	r3, [r2, #56]	; 0x38
 8006f80:	4b35      	ldr	r3, [pc, #212]	; (8007058 <HAL_FMC_MspInit+0xfc>)
 8006f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f84:	f003 0301 	and.w	r3, r3, #1
 8006f88:	603b      	str	r3, [r7, #0]
 8006f8a:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin 
 8006f8c:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8006f90:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin 
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f92:	2302      	movs	r3, #2
 8006f94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f96:	2300      	movs	r3, #0
 8006f98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006f9e:	230c      	movs	r3, #12
 8006fa0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006fa2:	1d3b      	adds	r3, r7, #4
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	482d      	ldr	r0, [pc, #180]	; (800705c <HAL_FMC_MspInit+0x100>)
 8006fa8:	f7fc faa8 	bl	80034fc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8006fac:	2301      	movs	r3, #1
 8006fae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fb0:	2302      	movs	r3, #2
 8006fb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006fbc:	230c      	movs	r3, #12
 8006fbe:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8006fc0:	1d3b      	adds	r3, r7, #4
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	4826      	ldr	r0, [pc, #152]	; (8007060 <HAL_FMC_MspInit+0x104>)
 8006fc6:	f7fc fa99 	bl	80034fc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin 
 8006fca:	f248 1333 	movw	r3, #33075	; 0x8133
 8006fce:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006fdc:	230c      	movs	r3, #12
 8006fde:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006fe0:	1d3b      	adds	r3, r7, #4
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	481f      	ldr	r0, [pc, #124]	; (8007064 <HAL_FMC_MspInit+0x108>)
 8006fe6:	f7fc fa89 	bl	80034fc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 8006fea:	f64f 7383 	movw	r3, #65411	; 0xff83
 8006fee:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin 
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006ffc:	230c      	movs	r3, #12
 8006ffe:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007000:	1d3b      	adds	r3, r7, #4
 8007002:	4619      	mov	r1, r3
 8007004:	4818      	ldr	r0, [pc, #96]	; (8007068 <HAL_FMC_MspInit+0x10c>)
 8007006:	f7fc fa79 	bl	80034fc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin 
 800700a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800700e:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007010:	2302      	movs	r3, #2
 8007012:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007014:	2300      	movs	r3, #0
 8007016:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007018:	2303      	movs	r3, #3
 800701a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800701c:	230c      	movs	r3, #12
 800701e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007020:	1d3b      	adds	r3, r7, #4
 8007022:	4619      	mov	r1, r3
 8007024:	4811      	ldr	r0, [pc, #68]	; (800706c <HAL_FMC_MspInit+0x110>)
 8007026:	f7fc fa69 	bl	80034fc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800702a:	2360      	movs	r3, #96	; 0x60
 800702c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800702e:	2302      	movs	r3, #2
 8007030:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007032:	2300      	movs	r3, #0
 8007034:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007036:	2303      	movs	r3, #3
 8007038:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800703a:	230c      	movs	r3, #12
 800703c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800703e:	1d3b      	adds	r3, r7, #4
 8007040:	4619      	mov	r1, r3
 8007042:	480b      	ldr	r0, [pc, #44]	; (8007070 <HAL_FMC_MspInit+0x114>)
 8007044:	f7fc fa5a 	bl	80034fc <HAL_GPIO_Init>
 8007048:	e000      	b.n	800704c <HAL_FMC_MspInit+0xf0>
    return;
 800704a:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800704c:	3718      	adds	r7, #24
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	20000274 	.word	0x20000274
 8007058:	40023800 	.word	0x40023800
 800705c:	40021400 	.word	0x40021400
 8007060:	40020800 	.word	0x40020800
 8007064:	40021800 	.word	0x40021800
 8007068:	40021000 	.word	0x40021000
 800706c:	40020c00 	.word	0x40020c00
 8007070:	40020400 	.word	0x40020400

08007074 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8007074:	b580      	push	{r7, lr}
 8007076:	b082      	sub	sp, #8
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800707c:	f7ff ff6e 	bl	8006f5c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8007080:	bf00      	nop
 8007082:	3708      	adds	r7, #8
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <MX_GFXSIMULATOR_Init>:

/* USER CODE END 0 */

/* GFXSIMULATOR init function */
void MX_GFXSIMULATOR_Init(void)
{
 8007088:	b480      	push	{r7}
 800708a:	af00      	add	r7, sp, #0

}
 800708c:	bf00      	nop
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
	...

08007098 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b08e      	sub	sp, #56	; 0x38
 800709c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800709e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070a2:	2200      	movs	r2, #0
 80070a4:	601a      	str	r2, [r3, #0]
 80070a6:	605a      	str	r2, [r3, #4]
 80070a8:	609a      	str	r2, [r3, #8]
 80070aa:	60da      	str	r2, [r3, #12]
 80070ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80070ae:	2300      	movs	r3, #0
 80070b0:	623b      	str	r3, [r7, #32]
 80070b2:	4a7a      	ldr	r2, [pc, #488]	; (800729c <MX_GPIO_Init+0x204>)
 80070b4:	4b79      	ldr	r3, [pc, #484]	; (800729c <MX_GPIO_Init+0x204>)
 80070b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070b8:	f043 0320 	orr.w	r3, r3, #32
 80070bc:	6313      	str	r3, [r2, #48]	; 0x30
 80070be:	4b77      	ldr	r3, [pc, #476]	; (800729c <MX_GPIO_Init+0x204>)
 80070c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c2:	f003 0320 	and.w	r3, r3, #32
 80070c6:	623b      	str	r3, [r7, #32]
 80070c8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80070ca:	2300      	movs	r3, #0
 80070cc:	61fb      	str	r3, [r7, #28]
 80070ce:	4a73      	ldr	r2, [pc, #460]	; (800729c <MX_GPIO_Init+0x204>)
 80070d0:	4b72      	ldr	r3, [pc, #456]	; (800729c <MX_GPIO_Init+0x204>)
 80070d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070d8:	6313      	str	r3, [r2, #48]	; 0x30
 80070da:	4b70      	ldr	r3, [pc, #448]	; (800729c <MX_GPIO_Init+0x204>)
 80070dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070e2:	61fb      	str	r3, [r7, #28]
 80070e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80070e6:	2300      	movs	r3, #0
 80070e8:	61bb      	str	r3, [r7, #24]
 80070ea:	4a6c      	ldr	r2, [pc, #432]	; (800729c <MX_GPIO_Init+0x204>)
 80070ec:	4b6b      	ldr	r3, [pc, #428]	; (800729c <MX_GPIO_Init+0x204>)
 80070ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f0:	f043 0304 	orr.w	r3, r3, #4
 80070f4:	6313      	str	r3, [r2, #48]	; 0x30
 80070f6:	4b69      	ldr	r3, [pc, #420]	; (800729c <MX_GPIO_Init+0x204>)
 80070f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070fa:	f003 0304 	and.w	r3, r3, #4
 80070fe:	61bb      	str	r3, [r7, #24]
 8007100:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007102:	2300      	movs	r3, #0
 8007104:	617b      	str	r3, [r7, #20]
 8007106:	4a65      	ldr	r2, [pc, #404]	; (800729c <MX_GPIO_Init+0x204>)
 8007108:	4b64      	ldr	r3, [pc, #400]	; (800729c <MX_GPIO_Init+0x204>)
 800710a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800710c:	f043 0301 	orr.w	r3, r3, #1
 8007110:	6313      	str	r3, [r2, #48]	; 0x30
 8007112:	4b62      	ldr	r3, [pc, #392]	; (800729c <MX_GPIO_Init+0x204>)
 8007114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007116:	f003 0301 	and.w	r3, r3, #1
 800711a:	617b      	str	r3, [r7, #20]
 800711c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800711e:	2300      	movs	r3, #0
 8007120:	613b      	str	r3, [r7, #16]
 8007122:	4a5e      	ldr	r2, [pc, #376]	; (800729c <MX_GPIO_Init+0x204>)
 8007124:	4b5d      	ldr	r3, [pc, #372]	; (800729c <MX_GPIO_Init+0x204>)
 8007126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007128:	f043 0302 	orr.w	r3, r3, #2
 800712c:	6313      	str	r3, [r2, #48]	; 0x30
 800712e:	4b5b      	ldr	r3, [pc, #364]	; (800729c <MX_GPIO_Init+0x204>)
 8007130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007132:	f003 0302 	and.w	r3, r3, #2
 8007136:	613b      	str	r3, [r7, #16]
 8007138:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800713a:	2300      	movs	r3, #0
 800713c:	60fb      	str	r3, [r7, #12]
 800713e:	4a57      	ldr	r2, [pc, #348]	; (800729c <MX_GPIO_Init+0x204>)
 8007140:	4b56      	ldr	r3, [pc, #344]	; (800729c <MX_GPIO_Init+0x204>)
 8007142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007148:	6313      	str	r3, [r2, #48]	; 0x30
 800714a:	4b54      	ldr	r3, [pc, #336]	; (800729c <MX_GPIO_Init+0x204>)
 800714c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007152:	60fb      	str	r3, [r7, #12]
 8007154:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007156:	2300      	movs	r3, #0
 8007158:	60bb      	str	r3, [r7, #8]
 800715a:	4a50      	ldr	r2, [pc, #320]	; (800729c <MX_GPIO_Init+0x204>)
 800715c:	4b4f      	ldr	r3, [pc, #316]	; (800729c <MX_GPIO_Init+0x204>)
 800715e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007160:	f043 0310 	orr.w	r3, r3, #16
 8007164:	6313      	str	r3, [r2, #48]	; 0x30
 8007166:	4b4d      	ldr	r3, [pc, #308]	; (800729c <MX_GPIO_Init+0x204>)
 8007168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800716a:	f003 0310 	and.w	r3, r3, #16
 800716e:	60bb      	str	r3, [r7, #8]
 8007170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007172:	2300      	movs	r3, #0
 8007174:	607b      	str	r3, [r7, #4]
 8007176:	4a49      	ldr	r2, [pc, #292]	; (800729c <MX_GPIO_Init+0x204>)
 8007178:	4b48      	ldr	r3, [pc, #288]	; (800729c <MX_GPIO_Init+0x204>)
 800717a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800717c:	f043 0308 	orr.w	r3, r3, #8
 8007180:	6313      	str	r3, [r2, #48]	; 0x30
 8007182:	4b46      	ldr	r3, [pc, #280]	; (800729c <MX_GPIO_Init+0x204>)
 8007184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007186:	f003 0308 	and.w	r3, r3, #8
 800718a:	607b      	str	r3, [r7, #4]
 800718c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800718e:	2200      	movs	r2, #0
 8007190:	2116      	movs	r1, #22
 8007192:	4843      	ldr	r0, [pc, #268]	; (80072a0 <MX_GPIO_Init+0x208>)
 8007194:	f7fc fc68 	bl	8003a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8007198:	2200      	movs	r2, #0
 800719a:	2180      	movs	r1, #128	; 0x80
 800719c:	4841      	ldr	r0, [pc, #260]	; (80072a4 <MX_GPIO_Init+0x20c>)
 800719e:	f7fc fc63 	bl	8003a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80071a2:	2200      	movs	r2, #0
 80071a4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80071a8:	483f      	ldr	r0, [pc, #252]	; (80072a8 <MX_GPIO_Init+0x210>)
 80071aa:	f7fc fc5d 	bl	8003a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80071ae:	2200      	movs	r2, #0
 80071b0:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80071b4:	483d      	ldr	r0, [pc, #244]	; (80072ac <MX_GPIO_Init+0x214>)
 80071b6:	f7fc fc57 	bl	8003a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80071ba:	2316      	movs	r3, #22
 80071bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071be:	2301      	movs	r3, #1
 80071c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071c2:	2300      	movs	r3, #0
 80071c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071c6:	2300      	movs	r3, #0
 80071c8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80071ce:	4619      	mov	r1, r3
 80071d0:	4833      	ldr	r0, [pc, #204]	; (80072a0 <MX_GPIO_Init+0x208>)
 80071d2:	f7fc f993 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80071d6:	2380      	movs	r3, #128	; 0x80
 80071d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071da:	2301      	movs	r3, #1
 80071dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071de:	2300      	movs	r3, #0
 80071e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071e2:	2300      	movs	r3, #0
 80071e4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80071e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80071ea:	4619      	mov	r1, r3
 80071ec:	482d      	ldr	r0, [pc, #180]	; (80072a4 <MX_GPIO_Init+0x20c>)
 80071ee:	f7fc f985 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80071f2:	2320      	movs	r3, #32
 80071f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80071f6:	4b2e      	ldr	r3, [pc, #184]	; (80072b0 <MX_GPIO_Init+0x218>)
 80071f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071fa:	2300      	movs	r3, #0
 80071fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80071fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007202:	4619      	mov	r1, r3
 8007204:	4826      	ldr	r0, [pc, #152]	; (80072a0 <MX_GPIO_Init+0x208>)
 8007206:	f7fc f979 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800720a:	2304      	movs	r3, #4
 800720c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800720e:	2300      	movs	r3, #0
 8007210:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007212:	2300      	movs	r3, #0
 8007214:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8007216:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800721a:	4619      	mov	r1, r3
 800721c:	4825      	ldr	r0, [pc, #148]	; (80072b4 <MX_GPIO_Init+0x21c>)
 800721e:	f7fc f96d 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 8007222:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007226:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007228:	2300      	movs	r3, #0
 800722a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800722c:	2300      	movs	r3, #0
 800722e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8007230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007234:	4619      	mov	r1, r3
 8007236:	481c      	ldr	r0, [pc, #112]	; (80072a8 <MX_GPIO_Init+0x210>)
 8007238:	f7fc f960 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800723c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007240:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007242:	2301      	movs	r3, #1
 8007244:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007246:	2300      	movs	r3, #0
 8007248:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800724a:	2300      	movs	r3, #0
 800724c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800724e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007252:	4619      	mov	r1, r3
 8007254:	4814      	ldr	r0, [pc, #80]	; (80072a8 <MX_GPIO_Init+0x210>)
 8007256:	f7fc f951 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_INT1_Pin;
 800725a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800725e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8007260:	4b13      	ldr	r3, [pc, #76]	; (80072b0 <MX_GPIO_Init+0x218>)
 8007262:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007264:	2300      	movs	r3, #0
 8007266:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TP_INT1_GPIO_Port, &GPIO_InitStruct);
 8007268:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800726c:	4619      	mov	r1, r3
 800726e:	480d      	ldr	r0, [pc, #52]	; (80072a4 <MX_GPIO_Init+0x20c>)
 8007270:	f7fc f944 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8007274:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8007278:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800727a:	2301      	movs	r3, #1
 800727c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800727e:	2300      	movs	r3, #0
 8007280:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007282:	2300      	movs	r3, #0
 8007284:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007286:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800728a:	4619      	mov	r1, r3
 800728c:	4807      	ldr	r0, [pc, #28]	; (80072ac <MX_GPIO_Init+0x214>)
 800728e:	f7fc f935 	bl	80034fc <HAL_GPIO_Init>

}
 8007292:	bf00      	nop
 8007294:	3738      	adds	r7, #56	; 0x38
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	40023800 	.word	0x40023800
 80072a0:	40020800 	.word	0x40020800
 80072a4:	40020000 	.word	0x40020000
 80072a8:	40020c00 	.word	0x40020c00
 80072ac:	40021800 	.word	0x40021800
 80072b0:	10120000 	.word	0x10120000
 80072b4:	40020400 	.word	0x40020400

080072b8 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 80072bc:	4b1b      	ldr	r3, [pc, #108]	; (800732c <MX_I2C3_Init+0x74>)
 80072be:	4a1c      	ldr	r2, [pc, #112]	; (8007330 <MX_I2C3_Init+0x78>)
 80072c0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80072c2:	4b1a      	ldr	r3, [pc, #104]	; (800732c <MX_I2C3_Init+0x74>)
 80072c4:	4a1b      	ldr	r2, [pc, #108]	; (8007334 <MX_I2C3_Init+0x7c>)
 80072c6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80072c8:	4b18      	ldr	r3, [pc, #96]	; (800732c <MX_I2C3_Init+0x74>)
 80072ca:	2200      	movs	r2, #0
 80072cc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80072ce:	4b17      	ldr	r3, [pc, #92]	; (800732c <MX_I2C3_Init+0x74>)
 80072d0:	2200      	movs	r2, #0
 80072d2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80072d4:	4b15      	ldr	r3, [pc, #84]	; (800732c <MX_I2C3_Init+0x74>)
 80072d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80072da:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80072dc:	4b13      	ldr	r3, [pc, #76]	; (800732c <MX_I2C3_Init+0x74>)
 80072de:	2200      	movs	r2, #0
 80072e0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80072e2:	4b12      	ldr	r3, [pc, #72]	; (800732c <MX_I2C3_Init+0x74>)
 80072e4:	2200      	movs	r2, #0
 80072e6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80072e8:	4b10      	ldr	r3, [pc, #64]	; (800732c <MX_I2C3_Init+0x74>)
 80072ea:	2200      	movs	r2, #0
 80072ec:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80072ee:	4b0f      	ldr	r3, [pc, #60]	; (800732c <MX_I2C3_Init+0x74>)
 80072f0:	2200      	movs	r2, #0
 80072f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80072f4:	480d      	ldr	r0, [pc, #52]	; (800732c <MX_I2C3_Init+0x74>)
 80072f6:	f7fc fbd1 	bl	8003a9c <HAL_I2C_Init>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d001      	beq.n	8007304 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8007300:	f001 fa12 	bl	8008728 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007304:	2100      	movs	r1, #0
 8007306:	4809      	ldr	r0, [pc, #36]	; (800732c <MX_I2C3_Init+0x74>)
 8007308:	f7fc fcf0 	bl	8003cec <HAL_I2CEx_ConfigAnalogFilter>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8007312:	f001 fa09 	bl	8008728 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8007316:	2100      	movs	r1, #0
 8007318:	4804      	ldr	r0, [pc, #16]	; (800732c <MX_I2C3_Init+0x74>)
 800731a:	f7fc fd23 	bl	8003d64 <HAL_I2CEx_ConfigDigitalFilter>
 800731e:	4603      	mov	r3, r0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d001      	beq.n	8007328 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8007324:	f001 fa00 	bl	8008728 <Error_Handler>
  }

}
 8007328:	bf00      	nop
 800732a:	bd80      	pop	{r7, pc}
 800732c:	200003b0 	.word	0x200003b0
 8007330:	40005c00 	.word	0x40005c00
 8007334:	000186a0 	.word	0x000186a0

08007338 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b08a      	sub	sp, #40	; 0x28
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007340:	f107 0314 	add.w	r3, r7, #20
 8007344:	2200      	movs	r2, #0
 8007346:	601a      	str	r2, [r3, #0]
 8007348:	605a      	str	r2, [r3, #4]
 800734a:	609a      	str	r2, [r3, #8]
 800734c:	60da      	str	r2, [r3, #12]
 800734e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a29      	ldr	r2, [pc, #164]	; (80073fc <HAL_I2C_MspInit+0xc4>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d14b      	bne.n	80073f2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800735a:	2300      	movs	r3, #0
 800735c:	613b      	str	r3, [r7, #16]
 800735e:	4a28      	ldr	r2, [pc, #160]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 8007360:	4b27      	ldr	r3, [pc, #156]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 8007362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007364:	f043 0304 	orr.w	r3, r3, #4
 8007368:	6313      	str	r3, [r2, #48]	; 0x30
 800736a:	4b25      	ldr	r3, [pc, #148]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 800736c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800736e:	f003 0304 	and.w	r3, r3, #4
 8007372:	613b      	str	r3, [r7, #16]
 8007374:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007376:	2300      	movs	r3, #0
 8007378:	60fb      	str	r3, [r7, #12]
 800737a:	4a21      	ldr	r2, [pc, #132]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 800737c:	4b20      	ldr	r3, [pc, #128]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 800737e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007380:	f043 0301 	orr.w	r3, r3, #1
 8007384:	6313      	str	r3, [r2, #48]	; 0x30
 8007386:	4b1e      	ldr	r3, [pc, #120]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 8007388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800738a:	f003 0301 	and.w	r3, r3, #1
 800738e:	60fb      	str	r3, [r7, #12]
 8007390:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007392:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007398:	2312      	movs	r3, #18
 800739a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800739c:	2301      	movs	r3, #1
 800739e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073a0:	2303      	movs	r3, #3
 80073a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80073a4:	2304      	movs	r3, #4
 80073a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80073a8:	f107 0314 	add.w	r3, r7, #20
 80073ac:	4619      	mov	r1, r3
 80073ae:	4815      	ldr	r0, [pc, #84]	; (8007404 <HAL_I2C_MspInit+0xcc>)
 80073b0:	f7fc f8a4 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80073b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80073ba:	2312      	movs	r3, #18
 80073bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80073be:	2301      	movs	r3, #1
 80073c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073c2:	2303      	movs	r3, #3
 80073c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80073c6:	2304      	movs	r3, #4
 80073c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073ca:	f107 0314 	add.w	r3, r7, #20
 80073ce:	4619      	mov	r1, r3
 80073d0:	480d      	ldr	r0, [pc, #52]	; (8007408 <HAL_I2C_MspInit+0xd0>)
 80073d2:	f7fc f893 	bl	80034fc <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80073d6:	2300      	movs	r3, #0
 80073d8:	60bb      	str	r3, [r7, #8]
 80073da:	4a09      	ldr	r2, [pc, #36]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 80073dc:	4b08      	ldr	r3, [pc, #32]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 80073de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80073e4:	6413      	str	r3, [r2, #64]	; 0x40
 80073e6:	4b06      	ldr	r3, [pc, #24]	; (8007400 <HAL_I2C_MspInit+0xc8>)
 80073e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80073ee:	60bb      	str	r3, [r7, #8]
 80073f0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80073f2:	bf00      	nop
 80073f4:	3728      	adds	r7, #40	; 0x28
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	40005c00 	.word	0x40005c00
 8007400:	40023800 	.word	0x40023800
 8007404:	40020800 	.word	0x40020800
 8007408:	40020000 	.word	0x40020000

0800740c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b08e      	sub	sp, #56	; 0x38
 8007410:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8007412:	1d3b      	adds	r3, r7, #4
 8007414:	2234      	movs	r2, #52	; 0x34
 8007416:	2100      	movs	r1, #0
 8007418:	4618      	mov	r0, r3
 800741a:	f001 fda7 	bl	8008f6c <memset>

  hltdc.Instance = LTDC;
 800741e:	4b39      	ldr	r3, [pc, #228]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007420:	4a39      	ldr	r2, [pc, #228]	; (8007508 <MX_LTDC_Init+0xfc>)
 8007422:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8007424:	4b37      	ldr	r3, [pc, #220]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007426:	2200      	movs	r2, #0
 8007428:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800742a:	4b36      	ldr	r3, [pc, #216]	; (8007504 <MX_LTDC_Init+0xf8>)
 800742c:	2200      	movs	r2, #0
 800742e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8007430:	4b34      	ldr	r3, [pc, #208]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007432:	2200      	movs	r2, #0
 8007434:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8007436:	4b33      	ldr	r3, [pc, #204]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007438:	2200      	movs	r2, #0
 800743a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 800743c:	4b31      	ldr	r3, [pc, #196]	; (8007504 <MX_LTDC_Init+0xf8>)
 800743e:	2209      	movs	r2, #9
 8007440:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8007442:	4b30      	ldr	r3, [pc, #192]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007444:	2201      	movs	r2, #1
 8007446:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8007448:	4b2e      	ldr	r3, [pc, #184]	; (8007504 <MX_LTDC_Init+0xf8>)
 800744a:	221d      	movs	r2, #29
 800744c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800744e:	4b2d      	ldr	r3, [pc, #180]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007450:	2203      	movs	r2, #3
 8007452:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8007454:	4b2b      	ldr	r3, [pc, #172]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007456:	f240 120d 	movw	r2, #269	; 0x10d
 800745a:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 800745c:	4b29      	ldr	r3, [pc, #164]	; (8007504 <MX_LTDC_Init+0xf8>)
 800745e:	f240 1243 	movw	r2, #323	; 0x143
 8007462:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8007464:	4b27      	ldr	r3, [pc, #156]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007466:	f240 1217 	movw	r2, #279	; 0x117
 800746a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 800746c:	4b25      	ldr	r3, [pc, #148]	; (8007504 <MX_LTDC_Init+0xf8>)
 800746e:	f240 1247 	movw	r2, #327	; 0x147
 8007472:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8007474:	4b23      	ldr	r3, [pc, #140]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007476:	2200      	movs	r2, #0
 8007478:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800747c:	4b21      	ldr	r3, [pc, #132]	; (8007504 <MX_LTDC_Init+0xf8>)
 800747e:	2200      	movs	r2, #0
 8007480:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8007484:	4b1f      	ldr	r3, [pc, #124]	; (8007504 <MX_LTDC_Init+0xf8>)
 8007486:	2200      	movs	r2, #0
 8007488:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800748c:	481d      	ldr	r0, [pc, #116]	; (8007504 <MX_LTDC_Init+0xf8>)
 800748e:	f7fc fca9 	bl	8003de4 <HAL_LTDC_Init>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d001      	beq.n	800749c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8007498:	f001 f946 	bl	8008728 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800749c:	2300      	movs	r3, #0
 800749e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 80074a0:	23f0      	movs	r3, #240	; 0xf0
 80074a2:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80074a4:	2300      	movs	r3, #0
 80074a6:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 80074a8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80074ac:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80074ae:	2302      	movs	r3, #2
 80074b0:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80074b2:	23ff      	movs	r3, #255	; 0xff
 80074b4:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80074b6:	2300      	movs	r3, #0
 80074b8:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80074ba:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80074be:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80074c0:	2307      	movs	r3, #7
 80074c2:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80074c4:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 80074c8:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 80074ca:	23f0      	movs	r3, #240	; 0xf0
 80074cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 80074ce:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80074d2:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80074d4:	2300      	movs	r3, #0
 80074d6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80074da:	2300      	movs	r3, #0
 80074dc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80074e0:	2300      	movs	r3, #0
 80074e2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80074e6:	1d3b      	adds	r3, r7, #4
 80074e8:	2200      	movs	r2, #0
 80074ea:	4619      	mov	r1, r3
 80074ec:	4805      	ldr	r0, [pc, #20]	; (8007504 <MX_LTDC_Init+0xf8>)
 80074ee:	f7fc fe0b 	bl	8004108 <HAL_LTDC_ConfigLayer>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d001      	beq.n	80074fc <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80074f8:	f001 f916 	bl	8008728 <Error_Handler>
  }

}
 80074fc:	bf00      	nop
 80074fe:	3738      	adds	r7, #56	; 0x38
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	20000404 	.word	0x20000404
 8007508:	40016800 	.word	0x40016800

0800750c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b08e      	sub	sp, #56	; 0x38
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007514:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]
 800751c:	605a      	str	r2, [r3, #4]
 800751e:	609a      	str	r2, [r3, #8]
 8007520:	60da      	str	r2, [r3, #12]
 8007522:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a7b      	ldr	r2, [pc, #492]	; (8007718 <HAL_LTDC_MspInit+0x20c>)
 800752a:	4293      	cmp	r3, r2
 800752c:	f040 80f0 	bne.w	8007710 <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8007530:	2300      	movs	r3, #0
 8007532:	623b      	str	r3, [r7, #32]
 8007534:	4a79      	ldr	r2, [pc, #484]	; (800771c <HAL_LTDC_MspInit+0x210>)
 8007536:	4b79      	ldr	r3, [pc, #484]	; (800771c <HAL_LTDC_MspInit+0x210>)
 8007538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800753a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800753e:	6453      	str	r3, [r2, #68]	; 0x44
 8007540:	4b76      	ldr	r3, [pc, #472]	; (800771c <HAL_LTDC_MspInit+0x210>)
 8007542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007544:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007548:	623b      	str	r3, [r7, #32]
 800754a:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800754c:	2300      	movs	r3, #0
 800754e:	61fb      	str	r3, [r7, #28]
 8007550:	4a72      	ldr	r2, [pc, #456]	; (800771c <HAL_LTDC_MspInit+0x210>)
 8007552:	4b72      	ldr	r3, [pc, #456]	; (800771c <HAL_LTDC_MspInit+0x210>)
 8007554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007556:	f043 0320 	orr.w	r3, r3, #32
 800755a:	6313      	str	r3, [r2, #48]	; 0x30
 800755c:	4b6f      	ldr	r3, [pc, #444]	; (800771c <HAL_LTDC_MspInit+0x210>)
 800755e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007560:	f003 0320 	and.w	r3, r3, #32
 8007564:	61fb      	str	r3, [r7, #28]
 8007566:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007568:	2300      	movs	r3, #0
 800756a:	61bb      	str	r3, [r7, #24]
 800756c:	4a6b      	ldr	r2, [pc, #428]	; (800771c <HAL_LTDC_MspInit+0x210>)
 800756e:	4b6b      	ldr	r3, [pc, #428]	; (800771c <HAL_LTDC_MspInit+0x210>)
 8007570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007572:	f043 0301 	orr.w	r3, r3, #1
 8007576:	6313      	str	r3, [r2, #48]	; 0x30
 8007578:	4b68      	ldr	r3, [pc, #416]	; (800771c <HAL_LTDC_MspInit+0x210>)
 800757a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757c:	f003 0301 	and.w	r3, r3, #1
 8007580:	61bb      	str	r3, [r7, #24]
 8007582:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007584:	2300      	movs	r3, #0
 8007586:	617b      	str	r3, [r7, #20]
 8007588:	4a64      	ldr	r2, [pc, #400]	; (800771c <HAL_LTDC_MspInit+0x210>)
 800758a:	4b64      	ldr	r3, [pc, #400]	; (800771c <HAL_LTDC_MspInit+0x210>)
 800758c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800758e:	f043 0302 	orr.w	r3, r3, #2
 8007592:	6313      	str	r3, [r2, #48]	; 0x30
 8007594:	4b61      	ldr	r3, [pc, #388]	; (800771c <HAL_LTDC_MspInit+0x210>)
 8007596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007598:	f003 0302 	and.w	r3, r3, #2
 800759c:	617b      	str	r3, [r7, #20]
 800759e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80075a0:	2300      	movs	r3, #0
 80075a2:	613b      	str	r3, [r7, #16]
 80075a4:	4a5d      	ldr	r2, [pc, #372]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075a6:	4b5d      	ldr	r3, [pc, #372]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075ae:	6313      	str	r3, [r2, #48]	; 0x30
 80075b0:	4b5a      	ldr	r3, [pc, #360]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b8:	613b      	str	r3, [r7, #16]
 80075ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80075bc:	2300      	movs	r3, #0
 80075be:	60fb      	str	r3, [r7, #12]
 80075c0:	4a56      	ldr	r2, [pc, #344]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075c2:	4b56      	ldr	r3, [pc, #344]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075c6:	f043 0304 	orr.w	r3, r3, #4
 80075ca:	6313      	str	r3, [r2, #48]	; 0x30
 80075cc:	4b53      	ldr	r3, [pc, #332]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d0:	f003 0304 	and.w	r3, r3, #4
 80075d4:	60fb      	str	r3, [r7, #12]
 80075d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80075d8:	2300      	movs	r3, #0
 80075da:	60bb      	str	r3, [r7, #8]
 80075dc:	4a4f      	ldr	r2, [pc, #316]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075de:	4b4f      	ldr	r3, [pc, #316]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075e2:	f043 0308 	orr.w	r3, r3, #8
 80075e6:	6313      	str	r3, [r2, #48]	; 0x30
 80075e8:	4b4c      	ldr	r3, [pc, #304]	; (800771c <HAL_LTDC_MspInit+0x210>)
 80075ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ec:	f003 0308 	and.w	r3, r3, #8
 80075f0:	60bb      	str	r3, [r7, #8]
 80075f2:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80075f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075fa:	2302      	movs	r3, #2
 80075fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075fe:	2300      	movs	r3, #0
 8007600:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007602:	2300      	movs	r3, #0
 8007604:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007606:	230e      	movs	r3, #14
 8007608:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800760a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800760e:	4619      	mov	r1, r3
 8007610:	4843      	ldr	r0, [pc, #268]	; (8007720 <HAL_LTDC_MspInit+0x214>)
 8007612:	f7fb ff73 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin 
 8007616:	f641 0358 	movw	r3, #6232	; 0x1858
 800761a:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800761c:	2302      	movs	r3, #2
 800761e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007620:	2300      	movs	r3, #0
 8007622:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007624:	2300      	movs	r3, #0
 8007626:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007628:	230e      	movs	r3, #14
 800762a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800762c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007630:	4619      	mov	r1, r3
 8007632:	483c      	ldr	r0, [pc, #240]	; (8007724 <HAL_LTDC_MspInit+0x218>)
 8007634:	f7fb ff62 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8007638:	2303      	movs	r3, #3
 800763a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800763c:	2302      	movs	r3, #2
 800763e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007640:	2300      	movs	r3, #0
 8007642:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007644:	2300      	movs	r3, #0
 8007646:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8007648:	2309      	movs	r3, #9
 800764a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800764c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007650:	4619      	mov	r1, r3
 8007652:	4835      	ldr	r0, [pc, #212]	; (8007728 <HAL_LTDC_MspInit+0x21c>)
 8007654:	f7fb ff52 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8007658:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800765c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800765e:	2302      	movs	r3, #2
 8007660:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007662:	2300      	movs	r3, #0
 8007664:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007666:	2300      	movs	r3, #0
 8007668:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800766a:	230e      	movs	r3, #14
 800766c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800766e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007672:	4619      	mov	r1, r3
 8007674:	482c      	ldr	r0, [pc, #176]	; (8007728 <HAL_LTDC_MspInit+0x21c>)
 8007676:	f7fb ff41 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800767a:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 800767e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007680:	2302      	movs	r3, #2
 8007682:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007684:	2300      	movs	r3, #0
 8007686:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007688:	2300      	movs	r3, #0
 800768a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800768c:	230e      	movs	r3, #14
 800768e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007694:	4619      	mov	r1, r3
 8007696:	4825      	ldr	r0, [pc, #148]	; (800772c <HAL_LTDC_MspInit+0x220>)
 8007698:	f7fb ff30 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|GPIO_PIN_10;
 800769c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80076a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076a2:	2302      	movs	r3, #2
 80076a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076a6:	2300      	movs	r3, #0
 80076a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076aa:	2300      	movs	r3, #0
 80076ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80076ae:	230e      	movs	r3, #14
 80076b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80076b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076b6:	4619      	mov	r1, r3
 80076b8:	481d      	ldr	r0, [pc, #116]	; (8007730 <HAL_LTDC_MspInit+0x224>)
 80076ba:	f7fb ff1f 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|GPIO_PIN_6;
 80076be:	2348      	movs	r3, #72	; 0x48
 80076c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076c2:	2302      	movs	r3, #2
 80076c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076c6:	2300      	movs	r3, #0
 80076c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076ca:	2300      	movs	r3, #0
 80076cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80076ce:	230e      	movs	r3, #14
 80076d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80076d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076d6:	4619      	mov	r1, r3
 80076d8:	4816      	ldr	r0, [pc, #88]	; (8007734 <HAL_LTDC_MspInit+0x228>)
 80076da:	f7fb ff0f 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80076de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80076e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076e4:	2302      	movs	r3, #2
 80076e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076e8:	2300      	movs	r3, #0
 80076ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076ec:	2300      	movs	r3, #0
 80076ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80076f0:	2309      	movs	r3, #9
 80076f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80076f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076f8:	4619      	mov	r1, r3
 80076fa:	480c      	ldr	r0, [pc, #48]	; (800772c <HAL_LTDC_MspInit+0x220>)
 80076fc:	f7fb fefe 	bl	80034fc <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8007700:	2200      	movs	r2, #0
 8007702:	2105      	movs	r1, #5
 8007704:	2058      	movs	r0, #88	; 0x58
 8007706:	f7fb f959 	bl	80029bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800770a:	2058      	movs	r0, #88	; 0x58
 800770c:	f7fb f972 	bl	80029f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8007710:	bf00      	nop
 8007712:	3738      	adds	r7, #56	; 0x38
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}
 8007718:	40016800 	.word	0x40016800
 800771c:	40023800 	.word	0x40023800
 8007720:	40021400 	.word	0x40021400
 8007724:	40020000 	.word	0x40020000
 8007728:	40020400 	.word	0x40020400
 800772c:	40021800 	.word	0x40021800
 8007730:	40020800 	.word	0x40020800
 8007734:	40020c00 	.word	0x40020c00

08007738 <spi5_sendrecv>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t spi5_sendrecv(uint8_t byte) {
 8007738:	b580      	push	{r7, lr}
 800773a:	b086      	sub	sp, #24
 800773c:	af02      	add	r7, sp, #8
 800773e:	4603      	mov	r3, r0
 8007740:	71fb      	strb	r3, [r7, #7]
	uint8_t answer;

	HAL_SPI_TransmitReceive(&hspi5, &byte, &answer, 1, HAL_MAX_DELAY);
 8007742:	f107 020f 	add.w	r2, r7, #15
 8007746:	1df9      	adds	r1, r7, #7
 8007748:	f04f 33ff 	mov.w	r3, #4294967295
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	2301      	movs	r3, #1
 8007750:	4803      	ldr	r0, [pc, #12]	; (8007760 <spi5_sendrecv+0x28>)
 8007752:	f7fe f87b 	bl	800584c <HAL_SPI_TransmitReceive>

	return answer;
 8007756:	7bfb      	ldrb	r3, [r7, #15]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3710      	adds	r7, #16
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	200004bc 	.word	0x200004bc

08007764 <SPI5_read>:

uint8_t SPI5_read(uint8_t address) {
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	4603      	mov	r3, r0
 800776c:	71fb      	strb	r3, [r7, #7]
	uint8_t dane;
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800776e:	2200      	movs	r2, #0
 8007770:	2102      	movs	r1, #2
 8007772:	480c      	ldr	r0, [pc, #48]	; (80077a4 <SPI5_read+0x40>)
 8007774:	f7fc f978 	bl	8003a68 <HAL_GPIO_WritePin>
	spi5_sendrecv(address | 0x80);
 8007778:	79fb      	ldrb	r3, [r7, #7]
 800777a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800777e:	b2db      	uxtb	r3, r3
 8007780:	4618      	mov	r0, r3
 8007782:	f7ff ffd9 	bl	8007738 <spi5_sendrecv>
	dane = spi5_sendrecv(0xFF);
 8007786:	20ff      	movs	r0, #255	; 0xff
 8007788:	f7ff ffd6 	bl	8007738 <spi5_sendrecv>
 800778c:	4603      	mov	r3, r0
 800778e:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8007790:	2201      	movs	r2, #1
 8007792:	2102      	movs	r1, #2
 8007794:	4803      	ldr	r0, [pc, #12]	; (80077a4 <SPI5_read+0x40>)
 8007796:	f7fc f967 	bl	8003a68 <HAL_GPIO_WritePin>

	return dane;
 800779a:	7bfb      	ldrb	r3, [r7, #15]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	40020800 	.word	0x40020800

080077a8 <SPI5_write>:

void SPI5_write(uint8_t address, uint8_t data) {
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	4603      	mov	r3, r0
 80077b0:	460a      	mov	r2, r1
 80077b2:	71fb      	strb	r3, [r7, #7]
 80077b4:	4613      	mov	r3, r2
 80077b6:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80077b8:	2200      	movs	r2, #0
 80077ba:	2102      	movs	r1, #2
 80077bc:	480a      	ldr	r0, [pc, #40]	; (80077e8 <SPI5_write+0x40>)
 80077be:	f7fc f953 	bl	8003a68 <HAL_GPIO_WritePin>
	spi5_sendrecv(address);
 80077c2:	79fb      	ldrb	r3, [r7, #7]
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7ff ffb7 	bl	8007738 <spi5_sendrecv>
	data = spi5_sendrecv(data);
 80077ca:	79bb      	ldrb	r3, [r7, #6]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7ff ffb3 	bl	8007738 <spi5_sendrecv>
 80077d2:	4603      	mov	r3, r0
 80077d4:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80077d6:	2201      	movs	r2, #1
 80077d8:	2102      	movs	r1, #2
 80077da:	4803      	ldr	r0, [pc, #12]	; (80077e8 <SPI5_write+0x40>)
 80077dc:	f7fc f944 	bl	8003a68 <HAL_GPIO_WritePin>

}
 80077e0:	bf00      	nop
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	40020800 	.word	0x40020800

080077ec <OurL3GD20_Init>:

uint8_t OurL3GD20_Init() {
 80077ec:	b580      	push	{r7, lr}
 80077ee:	af00      	add	r7, sp, #0
	if (SPI5_read(0x0F) != 0b11010100) {
 80077f0:	200f      	movs	r0, #15
 80077f2:	f7ff ffb7 	bl	8007764 <SPI5_read>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2bd4      	cmp	r3, #212	; 0xd4
 80077fa:	d001      	beq.n	8007800 <OurL3GD20_Init+0x14>

		return 1;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e010      	b.n	8007822 <OurL3GD20_Init+0x36>
	}

	//Enable L3GD20 Power bit
	SPI5_write(0x20, 0xFF);
 8007800:	21ff      	movs	r1, #255	; 0xff
 8007802:	2020      	movs	r0, #32
 8007804:	f7ff ffd0 	bl	80077a8 <SPI5_write>

	//Set L3GD20 scale

	SPI5_write(0x23, 0x00);
 8007808:	2100      	movs	r1, #0
 800780a:	2023      	movs	r0, #35	; 0x23
 800780c:	f7ff ffcc 	bl	80077a8 <SPI5_write>

	//Set high-pass filter settings
	SPI5_write(0x21, 0x00);
 8007810:	2100      	movs	r1, #0
 8007812:	2021      	movs	r0, #33	; 0x21
 8007814:	f7ff ffc8 	bl	80077a8 <SPI5_write>

	//Enable high-pass filter
	SPI5_write(0x24, 0x10);
 8007818:	2110      	movs	r1, #16
 800781a:	2024      	movs	r0, #36	; 0x24
 800781c:	f7ff ffc4 	bl	80077a8 <SPI5_write>
	//SPI5_write(0x37, 0b01111110);

	//printf("Konf: %d", SPI5_read(0x31));

	//Everything OK
	return 0;
 8007820:	2300      	movs	r3, #0
}
 8007822:	4618      	mov	r0, r3
 8007824:	bd80      	pop	{r7, pc}
	...

08007828 <OurL3GD20_Read>:

void OurL3GD20_Read() {
 8007828:	b590      	push	{r4, r7, lr}
 800782a:	b087      	sub	sp, #28
 800782c:	af00      	add	r7, sp, #0
	float s;
	short temp1, temp2, temp3;

	// Read X axis

	temp1 = (SPI5_read(0x28) | SPI5_read(0x29) << 8);
 800782e:	2028      	movs	r0, #40	; 0x28
 8007830:	f7ff ff98 	bl	8007764 <SPI5_read>
 8007834:	4603      	mov	r3, r0
 8007836:	b21c      	sxth	r4, r3
 8007838:	2029      	movs	r0, #41	; 0x29
 800783a:	f7ff ff93 	bl	8007764 <SPI5_read>
 800783e:	4603      	mov	r3, r0
 8007840:	021b      	lsls	r3, r3, #8
 8007842:	b21b      	sxth	r3, r3
 8007844:	4323      	orrs	r3, r4
 8007846:	82fb      	strh	r3, [r7, #22]
	temp2 = (SPI5_read(0x2A) | SPI5_read(0x2B) << 8);
 8007848:	202a      	movs	r0, #42	; 0x2a
 800784a:	f7ff ff8b 	bl	8007764 <SPI5_read>
 800784e:	4603      	mov	r3, r0
 8007850:	b21c      	sxth	r4, r3
 8007852:	202b      	movs	r0, #43	; 0x2b
 8007854:	f7ff ff86 	bl	8007764 <SPI5_read>
 8007858:	4603      	mov	r3, r0
 800785a:	021b      	lsls	r3, r3, #8
 800785c:	b21b      	sxth	r3, r3
 800785e:	4323      	orrs	r3, r4
 8007860:	82bb      	strh	r3, [r7, #20]
	temp3 = (SPI5_read(0x2C) | SPI5_read(0x2D) << 8);
 8007862:	202c      	movs	r0, #44	; 0x2c
 8007864:	f7ff ff7e 	bl	8007764 <SPI5_read>
 8007868:	4603      	mov	r3, r0
 800786a:	b21c      	sxth	r4, r3
 800786c:	202d      	movs	r0, #45	; 0x2d
 800786e:	f7ff ff79 	bl	8007764 <SPI5_read>
 8007872:	4603      	mov	r3, r0
 8007874:	021b      	lsls	r3, r3, #8
 8007876:	b21b      	sxth	r3, r3
 8007878:	4323      	orrs	r3, r4
 800787a:	827b      	strh	r3, [r7, #18]

	// Sensitivity at 250 range = 8.75 mdps/digit
	s = 8.75 * 0.001;
 800787c:	4b1d      	ldr	r3, [pc, #116]	; (80078f4 <OurL3GD20_Read+0xcc>)
 800787e:	60fb      	str	r3, [r7, #12]

	DataNow.OsX = (short) ((float) temp1 * s);
 8007880:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8007884:	ee07 3a90 	vmov	s15, r3
 8007888:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800788c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007894:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007898:	edc7 7a01 	vstr	s15, [r7, #4]
 800789c:	88bb      	ldrh	r3, [r7, #4]
 800789e:	b21a      	sxth	r2, r3
 80078a0:	4b15      	ldr	r3, [pc, #84]	; (80078f8 <OurL3GD20_Read+0xd0>)
 80078a2:	801a      	strh	r2, [r3, #0]
	DataNow.OsY = (short) ((float) temp2 * s);
 80078a4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80078a8:	ee07 3a90 	vmov	s15, r3
 80078ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80078b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80078bc:	edc7 7a01 	vstr	s15, [r7, #4]
 80078c0:	88bb      	ldrh	r3, [r7, #4]
 80078c2:	b21a      	sxth	r2, r3
 80078c4:	4b0c      	ldr	r3, [pc, #48]	; (80078f8 <OurL3GD20_Read+0xd0>)
 80078c6:	805a      	strh	r2, [r3, #2]
	DataNow.OsZ = (short) ((float) temp3 * s);
 80078c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80078cc:	ee07 3a90 	vmov	s15, r3
 80078d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80078d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80078e0:	edc7 7a01 	vstr	s15, [r7, #4]
 80078e4:	88bb      	ldrh	r3, [r7, #4]
 80078e6:	b21a      	sxth	r2, r3
 80078e8:	4b03      	ldr	r3, [pc, #12]	; (80078f8 <OurL3GD20_Read+0xd0>)
 80078ea:	809a      	strh	r2, [r3, #4]

}
 80078ec:	bf00      	nop
 80078ee:	371c      	adds	r7, #28
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd90      	pop	{r4, r7, pc}
 80078f4:	3c0f5c29 	.word	0x3c0f5c29
 80078f8:	20000520 	.word	0x20000520

080078fc <send_char>:

void send_char(char c) {
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b082      	sub	sp, #8
 8007900:	af00      	add	r7, sp, #0
 8007902:	4603      	mov	r3, r0
 8007904:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (uint8_t*) &c, 1, 1000);
 8007906:	1df9      	adds	r1, r7, #7
 8007908:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800790c:	2201      	movs	r2, #1
 800790e:	4803      	ldr	r0, [pc, #12]	; (800791c <send_char+0x20>)
 8007910:	f7fe fe1e 	bl	8006550 <HAL_UART_Transmit>
}
 8007914:	bf00      	nop
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}
 800791c:	20000634 	.word	0x20000634

08007920 <__io_putchar>:

int __io_putchar(int ch) {
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
	send_char(ch);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	b2db      	uxtb	r3, r3
 800792c:	4618      	mov	r0, r3
 800792e:	f7ff ffe5 	bl	80078fc <send_char>
	return ch;
 8007932:	687b      	ldr	r3, [r7, #4]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3708      	adds	r7, #8
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007940:	f7fa ff22 	bl	8002788 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007944:	f000 f8ce 	bl	8007ae4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007948:	f7ff fba6 	bl	8007098 <MX_GPIO_Init>
  MX_CRC_Init();
 800794c:	f7ff fa2e 	bl	8006dac <MX_CRC_Init>
  MX_DMA2D_Init();
 8007950:	f7ff fa62 	bl	8006e18 <MX_DMA2D_Init>
  MX_FMC_Init();
 8007954:	f7ff faba 	bl	8006ecc <MX_FMC_Init>
  MX_GFXSIMULATOR_Init();
 8007958:	f7ff fb96 	bl	8007088 <MX_GFXSIMULATOR_Init>
  MX_LTDC_Init();
 800795c:	f7ff fd56 	bl	800740c <MX_LTDC_Init>
  MX_SPI5_Init();
 8007960:	f000 feea 	bl	8008738 <MX_SPI5_Init>
  MX_TIM1_Init();
 8007964:	f001 f938 	bl	8008bd8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8007968:	f001 fa3a 	bl	8008de0 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 800796c:	f7ff fca4 	bl	80072b8 <MX_I2C3_Init>
  MX_TIM10_Init();
 8007970:	f001 f982 	bl	8008c78 <MX_TIM10_Init>
  MX_TIM11_Init();
 8007974:	f001 f9a4 	bl	8008cc0 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start_IT(&htim10);
 8007978:	4844      	ldr	r0, [pc, #272]	; (8007a8c <main+0x150>)
 800797a:	f7fe f9fd 	bl	8005d78 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim11);
 800797e:	4844      	ldr	r0, [pc, #272]	; (8007a90 <main+0x154>)
 8007980:	f7fe f9fa 	bl	8005d78 <HAL_TIM_Base_Start_IT>
	__HAL_SPI_ENABLE(&hspi5);
 8007984:	4b43      	ldr	r3, [pc, #268]	; (8007a94 <main+0x158>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a42      	ldr	r2, [pc, #264]	; (8007a94 <main+0x158>)
 800798a:	6812      	ldr	r2, [r2, #0]
 800798c:	6812      	ldr	r2, [r2, #0]
 800798e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007992:	601a      	str	r2, [r3, #0]

	Animacja = 0;
 8007994:	4b40      	ldr	r3, [pc, #256]	; (8007a98 <main+0x15c>)
 8007996:	2200      	movs	r2, #0
 8007998:	701a      	strb	r2, [r3, #0]
	Kierunek = 1;
 800799a:	4b40      	ldr	r3, [pc, #256]	; (8007a9c <main+0x160>)
 800799c:	2201      	movs	r2, #1
 800799e:	701a      	strb	r2, [r3, #0]
	X = 120;
 80079a0:	4b3f      	ldr	r3, [pc, #252]	; (8007aa0 <main+0x164>)
 80079a2:	2278      	movs	r2, #120	; 0x78
 80079a4:	801a      	strh	r2, [r3, #0]
	Y = 170;
 80079a6:	4b3f      	ldr	r3, [pc, #252]	; (8007aa4 <main+0x168>)
 80079a8:	22aa      	movs	r2, #170	; 0xaa
 80079aa:	801a      	strh	r2, [r3, #0]
	dT = 0.001;
 80079ac:	4b3e      	ldr	r3, [pc, #248]	; (8007aa8 <main+0x16c>)
 80079ae:	4a3f      	ldr	r2, [pc, #252]	; (8007aac <main+0x170>)
 80079b0:	601a      	str	r2, [r3, #0]
	fPoruszonoX = 0;
 80079b2:	4b3f      	ldr	r3, [pc, #252]	; (8007ab0 <main+0x174>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	701a      	strb	r2, [r3, #0]
	fPoruszonoY = 0;
 80079b8:	4b3e      	ldr	r3, [pc, #248]	; (8007ab4 <main+0x178>)
 80079ba:	2200      	movs	r2, #0
 80079bc:	701a      	strb	r2, [r3, #0]
	CzasZerowaniaX = 0;
 80079be:	4b3e      	ldr	r3, [pc, #248]	; (8007ab8 <main+0x17c>)
 80079c0:	2200      	movs	r2, #0
 80079c2:	801a      	strh	r2, [r3, #0]
	CzasZerowaniaY = 0;
 80079c4:	4b3d      	ldr	r3, [pc, #244]	; (8007abc <main+0x180>)
 80079c6:	2200      	movs	r2, #0
 80079c8:	801a      	strh	r2, [r3, #0]

	OurL3GD20_Init();
 80079ca:	f7ff ff0f 	bl	80077ec <OurL3GD20_Init>

	BSP_LCD_Init();
 80079ce:	f7f9 fd33 	bl	8001438 <BSP_LCD_Init>
	//BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER+1024*1024*4);
	BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER, LCD_FRAME_BUFFER);
 80079d2:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80079d6:	2000      	movs	r0, #0
 80079d8:	f7f9 fdb0 	bl	800153c <BSP_LCD_LayerDefaultInit>

	BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 80079dc:	2000      	movs	r0, #0
 80079de:	f7f9 fe11 	bl	8001604 <BSP_LCD_SelectLayer>

	BSP_LCD_DisplayOn();
 80079e2:	f7fa fac5 	bl	8001f70 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 80079e6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80079ea:	f7f9 fe63 	bl	80016b4 <BSP_LCD_Clear>
	BSP_LCD_DrawBitmap(0, 0, (uint8_t*) image_data_Hehe);
 80079ee:	4a34      	ldr	r2, [pc, #208]	; (8007ac0 <main+0x184>)
 80079f0:	2100      	movs	r1, #0
 80079f2:	2000      	movs	r0, #0
 80079f4:	f7fa f92e 	bl	8001c54 <BSP_LCD_DrawBitmap>

	BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 80079f8:	4832      	ldr	r0, [pc, #200]	; (8007ac4 <main+0x188>)
 80079fa:	f7f9 fe13 	bl	8001624 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAtLine(5, (uint8_t*) "Hello, Elo");
 80079fe:	4932      	ldr	r1, [pc, #200]	; (8007ac8 <main+0x18c>)
 8007a00:	2005      	movs	r0, #5
 8007a02:	f7f9 ffe1 	bl	80019c8 <BSP_LCD_DisplayStringAtLine>

	HAL_Delay(2000);
 8007a06:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007a0a:	f7fa feff 	bl	800280c <HAL_Delay>
	BSP_LCD_ClearStringLine(5);
 8007a0e:	2005      	movs	r0, #5
 8007a10:	f7f9 fe78 	bl	8001704 <BSP_LCD_ClearStringLine>

	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8007a14:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8007a18:	f7f9 fe4c 	bl	80016b4 <BSP_LCD_Clear>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8007a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a20:	f7f9 fe00 	bl	8001624 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, 240, 15);
 8007a24:	230f      	movs	r3, #15
 8007a26:	22f0      	movs	r2, #240	; 0xf0
 8007a28:	2100      	movs	r1, #0
 8007a2a:	2000      	movs	r0, #0
 8007a2c:	f7fa f9a6 	bl	8001d7c <BSP_LCD_FillRect>
	BSP_LCD_FillRect(0, 305, 240, 15);
 8007a30:	230f      	movs	r3, #15
 8007a32:	22f0      	movs	r2, #240	; 0xf0
 8007a34:	f240 1131 	movw	r1, #305	; 0x131
 8007a38:	2000      	movs	r0, #0
 8007a3a:	f7fa f99f 	bl	8001d7c <BSP_LCD_FillRect>
	BSP_LCD_FillRect(0, 15, 15, 290);
 8007a3e:	f44f 7391 	mov.w	r3, #290	; 0x122
 8007a42:	220f      	movs	r2, #15
 8007a44:	210f      	movs	r1, #15
 8007a46:	2000      	movs	r0, #0
 8007a48:	f7fa f998 	bl	8001d7c <BSP_LCD_FillRect>
	BSP_LCD_FillRect(225, 15, 15, 290);
 8007a4c:	f44f 7391 	mov.w	r3, #290	; 0x122
 8007a50:	220f      	movs	r2, #15
 8007a52:	210f      	movs	r1, #15
 8007a54:	20e1      	movs	r0, #225	; 0xe1
 8007a56:	f7fa f991 	bl	8001d7c <BSP_LCD_FillRect>


	Animacja = 1;
 8007a5a:	4b0f      	ldr	r3, [pc, #60]	; (8007a98 <main+0x15c>)
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	701a      	strb	r2, [r3, #0]

		//OurL3GD20_Read();
		/*CalkaX += (long)Data.OsX;
		CalkaY += (long)Data.OsY;
		CalkaZ += (long)Data.OsZ;*/
		printf("Calka X: %li\n\r", CalkaX);
 8007a60:	4b1a      	ldr	r3, [pc, #104]	; (8007acc <main+0x190>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4619      	mov	r1, r3
 8007a66:	481a      	ldr	r0, [pc, #104]	; (8007ad0 <main+0x194>)
 8007a68:	f001 fa88 	bl	8008f7c <iprintf>
		printf("Calka Y: %li\n\r", CalkaY);
 8007a6c:	4b19      	ldr	r3, [pc, #100]	; (8007ad4 <main+0x198>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4619      	mov	r1, r3
 8007a72:	4819      	ldr	r0, [pc, #100]	; (8007ad8 <main+0x19c>)
 8007a74:	f001 fa82 	bl	8008f7c <iprintf>
		printf("Calka Z: %li\n\r", CalkaZ);
 8007a78:	4b18      	ldr	r3, [pc, #96]	; (8007adc <main+0x1a0>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	4818      	ldr	r0, [pc, #96]	; (8007ae0 <main+0x1a4>)
 8007a80:	f001 fa7c 	bl	8008f7c <iprintf>
		//printf("OsX: %d\n\r", Data.OsX);
		//printf("OsY: %d\n\r", Data.OsY);
		//printf("OsZ: %d\n\r", Data.OsZ);
		HAL_Delay(200);
 8007a84:	20c8      	movs	r0, #200	; 0xc8
 8007a86:	f7fa fec1 	bl	800280c <HAL_Delay>
		printf("Calka X: %li\n\r", CalkaX);
 8007a8a:	e7e9      	b.n	8007a60 <main+0x124>
 8007a8c:	20000574 	.word	0x20000574
 8007a90:	200005b4 	.word	0x200005b4
 8007a94:	200004bc 	.word	0x200004bc
 8007a98:	2000052d 	.word	0x2000052d
 8007a9c:	200004b8 	.word	0x200004b8
 8007aa0:	20000532 	.word	0x20000532
 8007aa4:	2000051e 	.word	0x2000051e
 8007aa8:	20000518 	.word	0x20000518
 8007aac:	3a83126f 	.word	0x3a83126f
 8007ab0:	2000052c 	.word	0x2000052c
 8007ab4:	20000530 	.word	0x20000530
 8007ab8:	2000052e 	.word	0x2000052e
 8007abc:	2000051c 	.word	0x2000051c
 8007ac0:	0800b880 	.word	0x0800b880
 8007ac4:	ff404040 	.word	0xff404040
 8007ac8:	08009d84 	.word	0x08009d84
 8007acc:	20000528 	.word	0x20000528
 8007ad0:	08009d90 	.word	0x08009d90
 8007ad4:	200004b4 	.word	0x200004b4
 8007ad8:	08009da0 	.word	0x08009da0
 8007adc:	20000514 	.word	0x20000514
 8007ae0:	08009db0 	.word	0x08009db0

08007ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b0a0      	sub	sp, #128	; 0x80
 8007ae8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007aea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007aee:	2230      	movs	r2, #48	; 0x30
 8007af0:	2100      	movs	r1, #0
 8007af2:	4618      	mov	r0, r3
 8007af4:	f001 fa3a 	bl	8008f6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007af8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8007afc:	2200      	movs	r2, #0
 8007afe:	601a      	str	r2, [r3, #0]
 8007b00:	605a      	str	r2, [r3, #4]
 8007b02:	609a      	str	r2, [r3, #8]
 8007b04:	60da      	str	r2, [r3, #12]
 8007b06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007b08:	f107 030c 	add.w	r3, r7, #12
 8007b0c:	2230      	movs	r2, #48	; 0x30
 8007b0e:	2100      	movs	r1, #0
 8007b10:	4618      	mov	r0, r3
 8007b12:	f001 fa2b 	bl	8008f6c <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007b16:	2300      	movs	r3, #0
 8007b18:	60bb      	str	r3, [r7, #8]
 8007b1a:	4a35      	ldr	r2, [pc, #212]	; (8007bf0 <SystemClock_Config+0x10c>)
 8007b1c:	4b34      	ldr	r3, [pc, #208]	; (8007bf0 <SystemClock_Config+0x10c>)
 8007b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b24:	6413      	str	r3, [r2, #64]	; 0x40
 8007b26:	4b32      	ldr	r3, [pc, #200]	; (8007bf0 <SystemClock_Config+0x10c>)
 8007b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b2e:	60bb      	str	r3, [r7, #8]
 8007b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007b32:	2300      	movs	r3, #0
 8007b34:	607b      	str	r3, [r7, #4]
 8007b36:	4a2f      	ldr	r2, [pc, #188]	; (8007bf4 <SystemClock_Config+0x110>)
 8007b38:	4b2e      	ldr	r3, [pc, #184]	; (8007bf4 <SystemClock_Config+0x110>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007b40:	6013      	str	r3, [r2, #0]
 8007b42:	4b2c      	ldr	r3, [pc, #176]	; (8007bf4 <SystemClock_Config+0x110>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007b4a:	607b      	str	r3, [r7, #4]
 8007b4c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007b52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007b56:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007b58:	2302      	movs	r3, #2
 8007b5a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007b5c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007b60:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8007b62:	2304      	movs	r3, #4
 8007b64:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 8007b66:	23b4      	movs	r3, #180	; 0xb4
 8007b68:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007b6a:	2302      	movs	r3, #2
 8007b6c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8007b6e:	2303      	movs	r3, #3
 8007b70:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007b72:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fc fd20 	bl	80045bc <HAL_RCC_OscConfig>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8007b82:	f000 fdd1 	bl	8008728 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8007b86:	f7fc fcc9 	bl	800451c <HAL_PWREx_EnableOverDrive>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8007b90:	f000 fdca 	bl	8008728 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007b94:	230f      	movs	r3, #15
 8007b96:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007b98:	2302      	movs	r3, #2
 8007b9a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007ba0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007ba4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007ba6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007baa:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007bac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8007bb0:	2105      	movs	r1, #5
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fc ff44 	bl	8004a40 <HAL_RCC_ClockConfig>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d001      	beq.n	8007bc2 <SystemClock_Config+0xde>
  {
    Error_Handler();
 8007bbe:	f000 fdb3 	bl	8008728 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8007bc2:	2308      	movs	r3, #8
 8007bc4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8007bc6:	23c0      	movs	r3, #192	; 0xc0
 8007bc8:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8007bca:	2302      	movs	r3, #2
 8007bcc:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007bd2:	f107 030c 	add.w	r3, r7, #12
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f7fd f952 	bl	8004e80 <HAL_RCCEx_PeriphCLKConfig>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <SystemClock_Config+0x102>
  {
    Error_Handler();
 8007be2:	f000 fda1 	bl	8008728 <Error_Handler>
  }
}
 8007be6:	bf00      	nop
 8007be8:	3780      	adds	r7, #128	; 0x80
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	40023800 	.word	0x40023800
 8007bf4:	40007000 	.word	0x40007000

08007bf8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bf8:	b5b0      	push	{r4, r5, r7, lr}
 8007bfa:	b082      	sub	sp, #8
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM10) //Przerwanie pochodzi od timera 10
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a9d      	ldr	r2, [pc, #628]	; (8007e7c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	f040 842a 	bne.w	8008460 <HAL_TIM_PeriodElapsedCallback+0x868>
	{
		if (Animacja == 1)
 8007c0c:	4b9c      	ldr	r3, [pc, #624]	; (8007e80 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	f040 8425 	bne.w	8008460 <HAL_TIM_PeriodElapsedCallback+0x868>
		{
			if ((Y < 300) && (Kierunek == 1)) {
 8007c16:	4b9b      	ldr	r3, [pc, #620]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007c18:	881b      	ldrh	r3, [r3, #0]
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8007c20:	f080 80fc 	bcs.w	8007e1c <HAL_TIM_PeriodElapsedCallback+0x224>
 8007c24:	4b98      	ldr	r3, [pc, #608]	; (8007e88 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	f040 80f6 	bne.w	8007e1c <HAL_TIM_PeriodElapsedCallback+0x224>

				BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 8007c30:	2000      	movs	r0, #0
 8007c32:	f7f9 fce7 	bl	8001604 <BSP_LCD_SelectLayer>

				BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8007c36:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8007c3a:	f7f9 fcf3 	bl	8001624 <BSP_LCD_SetTextColor>

				if(X <= 25 && Y <= 25)
 8007c3e:	4b93      	ldr	r3, [pc, #588]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007c40:	881b      	ldrh	r3, [r3, #0]
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	2b19      	cmp	r3, #25
 8007c46:	d813      	bhi.n	8007c70 <HAL_TIM_PeriodElapsedCallback+0x78>
 8007c48:	4b8e      	ldr	r3, [pc, #568]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007c4a:	881b      	ldrh	r3, [r3, #0]
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	2b19      	cmp	r3, #25
 8007c50:	d80e      	bhi.n	8007c70 <HAL_TIM_PeriodElapsedCallback+0x78>
					BSP_LCD_FillRect(X-10, Y - 10, 40, 40);
 8007c52:	4b8e      	ldr	r3, [pc, #568]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007c54:	881b      	ldrh	r3, [r3, #0]
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	3b0a      	subs	r3, #10
 8007c5a:	b298      	uxth	r0, r3
 8007c5c:	4b89      	ldr	r3, [pc, #548]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007c5e:	881b      	ldrh	r3, [r3, #0]
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	3b0a      	subs	r3, #10
 8007c64:	b299      	uxth	r1, r3
 8007c66:	2328      	movs	r3, #40	; 0x28
 8007c68:	2228      	movs	r2, #40	; 0x28
 8007c6a:	f7fa f887 	bl	8001d7c <BSP_LCD_FillRect>
 8007c6e:	e0ab      	b.n	8007dc8 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				else if(X >= 215 && Y >= 295)
 8007c70:	4b86      	ldr	r3, [pc, #536]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007c72:	881b      	ldrh	r3, [r3, #0]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	2bd6      	cmp	r3, #214	; 0xd6
 8007c78:	d914      	bls.n	8007ca4 <HAL_TIM_PeriodElapsedCallback+0xac>
 8007c7a:	4b82      	ldr	r3, [pc, #520]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007c7c:	881b      	ldrh	r3, [r3, #0]
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8007c84:	d90e      	bls.n	8007ca4 <HAL_TIM_PeriodElapsedCallback+0xac>
					BSP_LCD_FillRect(X-20, Y - 20, 30, 30);
 8007c86:	4b81      	ldr	r3, [pc, #516]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007c88:	881b      	ldrh	r3, [r3, #0]
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	3b14      	subs	r3, #20
 8007c8e:	b298      	uxth	r0, r3
 8007c90:	4b7c      	ldr	r3, [pc, #496]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007c92:	881b      	ldrh	r3, [r3, #0]
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	3b14      	subs	r3, #20
 8007c98:	b299      	uxth	r1, r3
 8007c9a:	231e      	movs	r3, #30
 8007c9c:	221e      	movs	r2, #30
 8007c9e:	f7fa f86d 	bl	8001d7c <BSP_LCD_FillRect>
 8007ca2:	e091      	b.n	8007dc8 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				else if(X <= 25 && Y >= 295)
 8007ca4:	4b79      	ldr	r3, [pc, #484]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007ca6:	881b      	ldrh	r3, [r3, #0]
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	2b19      	cmp	r3, #25
 8007cac:	d814      	bhi.n	8007cd8 <HAL_TIM_PeriodElapsedCallback+0xe0>
 8007cae:	4b75      	ldr	r3, [pc, #468]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007cb0:	881b      	ldrh	r3, [r3, #0]
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8007cb8:	d90e      	bls.n	8007cd8 <HAL_TIM_PeriodElapsedCallback+0xe0>
					BSP_LCD_FillRect(X-10, Y - 20, 40, 30);
 8007cba:	4b74      	ldr	r3, [pc, #464]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007cbc:	881b      	ldrh	r3, [r3, #0]
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	3b0a      	subs	r3, #10
 8007cc2:	b298      	uxth	r0, r3
 8007cc4:	4b6f      	ldr	r3, [pc, #444]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007cc6:	881b      	ldrh	r3, [r3, #0]
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	3b14      	subs	r3, #20
 8007ccc:	b299      	uxth	r1, r3
 8007cce:	231e      	movs	r3, #30
 8007cd0:	2228      	movs	r2, #40	; 0x28
 8007cd2:	f7fa f853 	bl	8001d7c <BSP_LCD_FillRect>
 8007cd6:	e077      	b.n	8007dc8 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				else if(X >= 215 && Y <= 25)
 8007cd8:	4b6c      	ldr	r3, [pc, #432]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007cda:	881b      	ldrh	r3, [r3, #0]
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	2bd6      	cmp	r3, #214	; 0xd6
 8007ce0:	d913      	bls.n	8007d0a <HAL_TIM_PeriodElapsedCallback+0x112>
 8007ce2:	4b68      	ldr	r3, [pc, #416]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007ce4:	881b      	ldrh	r3, [r3, #0]
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	2b19      	cmp	r3, #25
 8007cea:	d80e      	bhi.n	8007d0a <HAL_TIM_PeriodElapsedCallback+0x112>
					BSP_LCD_FillRect(X-20, Y - 10, 30, 40);
 8007cec:	4b67      	ldr	r3, [pc, #412]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007cee:	881b      	ldrh	r3, [r3, #0]
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	3b14      	subs	r3, #20
 8007cf4:	b298      	uxth	r0, r3
 8007cf6:	4b63      	ldr	r3, [pc, #396]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007cf8:	881b      	ldrh	r3, [r3, #0]
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	3b0a      	subs	r3, #10
 8007cfe:	b299      	uxth	r1, r3
 8007d00:	2328      	movs	r3, #40	; 0x28
 8007d02:	221e      	movs	r2, #30
 8007d04:	f7fa f83a 	bl	8001d7c <BSP_LCD_FillRect>
 8007d08:	e05e      	b.n	8007dc8 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				else if(X <= 25)
 8007d0a:	4b60      	ldr	r3, [pc, #384]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007d0c:	881b      	ldrh	r3, [r3, #0]
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	2b19      	cmp	r3, #25
 8007d12:	d80e      	bhi.n	8007d32 <HAL_TIM_PeriodElapsedCallback+0x13a>
					BSP_LCD_FillRect(X-10, Y - 20, 40, 40);
 8007d14:	4b5d      	ldr	r3, [pc, #372]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007d16:	881b      	ldrh	r3, [r3, #0]
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	3b0a      	subs	r3, #10
 8007d1c:	b298      	uxth	r0, r3
 8007d1e:	4b59      	ldr	r3, [pc, #356]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007d20:	881b      	ldrh	r3, [r3, #0]
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	3b14      	subs	r3, #20
 8007d26:	b299      	uxth	r1, r3
 8007d28:	2328      	movs	r3, #40	; 0x28
 8007d2a:	2228      	movs	r2, #40	; 0x28
 8007d2c:	f7fa f826 	bl	8001d7c <BSP_LCD_FillRect>
 8007d30:	e04a      	b.n	8007dc8 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				else if(X >= 215)
 8007d32:	4b56      	ldr	r3, [pc, #344]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007d34:	881b      	ldrh	r3, [r3, #0]
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	2bd6      	cmp	r3, #214	; 0xd6
 8007d3a:	d90e      	bls.n	8007d5a <HAL_TIM_PeriodElapsedCallback+0x162>
					BSP_LCD_FillRect(X-20, Y - 20, 30, 40);
 8007d3c:	4b53      	ldr	r3, [pc, #332]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007d3e:	881b      	ldrh	r3, [r3, #0]
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	3b14      	subs	r3, #20
 8007d44:	b298      	uxth	r0, r3
 8007d46:	4b4f      	ldr	r3, [pc, #316]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007d48:	881b      	ldrh	r3, [r3, #0]
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	3b14      	subs	r3, #20
 8007d4e:	b299      	uxth	r1, r3
 8007d50:	2328      	movs	r3, #40	; 0x28
 8007d52:	221e      	movs	r2, #30
 8007d54:	f7fa f812 	bl	8001d7c <BSP_LCD_FillRect>
 8007d58:	e036      	b.n	8007dc8 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				else if(Y >= 295)
 8007d5a:	4b4a      	ldr	r3, [pc, #296]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007d5c:	881b      	ldrh	r3, [r3, #0]
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8007d64:	d90e      	bls.n	8007d84 <HAL_TIM_PeriodElapsedCallback+0x18c>
					BSP_LCD_FillRect(X-20, Y - 20, 40, 30);
 8007d66:	4b49      	ldr	r3, [pc, #292]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007d68:	881b      	ldrh	r3, [r3, #0]
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	3b14      	subs	r3, #20
 8007d6e:	b298      	uxth	r0, r3
 8007d70:	4b44      	ldr	r3, [pc, #272]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007d72:	881b      	ldrh	r3, [r3, #0]
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	3b14      	subs	r3, #20
 8007d78:	b299      	uxth	r1, r3
 8007d7a:	231e      	movs	r3, #30
 8007d7c:	2228      	movs	r2, #40	; 0x28
 8007d7e:	f7f9 fffd 	bl	8001d7c <BSP_LCD_FillRect>
 8007d82:	e021      	b.n	8007dc8 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				else if(Y <= 25)
 8007d84:	4b3f      	ldr	r3, [pc, #252]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007d86:	881b      	ldrh	r3, [r3, #0]
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	2b19      	cmp	r3, #25
 8007d8c:	d80e      	bhi.n	8007dac <HAL_TIM_PeriodElapsedCallback+0x1b4>
					BSP_LCD_FillRect(X-20, Y - 10, 40, 40);
 8007d8e:	4b3f      	ldr	r3, [pc, #252]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007d90:	881b      	ldrh	r3, [r3, #0]
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	3b14      	subs	r3, #20
 8007d96:	b298      	uxth	r0, r3
 8007d98:	4b3a      	ldr	r3, [pc, #232]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007d9a:	881b      	ldrh	r3, [r3, #0]
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	3b0a      	subs	r3, #10
 8007da0:	b299      	uxth	r1, r3
 8007da2:	2328      	movs	r3, #40	; 0x28
 8007da4:	2228      	movs	r2, #40	; 0x28
 8007da6:	f7f9 ffe9 	bl	8001d7c <BSP_LCD_FillRect>
 8007daa:	e00d      	b.n	8007dc8 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				else
					BSP_LCD_FillRect(X-20, Y - 20, 40, 40);
 8007dac:	4b37      	ldr	r3, [pc, #220]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007dae:	881b      	ldrh	r3, [r3, #0]
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	3b14      	subs	r3, #20
 8007db4:	b298      	uxth	r0, r3
 8007db6:	4b33      	ldr	r3, [pc, #204]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007db8:	881b      	ldrh	r3, [r3, #0]
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	3b14      	subs	r3, #20
 8007dbe:	b299      	uxth	r1, r3
 8007dc0:	2328      	movs	r3, #40	; 0x28
 8007dc2:	2228      	movs	r2, #40	; 0x28
 8007dc4:	f7f9 ffda 	bl	8001d7c <BSP_LCD_FillRect>



				BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8007dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dcc:	f7f9 fc2a 	bl	8001624 <BSP_LCD_SetTextColor>

				//Y += 10;
				BSP_LCD_FillCircle(X, Y, 10);
 8007dd0:	4b2e      	ldr	r3, [pc, #184]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007dd2:	881b      	ldrh	r3, [r3, #0]
 8007dd4:	b298      	uxth	r0, r3
 8007dd6:	4b2b      	ldr	r3, [pc, #172]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	220a      	movs	r2, #10
 8007dde:	4619      	mov	r1, r3
 8007de0:	f7fa f826 	bl	8001e30 <BSP_LCD_FillCircle>
				BSP_LCD_FillRect(0, 0, 240, 15);
 8007de4:	230f      	movs	r3, #15
 8007de6:	22f0      	movs	r2, #240	; 0xf0
 8007de8:	2100      	movs	r1, #0
 8007dea:	2000      	movs	r0, #0
 8007dec:	f7f9 ffc6 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(0, 305, 240, 15);
 8007df0:	230f      	movs	r3, #15
 8007df2:	22f0      	movs	r2, #240	; 0xf0
 8007df4:	f240 1131 	movw	r1, #305	; 0x131
 8007df8:	2000      	movs	r0, #0
 8007dfa:	f7f9 ffbf 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(0, 15, 15, 290);
 8007dfe:	f44f 7391 	mov.w	r3, #290	; 0x122
 8007e02:	220f      	movs	r2, #15
 8007e04:	210f      	movs	r1, #15
 8007e06:	2000      	movs	r0, #0
 8007e08:	f7f9 ffb8 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(225, 15, 15, 290);
 8007e0c:	f44f 7391 	mov.w	r3, #290	; 0x122
 8007e10:	220f      	movs	r2, #15
 8007e12:	210f      	movs	r1, #15
 8007e14:	20e1      	movs	r0, #225	; 0xe1
 8007e16:	f7f9 ffb1 	bl	8001d7c <BSP_LCD_FillRect>
 8007e1a:	e321      	b.n	8008460 <HAL_TIM_PeriodElapsedCallback+0x868>

			} else if ((Y >= 300) && (Kierunek == 1)) {
 8007e1c:	4b19      	ldr	r3, [pc, #100]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007e1e:	881b      	ldrh	r3, [r3, #0]
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8007e26:	f0c0 8109 	bcc.w	800803c <HAL_TIM_PeriodElapsedCallback+0x444>
 8007e2a:	4b17      	ldr	r3, [pc, #92]	; (8007e88 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	f040 8103 	bne.w	800803c <HAL_TIM_PeriodElapsedCallback+0x444>
				Kierunek = 0;
 8007e36:	4b14      	ldr	r3, [pc, #80]	; (8007e88 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8007e38:	2200      	movs	r2, #0
 8007e3a:	701a      	strb	r2, [r3, #0]

				BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 8007e3c:	2000      	movs	r0, #0
 8007e3e:	f7f9 fbe1 	bl	8001604 <BSP_LCD_SelectLayer>

				BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8007e42:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8007e46:	f7f9 fbed 	bl	8001624 <BSP_LCD_SetTextColor>
				if(X <= 25 && Y <= 25)
 8007e4a:	4b10      	ldr	r3, [pc, #64]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007e4c:	881b      	ldrh	r3, [r3, #0]
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	2b19      	cmp	r3, #25
 8007e52:	d81d      	bhi.n	8007e90 <HAL_TIM_PeriodElapsedCallback+0x298>
 8007e54:	4b0b      	ldr	r3, [pc, #44]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007e56:	881b      	ldrh	r3, [r3, #0]
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	2b19      	cmp	r3, #25
 8007e5c:	d818      	bhi.n	8007e90 <HAL_TIM_PeriodElapsedCallback+0x298>
					BSP_LCD_FillRect(X-10, Y - 10, 40, 40);
 8007e5e:	4b0b      	ldr	r3, [pc, #44]	; (8007e8c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8007e60:	881b      	ldrh	r3, [r3, #0]
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	3b0a      	subs	r3, #10
 8007e66:	b298      	uxth	r0, r3
 8007e68:	4b06      	ldr	r3, [pc, #24]	; (8007e84 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8007e6a:	881b      	ldrh	r3, [r3, #0]
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	3b0a      	subs	r3, #10
 8007e70:	b299      	uxth	r1, r3
 8007e72:	2328      	movs	r3, #40	; 0x28
 8007e74:	2228      	movs	r2, #40	; 0x28
 8007e76:	f7f9 ff81 	bl	8001d7c <BSP_LCD_FillRect>
 8007e7a:	e0b5      	b.n	8007fe8 <HAL_TIM_PeriodElapsedCallback+0x3f0>
 8007e7c:	40014400 	.word	0x40014400
 8007e80:	2000052d 	.word	0x2000052d
 8007e84:	2000051e 	.word	0x2000051e
 8007e88:	200004b8 	.word	0x200004b8
 8007e8c:	20000532 	.word	0x20000532
				else if(X >= 215 && Y >= 295)
 8007e90:	4b9a      	ldr	r3, [pc, #616]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007e92:	881b      	ldrh	r3, [r3, #0]
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	2bd6      	cmp	r3, #214	; 0xd6
 8007e98:	d914      	bls.n	8007ec4 <HAL_TIM_PeriodElapsedCallback+0x2cc>
 8007e9a:	4b99      	ldr	r3, [pc, #612]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007e9c:	881b      	ldrh	r3, [r3, #0]
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8007ea4:	d90e      	bls.n	8007ec4 <HAL_TIM_PeriodElapsedCallback+0x2cc>
					BSP_LCD_FillRect(X-20, Y - 20, 30, 30);
 8007ea6:	4b95      	ldr	r3, [pc, #596]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007ea8:	881b      	ldrh	r3, [r3, #0]
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	3b14      	subs	r3, #20
 8007eae:	b298      	uxth	r0, r3
 8007eb0:	4b93      	ldr	r3, [pc, #588]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007eb2:	881b      	ldrh	r3, [r3, #0]
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	3b14      	subs	r3, #20
 8007eb8:	b299      	uxth	r1, r3
 8007eba:	231e      	movs	r3, #30
 8007ebc:	221e      	movs	r2, #30
 8007ebe:	f7f9 ff5d 	bl	8001d7c <BSP_LCD_FillRect>
 8007ec2:	e091      	b.n	8007fe8 <HAL_TIM_PeriodElapsedCallback+0x3f0>
				else if(X <= 25 && Y >= 295)
 8007ec4:	4b8d      	ldr	r3, [pc, #564]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007ec6:	881b      	ldrh	r3, [r3, #0]
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	2b19      	cmp	r3, #25
 8007ecc:	d814      	bhi.n	8007ef8 <HAL_TIM_PeriodElapsedCallback+0x300>
 8007ece:	4b8c      	ldr	r3, [pc, #560]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007ed0:	881b      	ldrh	r3, [r3, #0]
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8007ed8:	d90e      	bls.n	8007ef8 <HAL_TIM_PeriodElapsedCallback+0x300>
					BSP_LCD_FillRect(X-10, Y - 20, 40, 30);
 8007eda:	4b88      	ldr	r3, [pc, #544]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007edc:	881b      	ldrh	r3, [r3, #0]
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	3b0a      	subs	r3, #10
 8007ee2:	b298      	uxth	r0, r3
 8007ee4:	4b86      	ldr	r3, [pc, #536]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007ee6:	881b      	ldrh	r3, [r3, #0]
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	3b14      	subs	r3, #20
 8007eec:	b299      	uxth	r1, r3
 8007eee:	231e      	movs	r3, #30
 8007ef0:	2228      	movs	r2, #40	; 0x28
 8007ef2:	f7f9 ff43 	bl	8001d7c <BSP_LCD_FillRect>
 8007ef6:	e077      	b.n	8007fe8 <HAL_TIM_PeriodElapsedCallback+0x3f0>
				else if(X >= 215 && Y <= 25)
 8007ef8:	4b80      	ldr	r3, [pc, #512]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007efa:	881b      	ldrh	r3, [r3, #0]
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	2bd6      	cmp	r3, #214	; 0xd6
 8007f00:	d913      	bls.n	8007f2a <HAL_TIM_PeriodElapsedCallback+0x332>
 8007f02:	4b7f      	ldr	r3, [pc, #508]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007f04:	881b      	ldrh	r3, [r3, #0]
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	2b19      	cmp	r3, #25
 8007f0a:	d80e      	bhi.n	8007f2a <HAL_TIM_PeriodElapsedCallback+0x332>
					BSP_LCD_FillRect(X-20, Y - 10, 30, 40);
 8007f0c:	4b7b      	ldr	r3, [pc, #492]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007f0e:	881b      	ldrh	r3, [r3, #0]
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	3b14      	subs	r3, #20
 8007f14:	b298      	uxth	r0, r3
 8007f16:	4b7a      	ldr	r3, [pc, #488]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007f18:	881b      	ldrh	r3, [r3, #0]
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	3b0a      	subs	r3, #10
 8007f1e:	b299      	uxth	r1, r3
 8007f20:	2328      	movs	r3, #40	; 0x28
 8007f22:	221e      	movs	r2, #30
 8007f24:	f7f9 ff2a 	bl	8001d7c <BSP_LCD_FillRect>
 8007f28:	e05e      	b.n	8007fe8 <HAL_TIM_PeriodElapsedCallback+0x3f0>
				else if(X <= 25)
 8007f2a:	4b74      	ldr	r3, [pc, #464]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007f2c:	881b      	ldrh	r3, [r3, #0]
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	2b19      	cmp	r3, #25
 8007f32:	d80e      	bhi.n	8007f52 <HAL_TIM_PeriodElapsedCallback+0x35a>
					BSP_LCD_FillRect(X-10, Y - 20, 40, 40);
 8007f34:	4b71      	ldr	r3, [pc, #452]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007f36:	881b      	ldrh	r3, [r3, #0]
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	3b0a      	subs	r3, #10
 8007f3c:	b298      	uxth	r0, r3
 8007f3e:	4b70      	ldr	r3, [pc, #448]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007f40:	881b      	ldrh	r3, [r3, #0]
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	3b14      	subs	r3, #20
 8007f46:	b299      	uxth	r1, r3
 8007f48:	2328      	movs	r3, #40	; 0x28
 8007f4a:	2228      	movs	r2, #40	; 0x28
 8007f4c:	f7f9 ff16 	bl	8001d7c <BSP_LCD_FillRect>
 8007f50:	e04a      	b.n	8007fe8 <HAL_TIM_PeriodElapsedCallback+0x3f0>
				else if(X >= 215)
 8007f52:	4b6a      	ldr	r3, [pc, #424]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007f54:	881b      	ldrh	r3, [r3, #0]
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	2bd6      	cmp	r3, #214	; 0xd6
 8007f5a:	d90e      	bls.n	8007f7a <HAL_TIM_PeriodElapsedCallback+0x382>
					BSP_LCD_FillRect(X-20, Y - 20, 30, 40);
 8007f5c:	4b67      	ldr	r3, [pc, #412]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007f5e:	881b      	ldrh	r3, [r3, #0]
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	3b14      	subs	r3, #20
 8007f64:	b298      	uxth	r0, r3
 8007f66:	4b66      	ldr	r3, [pc, #408]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007f68:	881b      	ldrh	r3, [r3, #0]
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	3b14      	subs	r3, #20
 8007f6e:	b299      	uxth	r1, r3
 8007f70:	2328      	movs	r3, #40	; 0x28
 8007f72:	221e      	movs	r2, #30
 8007f74:	f7f9 ff02 	bl	8001d7c <BSP_LCD_FillRect>
 8007f78:	e036      	b.n	8007fe8 <HAL_TIM_PeriodElapsedCallback+0x3f0>
				else if(Y >= 295)
 8007f7a:	4b61      	ldr	r3, [pc, #388]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007f7c:	881b      	ldrh	r3, [r3, #0]
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8007f84:	d90e      	bls.n	8007fa4 <HAL_TIM_PeriodElapsedCallback+0x3ac>
					BSP_LCD_FillRect(X-20, Y - 20, 40, 30);
 8007f86:	4b5d      	ldr	r3, [pc, #372]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007f88:	881b      	ldrh	r3, [r3, #0]
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	3b14      	subs	r3, #20
 8007f8e:	b298      	uxth	r0, r3
 8007f90:	4b5b      	ldr	r3, [pc, #364]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007f92:	881b      	ldrh	r3, [r3, #0]
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	3b14      	subs	r3, #20
 8007f98:	b299      	uxth	r1, r3
 8007f9a:	231e      	movs	r3, #30
 8007f9c:	2228      	movs	r2, #40	; 0x28
 8007f9e:	f7f9 feed 	bl	8001d7c <BSP_LCD_FillRect>
 8007fa2:	e021      	b.n	8007fe8 <HAL_TIM_PeriodElapsedCallback+0x3f0>
				else if(Y <= 25)
 8007fa4:	4b56      	ldr	r3, [pc, #344]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007fa6:	881b      	ldrh	r3, [r3, #0]
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	2b19      	cmp	r3, #25
 8007fac:	d80e      	bhi.n	8007fcc <HAL_TIM_PeriodElapsedCallback+0x3d4>
					BSP_LCD_FillRect(X-20, Y - 10, 40, 40);
 8007fae:	4b53      	ldr	r3, [pc, #332]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007fb0:	881b      	ldrh	r3, [r3, #0]
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	3b14      	subs	r3, #20
 8007fb6:	b298      	uxth	r0, r3
 8007fb8:	4b51      	ldr	r3, [pc, #324]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007fba:	881b      	ldrh	r3, [r3, #0]
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	3b0a      	subs	r3, #10
 8007fc0:	b299      	uxth	r1, r3
 8007fc2:	2328      	movs	r3, #40	; 0x28
 8007fc4:	2228      	movs	r2, #40	; 0x28
 8007fc6:	f7f9 fed9 	bl	8001d7c <BSP_LCD_FillRect>
 8007fca:	e00d      	b.n	8007fe8 <HAL_TIM_PeriodElapsedCallback+0x3f0>
				else
					BSP_LCD_FillRect(X-20, Y - 20, 40, 40);
 8007fcc:	4b4b      	ldr	r3, [pc, #300]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007fce:	881b      	ldrh	r3, [r3, #0]
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	3b14      	subs	r3, #20
 8007fd4:	b298      	uxth	r0, r3
 8007fd6:	4b4a      	ldr	r3, [pc, #296]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007fd8:	881b      	ldrh	r3, [r3, #0]
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	3b14      	subs	r3, #20
 8007fde:	b299      	uxth	r1, r3
 8007fe0:	2328      	movs	r3, #40	; 0x28
 8007fe2:	2228      	movs	r2, #40	; 0x28
 8007fe4:	f7f9 feca 	bl	8001d7c <BSP_LCD_FillRect>


				BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8007fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8007fec:	f7f9 fb1a 	bl	8001624 <BSP_LCD_SetTextColor>

				//Y -= 10;
				BSP_LCD_FillCircle(X, Y, 10);
 8007ff0:	4b42      	ldr	r3, [pc, #264]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8007ff2:	881b      	ldrh	r3, [r3, #0]
 8007ff4:	b298      	uxth	r0, r3
 8007ff6:	4b42      	ldr	r3, [pc, #264]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8007ff8:	881b      	ldrh	r3, [r3, #0]
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	220a      	movs	r2, #10
 8007ffe:	4619      	mov	r1, r3
 8008000:	f7f9 ff16 	bl	8001e30 <BSP_LCD_FillCircle>
				BSP_LCD_FillRect(0, 0, 240, 15);
 8008004:	230f      	movs	r3, #15
 8008006:	22f0      	movs	r2, #240	; 0xf0
 8008008:	2100      	movs	r1, #0
 800800a:	2000      	movs	r0, #0
 800800c:	f7f9 feb6 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(0, 305, 240, 15);
 8008010:	230f      	movs	r3, #15
 8008012:	22f0      	movs	r2, #240	; 0xf0
 8008014:	f240 1131 	movw	r1, #305	; 0x131
 8008018:	2000      	movs	r0, #0
 800801a:	f7f9 feaf 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(0, 15, 15, 290);
 800801e:	f44f 7391 	mov.w	r3, #290	; 0x122
 8008022:	220f      	movs	r2, #15
 8008024:	210f      	movs	r1, #15
 8008026:	2000      	movs	r0, #0
 8008028:	f7f9 fea8 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(225, 15, 15, 290);
 800802c:	f44f 7391 	mov.w	r3, #290	; 0x122
 8008030:	220f      	movs	r2, #15
 8008032:	210f      	movs	r1, #15
 8008034:	20e1      	movs	r0, #225	; 0xe1
 8008036:	f7f9 fea1 	bl	8001d7c <BSP_LCD_FillRect>
 800803a:	e211      	b.n	8008460 <HAL_TIM_PeriodElapsedCallback+0x868>

			} else if ((Y > 20) && (Kierunek == 0)) {
 800803c:	4b30      	ldr	r3, [pc, #192]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	b29b      	uxth	r3, r3
 8008042:	2b14      	cmp	r3, #20
 8008044:	f240 8102 	bls.w	800824c <HAL_TIM_PeriodElapsedCallback+0x654>
 8008048:	4b2e      	ldr	r3, [pc, #184]	; (8008104 <HAL_TIM_PeriodElapsedCallback+0x50c>)
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	f040 80fc 	bne.w	800824c <HAL_TIM_PeriodElapsedCallback+0x654>

				BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 8008054:	2000      	movs	r0, #0
 8008056:	f7f9 fad5 	bl	8001604 <BSP_LCD_SelectLayer>

				BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800805a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800805e:	f7f9 fae1 	bl	8001624 <BSP_LCD_SetTextColor>
				if(X <= 25 && Y <= 25)
 8008062:	4b26      	ldr	r3, [pc, #152]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8008064:	881b      	ldrh	r3, [r3, #0]
 8008066:	b29b      	uxth	r3, r3
 8008068:	2b19      	cmp	r3, #25
 800806a:	d813      	bhi.n	8008094 <HAL_TIM_PeriodElapsedCallback+0x49c>
 800806c:	4b24      	ldr	r3, [pc, #144]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800806e:	881b      	ldrh	r3, [r3, #0]
 8008070:	b29b      	uxth	r3, r3
 8008072:	2b19      	cmp	r3, #25
 8008074:	d80e      	bhi.n	8008094 <HAL_TIM_PeriodElapsedCallback+0x49c>
					BSP_LCD_FillRect(X-10, Y - 10, 40, 40);
 8008076:	4b21      	ldr	r3, [pc, #132]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8008078:	881b      	ldrh	r3, [r3, #0]
 800807a:	b29b      	uxth	r3, r3
 800807c:	3b0a      	subs	r3, #10
 800807e:	b298      	uxth	r0, r3
 8008080:	4b1f      	ldr	r3, [pc, #124]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8008082:	881b      	ldrh	r3, [r3, #0]
 8008084:	b29b      	uxth	r3, r3
 8008086:	3b0a      	subs	r3, #10
 8008088:	b299      	uxth	r1, r3
 800808a:	2328      	movs	r3, #40	; 0x28
 800808c:	2228      	movs	r2, #40	; 0x28
 800808e:	f7f9 fe75 	bl	8001d7c <BSP_LCD_FillRect>
 8008092:	e0b1      	b.n	80081f8 <HAL_TIM_PeriodElapsedCallback+0x600>
				else if(X >= 215 && Y >= 295)
 8008094:	4b19      	ldr	r3, [pc, #100]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8008096:	881b      	ldrh	r3, [r3, #0]
 8008098:	b29b      	uxth	r3, r3
 800809a:	2bd6      	cmp	r3, #214	; 0xd6
 800809c:	d914      	bls.n	80080c8 <HAL_TIM_PeriodElapsedCallback+0x4d0>
 800809e:	4b18      	ldr	r3, [pc, #96]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80080a0:	881b      	ldrh	r3, [r3, #0]
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 80080a8:	d90e      	bls.n	80080c8 <HAL_TIM_PeriodElapsedCallback+0x4d0>
					BSP_LCD_FillRect(X-20, Y - 20, 30, 30);
 80080aa:	4b14      	ldr	r3, [pc, #80]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 80080ac:	881b      	ldrh	r3, [r3, #0]
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	3b14      	subs	r3, #20
 80080b2:	b298      	uxth	r0, r3
 80080b4:	4b12      	ldr	r3, [pc, #72]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	3b14      	subs	r3, #20
 80080bc:	b299      	uxth	r1, r3
 80080be:	231e      	movs	r3, #30
 80080c0:	221e      	movs	r2, #30
 80080c2:	f7f9 fe5b 	bl	8001d7c <BSP_LCD_FillRect>
 80080c6:	e097      	b.n	80081f8 <HAL_TIM_PeriodElapsedCallback+0x600>
				else if(X <= 25 && Y >= 295)
 80080c8:	4b0c      	ldr	r3, [pc, #48]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 80080ca:	881b      	ldrh	r3, [r3, #0]
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	2b19      	cmp	r3, #25
 80080d0:	d81a      	bhi.n	8008108 <HAL_TIM_PeriodElapsedCallback+0x510>
 80080d2:	4b0b      	ldr	r3, [pc, #44]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80080d4:	881b      	ldrh	r3, [r3, #0]
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 80080dc:	d914      	bls.n	8008108 <HAL_TIM_PeriodElapsedCallback+0x510>
					BSP_LCD_FillRect(X-10, Y - 20, 40, 30);
 80080de:	4b07      	ldr	r3, [pc, #28]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 80080e0:	881b      	ldrh	r3, [r3, #0]
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	3b0a      	subs	r3, #10
 80080e6:	b298      	uxth	r0, r3
 80080e8:	4b05      	ldr	r3, [pc, #20]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80080ea:	881b      	ldrh	r3, [r3, #0]
 80080ec:	b29b      	uxth	r3, r3
 80080ee:	3b14      	subs	r3, #20
 80080f0:	b299      	uxth	r1, r3
 80080f2:	231e      	movs	r3, #30
 80080f4:	2228      	movs	r2, #40	; 0x28
 80080f6:	f7f9 fe41 	bl	8001d7c <BSP_LCD_FillRect>
 80080fa:	e07d      	b.n	80081f8 <HAL_TIM_PeriodElapsedCallback+0x600>
 80080fc:	20000532 	.word	0x20000532
 8008100:	2000051e 	.word	0x2000051e
 8008104:	200004b8 	.word	0x200004b8
				else if(X >= 215 && Y <= 25)
 8008108:	4b98      	ldr	r3, [pc, #608]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 800810a:	881b      	ldrh	r3, [r3, #0]
 800810c:	b29b      	uxth	r3, r3
 800810e:	2bd6      	cmp	r3, #214	; 0xd6
 8008110:	d913      	bls.n	800813a <HAL_TIM_PeriodElapsedCallback+0x542>
 8008112:	4b97      	ldr	r3, [pc, #604]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008114:	881b      	ldrh	r3, [r3, #0]
 8008116:	b29b      	uxth	r3, r3
 8008118:	2b19      	cmp	r3, #25
 800811a:	d80e      	bhi.n	800813a <HAL_TIM_PeriodElapsedCallback+0x542>
					BSP_LCD_FillRect(X-20, Y - 10, 30, 40);
 800811c:	4b93      	ldr	r3, [pc, #588]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 800811e:	881b      	ldrh	r3, [r3, #0]
 8008120:	b29b      	uxth	r3, r3
 8008122:	3b14      	subs	r3, #20
 8008124:	b298      	uxth	r0, r3
 8008126:	4b92      	ldr	r3, [pc, #584]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008128:	881b      	ldrh	r3, [r3, #0]
 800812a:	b29b      	uxth	r3, r3
 800812c:	3b0a      	subs	r3, #10
 800812e:	b299      	uxth	r1, r3
 8008130:	2328      	movs	r3, #40	; 0x28
 8008132:	221e      	movs	r2, #30
 8008134:	f7f9 fe22 	bl	8001d7c <BSP_LCD_FillRect>
 8008138:	e05e      	b.n	80081f8 <HAL_TIM_PeriodElapsedCallback+0x600>
				else if(X <= 25)
 800813a:	4b8c      	ldr	r3, [pc, #560]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 800813c:	881b      	ldrh	r3, [r3, #0]
 800813e:	b29b      	uxth	r3, r3
 8008140:	2b19      	cmp	r3, #25
 8008142:	d80e      	bhi.n	8008162 <HAL_TIM_PeriodElapsedCallback+0x56a>
					BSP_LCD_FillRect(X-10, Y - 20, 40, 40);
 8008144:	4b89      	ldr	r3, [pc, #548]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8008146:	881b      	ldrh	r3, [r3, #0]
 8008148:	b29b      	uxth	r3, r3
 800814a:	3b0a      	subs	r3, #10
 800814c:	b298      	uxth	r0, r3
 800814e:	4b88      	ldr	r3, [pc, #544]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	b29b      	uxth	r3, r3
 8008154:	3b14      	subs	r3, #20
 8008156:	b299      	uxth	r1, r3
 8008158:	2328      	movs	r3, #40	; 0x28
 800815a:	2228      	movs	r2, #40	; 0x28
 800815c:	f7f9 fe0e 	bl	8001d7c <BSP_LCD_FillRect>
 8008160:	e04a      	b.n	80081f8 <HAL_TIM_PeriodElapsedCallback+0x600>
				else if(X >= 215)
 8008162:	4b82      	ldr	r3, [pc, #520]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8008164:	881b      	ldrh	r3, [r3, #0]
 8008166:	b29b      	uxth	r3, r3
 8008168:	2bd6      	cmp	r3, #214	; 0xd6
 800816a:	d90e      	bls.n	800818a <HAL_TIM_PeriodElapsedCallback+0x592>
					BSP_LCD_FillRect(X-20, Y - 20, 30, 40);
 800816c:	4b7f      	ldr	r3, [pc, #508]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 800816e:	881b      	ldrh	r3, [r3, #0]
 8008170:	b29b      	uxth	r3, r3
 8008172:	3b14      	subs	r3, #20
 8008174:	b298      	uxth	r0, r3
 8008176:	4b7e      	ldr	r3, [pc, #504]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008178:	881b      	ldrh	r3, [r3, #0]
 800817a:	b29b      	uxth	r3, r3
 800817c:	3b14      	subs	r3, #20
 800817e:	b299      	uxth	r1, r3
 8008180:	2328      	movs	r3, #40	; 0x28
 8008182:	221e      	movs	r2, #30
 8008184:	f7f9 fdfa 	bl	8001d7c <BSP_LCD_FillRect>
 8008188:	e036      	b.n	80081f8 <HAL_TIM_PeriodElapsedCallback+0x600>
				else if(Y >= 295)
 800818a:	4b79      	ldr	r3, [pc, #484]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 800818c:	881b      	ldrh	r3, [r3, #0]
 800818e:	b29b      	uxth	r3, r3
 8008190:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8008194:	d90e      	bls.n	80081b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>
					BSP_LCD_FillRect(X-20, Y - 20, 40, 30);
 8008196:	4b75      	ldr	r3, [pc, #468]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8008198:	881b      	ldrh	r3, [r3, #0]
 800819a:	b29b      	uxth	r3, r3
 800819c:	3b14      	subs	r3, #20
 800819e:	b298      	uxth	r0, r3
 80081a0:	4b73      	ldr	r3, [pc, #460]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80081a2:	881b      	ldrh	r3, [r3, #0]
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	3b14      	subs	r3, #20
 80081a8:	b299      	uxth	r1, r3
 80081aa:	231e      	movs	r3, #30
 80081ac:	2228      	movs	r2, #40	; 0x28
 80081ae:	f7f9 fde5 	bl	8001d7c <BSP_LCD_FillRect>
 80081b2:	e021      	b.n	80081f8 <HAL_TIM_PeriodElapsedCallback+0x600>
				else if(Y <= 25)
 80081b4:	4b6e      	ldr	r3, [pc, #440]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80081b6:	881b      	ldrh	r3, [r3, #0]
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	2b19      	cmp	r3, #25
 80081bc:	d80e      	bhi.n	80081dc <HAL_TIM_PeriodElapsedCallback+0x5e4>
					BSP_LCD_FillRect(X-20, Y - 10, 40, 40);
 80081be:	4b6b      	ldr	r3, [pc, #428]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 80081c0:	881b      	ldrh	r3, [r3, #0]
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	3b14      	subs	r3, #20
 80081c6:	b298      	uxth	r0, r3
 80081c8:	4b69      	ldr	r3, [pc, #420]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80081ca:	881b      	ldrh	r3, [r3, #0]
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	3b0a      	subs	r3, #10
 80081d0:	b299      	uxth	r1, r3
 80081d2:	2328      	movs	r3, #40	; 0x28
 80081d4:	2228      	movs	r2, #40	; 0x28
 80081d6:	f7f9 fdd1 	bl	8001d7c <BSP_LCD_FillRect>
 80081da:	e00d      	b.n	80081f8 <HAL_TIM_PeriodElapsedCallback+0x600>
				else
					BSP_LCD_FillRect(X-20, Y - 20, 40, 40);
 80081dc:	4b63      	ldr	r3, [pc, #396]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 80081de:	881b      	ldrh	r3, [r3, #0]
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	3b14      	subs	r3, #20
 80081e4:	b298      	uxth	r0, r3
 80081e6:	4b62      	ldr	r3, [pc, #392]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80081e8:	881b      	ldrh	r3, [r3, #0]
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	3b14      	subs	r3, #20
 80081ee:	b299      	uxth	r1, r3
 80081f0:	2328      	movs	r3, #40	; 0x28
 80081f2:	2228      	movs	r2, #40	; 0x28
 80081f4:	f7f9 fdc2 	bl	8001d7c <BSP_LCD_FillRect>

				BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80081f8:	f04f 30ff 	mov.w	r0, #4294967295
 80081fc:	f7f9 fa12 	bl	8001624 <BSP_LCD_SetTextColor>

				//Y -= 10;
				BSP_LCD_FillCircle(X, Y, 10);
 8008200:	4b5a      	ldr	r3, [pc, #360]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8008202:	881b      	ldrh	r3, [r3, #0]
 8008204:	b298      	uxth	r0, r3
 8008206:	4b5a      	ldr	r3, [pc, #360]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008208:	881b      	ldrh	r3, [r3, #0]
 800820a:	b29b      	uxth	r3, r3
 800820c:	220a      	movs	r2, #10
 800820e:	4619      	mov	r1, r3
 8008210:	f7f9 fe0e 	bl	8001e30 <BSP_LCD_FillCircle>
				BSP_LCD_FillRect(0, 0, 240, 15);
 8008214:	230f      	movs	r3, #15
 8008216:	22f0      	movs	r2, #240	; 0xf0
 8008218:	2100      	movs	r1, #0
 800821a:	2000      	movs	r0, #0
 800821c:	f7f9 fdae 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(0, 305, 240, 15);
 8008220:	230f      	movs	r3, #15
 8008222:	22f0      	movs	r2, #240	; 0xf0
 8008224:	f240 1131 	movw	r1, #305	; 0x131
 8008228:	2000      	movs	r0, #0
 800822a:	f7f9 fda7 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(0, 15, 15, 290);
 800822e:	f44f 7391 	mov.w	r3, #290	; 0x122
 8008232:	220f      	movs	r2, #15
 8008234:	210f      	movs	r1, #15
 8008236:	2000      	movs	r0, #0
 8008238:	f7f9 fda0 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(225, 15, 15, 290);
 800823c:	f44f 7391 	mov.w	r3, #290	; 0x122
 8008240:	220f      	movs	r2, #15
 8008242:	210f      	movs	r1, #15
 8008244:	20e1      	movs	r0, #225	; 0xe1
 8008246:	f7f9 fd99 	bl	8001d7c <BSP_LCD_FillRect>
 800824a:	e109      	b.n	8008460 <HAL_TIM_PeriodElapsedCallback+0x868>

			} else if ((Y <= 20) && (Kierunek == 0)) {
 800824c:	4b48      	ldr	r3, [pc, #288]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 800824e:	881b      	ldrh	r3, [r3, #0]
 8008250:	b29b      	uxth	r3, r3
 8008252:	2b14      	cmp	r3, #20
 8008254:	f200 8104 	bhi.w	8008460 <HAL_TIM_PeriodElapsedCallback+0x868>
 8008258:	4b46      	ldr	r3, [pc, #280]	; (8008374 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	b2db      	uxtb	r3, r3
 800825e:	2b00      	cmp	r3, #0
 8008260:	f040 80fe 	bne.w	8008460 <HAL_TIM_PeriodElapsedCallback+0x868>
				Kierunek = 1;
 8008264:	4b43      	ldr	r3, [pc, #268]	; (8008374 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8008266:	2201      	movs	r2, #1
 8008268:	701a      	strb	r2, [r3, #0]

				BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 800826a:	2000      	movs	r0, #0
 800826c:	f7f9 f9ca 	bl	8001604 <BSP_LCD_SelectLayer>

				BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8008270:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8008274:	f7f9 f9d6 	bl	8001624 <BSP_LCD_SetTextColor>
				if(X <= 25 && Y <= 25)
 8008278:	4b3c      	ldr	r3, [pc, #240]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 800827a:	881b      	ldrh	r3, [r3, #0]
 800827c:	b29b      	uxth	r3, r3
 800827e:	2b19      	cmp	r3, #25
 8008280:	d813      	bhi.n	80082aa <HAL_TIM_PeriodElapsedCallback+0x6b2>
 8008282:	4b3b      	ldr	r3, [pc, #236]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008284:	881b      	ldrh	r3, [r3, #0]
 8008286:	b29b      	uxth	r3, r3
 8008288:	2b19      	cmp	r3, #25
 800828a:	d80e      	bhi.n	80082aa <HAL_TIM_PeriodElapsedCallback+0x6b2>
					BSP_LCD_FillRect(X-10, Y - 10, 40, 40);
 800828c:	4b37      	ldr	r3, [pc, #220]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 800828e:	881b      	ldrh	r3, [r3, #0]
 8008290:	b29b      	uxth	r3, r3
 8008292:	3b0a      	subs	r3, #10
 8008294:	b298      	uxth	r0, r3
 8008296:	4b36      	ldr	r3, [pc, #216]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008298:	881b      	ldrh	r3, [r3, #0]
 800829a:	b29b      	uxth	r3, r3
 800829c:	3b0a      	subs	r3, #10
 800829e:	b299      	uxth	r1, r3
 80082a0:	2328      	movs	r3, #40	; 0x28
 80082a2:	2228      	movs	r2, #40	; 0x28
 80082a4:	f7f9 fd6a 	bl	8001d7c <BSP_LCD_FillRect>
 80082a8:	e0b1      	b.n	800840e <HAL_TIM_PeriodElapsedCallback+0x816>
				else if(X >= 215 && Y >= 295)
 80082aa:	4b30      	ldr	r3, [pc, #192]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 80082ac:	881b      	ldrh	r3, [r3, #0]
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	2bd6      	cmp	r3, #214	; 0xd6
 80082b2:	d914      	bls.n	80082de <HAL_TIM_PeriodElapsedCallback+0x6e6>
 80082b4:	4b2e      	ldr	r3, [pc, #184]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80082b6:	881b      	ldrh	r3, [r3, #0]
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 80082be:	d90e      	bls.n	80082de <HAL_TIM_PeriodElapsedCallback+0x6e6>
					BSP_LCD_FillRect(X-20, Y - 20, 30, 30);
 80082c0:	4b2a      	ldr	r3, [pc, #168]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	3b14      	subs	r3, #20
 80082c8:	b298      	uxth	r0, r3
 80082ca:	4b29      	ldr	r3, [pc, #164]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80082cc:	881b      	ldrh	r3, [r3, #0]
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	3b14      	subs	r3, #20
 80082d2:	b299      	uxth	r1, r3
 80082d4:	231e      	movs	r3, #30
 80082d6:	221e      	movs	r2, #30
 80082d8:	f7f9 fd50 	bl	8001d7c <BSP_LCD_FillRect>
 80082dc:	e097      	b.n	800840e <HAL_TIM_PeriodElapsedCallback+0x816>
				else if(X <= 25 && Y >= 295)
 80082de:	4b23      	ldr	r3, [pc, #140]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 80082e0:	881b      	ldrh	r3, [r3, #0]
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	2b19      	cmp	r3, #25
 80082e6:	d814      	bhi.n	8008312 <HAL_TIM_PeriodElapsedCallback+0x71a>
 80082e8:	4b21      	ldr	r3, [pc, #132]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80082ea:	881b      	ldrh	r3, [r3, #0]
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 80082f2:	d90e      	bls.n	8008312 <HAL_TIM_PeriodElapsedCallback+0x71a>
					BSP_LCD_FillRect(X-10, Y - 20, 40, 30);
 80082f4:	4b1d      	ldr	r3, [pc, #116]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 80082f6:	881b      	ldrh	r3, [r3, #0]
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	3b0a      	subs	r3, #10
 80082fc:	b298      	uxth	r0, r3
 80082fe:	4b1c      	ldr	r3, [pc, #112]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008300:	881b      	ldrh	r3, [r3, #0]
 8008302:	b29b      	uxth	r3, r3
 8008304:	3b14      	subs	r3, #20
 8008306:	b299      	uxth	r1, r3
 8008308:	231e      	movs	r3, #30
 800830a:	2228      	movs	r2, #40	; 0x28
 800830c:	f7f9 fd36 	bl	8001d7c <BSP_LCD_FillRect>
 8008310:	e07d      	b.n	800840e <HAL_TIM_PeriodElapsedCallback+0x816>
				else if(X >= 215 && Y <= 25)
 8008312:	4b16      	ldr	r3, [pc, #88]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	b29b      	uxth	r3, r3
 8008318:	2bd6      	cmp	r3, #214	; 0xd6
 800831a:	d913      	bls.n	8008344 <HAL_TIM_PeriodElapsedCallback+0x74c>
 800831c:	4b14      	ldr	r3, [pc, #80]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 800831e:	881b      	ldrh	r3, [r3, #0]
 8008320:	b29b      	uxth	r3, r3
 8008322:	2b19      	cmp	r3, #25
 8008324:	d80e      	bhi.n	8008344 <HAL_TIM_PeriodElapsedCallback+0x74c>
					BSP_LCD_FillRect(X-20, Y - 10, 30, 40);
 8008326:	4b11      	ldr	r3, [pc, #68]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8008328:	881b      	ldrh	r3, [r3, #0]
 800832a:	b29b      	uxth	r3, r3
 800832c:	3b14      	subs	r3, #20
 800832e:	b298      	uxth	r0, r3
 8008330:	4b0f      	ldr	r3, [pc, #60]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8008332:	881b      	ldrh	r3, [r3, #0]
 8008334:	b29b      	uxth	r3, r3
 8008336:	3b0a      	subs	r3, #10
 8008338:	b299      	uxth	r1, r3
 800833a:	2328      	movs	r3, #40	; 0x28
 800833c:	221e      	movs	r2, #30
 800833e:	f7f9 fd1d 	bl	8001d7c <BSP_LCD_FillRect>
 8008342:	e064      	b.n	800840e <HAL_TIM_PeriodElapsedCallback+0x816>
				else if(X <= 25)
 8008344:	4b09      	ldr	r3, [pc, #36]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8008346:	881b      	ldrh	r3, [r3, #0]
 8008348:	b29b      	uxth	r3, r3
 800834a:	2b19      	cmp	r3, #25
 800834c:	d814      	bhi.n	8008378 <HAL_TIM_PeriodElapsedCallback+0x780>
					BSP_LCD_FillRect(X-10, Y - 20, 40, 40);
 800834e:	4b07      	ldr	r3, [pc, #28]	; (800836c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8008350:	881b      	ldrh	r3, [r3, #0]
 8008352:	b29b      	uxth	r3, r3
 8008354:	3b0a      	subs	r3, #10
 8008356:	b298      	uxth	r0, r3
 8008358:	4b05      	ldr	r3, [pc, #20]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x778>)
 800835a:	881b      	ldrh	r3, [r3, #0]
 800835c:	b29b      	uxth	r3, r3
 800835e:	3b14      	subs	r3, #20
 8008360:	b299      	uxth	r1, r3
 8008362:	2328      	movs	r3, #40	; 0x28
 8008364:	2228      	movs	r2, #40	; 0x28
 8008366:	f7f9 fd09 	bl	8001d7c <BSP_LCD_FillRect>
 800836a:	e050      	b.n	800840e <HAL_TIM_PeriodElapsedCallback+0x816>
 800836c:	20000532 	.word	0x20000532
 8008370:	2000051e 	.word	0x2000051e
 8008374:	200004b8 	.word	0x200004b8
				else if(X >= 215)
 8008378:	4ba6      	ldr	r3, [pc, #664]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 800837a:	881b      	ldrh	r3, [r3, #0]
 800837c:	b29b      	uxth	r3, r3
 800837e:	2bd6      	cmp	r3, #214	; 0xd6
 8008380:	d90e      	bls.n	80083a0 <HAL_TIM_PeriodElapsedCallback+0x7a8>
					BSP_LCD_FillRect(X-20, Y - 20, 30, 40);
 8008382:	4ba4      	ldr	r3, [pc, #656]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 8008384:	881b      	ldrh	r3, [r3, #0]
 8008386:	b29b      	uxth	r3, r3
 8008388:	3b14      	subs	r3, #20
 800838a:	b298      	uxth	r0, r3
 800838c:	4ba2      	ldr	r3, [pc, #648]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 800838e:	881b      	ldrh	r3, [r3, #0]
 8008390:	b29b      	uxth	r3, r3
 8008392:	3b14      	subs	r3, #20
 8008394:	b299      	uxth	r1, r3
 8008396:	2328      	movs	r3, #40	; 0x28
 8008398:	221e      	movs	r2, #30
 800839a:	f7f9 fcef 	bl	8001d7c <BSP_LCD_FillRect>
 800839e:	e036      	b.n	800840e <HAL_TIM_PeriodElapsedCallback+0x816>
				else if(Y >= 295)
 80083a0:	4b9d      	ldr	r3, [pc, #628]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80083a2:	881b      	ldrh	r3, [r3, #0]
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 80083aa:	d90e      	bls.n	80083ca <HAL_TIM_PeriodElapsedCallback+0x7d2>
					BSP_LCD_FillRect(X-20, Y - 20, 40, 30);
 80083ac:	4b99      	ldr	r3, [pc, #612]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 80083ae:	881b      	ldrh	r3, [r3, #0]
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	3b14      	subs	r3, #20
 80083b4:	b298      	uxth	r0, r3
 80083b6:	4b98      	ldr	r3, [pc, #608]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80083b8:	881b      	ldrh	r3, [r3, #0]
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	3b14      	subs	r3, #20
 80083be:	b299      	uxth	r1, r3
 80083c0:	231e      	movs	r3, #30
 80083c2:	2228      	movs	r2, #40	; 0x28
 80083c4:	f7f9 fcda 	bl	8001d7c <BSP_LCD_FillRect>
 80083c8:	e021      	b.n	800840e <HAL_TIM_PeriodElapsedCallback+0x816>
				else if(Y <= 25)
 80083ca:	4b93      	ldr	r3, [pc, #588]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80083cc:	881b      	ldrh	r3, [r3, #0]
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	2b19      	cmp	r3, #25
 80083d2:	d80e      	bhi.n	80083f2 <HAL_TIM_PeriodElapsedCallback+0x7fa>
					BSP_LCD_FillRect(X-20, Y - 10, 40, 40);
 80083d4:	4b8f      	ldr	r3, [pc, #572]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 80083d6:	881b      	ldrh	r3, [r3, #0]
 80083d8:	b29b      	uxth	r3, r3
 80083da:	3b14      	subs	r3, #20
 80083dc:	b298      	uxth	r0, r3
 80083de:	4b8e      	ldr	r3, [pc, #568]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80083e0:	881b      	ldrh	r3, [r3, #0]
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	3b0a      	subs	r3, #10
 80083e6:	b299      	uxth	r1, r3
 80083e8:	2328      	movs	r3, #40	; 0x28
 80083ea:	2228      	movs	r2, #40	; 0x28
 80083ec:	f7f9 fcc6 	bl	8001d7c <BSP_LCD_FillRect>
 80083f0:	e00d      	b.n	800840e <HAL_TIM_PeriodElapsedCallback+0x816>
				else
					BSP_LCD_FillRect(X-20, Y - 20, 40, 40);
 80083f2:	4b88      	ldr	r3, [pc, #544]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 80083f4:	881b      	ldrh	r3, [r3, #0]
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	3b14      	subs	r3, #20
 80083fa:	b298      	uxth	r0, r3
 80083fc:	4b86      	ldr	r3, [pc, #536]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80083fe:	881b      	ldrh	r3, [r3, #0]
 8008400:	b29b      	uxth	r3, r3
 8008402:	3b14      	subs	r3, #20
 8008404:	b299      	uxth	r1, r3
 8008406:	2328      	movs	r3, #40	; 0x28
 8008408:	2228      	movs	r2, #40	; 0x28
 800840a:	f7f9 fcb7 	bl	8001d7c <BSP_LCD_FillRect>

				BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800840e:	f04f 30ff 	mov.w	r0, #4294967295
 8008412:	f7f9 f907 	bl	8001624 <BSP_LCD_SetTextColor>

				//Y += 10;
				BSP_LCD_FillCircle(X, Y, 10);
 8008416:	4b7f      	ldr	r3, [pc, #508]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 8008418:	881b      	ldrh	r3, [r3, #0]
 800841a:	b298      	uxth	r0, r3
 800841c:	4b7e      	ldr	r3, [pc, #504]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 800841e:	881b      	ldrh	r3, [r3, #0]
 8008420:	b29b      	uxth	r3, r3
 8008422:	220a      	movs	r2, #10
 8008424:	4619      	mov	r1, r3
 8008426:	f7f9 fd03 	bl	8001e30 <BSP_LCD_FillCircle>
				BSP_LCD_FillRect(0, 0, 240, 15);
 800842a:	230f      	movs	r3, #15
 800842c:	22f0      	movs	r2, #240	; 0xf0
 800842e:	2100      	movs	r1, #0
 8008430:	2000      	movs	r0, #0
 8008432:	f7f9 fca3 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(0, 305, 240, 15);
 8008436:	230f      	movs	r3, #15
 8008438:	22f0      	movs	r2, #240	; 0xf0
 800843a:	f240 1131 	movw	r1, #305	; 0x131
 800843e:	2000      	movs	r0, #0
 8008440:	f7f9 fc9c 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(0, 15, 15, 290);
 8008444:	f44f 7391 	mov.w	r3, #290	; 0x122
 8008448:	220f      	movs	r2, #15
 800844a:	210f      	movs	r1, #15
 800844c:	2000      	movs	r0, #0
 800844e:	f7f9 fc95 	bl	8001d7c <BSP_LCD_FillRect>
				BSP_LCD_FillRect(225, 15, 15, 290);
 8008452:	f44f 7391 	mov.w	r3, #290	; 0x122
 8008456:	220f      	movs	r2, #15
 8008458:	210f      	movs	r1, #15
 800845a:	20e1      	movs	r0, #225	; 0xe1
 800845c:	f7f9 fc8e 	bl	8001d7c <BSP_LCD_FillRect>
			}

		}
	}

	if (htim->Instance == TIM11) {
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a6d      	ldr	r2, [pc, #436]	; (800861c <HAL_TIM_PeriodElapsedCallback+0xa24>)
 8008466:	4293      	cmp	r3, r2
 8008468:	f040 8145 	bne.w	80086f6 <HAL_TIM_PeriodElapsedCallback+0xafe>
		OurL3GD20_Read();
 800846c:	f7ff f9dc 	bl	8007828 <OurL3GD20_Read>
		CalkaX += (long)(DataNow.OsX + ((DataOld.OsX - DataNow.OsX)*0.5));
 8008470:	4b6b      	ldr	r3, [pc, #428]	; (8008620 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	b21b      	sxth	r3, r3
 8008476:	4618      	mov	r0, r3
 8008478:	f7f8 f85c 	bl	8000534 <__aeabi_i2d>
 800847c:	4604      	mov	r4, r0
 800847e:	460d      	mov	r5, r1
 8008480:	4b68      	ldr	r3, [pc, #416]	; (8008624 <HAL_TIM_PeriodElapsedCallback+0xa2c>)
 8008482:	881b      	ldrh	r3, [r3, #0]
 8008484:	b21b      	sxth	r3, r3
 8008486:	461a      	mov	r2, r3
 8008488:	4b65      	ldr	r3, [pc, #404]	; (8008620 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 800848a:	881b      	ldrh	r3, [r3, #0]
 800848c:	b21b      	sxth	r3, r3
 800848e:	1ad3      	subs	r3, r2, r3
 8008490:	4618      	mov	r0, r3
 8008492:	f7f8 f84f 	bl	8000534 <__aeabi_i2d>
 8008496:	f04f 0200 	mov.w	r2, #0
 800849a:	4b63      	ldr	r3, [pc, #396]	; (8008628 <HAL_TIM_PeriodElapsedCallback+0xa30>)
 800849c:	f7f8 f8b0 	bl	8000600 <__aeabi_dmul>
 80084a0:	4602      	mov	r2, r0
 80084a2:	460b      	mov	r3, r1
 80084a4:	4620      	mov	r0, r4
 80084a6:	4629      	mov	r1, r5
 80084a8:	f7f7 fef8 	bl	800029c <__adddf3>
 80084ac:	4603      	mov	r3, r0
 80084ae:	460c      	mov	r4, r1
 80084b0:	4618      	mov	r0, r3
 80084b2:	4621      	mov	r1, r4
 80084b4:	f7f8 fab6 	bl	8000a24 <__aeabi_d2iz>
 80084b8:	4602      	mov	r2, r0
 80084ba:	4b5c      	ldr	r3, [pc, #368]	; (800862c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4413      	add	r3, r2
 80084c0:	4a5a      	ldr	r2, [pc, #360]	; (800862c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 80084c2:	6013      	str	r3, [r2, #0]
		CalkaY += (long)(DataNow.OsY + ((DataOld.OsY - DataNow.OsY)*0.5));
 80084c4:	4b56      	ldr	r3, [pc, #344]	; (8008620 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 80084c6:	885b      	ldrh	r3, [r3, #2]
 80084c8:	b21b      	sxth	r3, r3
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7f8 f832 	bl	8000534 <__aeabi_i2d>
 80084d0:	4604      	mov	r4, r0
 80084d2:	460d      	mov	r5, r1
 80084d4:	4b53      	ldr	r3, [pc, #332]	; (8008624 <HAL_TIM_PeriodElapsedCallback+0xa2c>)
 80084d6:	885b      	ldrh	r3, [r3, #2]
 80084d8:	b21b      	sxth	r3, r3
 80084da:	461a      	mov	r2, r3
 80084dc:	4b50      	ldr	r3, [pc, #320]	; (8008620 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 80084de:	885b      	ldrh	r3, [r3, #2]
 80084e0:	b21b      	sxth	r3, r3
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7f8 f825 	bl	8000534 <__aeabi_i2d>
 80084ea:	f04f 0200 	mov.w	r2, #0
 80084ee:	4b4e      	ldr	r3, [pc, #312]	; (8008628 <HAL_TIM_PeriodElapsedCallback+0xa30>)
 80084f0:	f7f8 f886 	bl	8000600 <__aeabi_dmul>
 80084f4:	4602      	mov	r2, r0
 80084f6:	460b      	mov	r3, r1
 80084f8:	4620      	mov	r0, r4
 80084fa:	4629      	mov	r1, r5
 80084fc:	f7f7 fece 	bl	800029c <__adddf3>
 8008500:	4603      	mov	r3, r0
 8008502:	460c      	mov	r4, r1
 8008504:	4618      	mov	r0, r3
 8008506:	4621      	mov	r1, r4
 8008508:	f7f8 fa8c 	bl	8000a24 <__aeabi_d2iz>
 800850c:	4602      	mov	r2, r0
 800850e:	4b48      	ldr	r3, [pc, #288]	; (8008630 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4413      	add	r3, r2
 8008514:	4a46      	ldr	r2, [pc, #280]	; (8008630 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8008516:	6013      	str	r3, [r2, #0]

		DataOld = DataNow;
 8008518:	4b42      	ldr	r3, [pc, #264]	; (8008624 <HAL_TIM_PeriodElapsedCallback+0xa2c>)
 800851a:	4a41      	ldr	r2, [pc, #260]	; (8008620 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 800851c:	6811      	ldr	r1, [r2, #0]
 800851e:	6019      	str	r1, [r3, #0]
 8008520:	8892      	ldrh	r2, [r2, #4]
 8008522:	809a      	strh	r2, [r3, #4]

		if(CalkaY > 10000)
 8008524:	4b42      	ldr	r3, [pc, #264]	; (8008630 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f242 7210 	movw	r2, #10000	; 0x2710
 800852c:	4293      	cmp	r3, r2
 800852e:	dd12      	ble.n	8008556 <HAL_TIM_PeriodElapsedCallback+0x95e>
		{
			fPoruszonoX = 1;
 8008530:	4b40      	ldr	r3, [pc, #256]	; (8008634 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 8008532:	2201      	movs	r2, #1
 8008534:	701a      	strb	r2, [r3, #0]
			fPoruszonoY = 1;
 8008536:	4b40      	ldr	r3, [pc, #256]	; (8008638 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8008538:	2201      	movs	r2, #1
 800853a:	701a      	strb	r2, [r3, #0]

			if(X < 215)
 800853c:	4b35      	ldr	r3, [pc, #212]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 800853e:	881b      	ldrh	r3, [r3, #0]
 8008540:	b29b      	uxth	r3, r3
 8008542:	2bd6      	cmp	r3, #214	; 0xd6
 8008544:	d81e      	bhi.n	8008584 <HAL_TIM_PeriodElapsedCallback+0x98c>
				X += 1;
 8008546:	4b33      	ldr	r3, [pc, #204]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 8008548:	881b      	ldrh	r3, [r3, #0]
 800854a:	b29b      	uxth	r3, r3
 800854c:	3301      	adds	r3, #1
 800854e:	b29a      	uxth	r2, r3
 8008550:	4b30      	ldr	r3, [pc, #192]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 8008552:	801a      	strh	r2, [r3, #0]
 8008554:	e016      	b.n	8008584 <HAL_TIM_PeriodElapsedCallback+0x98c>

		}else if(CalkaY < -10000)
 8008556:	4b36      	ldr	r3, [pc, #216]	; (8008630 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a38      	ldr	r2, [pc, #224]	; (800863c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 800855c:	4293      	cmp	r3, r2
 800855e:	da11      	bge.n	8008584 <HAL_TIM_PeriodElapsedCallback+0x98c>
		{
			fPoruszonoX = 1;
 8008560:	4b34      	ldr	r3, [pc, #208]	; (8008634 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 8008562:	2201      	movs	r2, #1
 8008564:	701a      	strb	r2, [r3, #0]
			fPoruszonoY = 1;
 8008566:	4b34      	ldr	r3, [pc, #208]	; (8008638 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8008568:	2201      	movs	r2, #1
 800856a:	701a      	strb	r2, [r3, #0]

			if(X > 25)
 800856c:	4b29      	ldr	r3, [pc, #164]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 800856e:	881b      	ldrh	r3, [r3, #0]
 8008570:	b29b      	uxth	r3, r3
 8008572:	2b19      	cmp	r3, #25
 8008574:	d906      	bls.n	8008584 <HAL_TIM_PeriodElapsedCallback+0x98c>
				X -= 1;
 8008576:	4b27      	ldr	r3, [pc, #156]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 8008578:	881b      	ldrh	r3, [r3, #0]
 800857a:	b29b      	uxth	r3, r3
 800857c:	3b01      	subs	r3, #1
 800857e:	b29a      	uxth	r2, r3
 8008580:	4b24      	ldr	r3, [pc, #144]	; (8008614 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 8008582:	801a      	strh	r2, [r3, #0]

		}

		if(CalkaX > 10000)
 8008584:	4b29      	ldr	r3, [pc, #164]	; (800862c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f242 7210 	movw	r2, #10000	; 0x2710
 800858c:	4293      	cmp	r3, r2
 800858e:	dd13      	ble.n	80085b8 <HAL_TIM_PeriodElapsedCallback+0x9c0>
		{
			fPoruszonoX = 1;
 8008590:	4b28      	ldr	r3, [pc, #160]	; (8008634 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 8008592:	2201      	movs	r2, #1
 8008594:	701a      	strb	r2, [r3, #0]
			fPoruszonoY = 1;
 8008596:	4b28      	ldr	r3, [pc, #160]	; (8008638 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8008598:	2201      	movs	r2, #1
 800859a:	701a      	strb	r2, [r3, #0]

			if(Y < 295)
 800859c:	4b1e      	ldr	r3, [pc, #120]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 800859e:	881b      	ldrh	r3, [r3, #0]
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 80085a6:	d81e      	bhi.n	80085e6 <HAL_TIM_PeriodElapsedCallback+0x9ee>
				Y += 1;
 80085a8:	4b1b      	ldr	r3, [pc, #108]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80085aa:	881b      	ldrh	r3, [r3, #0]
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	3301      	adds	r3, #1
 80085b0:	b29a      	uxth	r2, r3
 80085b2:	4b19      	ldr	r3, [pc, #100]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80085b4:	801a      	strh	r2, [r3, #0]
 80085b6:	e016      	b.n	80085e6 <HAL_TIM_PeriodElapsedCallback+0x9ee>

		}else if(CalkaX < -10000)
 80085b8:	4b1c      	ldr	r3, [pc, #112]	; (800862c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a1f      	ldr	r2, [pc, #124]	; (800863c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	da11      	bge.n	80085e6 <HAL_TIM_PeriodElapsedCallback+0x9ee>
		{
			fPoruszonoX = 1;
 80085c2:	4b1c      	ldr	r3, [pc, #112]	; (8008634 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 80085c4:	2201      	movs	r2, #1
 80085c6:	701a      	strb	r2, [r3, #0]
			fPoruszonoY = 1;
 80085c8:	4b1b      	ldr	r3, [pc, #108]	; (8008638 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 80085ca:	2201      	movs	r2, #1
 80085cc:	701a      	strb	r2, [r3, #0]

			if(Y > 25)
 80085ce:	4b12      	ldr	r3, [pc, #72]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80085d0:	881b      	ldrh	r3, [r3, #0]
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	2b19      	cmp	r3, #25
 80085d6:	d906      	bls.n	80085e6 <HAL_TIM_PeriodElapsedCallback+0x9ee>
				Y -= 1;
 80085d8:	4b0f      	ldr	r3, [pc, #60]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80085da:	881b      	ldrh	r3, [r3, #0]
 80085dc:	b29b      	uxth	r3, r3
 80085de:	3b01      	subs	r3, #1
 80085e0:	b29a      	uxth	r2, r3
 80085e2:	4b0d      	ldr	r3, [pc, #52]	; (8008618 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80085e4:	801a      	strh	r2, [r3, #0]

		}

		if(fPoruszonoY == 1 && (CalkaY <= 8000 && CalkaY >= -8000))
 80085e6:	4b14      	ldr	r3, [pc, #80]	; (8008638 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d129      	bne.n	8008644 <HAL_TIM_PeriodElapsedCallback+0xa4c>
 80085f0:	4b0f      	ldr	r3, [pc, #60]	; (8008630 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80085f8:	dc24      	bgt.n	8008644 <HAL_TIM_PeriodElapsedCallback+0xa4c>
 80085fa:	4b0d      	ldr	r3, [pc, #52]	; (8008630 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f513 5ffa 	cmn.w	r3, #8000	; 0x1f40
 8008602:	db1f      	blt.n	8008644 <HAL_TIM_PeriodElapsedCallback+0xa4c>
		{
			CzasZerowaniaY += 1;
 8008604:	4b0e      	ldr	r3, [pc, #56]	; (8008640 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8008606:	881b      	ldrh	r3, [r3, #0]
 8008608:	b29b      	uxth	r3, r3
 800860a:	3301      	adds	r3, #1
 800860c:	b29a      	uxth	r2, r3
 800860e:	4b0c      	ldr	r3, [pc, #48]	; (8008640 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8008610:	801a      	strh	r2, [r3, #0]
 8008612:	e029      	b.n	8008668 <HAL_TIM_PeriodElapsedCallback+0xa70>
 8008614:	20000532 	.word	0x20000532
 8008618:	2000051e 	.word	0x2000051e
 800861c:	40014800 	.word	0x40014800
 8008620:	20000520 	.word	0x20000520
 8008624:	200004ac 	.word	0x200004ac
 8008628:	3fe00000 	.word	0x3fe00000
 800862c:	20000528 	.word	0x20000528
 8008630:	200004b4 	.word	0x200004b4
 8008634:	2000052c 	.word	0x2000052c
 8008638:	20000530 	.word	0x20000530
 800863c:	ffffd8f0 	.word	0xffffd8f0
 8008640:	2000051c 	.word	0x2000051c

		}else if(fPoruszonoY == 1 && (CalkaY > 8000 || CalkaY < -8000))
 8008644:	4b31      	ldr	r3, [pc, #196]	; (800870c <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8008646:	781b      	ldrb	r3, [r3, #0]
 8008648:	b2db      	uxtb	r3, r3
 800864a:	2b01      	cmp	r3, #1
 800864c:	d10c      	bne.n	8008668 <HAL_TIM_PeriodElapsedCallback+0xa70>
 800864e:	4b30      	ldr	r3, [pc, #192]	; (8008710 <HAL_TIM_PeriodElapsedCallback+0xb18>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8008656:	dc04      	bgt.n	8008662 <HAL_TIM_PeriodElapsedCallback+0xa6a>
 8008658:	4b2d      	ldr	r3, [pc, #180]	; (8008710 <HAL_TIM_PeriodElapsedCallback+0xb18>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f513 5ffa 	cmn.w	r3, #8000	; 0x1f40
 8008660:	da02      	bge.n	8008668 <HAL_TIM_PeriodElapsedCallback+0xa70>
		{
			CzasZerowaniaY = 0;
 8008662:	4b2c      	ldr	r3, [pc, #176]	; (8008714 <HAL_TIM_PeriodElapsedCallback+0xb1c>)
 8008664:	2200      	movs	r2, #0
 8008666:	801a      	strh	r2, [r3, #0]
		}


		if(fPoruszonoX == 1 && (CalkaX <= 8000 && CalkaX >= -8000))
 8008668:	4b2b      	ldr	r3, [pc, #172]	; (8008718 <HAL_TIM_PeriodElapsedCallback+0xb20>)
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	b2db      	uxtb	r3, r3
 800866e:	2b01      	cmp	r3, #1
 8008670:	d111      	bne.n	8008696 <HAL_TIM_PeriodElapsedCallback+0xa9e>
 8008672:	4b2a      	ldr	r3, [pc, #168]	; (800871c <HAL_TIM_PeriodElapsedCallback+0xb24>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800867a:	dc0c      	bgt.n	8008696 <HAL_TIM_PeriodElapsedCallback+0xa9e>
 800867c:	4b27      	ldr	r3, [pc, #156]	; (800871c <HAL_TIM_PeriodElapsedCallback+0xb24>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f513 5ffa 	cmn.w	r3, #8000	; 0x1f40
 8008684:	db07      	blt.n	8008696 <HAL_TIM_PeriodElapsedCallback+0xa9e>
		{
			CzasZerowaniaX += 1;
 8008686:	4b26      	ldr	r3, [pc, #152]	; (8008720 <HAL_TIM_PeriodElapsedCallback+0xb28>)
 8008688:	881b      	ldrh	r3, [r3, #0]
 800868a:	b29b      	uxth	r3, r3
 800868c:	3301      	adds	r3, #1
 800868e:	b29a      	uxth	r2, r3
 8008690:	4b23      	ldr	r3, [pc, #140]	; (8008720 <HAL_TIM_PeriodElapsedCallback+0xb28>)
 8008692:	801a      	strh	r2, [r3, #0]
 8008694:	e011      	b.n	80086ba <HAL_TIM_PeriodElapsedCallback+0xac2>

		}else if(fPoruszonoX == 1 && (CalkaX > 8000 || CalkaX < -8000))
 8008696:	4b20      	ldr	r3, [pc, #128]	; (8008718 <HAL_TIM_PeriodElapsedCallback+0xb20>)
 8008698:	781b      	ldrb	r3, [r3, #0]
 800869a:	b2db      	uxtb	r3, r3
 800869c:	2b01      	cmp	r3, #1
 800869e:	d10c      	bne.n	80086ba <HAL_TIM_PeriodElapsedCallback+0xac2>
 80086a0:	4b1e      	ldr	r3, [pc, #120]	; (800871c <HAL_TIM_PeriodElapsedCallback+0xb24>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80086a8:	dc04      	bgt.n	80086b4 <HAL_TIM_PeriodElapsedCallback+0xabc>
 80086aa:	4b1c      	ldr	r3, [pc, #112]	; (800871c <HAL_TIM_PeriodElapsedCallback+0xb24>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f513 5ffa 	cmn.w	r3, #8000	; 0x1f40
 80086b2:	da02      	bge.n	80086ba <HAL_TIM_PeriodElapsedCallback+0xac2>
		{
			CzasZerowaniaX = 0;
 80086b4:	4b1a      	ldr	r3, [pc, #104]	; (8008720 <HAL_TIM_PeriodElapsedCallback+0xb28>)
 80086b6:	2200      	movs	r2, #0
 80086b8:	801a      	strh	r2, [r3, #0]
		}

		if(CzasZerowaniaX >= 1000)
 80086ba:	4b19      	ldr	r3, [pc, #100]	; (8008720 <HAL_TIM_PeriodElapsedCallback+0xb28>)
 80086bc:	881b      	ldrh	r3, [r3, #0]
 80086be:	b29b      	uxth	r3, r3
 80086c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086c4:	d308      	bcc.n	80086d8 <HAL_TIM_PeriodElapsedCallback+0xae0>
		{
			CalkaX = 0;
 80086c6:	4b15      	ldr	r3, [pc, #84]	; (800871c <HAL_TIM_PeriodElapsedCallback+0xb24>)
 80086c8:	2200      	movs	r2, #0
 80086ca:	601a      	str	r2, [r3, #0]

			CzasZerowaniaX = 0;
 80086cc:	4b14      	ldr	r3, [pc, #80]	; (8008720 <HAL_TIM_PeriodElapsedCallback+0xb28>)
 80086ce:	2200      	movs	r2, #0
 80086d0:	801a      	strh	r2, [r3, #0]
			fPoruszonoX = 0;
 80086d2:	4b11      	ldr	r3, [pc, #68]	; (8008718 <HAL_TIM_PeriodElapsedCallback+0xb20>)
 80086d4:	2200      	movs	r2, #0
 80086d6:	701a      	strb	r2, [r3, #0]
		}

		if(CzasZerowaniaY >= 1000)
 80086d8:	4b0e      	ldr	r3, [pc, #56]	; (8008714 <HAL_TIM_PeriodElapsedCallback+0xb1c>)
 80086da:	881b      	ldrh	r3, [r3, #0]
 80086dc:	b29b      	uxth	r3, r3
 80086de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086e2:	d308      	bcc.n	80086f6 <HAL_TIM_PeriodElapsedCallback+0xafe>
		{
			CalkaY = 0;
 80086e4:	4b0a      	ldr	r3, [pc, #40]	; (8008710 <HAL_TIM_PeriodElapsedCallback+0xb18>)
 80086e6:	2200      	movs	r2, #0
 80086e8:	601a      	str	r2, [r3, #0]

			CzasZerowaniaY = 0;
 80086ea:	4b0a      	ldr	r3, [pc, #40]	; (8008714 <HAL_TIM_PeriodElapsedCallback+0xb1c>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	801a      	strh	r2, [r3, #0]
			fPoruszonoY = 0;
 80086f0:	4b06      	ldr	r3, [pc, #24]	; (800870c <HAL_TIM_PeriodElapsedCallback+0xb14>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	701a      	strb	r2, [r3, #0]


	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a0a      	ldr	r2, [pc, #40]	; (8008724 <HAL_TIM_PeriodElapsedCallback+0xb2c>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d101      	bne.n	8008704 <HAL_TIM_PeriodElapsedCallback+0xb0c>
    HAL_IncTick();
 8008700:	f7fa f864 	bl	80027cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8008704:	bf00      	nop
 8008706:	3708      	adds	r7, #8
 8008708:	46bd      	mov	sp, r7
 800870a:	bdb0      	pop	{r4, r5, r7, pc}
 800870c:	20000530 	.word	0x20000530
 8008710:	200004b4 	.word	0x200004b4
 8008714:	2000051c 	.word	0x2000051c
 8008718:	2000052c 	.word	0x2000052c
 800871c:	20000528 	.word	0x20000528
 8008720:	2000052e 	.word	0x2000052e
 8008724:	40001000 	.word	0x40001000

08008728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008728:	b480      	push	{r7}
 800872a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800872c:	bf00      	nop
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr
	...

08008738 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 800873c:	4b17      	ldr	r3, [pc, #92]	; (800879c <MX_SPI5_Init+0x64>)
 800873e:	4a18      	ldr	r2, [pc, #96]	; (80087a0 <MX_SPI5_Init+0x68>)
 8008740:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8008742:	4b16      	ldr	r3, [pc, #88]	; (800879c <MX_SPI5_Init+0x64>)
 8008744:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008748:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800874a:	4b14      	ldr	r3, [pc, #80]	; (800879c <MX_SPI5_Init+0x64>)
 800874c:	2200      	movs	r2, #0
 800874e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8008750:	4b12      	ldr	r3, [pc, #72]	; (800879c <MX_SPI5_Init+0x64>)
 8008752:	2200      	movs	r2, #0
 8008754:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008756:	4b11      	ldr	r3, [pc, #68]	; (800879c <MX_SPI5_Init+0x64>)
 8008758:	2200      	movs	r2, #0
 800875a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800875c:	4b0f      	ldr	r3, [pc, #60]	; (800879c <MX_SPI5_Init+0x64>)
 800875e:	2200      	movs	r2, #0
 8008760:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8008762:	4b0e      	ldr	r3, [pc, #56]	; (800879c <MX_SPI5_Init+0x64>)
 8008764:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008768:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800876a:	4b0c      	ldr	r3, [pc, #48]	; (800879c <MX_SPI5_Init+0x64>)
 800876c:	2218      	movs	r2, #24
 800876e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008770:	4b0a      	ldr	r3, [pc, #40]	; (800879c <MX_SPI5_Init+0x64>)
 8008772:	2200      	movs	r2, #0
 8008774:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8008776:	4b09      	ldr	r3, [pc, #36]	; (800879c <MX_SPI5_Init+0x64>)
 8008778:	2200      	movs	r2, #0
 800877a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800877c:	4b07      	ldr	r3, [pc, #28]	; (800879c <MX_SPI5_Init+0x64>)
 800877e:	2200      	movs	r2, #0
 8008780:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8008782:	4b06      	ldr	r3, [pc, #24]	; (800879c <MX_SPI5_Init+0x64>)
 8008784:	220a      	movs	r2, #10
 8008786:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8008788:	4804      	ldr	r0, [pc, #16]	; (800879c <MX_SPI5_Init+0x64>)
 800878a:	f7fc fd9c 	bl	80052c6 <HAL_SPI_Init>
 800878e:	4603      	mov	r3, r0
 8008790:	2b00      	cmp	r3, #0
 8008792:	d001      	beq.n	8008798 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8008794:	f7ff ffc8 	bl	8008728 <Error_Handler>
  }

}
 8008798:	bf00      	nop
 800879a:	bd80      	pop	{r7, pc}
 800879c:	200004bc 	.word	0x200004bc
 80087a0:	40015000 	.word	0x40015000

080087a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b08a      	sub	sp, #40	; 0x28
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087ac:	f107 0314 	add.w	r3, r7, #20
 80087b0:	2200      	movs	r2, #0
 80087b2:	601a      	str	r2, [r3, #0]
 80087b4:	605a      	str	r2, [r3, #4]
 80087b6:	609a      	str	r2, [r3, #8]
 80087b8:	60da      	str	r2, [r3, #12]
 80087ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a19      	ldr	r2, [pc, #100]	; (8008828 <HAL_SPI_MspInit+0x84>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d12c      	bne.n	8008820 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80087c6:	2300      	movs	r3, #0
 80087c8:	613b      	str	r3, [r7, #16]
 80087ca:	4a18      	ldr	r2, [pc, #96]	; (800882c <HAL_SPI_MspInit+0x88>)
 80087cc:	4b17      	ldr	r3, [pc, #92]	; (800882c <HAL_SPI_MspInit+0x88>)
 80087ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087d4:	6453      	str	r3, [r2, #68]	; 0x44
 80087d6:	4b15      	ldr	r3, [pc, #84]	; (800882c <HAL_SPI_MspInit+0x88>)
 80087d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80087de:	613b      	str	r3, [r7, #16]
 80087e0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80087e2:	2300      	movs	r3, #0
 80087e4:	60fb      	str	r3, [r7, #12]
 80087e6:	4a11      	ldr	r2, [pc, #68]	; (800882c <HAL_SPI_MspInit+0x88>)
 80087e8:	4b10      	ldr	r3, [pc, #64]	; (800882c <HAL_SPI_MspInit+0x88>)
 80087ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ec:	f043 0320 	orr.w	r3, r3, #32
 80087f0:	6313      	str	r3, [r2, #48]	; 0x30
 80087f2:	4b0e      	ldr	r3, [pc, #56]	; (800882c <HAL_SPI_MspInit+0x88>)
 80087f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087f6:	f003 0320 	and.w	r3, r3, #32
 80087fa:	60fb      	str	r3, [r7, #12]
 80087fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80087fe:	f44f 7360 	mov.w	r3, #896	; 0x380
 8008802:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008804:	2302      	movs	r3, #2
 8008806:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008808:	2300      	movs	r3, #0
 800880a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800880c:	2300      	movs	r3, #0
 800880e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8008810:	2305      	movs	r3, #5
 8008812:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008814:	f107 0314 	add.w	r3, r7, #20
 8008818:	4619      	mov	r1, r3
 800881a:	4805      	ldr	r0, [pc, #20]	; (8008830 <HAL_SPI_MspInit+0x8c>)
 800881c:	f7fa fe6e 	bl	80034fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8008820:	bf00      	nop
 8008822:	3728      	adds	r7, #40	; 0x28
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}
 8008828:	40015000 	.word	0x40015000
 800882c:	40023800 	.word	0x40023800
 8008830:	40021400 	.word	0x40021400

08008834 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a08      	ldr	r2, [pc, #32]	; (8008864 <HAL_SPI_MspDeInit+0x30>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d10a      	bne.n	800885c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8008846:	4a08      	ldr	r2, [pc, #32]	; (8008868 <HAL_SPI_MspDeInit+0x34>)
 8008848:	4b07      	ldr	r3, [pc, #28]	; (8008868 <HAL_SPI_MspDeInit+0x34>)
 800884a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800884c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008850:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8008852:	f44f 7160 	mov.w	r1, #896	; 0x380
 8008856:	4805      	ldr	r0, [pc, #20]	; (800886c <HAL_SPI_MspDeInit+0x38>)
 8008858:	f7fa fffa 	bl	8003850 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
} 
 800885c:	bf00      	nop
 800885e:	3708      	adds	r7, #8
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}
 8008864:	40015000 	.word	0x40015000
 8008868:	40023800 	.word	0x40023800
 800886c:	40021400 	.word	0x40021400

08008870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008870:	b480      	push	{r7}
 8008872:	b083      	sub	sp, #12
 8008874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008876:	2300      	movs	r3, #0
 8008878:	607b      	str	r3, [r7, #4]
 800887a:	4a10      	ldr	r2, [pc, #64]	; (80088bc <HAL_MspInit+0x4c>)
 800887c:	4b0f      	ldr	r3, [pc, #60]	; (80088bc <HAL_MspInit+0x4c>)
 800887e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008880:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008884:	6453      	str	r3, [r2, #68]	; 0x44
 8008886:	4b0d      	ldr	r3, [pc, #52]	; (80088bc <HAL_MspInit+0x4c>)
 8008888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800888a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800888e:	607b      	str	r3, [r7, #4]
 8008890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008892:	2300      	movs	r3, #0
 8008894:	603b      	str	r3, [r7, #0]
 8008896:	4a09      	ldr	r2, [pc, #36]	; (80088bc <HAL_MspInit+0x4c>)
 8008898:	4b08      	ldr	r3, [pc, #32]	; (80088bc <HAL_MspInit+0x4c>)
 800889a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800889c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088a0:	6413      	str	r3, [r2, #64]	; 0x40
 80088a2:	4b06      	ldr	r3, [pc, #24]	; (80088bc <HAL_MspInit+0x4c>)
 80088a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088aa:	603b      	str	r3, [r7, #0]
 80088ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80088ae:	bf00      	nop
 80088b0:	370c      	adds	r7, #12
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop
 80088bc:	40023800 	.word	0x40023800

080088c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b08c      	sub	sp, #48	; 0x30
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80088c8:	2300      	movs	r3, #0
 80088ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80088cc:	2300      	movs	r3, #0
 80088ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80088d0:	2200      	movs	r2, #0
 80088d2:	6879      	ldr	r1, [r7, #4]
 80088d4:	2036      	movs	r0, #54	; 0x36
 80088d6:	f7fa f871 	bl	80029bc <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 80088da:	2036      	movs	r0, #54	; 0x36
 80088dc:	f7fa f88a 	bl	80029f4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80088e0:	2300      	movs	r3, #0
 80088e2:	60fb      	str	r3, [r7, #12]
 80088e4:	4a1f      	ldr	r2, [pc, #124]	; (8008964 <HAL_InitTick+0xa4>)
 80088e6:	4b1f      	ldr	r3, [pc, #124]	; (8008964 <HAL_InitTick+0xa4>)
 80088e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ea:	f043 0310 	orr.w	r3, r3, #16
 80088ee:	6413      	str	r3, [r2, #64]	; 0x40
 80088f0:	4b1c      	ldr	r3, [pc, #112]	; (8008964 <HAL_InitTick+0xa4>)
 80088f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f4:	f003 0310 	and.w	r3, r3, #16
 80088f8:	60fb      	str	r3, [r7, #12]
 80088fa:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80088fc:	f107 0210 	add.w	r2, r7, #16
 8008900:	f107 0314 	add.w	r3, r7, #20
 8008904:	4611      	mov	r1, r2
 8008906:	4618      	mov	r0, r3
 8008908:	f7fc fa88 	bl	8004e1c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800890c:	f7fc fa5e 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8008910:	4603      	mov	r3, r0
 8008912:	005b      	lsls	r3, r3, #1
 8008914:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8008916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008918:	4a13      	ldr	r2, [pc, #76]	; (8008968 <HAL_InitTick+0xa8>)
 800891a:	fba2 2303 	umull	r2, r3, r2, r3
 800891e:	0c9b      	lsrs	r3, r3, #18
 8008920:	3b01      	subs	r3, #1
 8008922:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008924:	4b11      	ldr	r3, [pc, #68]	; (800896c <HAL_InitTick+0xac>)
 8008926:	4a12      	ldr	r2, [pc, #72]	; (8008970 <HAL_InitTick+0xb0>)
 8008928:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800892a:	4b10      	ldr	r3, [pc, #64]	; (800896c <HAL_InitTick+0xac>)
 800892c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8008930:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008932:	4a0e      	ldr	r2, [pc, #56]	; (800896c <HAL_InitTick+0xac>)
 8008934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008936:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8008938:	4b0c      	ldr	r3, [pc, #48]	; (800896c <HAL_InitTick+0xac>)
 800893a:	2200      	movs	r2, #0
 800893c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800893e:	4b0b      	ldr	r3, [pc, #44]	; (800896c <HAL_InitTick+0xac>)
 8008940:	2200      	movs	r2, #0
 8008942:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8008944:	4809      	ldr	r0, [pc, #36]	; (800896c <HAL_InitTick+0xac>)
 8008946:	f7fd f9ec 	bl	8005d22 <HAL_TIM_Base_Init>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d104      	bne.n	800895a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8008950:	4806      	ldr	r0, [pc, #24]	; (800896c <HAL_InitTick+0xac>)
 8008952:	f7fd fa11 	bl	8005d78 <HAL_TIM_Base_Start_IT>
 8008956:	4603      	mov	r3, r0
 8008958:	e000      	b.n	800895c <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
}
 800895c:	4618      	mov	r0, r3
 800895e:	3730      	adds	r7, #48	; 0x30
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}
 8008964:	40023800 	.word	0x40023800
 8008968:	431bde83 	.word	0x431bde83
 800896c:	20000534 	.word	0x20000534
 8008970:	40001000 	.word	0x40001000

08008974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008974:	b480      	push	{r7}
 8008976:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008978:	bf00      	nop
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008982:	b480      	push	{r7}
 8008984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008986:	e7fe      	b.n	8008986 <HardFault_Handler+0x4>

08008988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008988:	b480      	push	{r7}
 800898a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800898c:	e7fe      	b.n	800898c <MemManage_Handler+0x4>

0800898e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800898e:	b480      	push	{r7}
 8008990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008992:	e7fe      	b.n	8008992 <BusFault_Handler+0x4>

08008994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008994:	b480      	push	{r7}
 8008996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008998:	e7fe      	b.n	8008998 <UsageFault_Handler+0x4>

0800899a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800899a:	b480      	push	{r7}
 800899c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800899e:	bf00      	nop
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80089a8:	b480      	push	{r7}
 80089aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80089ac:	bf00      	nop
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr

080089b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80089b6:	b480      	push	{r7}
 80089b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80089ba:	bf00      	nop
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80089c8:	4803      	ldr	r0, [pc, #12]	; (80089d8 <TIM1_UP_TIM10_IRQHandler+0x14>)
 80089ca:	f7fd f9f9 	bl	8005dc0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80089ce:	4803      	ldr	r0, [pc, #12]	; (80089dc <TIM1_UP_TIM10_IRQHandler+0x18>)
 80089d0:	f7fd f9f6 	bl	8005dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80089d4:	bf00      	nop
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	200005f4 	.word	0x200005f4
 80089dc:	20000574 	.word	0x20000574

080089e0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80089e4:	4803      	ldr	r0, [pc, #12]	; (80089f4 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80089e6:	f7fd f9eb 	bl	8005dc0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80089ea:	4803      	ldr	r0, [pc, #12]	; (80089f8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80089ec:	f7fd f9e8 	bl	8005dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80089f0:	bf00      	nop
 80089f2:	bd80      	pop	{r7, pc}
 80089f4:	200005f4 	.word	0x200005f4
 80089f8:	200005b4 	.word	0x200005b4

080089fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008a00:	4802      	ldr	r0, [pc, #8]	; (8008a0c <TIM6_DAC_IRQHandler+0x10>)
 8008a02:	f7fd f9dd 	bl	8005dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008a06:	bf00      	nop
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	20000534 	.word	0x20000534

08008a10 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8008a14:	4802      	ldr	r0, [pc, #8]	; (8008a20 <LTDC_IRQHandler+0x10>)
 8008a16:	f7fb fab5 	bl	8003f84 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8008a1a:	bf00      	nop
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	20000404 	.word	0x20000404

08008a24 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8008a28:	4802      	ldr	r0, [pc, #8]	; (8008a34 <DMA2D_IRQHandler+0x10>)
 8008a2a:	f7fa fb2a 	bl	8003082 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8008a2e:	bf00      	nop
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	2000033c 	.word	0x2000033c

08008a38 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008a38:	b590      	push	{r4, r7, lr}
 8008a3a:	b087      	sub	sp, #28
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	60f8      	str	r0, [r7, #12]
 8008a40:	60b9      	str	r1, [r7, #8]
 8008a42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a44:	2300      	movs	r3, #0
 8008a46:	617b      	str	r3, [r7, #20]
 8008a48:	e00a      	b.n	8008a60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008a4a:	68bc      	ldr	r4, [r7, #8]
 8008a4c:	1c63      	adds	r3, r4, #1
 8008a4e:	60bb      	str	r3, [r7, #8]
 8008a50:	f3af 8000 	nop.w
 8008a54:	4603      	mov	r3, r0
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	617b      	str	r3, [r7, #20]
 8008a60:	697a      	ldr	r2, [r7, #20]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	429a      	cmp	r2, r3
 8008a66:	dbf0      	blt.n	8008a4a <_read+0x12>
	}

return len;
 8008a68:	687b      	ldr	r3, [r7, #4]
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	371c      	adds	r7, #28
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd90      	pop	{r4, r7, pc}

08008a72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008a72:	b580      	push	{r7, lr}
 8008a74:	b086      	sub	sp, #24
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	60f8      	str	r0, [r7, #12]
 8008a7a:	60b9      	str	r1, [r7, #8]
 8008a7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a7e:	2300      	movs	r3, #0
 8008a80:	617b      	str	r3, [r7, #20]
 8008a82:	e009      	b.n	8008a98 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	1c5a      	adds	r2, r3, #1
 8008a88:	60ba      	str	r2, [r7, #8]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7fe ff47 	bl	8007920 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	3301      	adds	r3, #1
 8008a96:	617b      	str	r3, [r7, #20]
 8008a98:	697a      	ldr	r2, [r7, #20]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	dbf1      	blt.n	8008a84 <_write+0x12>
	}
	return len;
 8008aa0:	687b      	ldr	r3, [r7, #4]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3718      	adds	r7, #24
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
	...

08008aac <_sbrk>:

caddr_t _sbrk(int incr)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008ab4:	4b11      	ldr	r3, [pc, #68]	; (8008afc <_sbrk+0x50>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d102      	bne.n	8008ac2 <_sbrk+0x16>
		heap_end = &end;
 8008abc:	4b0f      	ldr	r3, [pc, #60]	; (8008afc <_sbrk+0x50>)
 8008abe:	4a10      	ldr	r2, [pc, #64]	; (8008b00 <_sbrk+0x54>)
 8008ac0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008ac2:	4b0e      	ldr	r3, [pc, #56]	; (8008afc <_sbrk+0x50>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008ac8:	4b0c      	ldr	r3, [pc, #48]	; (8008afc <_sbrk+0x50>)
 8008aca:	681a      	ldr	r2, [r3, #0]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	4413      	add	r3, r2
 8008ad0:	466a      	mov	r2, sp
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d907      	bls.n	8008ae6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8008ad6:	f000 fa1f 	bl	8008f18 <__errno>
 8008ada:	4602      	mov	r2, r0
 8008adc:	230c      	movs	r3, #12
 8008ade:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8008ae4:	e006      	b.n	8008af4 <_sbrk+0x48>
	}

	heap_end += incr;
 8008ae6:	4b05      	ldr	r3, [pc, #20]	; (8008afc <_sbrk+0x50>)
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4413      	add	r3, r2
 8008aee:	4a03      	ldr	r2, [pc, #12]	; (8008afc <_sbrk+0x50>)
 8008af0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008af2:	68fb      	ldr	r3, [r7, #12]
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3710      	adds	r7, #16
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	20000278 	.word	0x20000278
 8008b00:	20000678 	.word	0x20000678

08008b04 <_close>:

int _close(int file)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
	return -1;
 8008b0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008b2c:	605a      	str	r2, [r3, #4]
	return 0;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <_isatty>:

int _isatty(int file)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
	return 1;
 8008b44:	2301      	movs	r3, #1
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	370c      	adds	r7, #12
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr

08008b52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008b52:	b480      	push	{r7}
 8008b54:	b085      	sub	sp, #20
 8008b56:	af00      	add	r7, sp, #0
 8008b58:	60f8      	str	r0, [r7, #12]
 8008b5a:	60b9      	str	r1, [r7, #8]
 8008b5c:	607a      	str	r2, [r7, #4]
	return 0;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3714      	adds	r7, #20
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr

08008b6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008b70:	4a16      	ldr	r2, [pc, #88]	; (8008bcc <SystemInit+0x60>)
 8008b72:	4b16      	ldr	r3, [pc, #88]	; (8008bcc <SystemInit+0x60>)
 8008b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008b7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008b80:	4a13      	ldr	r2, [pc, #76]	; (8008bd0 <SystemInit+0x64>)
 8008b82:	4b13      	ldr	r3, [pc, #76]	; (8008bd0 <SystemInit+0x64>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f043 0301 	orr.w	r3, r3, #1
 8008b8a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8008b8c:	4b10      	ldr	r3, [pc, #64]	; (8008bd0 <SystemInit+0x64>)
 8008b8e:	2200      	movs	r2, #0
 8008b90:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008b92:	4a0f      	ldr	r2, [pc, #60]	; (8008bd0 <SystemInit+0x64>)
 8008b94:	4b0e      	ldr	r3, [pc, #56]	; (8008bd0 <SystemInit+0x64>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8008b9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ba0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008ba2:	4b0b      	ldr	r3, [pc, #44]	; (8008bd0 <SystemInit+0x64>)
 8008ba4:	4a0b      	ldr	r2, [pc, #44]	; (8008bd4 <SystemInit+0x68>)
 8008ba6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008ba8:	4a09      	ldr	r2, [pc, #36]	; (8008bd0 <SystemInit+0x64>)
 8008baa:	4b09      	ldr	r3, [pc, #36]	; (8008bd0 <SystemInit+0x64>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008bb2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008bb4:	4b06      	ldr	r3, [pc, #24]	; (8008bd0 <SystemInit+0x64>)
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008bba:	4b04      	ldr	r3, [pc, #16]	; (8008bcc <SystemInit+0x60>)
 8008bbc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008bc0:	609a      	str	r2, [r3, #8]
#endif
}
 8008bc2:	bf00      	nop
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr
 8008bcc:	e000ed00 	.word	0xe000ed00
 8008bd0:	40023800 	.word	0x40023800
 8008bd4:	24003010 	.word	0x24003010

08008bd8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b086      	sub	sp, #24
 8008bdc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008bde:	f107 0308 	add.w	r3, r7, #8
 8008be2:	2200      	movs	r2, #0
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	605a      	str	r2, [r3, #4]
 8008be8:	609a      	str	r2, [r3, #8]
 8008bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008bec:	463b      	mov	r3, r7
 8008bee:	2200      	movs	r2, #0
 8008bf0:	601a      	str	r2, [r3, #0]
 8008bf2:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8008bf4:	4b1e      	ldr	r3, [pc, #120]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008bf6:	4a1f      	ldr	r2, [pc, #124]	; (8008c74 <MX_TIM1_Init+0x9c>)
 8008bf8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8008bfa:	4b1d      	ldr	r3, [pc, #116]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008c00:	4b1b      	ldr	r3, [pc, #108]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008c02:	2200      	movs	r2, #0
 8008c04:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8008c06:	4b1a      	ldr	r3, [pc, #104]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008c08:	2200      	movs	r2, #0
 8008c0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c0c:	4b18      	ldr	r3, [pc, #96]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8008c12:	4b17      	ldr	r3, [pc, #92]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008c14:	2200      	movs	r2, #0
 8008c16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c18:	4b15      	ldr	r3, [pc, #84]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8008c1e:	4814      	ldr	r0, [pc, #80]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008c20:	f7fd f87f 	bl	8005d22 <HAL_TIM_Base_Init>
 8008c24:	4603      	mov	r3, r0
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d001      	beq.n	8008c2e <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8008c2a:	f7ff fd7d 	bl	8008728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008c2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c32:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8008c34:	f107 0308 	add.w	r3, r7, #8
 8008c38:	4619      	mov	r1, r3
 8008c3a:	480d      	ldr	r0, [pc, #52]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008c3c:	f7fd f9c8 	bl	8005fd0 <HAL_TIM_ConfigClockSource>
 8008c40:	4603      	mov	r3, r0
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d001      	beq.n	8008c4a <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8008c46:	f7ff fd6f 	bl	8008728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008c52:	463b      	mov	r3, r7
 8008c54:	4619      	mov	r1, r3
 8008c56:	4806      	ldr	r0, [pc, #24]	; (8008c70 <MX_TIM1_Init+0x98>)
 8008c58:	f7fd fbd4 	bl	8006404 <HAL_TIMEx_MasterConfigSynchronization>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d001      	beq.n	8008c66 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8008c62:	f7ff fd61 	bl	8008728 <Error_Handler>
  }

}
 8008c66:	bf00      	nop
 8008c68:	3718      	adds	r7, #24
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	200005f4 	.word	0x200005f4
 8008c74:	40010000 	.word	0x40010000

08008c78 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	af00      	add	r7, sp, #0

  htim10.Instance = TIM10;
 8008c7c:	4b0e      	ldr	r3, [pc, #56]	; (8008cb8 <MX_TIM10_Init+0x40>)
 8008c7e:	4a0f      	ldr	r2, [pc, #60]	; (8008cbc <MX_TIM10_Init+0x44>)
 8008c80:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9999;
 8008c82:	4b0d      	ldr	r3, [pc, #52]	; (8008cb8 <MX_TIM10_Init+0x40>)
 8008c84:	f242 720f 	movw	r2, #9999	; 0x270f
 8008c88:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008c8a:	4b0b      	ldr	r3, [pc, #44]	; (8008cb8 <MX_TIM10_Init+0x40>)
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 288;
 8008c90:	4b09      	ldr	r3, [pc, #36]	; (8008cb8 <MX_TIM10_Init+0x40>)
 8008c92:	f44f 7290 	mov.w	r2, #288	; 0x120
 8008c96:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c98:	4b07      	ldr	r3, [pc, #28]	; (8008cb8 <MX_TIM10_Init+0x40>)
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c9e:	4b06      	ldr	r3, [pc, #24]	; (8008cb8 <MX_TIM10_Init+0x40>)
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8008ca4:	4804      	ldr	r0, [pc, #16]	; (8008cb8 <MX_TIM10_Init+0x40>)
 8008ca6:	f7fd f83c 	bl	8005d22 <HAL_TIM_Base_Init>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8008cb0:	f7ff fd3a 	bl	8008728 <Error_Handler>
  }

}
 8008cb4:	bf00      	nop
 8008cb6:	bd80      	pop	{r7, pc}
 8008cb8:	20000574 	.word	0x20000574
 8008cbc:	40014400 	.word	0x40014400

08008cc0 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	af00      	add	r7, sp, #0

  htim11.Instance = TIM11;
 8008cc4:	4b0e      	ldr	r3, [pc, #56]	; (8008d00 <MX_TIM11_Init+0x40>)
 8008cc6:	4a0f      	ldr	r2, [pc, #60]	; (8008d04 <MX_TIM11_Init+0x44>)
 8008cc8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 9999;
 8008cca:	4b0d      	ldr	r3, [pc, #52]	; (8008d00 <MX_TIM11_Init+0x40>)
 8008ccc:	f242 720f 	movw	r2, #9999	; 0x270f
 8008cd0:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008cd2:	4b0b      	ldr	r3, [pc, #44]	; (8008d00 <MX_TIM11_Init+0x40>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 35;
 8008cd8:	4b09      	ldr	r3, [pc, #36]	; (8008d00 <MX_TIM11_Init+0x40>)
 8008cda:	2223      	movs	r2, #35	; 0x23
 8008cdc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008cde:	4b08      	ldr	r3, [pc, #32]	; (8008d00 <MX_TIM11_Init+0x40>)
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008ce4:	4b06      	ldr	r3, [pc, #24]	; (8008d00 <MX_TIM11_Init+0x40>)
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8008cea:	4805      	ldr	r0, [pc, #20]	; (8008d00 <MX_TIM11_Init+0x40>)
 8008cec:	f7fd f819 	bl	8005d22 <HAL_TIM_Base_Init>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d001      	beq.n	8008cfa <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8008cf6:	f7ff fd17 	bl	8008728 <Error_Handler>
  }

}
 8008cfa:	bf00      	nop
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	bf00      	nop
 8008d00:	200005b4 	.word	0x200005b4
 8008d04:	40014800 	.word	0x40014800

08008d08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b086      	sub	sp, #24
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a2e      	ldr	r2, [pc, #184]	; (8008dd0 <HAL_TIM_Base_MspInit+0xc8>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d11e      	bne.n	8008d58 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	617b      	str	r3, [r7, #20]
 8008d1e:	4a2d      	ldr	r2, [pc, #180]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008d20:	4b2c      	ldr	r3, [pc, #176]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d24:	f043 0301 	orr.w	r3, r3, #1
 8008d28:	6453      	str	r3, [r2, #68]	; 0x44
 8008d2a:	4b2a      	ldr	r3, [pc, #168]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d2e:	f003 0301 	and.w	r3, r3, #1
 8008d32:	617b      	str	r3, [r7, #20]
 8008d34:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8008d36:	2200      	movs	r2, #0
 8008d38:	2100      	movs	r1, #0
 8008d3a:	2019      	movs	r0, #25
 8008d3c:	f7f9 fe3e 	bl	80029bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8008d40:	2019      	movs	r0, #25
 8008d42:	f7f9 fe57 	bl	80029f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8008d46:	2200      	movs	r2, #0
 8008d48:	2100      	movs	r1, #0
 8008d4a:	201a      	movs	r0, #26
 8008d4c:	f7f9 fe36 	bl	80029bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8008d50:	201a      	movs	r0, #26
 8008d52:	f7f9 fe4f 	bl	80029f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8008d56:	e036      	b.n	8008dc6 <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM10)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a1e      	ldr	r2, [pc, #120]	; (8008dd8 <HAL_TIM_Base_MspInit+0xd0>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d116      	bne.n	8008d90 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8008d62:	2300      	movs	r3, #0
 8008d64:	613b      	str	r3, [r7, #16]
 8008d66:	4a1b      	ldr	r2, [pc, #108]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008d68:	4b1a      	ldr	r3, [pc, #104]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008d70:	6453      	str	r3, [r2, #68]	; 0x44
 8008d72:	4b18      	ldr	r3, [pc, #96]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d7a:	613b      	str	r3, [r7, #16]
 8008d7c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8008d7e:	2200      	movs	r2, #0
 8008d80:	2100      	movs	r1, #0
 8008d82:	2019      	movs	r0, #25
 8008d84:	f7f9 fe1a 	bl	80029bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8008d88:	2019      	movs	r0, #25
 8008d8a:	f7f9 fe33 	bl	80029f4 <HAL_NVIC_EnableIRQ>
}
 8008d8e:	e01a      	b.n	8008dc6 <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM11)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a11      	ldr	r2, [pc, #68]	; (8008ddc <HAL_TIM_Base_MspInit+0xd4>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d115      	bne.n	8008dc6 <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	60fb      	str	r3, [r7, #12]
 8008d9e:	4a0d      	ldr	r2, [pc, #52]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008da0:	4b0c      	ldr	r3, [pc, #48]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008da4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008da8:	6453      	str	r3, [r2, #68]	; 0x44
 8008daa:	4b0a      	ldr	r3, [pc, #40]	; (8008dd4 <HAL_TIM_Base_MspInit+0xcc>)
 8008dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008db2:	60fb      	str	r3, [r7, #12]
 8008db4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8008db6:	2200      	movs	r2, #0
 8008db8:	2100      	movs	r1, #0
 8008dba:	201a      	movs	r0, #26
 8008dbc:	f7f9 fdfe 	bl	80029bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8008dc0:	201a      	movs	r0, #26
 8008dc2:	f7f9 fe17 	bl	80029f4 <HAL_NVIC_EnableIRQ>
}
 8008dc6:	bf00      	nop
 8008dc8:	3718      	adds	r7, #24
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	40010000 	.word	0x40010000
 8008dd4:	40023800 	.word	0x40023800
 8008dd8:	40014400 	.word	0x40014400
 8008ddc:	40014800 	.word	0x40014800

08008de0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8008de4:	4b11      	ldr	r3, [pc, #68]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008de6:	4a12      	ldr	r2, [pc, #72]	; (8008e30 <MX_USART1_UART_Init+0x50>)
 8008de8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008dea:	4b10      	ldr	r3, [pc, #64]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008dec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008df0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008df2:	4b0e      	ldr	r3, [pc, #56]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008df4:	2200      	movs	r2, #0
 8008df6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008df8:	4b0c      	ldr	r3, [pc, #48]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008dfe:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008e00:	2200      	movs	r2, #0
 8008e02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008e04:	4b09      	ldr	r3, [pc, #36]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008e06:	220c      	movs	r2, #12
 8008e08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008e0a:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008e10:	4b06      	ldr	r3, [pc, #24]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008e12:	2200      	movs	r2, #0
 8008e14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008e16:	4805      	ldr	r0, [pc, #20]	; (8008e2c <MX_USART1_UART_Init+0x4c>)
 8008e18:	f7fd fb4d 	bl	80064b6 <HAL_UART_Init>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d001      	beq.n	8008e26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8008e22:	f7ff fc81 	bl	8008728 <Error_Handler>
  }

}
 8008e26:	bf00      	nop
 8008e28:	bd80      	pop	{r7, pc}
 8008e2a:	bf00      	nop
 8008e2c:	20000634 	.word	0x20000634
 8008e30:	40011000 	.word	0x40011000

08008e34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b08a      	sub	sp, #40	; 0x28
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e3c:	f107 0314 	add.w	r3, r7, #20
 8008e40:	2200      	movs	r2, #0
 8008e42:	601a      	str	r2, [r3, #0]
 8008e44:	605a      	str	r2, [r3, #4]
 8008e46:	609a      	str	r2, [r3, #8]
 8008e48:	60da      	str	r2, [r3, #12]
 8008e4a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a19      	ldr	r2, [pc, #100]	; (8008eb8 <HAL_UART_MspInit+0x84>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d12c      	bne.n	8008eb0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008e56:	2300      	movs	r3, #0
 8008e58:	613b      	str	r3, [r7, #16]
 8008e5a:	4a18      	ldr	r2, [pc, #96]	; (8008ebc <HAL_UART_MspInit+0x88>)
 8008e5c:	4b17      	ldr	r3, [pc, #92]	; (8008ebc <HAL_UART_MspInit+0x88>)
 8008e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e60:	f043 0310 	orr.w	r3, r3, #16
 8008e64:	6453      	str	r3, [r2, #68]	; 0x44
 8008e66:	4b15      	ldr	r3, [pc, #84]	; (8008ebc <HAL_UART_MspInit+0x88>)
 8008e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e6a:	f003 0310 	and.w	r3, r3, #16
 8008e6e:	613b      	str	r3, [r7, #16]
 8008e70:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e72:	2300      	movs	r3, #0
 8008e74:	60fb      	str	r3, [r7, #12]
 8008e76:	4a11      	ldr	r2, [pc, #68]	; (8008ebc <HAL_UART_MspInit+0x88>)
 8008e78:	4b10      	ldr	r3, [pc, #64]	; (8008ebc <HAL_UART_MspInit+0x88>)
 8008e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e7c:	f043 0301 	orr.w	r3, r3, #1
 8008e80:	6313      	str	r3, [r2, #48]	; 0x30
 8008e82:	4b0e      	ldr	r3, [pc, #56]	; (8008ebc <HAL_UART_MspInit+0x88>)
 8008e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e86:	f003 0301 	and.w	r3, r3, #1
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8008e8e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8008e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e94:	2302      	movs	r3, #2
 8008e96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008e98:	2301      	movs	r3, #1
 8008e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008e9c:	2303      	movs	r3, #3
 8008e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008ea0:	2307      	movs	r3, #7
 8008ea2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ea4:	f107 0314 	add.w	r3, r7, #20
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	4805      	ldr	r0, [pc, #20]	; (8008ec0 <HAL_UART_MspInit+0x8c>)
 8008eac:	f7fa fb26 	bl	80034fc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8008eb0:	bf00      	nop
 8008eb2:	3728      	adds	r7, #40	; 0x28
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}
 8008eb8:	40011000 	.word	0x40011000
 8008ebc:	40023800 	.word	0x40023800
 8008ec0:	40020000 	.word	0x40020000

08008ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8008ec4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008efc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008ec8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008eca:	e003      	b.n	8008ed4 <LoopCopyDataInit>

08008ecc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008ecc:	4b0c      	ldr	r3, [pc, #48]	; (8008f00 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008ece:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008ed0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008ed2:	3104      	adds	r1, #4

08008ed4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008ed4:	480b      	ldr	r0, [pc, #44]	; (8008f04 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008ed6:	4b0c      	ldr	r3, [pc, #48]	; (8008f08 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008ed8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008eda:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008edc:	d3f6      	bcc.n	8008ecc <CopyDataInit>
  ldr  r2, =_sbss
 8008ede:	4a0b      	ldr	r2, [pc, #44]	; (8008f0c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008ee0:	e002      	b.n	8008ee8 <LoopFillZerobss>

08008ee2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008ee2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008ee4:	f842 3b04 	str.w	r3, [r2], #4

08008ee8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008ee8:	4b09      	ldr	r3, [pc, #36]	; (8008f10 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008eea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008eec:	d3f9      	bcc.n	8008ee2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008eee:	f7ff fe3d 	bl	8008b6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008ef2:	f000 f817 	bl	8008f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008ef6:	f7fe fd21 	bl	800793c <main>
  bx  lr    
 8008efa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8008efc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8008f00:	08031160 	.word	0x08031160
  ldr  r0, =_sdata
 8008f04:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008f08:	200000b0 	.word	0x200000b0
  ldr  r2, =_sbss
 8008f0c:	200000b0 	.word	0x200000b0
  ldr  r3, = _ebss
 8008f10:	20000678 	.word	0x20000678

08008f14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008f14:	e7fe      	b.n	8008f14 <ADC_IRQHandler>
	...

08008f18 <__errno>:
 8008f18:	4b01      	ldr	r3, [pc, #4]	; (8008f20 <__errno+0x8>)
 8008f1a:	6818      	ldr	r0, [r3, #0]
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop
 8008f20:	2000004c 	.word	0x2000004c

08008f24 <__libc_init_array>:
 8008f24:	b570      	push	{r4, r5, r6, lr}
 8008f26:	4e0d      	ldr	r6, [pc, #52]	; (8008f5c <__libc_init_array+0x38>)
 8008f28:	4c0d      	ldr	r4, [pc, #52]	; (8008f60 <__libc_init_array+0x3c>)
 8008f2a:	1ba4      	subs	r4, r4, r6
 8008f2c:	10a4      	asrs	r4, r4, #2
 8008f2e:	2500      	movs	r5, #0
 8008f30:	42a5      	cmp	r5, r4
 8008f32:	d109      	bne.n	8008f48 <__libc_init_array+0x24>
 8008f34:	4e0b      	ldr	r6, [pc, #44]	; (8008f64 <__libc_init_array+0x40>)
 8008f36:	4c0c      	ldr	r4, [pc, #48]	; (8008f68 <__libc_init_array+0x44>)
 8008f38:	f000 ff18 	bl	8009d6c <_init>
 8008f3c:	1ba4      	subs	r4, r4, r6
 8008f3e:	10a4      	asrs	r4, r4, #2
 8008f40:	2500      	movs	r5, #0
 8008f42:	42a5      	cmp	r5, r4
 8008f44:	d105      	bne.n	8008f52 <__libc_init_array+0x2e>
 8008f46:	bd70      	pop	{r4, r5, r6, pc}
 8008f48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008f4c:	4798      	blx	r3
 8008f4e:	3501      	adds	r5, #1
 8008f50:	e7ee      	b.n	8008f30 <__libc_init_array+0xc>
 8008f52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008f56:	4798      	blx	r3
 8008f58:	3501      	adds	r5, #1
 8008f5a:	e7f2      	b.n	8008f42 <__libc_init_array+0x1e>
 8008f5c:	08031158 	.word	0x08031158
 8008f60:	08031158 	.word	0x08031158
 8008f64:	08031158 	.word	0x08031158
 8008f68:	0803115c 	.word	0x0803115c

08008f6c <memset>:
 8008f6c:	4402      	add	r2, r0
 8008f6e:	4603      	mov	r3, r0
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d100      	bne.n	8008f76 <memset+0xa>
 8008f74:	4770      	bx	lr
 8008f76:	f803 1b01 	strb.w	r1, [r3], #1
 8008f7a:	e7f9      	b.n	8008f70 <memset+0x4>

08008f7c <iprintf>:
 8008f7c:	b40f      	push	{r0, r1, r2, r3}
 8008f7e:	4b0a      	ldr	r3, [pc, #40]	; (8008fa8 <iprintf+0x2c>)
 8008f80:	b513      	push	{r0, r1, r4, lr}
 8008f82:	681c      	ldr	r4, [r3, #0]
 8008f84:	b124      	cbz	r4, 8008f90 <iprintf+0x14>
 8008f86:	69a3      	ldr	r3, [r4, #24]
 8008f88:	b913      	cbnz	r3, 8008f90 <iprintf+0x14>
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f000 f84e 	bl	800902c <__sinit>
 8008f90:	ab05      	add	r3, sp, #20
 8008f92:	9a04      	ldr	r2, [sp, #16]
 8008f94:	68a1      	ldr	r1, [r4, #8]
 8008f96:	9301      	str	r3, [sp, #4]
 8008f98:	4620      	mov	r0, r4
 8008f9a:	f000 f959 	bl	8009250 <_vfiprintf_r>
 8008f9e:	b002      	add	sp, #8
 8008fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fa4:	b004      	add	sp, #16
 8008fa6:	4770      	bx	lr
 8008fa8:	2000004c 	.word	0x2000004c

08008fac <_cleanup_r>:
 8008fac:	4901      	ldr	r1, [pc, #4]	; (8008fb4 <_cleanup_r+0x8>)
 8008fae:	f000 b8a9 	b.w	8009104 <_fwalk_reent>
 8008fb2:	bf00      	nop
 8008fb4:	08009b25 	.word	0x08009b25

08008fb8 <std.isra.0>:
 8008fb8:	2300      	movs	r3, #0
 8008fba:	b510      	push	{r4, lr}
 8008fbc:	4604      	mov	r4, r0
 8008fbe:	6003      	str	r3, [r0, #0]
 8008fc0:	6043      	str	r3, [r0, #4]
 8008fc2:	6083      	str	r3, [r0, #8]
 8008fc4:	8181      	strh	r1, [r0, #12]
 8008fc6:	6643      	str	r3, [r0, #100]	; 0x64
 8008fc8:	81c2      	strh	r2, [r0, #14]
 8008fca:	6103      	str	r3, [r0, #16]
 8008fcc:	6143      	str	r3, [r0, #20]
 8008fce:	6183      	str	r3, [r0, #24]
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	2208      	movs	r2, #8
 8008fd4:	305c      	adds	r0, #92	; 0x5c
 8008fd6:	f7ff ffc9 	bl	8008f6c <memset>
 8008fda:	4b05      	ldr	r3, [pc, #20]	; (8008ff0 <std.isra.0+0x38>)
 8008fdc:	6263      	str	r3, [r4, #36]	; 0x24
 8008fde:	4b05      	ldr	r3, [pc, #20]	; (8008ff4 <std.isra.0+0x3c>)
 8008fe0:	62a3      	str	r3, [r4, #40]	; 0x28
 8008fe2:	4b05      	ldr	r3, [pc, #20]	; (8008ff8 <std.isra.0+0x40>)
 8008fe4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008fe6:	4b05      	ldr	r3, [pc, #20]	; (8008ffc <std.isra.0+0x44>)
 8008fe8:	6224      	str	r4, [r4, #32]
 8008fea:	6323      	str	r3, [r4, #48]	; 0x30
 8008fec:	bd10      	pop	{r4, pc}
 8008fee:	bf00      	nop
 8008ff0:	080097c9 	.word	0x080097c9
 8008ff4:	080097eb 	.word	0x080097eb
 8008ff8:	08009823 	.word	0x08009823
 8008ffc:	08009847 	.word	0x08009847

08009000 <__sfmoreglue>:
 8009000:	b570      	push	{r4, r5, r6, lr}
 8009002:	1e4a      	subs	r2, r1, #1
 8009004:	2568      	movs	r5, #104	; 0x68
 8009006:	4355      	muls	r5, r2
 8009008:	460e      	mov	r6, r1
 800900a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800900e:	f000 f897 	bl	8009140 <_malloc_r>
 8009012:	4604      	mov	r4, r0
 8009014:	b140      	cbz	r0, 8009028 <__sfmoreglue+0x28>
 8009016:	2100      	movs	r1, #0
 8009018:	e880 0042 	stmia.w	r0, {r1, r6}
 800901c:	300c      	adds	r0, #12
 800901e:	60a0      	str	r0, [r4, #8]
 8009020:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009024:	f7ff ffa2 	bl	8008f6c <memset>
 8009028:	4620      	mov	r0, r4
 800902a:	bd70      	pop	{r4, r5, r6, pc}

0800902c <__sinit>:
 800902c:	6983      	ldr	r3, [r0, #24]
 800902e:	b510      	push	{r4, lr}
 8009030:	4604      	mov	r4, r0
 8009032:	bb33      	cbnz	r3, 8009082 <__sinit+0x56>
 8009034:	6483      	str	r3, [r0, #72]	; 0x48
 8009036:	64c3      	str	r3, [r0, #76]	; 0x4c
 8009038:	6503      	str	r3, [r0, #80]	; 0x50
 800903a:	4b12      	ldr	r3, [pc, #72]	; (8009084 <__sinit+0x58>)
 800903c:	4a12      	ldr	r2, [pc, #72]	; (8009088 <__sinit+0x5c>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	6282      	str	r2, [r0, #40]	; 0x28
 8009042:	4298      	cmp	r0, r3
 8009044:	bf04      	itt	eq
 8009046:	2301      	moveq	r3, #1
 8009048:	6183      	streq	r3, [r0, #24]
 800904a:	f000 f81f 	bl	800908c <__sfp>
 800904e:	6060      	str	r0, [r4, #4]
 8009050:	4620      	mov	r0, r4
 8009052:	f000 f81b 	bl	800908c <__sfp>
 8009056:	60a0      	str	r0, [r4, #8]
 8009058:	4620      	mov	r0, r4
 800905a:	f000 f817 	bl	800908c <__sfp>
 800905e:	2200      	movs	r2, #0
 8009060:	60e0      	str	r0, [r4, #12]
 8009062:	2104      	movs	r1, #4
 8009064:	6860      	ldr	r0, [r4, #4]
 8009066:	f7ff ffa7 	bl	8008fb8 <std.isra.0>
 800906a:	2201      	movs	r2, #1
 800906c:	2109      	movs	r1, #9
 800906e:	68a0      	ldr	r0, [r4, #8]
 8009070:	f7ff ffa2 	bl	8008fb8 <std.isra.0>
 8009074:	2202      	movs	r2, #2
 8009076:	2112      	movs	r1, #18
 8009078:	68e0      	ldr	r0, [r4, #12]
 800907a:	f7ff ff9d 	bl	8008fb8 <std.isra.0>
 800907e:	2301      	movs	r3, #1
 8009080:	61a3      	str	r3, [r4, #24]
 8009082:	bd10      	pop	{r4, pc}
 8009084:	080310b8 	.word	0x080310b8
 8009088:	08008fad 	.word	0x08008fad

0800908c <__sfp>:
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	4b1c      	ldr	r3, [pc, #112]	; (8009100 <__sfp+0x74>)
 8009090:	681e      	ldr	r6, [r3, #0]
 8009092:	69b3      	ldr	r3, [r6, #24]
 8009094:	4607      	mov	r7, r0
 8009096:	b913      	cbnz	r3, 800909e <__sfp+0x12>
 8009098:	4630      	mov	r0, r6
 800909a:	f7ff ffc7 	bl	800902c <__sinit>
 800909e:	3648      	adds	r6, #72	; 0x48
 80090a0:	68b4      	ldr	r4, [r6, #8]
 80090a2:	6873      	ldr	r3, [r6, #4]
 80090a4:	3b01      	subs	r3, #1
 80090a6:	d503      	bpl.n	80090b0 <__sfp+0x24>
 80090a8:	6833      	ldr	r3, [r6, #0]
 80090aa:	b133      	cbz	r3, 80090ba <__sfp+0x2e>
 80090ac:	6836      	ldr	r6, [r6, #0]
 80090ae:	e7f7      	b.n	80090a0 <__sfp+0x14>
 80090b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80090b4:	b16d      	cbz	r5, 80090d2 <__sfp+0x46>
 80090b6:	3468      	adds	r4, #104	; 0x68
 80090b8:	e7f4      	b.n	80090a4 <__sfp+0x18>
 80090ba:	2104      	movs	r1, #4
 80090bc:	4638      	mov	r0, r7
 80090be:	f7ff ff9f 	bl	8009000 <__sfmoreglue>
 80090c2:	6030      	str	r0, [r6, #0]
 80090c4:	2800      	cmp	r0, #0
 80090c6:	d1f1      	bne.n	80090ac <__sfp+0x20>
 80090c8:	230c      	movs	r3, #12
 80090ca:	603b      	str	r3, [r7, #0]
 80090cc:	4604      	mov	r4, r0
 80090ce:	4620      	mov	r0, r4
 80090d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80090d6:	81e3      	strh	r3, [r4, #14]
 80090d8:	2301      	movs	r3, #1
 80090da:	81a3      	strh	r3, [r4, #12]
 80090dc:	6665      	str	r5, [r4, #100]	; 0x64
 80090de:	6025      	str	r5, [r4, #0]
 80090e0:	60a5      	str	r5, [r4, #8]
 80090e2:	6065      	str	r5, [r4, #4]
 80090e4:	6125      	str	r5, [r4, #16]
 80090e6:	6165      	str	r5, [r4, #20]
 80090e8:	61a5      	str	r5, [r4, #24]
 80090ea:	2208      	movs	r2, #8
 80090ec:	4629      	mov	r1, r5
 80090ee:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80090f2:	f7ff ff3b 	bl	8008f6c <memset>
 80090f6:	6365      	str	r5, [r4, #52]	; 0x34
 80090f8:	63a5      	str	r5, [r4, #56]	; 0x38
 80090fa:	64a5      	str	r5, [r4, #72]	; 0x48
 80090fc:	64e5      	str	r5, [r4, #76]	; 0x4c
 80090fe:	e7e6      	b.n	80090ce <__sfp+0x42>
 8009100:	080310b8 	.word	0x080310b8

08009104 <_fwalk_reent>:
 8009104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009108:	4680      	mov	r8, r0
 800910a:	4689      	mov	r9, r1
 800910c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009110:	2600      	movs	r6, #0
 8009112:	b914      	cbnz	r4, 800911a <_fwalk_reent+0x16>
 8009114:	4630      	mov	r0, r6
 8009116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800911a:	68a5      	ldr	r5, [r4, #8]
 800911c:	6867      	ldr	r7, [r4, #4]
 800911e:	3f01      	subs	r7, #1
 8009120:	d501      	bpl.n	8009126 <_fwalk_reent+0x22>
 8009122:	6824      	ldr	r4, [r4, #0]
 8009124:	e7f5      	b.n	8009112 <_fwalk_reent+0xe>
 8009126:	89ab      	ldrh	r3, [r5, #12]
 8009128:	2b01      	cmp	r3, #1
 800912a:	d907      	bls.n	800913c <_fwalk_reent+0x38>
 800912c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009130:	3301      	adds	r3, #1
 8009132:	d003      	beq.n	800913c <_fwalk_reent+0x38>
 8009134:	4629      	mov	r1, r5
 8009136:	4640      	mov	r0, r8
 8009138:	47c8      	blx	r9
 800913a:	4306      	orrs	r6, r0
 800913c:	3568      	adds	r5, #104	; 0x68
 800913e:	e7ee      	b.n	800911e <_fwalk_reent+0x1a>

08009140 <_malloc_r>:
 8009140:	b570      	push	{r4, r5, r6, lr}
 8009142:	1ccd      	adds	r5, r1, #3
 8009144:	f025 0503 	bic.w	r5, r5, #3
 8009148:	3508      	adds	r5, #8
 800914a:	2d0c      	cmp	r5, #12
 800914c:	bf38      	it	cc
 800914e:	250c      	movcc	r5, #12
 8009150:	2d00      	cmp	r5, #0
 8009152:	4606      	mov	r6, r0
 8009154:	db01      	blt.n	800915a <_malloc_r+0x1a>
 8009156:	42a9      	cmp	r1, r5
 8009158:	d903      	bls.n	8009162 <_malloc_r+0x22>
 800915a:	230c      	movs	r3, #12
 800915c:	6033      	str	r3, [r6, #0]
 800915e:	2000      	movs	r0, #0
 8009160:	bd70      	pop	{r4, r5, r6, pc}
 8009162:	f000 fd7f 	bl	8009c64 <__malloc_lock>
 8009166:	4a23      	ldr	r2, [pc, #140]	; (80091f4 <_malloc_r+0xb4>)
 8009168:	6814      	ldr	r4, [r2, #0]
 800916a:	4621      	mov	r1, r4
 800916c:	b991      	cbnz	r1, 8009194 <_malloc_r+0x54>
 800916e:	4c22      	ldr	r4, [pc, #136]	; (80091f8 <_malloc_r+0xb8>)
 8009170:	6823      	ldr	r3, [r4, #0]
 8009172:	b91b      	cbnz	r3, 800917c <_malloc_r+0x3c>
 8009174:	4630      	mov	r0, r6
 8009176:	f000 fb17 	bl	80097a8 <_sbrk_r>
 800917a:	6020      	str	r0, [r4, #0]
 800917c:	4629      	mov	r1, r5
 800917e:	4630      	mov	r0, r6
 8009180:	f000 fb12 	bl	80097a8 <_sbrk_r>
 8009184:	1c43      	adds	r3, r0, #1
 8009186:	d126      	bne.n	80091d6 <_malloc_r+0x96>
 8009188:	230c      	movs	r3, #12
 800918a:	6033      	str	r3, [r6, #0]
 800918c:	4630      	mov	r0, r6
 800918e:	f000 fd6a 	bl	8009c66 <__malloc_unlock>
 8009192:	e7e4      	b.n	800915e <_malloc_r+0x1e>
 8009194:	680b      	ldr	r3, [r1, #0]
 8009196:	1b5b      	subs	r3, r3, r5
 8009198:	d41a      	bmi.n	80091d0 <_malloc_r+0x90>
 800919a:	2b0b      	cmp	r3, #11
 800919c:	d90f      	bls.n	80091be <_malloc_r+0x7e>
 800919e:	600b      	str	r3, [r1, #0]
 80091a0:	50cd      	str	r5, [r1, r3]
 80091a2:	18cc      	adds	r4, r1, r3
 80091a4:	4630      	mov	r0, r6
 80091a6:	f000 fd5e 	bl	8009c66 <__malloc_unlock>
 80091aa:	f104 000b 	add.w	r0, r4, #11
 80091ae:	1d23      	adds	r3, r4, #4
 80091b0:	f020 0007 	bic.w	r0, r0, #7
 80091b4:	1ac3      	subs	r3, r0, r3
 80091b6:	d01b      	beq.n	80091f0 <_malloc_r+0xb0>
 80091b8:	425a      	negs	r2, r3
 80091ba:	50e2      	str	r2, [r4, r3]
 80091bc:	bd70      	pop	{r4, r5, r6, pc}
 80091be:	428c      	cmp	r4, r1
 80091c0:	bf0d      	iteet	eq
 80091c2:	6863      	ldreq	r3, [r4, #4]
 80091c4:	684b      	ldrne	r3, [r1, #4]
 80091c6:	6063      	strne	r3, [r4, #4]
 80091c8:	6013      	streq	r3, [r2, #0]
 80091ca:	bf18      	it	ne
 80091cc:	460c      	movne	r4, r1
 80091ce:	e7e9      	b.n	80091a4 <_malloc_r+0x64>
 80091d0:	460c      	mov	r4, r1
 80091d2:	6849      	ldr	r1, [r1, #4]
 80091d4:	e7ca      	b.n	800916c <_malloc_r+0x2c>
 80091d6:	1cc4      	adds	r4, r0, #3
 80091d8:	f024 0403 	bic.w	r4, r4, #3
 80091dc:	42a0      	cmp	r0, r4
 80091de:	d005      	beq.n	80091ec <_malloc_r+0xac>
 80091e0:	1a21      	subs	r1, r4, r0
 80091e2:	4630      	mov	r0, r6
 80091e4:	f000 fae0 	bl	80097a8 <_sbrk_r>
 80091e8:	3001      	adds	r0, #1
 80091ea:	d0cd      	beq.n	8009188 <_malloc_r+0x48>
 80091ec:	6025      	str	r5, [r4, #0]
 80091ee:	e7d9      	b.n	80091a4 <_malloc_r+0x64>
 80091f0:	bd70      	pop	{r4, r5, r6, pc}
 80091f2:	bf00      	nop
 80091f4:	2000027c 	.word	0x2000027c
 80091f8:	20000280 	.word	0x20000280

080091fc <__sfputc_r>:
 80091fc:	6893      	ldr	r3, [r2, #8]
 80091fe:	3b01      	subs	r3, #1
 8009200:	2b00      	cmp	r3, #0
 8009202:	b410      	push	{r4}
 8009204:	6093      	str	r3, [r2, #8]
 8009206:	da09      	bge.n	800921c <__sfputc_r+0x20>
 8009208:	6994      	ldr	r4, [r2, #24]
 800920a:	42a3      	cmp	r3, r4
 800920c:	db02      	blt.n	8009214 <__sfputc_r+0x18>
 800920e:	b2cb      	uxtb	r3, r1
 8009210:	2b0a      	cmp	r3, #10
 8009212:	d103      	bne.n	800921c <__sfputc_r+0x20>
 8009214:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009218:	f000 bb1a 	b.w	8009850 <__swbuf_r>
 800921c:	6813      	ldr	r3, [r2, #0]
 800921e:	1c58      	adds	r0, r3, #1
 8009220:	6010      	str	r0, [r2, #0]
 8009222:	7019      	strb	r1, [r3, #0]
 8009224:	b2c8      	uxtb	r0, r1
 8009226:	f85d 4b04 	ldr.w	r4, [sp], #4
 800922a:	4770      	bx	lr

0800922c <__sfputs_r>:
 800922c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800922e:	4606      	mov	r6, r0
 8009230:	460f      	mov	r7, r1
 8009232:	4614      	mov	r4, r2
 8009234:	18d5      	adds	r5, r2, r3
 8009236:	42ac      	cmp	r4, r5
 8009238:	d101      	bne.n	800923e <__sfputs_r+0x12>
 800923a:	2000      	movs	r0, #0
 800923c:	e007      	b.n	800924e <__sfputs_r+0x22>
 800923e:	463a      	mov	r2, r7
 8009240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009244:	4630      	mov	r0, r6
 8009246:	f7ff ffd9 	bl	80091fc <__sfputc_r>
 800924a:	1c43      	adds	r3, r0, #1
 800924c:	d1f3      	bne.n	8009236 <__sfputs_r+0xa>
 800924e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009250 <_vfiprintf_r>:
 8009250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009254:	b09d      	sub	sp, #116	; 0x74
 8009256:	460c      	mov	r4, r1
 8009258:	4617      	mov	r7, r2
 800925a:	9303      	str	r3, [sp, #12]
 800925c:	4606      	mov	r6, r0
 800925e:	b118      	cbz	r0, 8009268 <_vfiprintf_r+0x18>
 8009260:	6983      	ldr	r3, [r0, #24]
 8009262:	b90b      	cbnz	r3, 8009268 <_vfiprintf_r+0x18>
 8009264:	f7ff fee2 	bl	800902c <__sinit>
 8009268:	4b7c      	ldr	r3, [pc, #496]	; (800945c <_vfiprintf_r+0x20c>)
 800926a:	429c      	cmp	r4, r3
 800926c:	d157      	bne.n	800931e <_vfiprintf_r+0xce>
 800926e:	6874      	ldr	r4, [r6, #4]
 8009270:	89a3      	ldrh	r3, [r4, #12]
 8009272:	0718      	lsls	r0, r3, #28
 8009274:	d55d      	bpl.n	8009332 <_vfiprintf_r+0xe2>
 8009276:	6923      	ldr	r3, [r4, #16]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d05a      	beq.n	8009332 <_vfiprintf_r+0xe2>
 800927c:	2300      	movs	r3, #0
 800927e:	9309      	str	r3, [sp, #36]	; 0x24
 8009280:	2320      	movs	r3, #32
 8009282:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009286:	2330      	movs	r3, #48	; 0x30
 8009288:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800928c:	f04f 0b01 	mov.w	fp, #1
 8009290:	46b8      	mov	r8, r7
 8009292:	4645      	mov	r5, r8
 8009294:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009298:	2b00      	cmp	r3, #0
 800929a:	d155      	bne.n	8009348 <_vfiprintf_r+0xf8>
 800929c:	ebb8 0a07 	subs.w	sl, r8, r7
 80092a0:	d00b      	beq.n	80092ba <_vfiprintf_r+0x6a>
 80092a2:	4653      	mov	r3, sl
 80092a4:	463a      	mov	r2, r7
 80092a6:	4621      	mov	r1, r4
 80092a8:	4630      	mov	r0, r6
 80092aa:	f7ff ffbf 	bl	800922c <__sfputs_r>
 80092ae:	3001      	adds	r0, #1
 80092b0:	f000 80c4 	beq.w	800943c <_vfiprintf_r+0x1ec>
 80092b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092b6:	4453      	add	r3, sl
 80092b8:	9309      	str	r3, [sp, #36]	; 0x24
 80092ba:	f898 3000 	ldrb.w	r3, [r8]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	f000 80bc 	beq.w	800943c <_vfiprintf_r+0x1ec>
 80092c4:	2300      	movs	r3, #0
 80092c6:	f04f 32ff 	mov.w	r2, #4294967295
 80092ca:	9304      	str	r3, [sp, #16]
 80092cc:	9307      	str	r3, [sp, #28]
 80092ce:	9205      	str	r2, [sp, #20]
 80092d0:	9306      	str	r3, [sp, #24]
 80092d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092d6:	931a      	str	r3, [sp, #104]	; 0x68
 80092d8:	2205      	movs	r2, #5
 80092da:	7829      	ldrb	r1, [r5, #0]
 80092dc:	4860      	ldr	r0, [pc, #384]	; (8009460 <_vfiprintf_r+0x210>)
 80092de:	f7f6 ff87 	bl	80001f0 <memchr>
 80092e2:	f105 0801 	add.w	r8, r5, #1
 80092e6:	9b04      	ldr	r3, [sp, #16]
 80092e8:	2800      	cmp	r0, #0
 80092ea:	d131      	bne.n	8009350 <_vfiprintf_r+0x100>
 80092ec:	06d9      	lsls	r1, r3, #27
 80092ee:	bf44      	itt	mi
 80092f0:	2220      	movmi	r2, #32
 80092f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80092f6:	071a      	lsls	r2, r3, #28
 80092f8:	bf44      	itt	mi
 80092fa:	222b      	movmi	r2, #43	; 0x2b
 80092fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009300:	782a      	ldrb	r2, [r5, #0]
 8009302:	2a2a      	cmp	r2, #42	; 0x2a
 8009304:	d02c      	beq.n	8009360 <_vfiprintf_r+0x110>
 8009306:	9a07      	ldr	r2, [sp, #28]
 8009308:	2100      	movs	r1, #0
 800930a:	200a      	movs	r0, #10
 800930c:	46a8      	mov	r8, r5
 800930e:	3501      	adds	r5, #1
 8009310:	f898 3000 	ldrb.w	r3, [r8]
 8009314:	3b30      	subs	r3, #48	; 0x30
 8009316:	2b09      	cmp	r3, #9
 8009318:	d96d      	bls.n	80093f6 <_vfiprintf_r+0x1a6>
 800931a:	b371      	cbz	r1, 800937a <_vfiprintf_r+0x12a>
 800931c:	e026      	b.n	800936c <_vfiprintf_r+0x11c>
 800931e:	4b51      	ldr	r3, [pc, #324]	; (8009464 <_vfiprintf_r+0x214>)
 8009320:	429c      	cmp	r4, r3
 8009322:	d101      	bne.n	8009328 <_vfiprintf_r+0xd8>
 8009324:	68b4      	ldr	r4, [r6, #8]
 8009326:	e7a3      	b.n	8009270 <_vfiprintf_r+0x20>
 8009328:	4b4f      	ldr	r3, [pc, #316]	; (8009468 <_vfiprintf_r+0x218>)
 800932a:	429c      	cmp	r4, r3
 800932c:	bf08      	it	eq
 800932e:	68f4      	ldreq	r4, [r6, #12]
 8009330:	e79e      	b.n	8009270 <_vfiprintf_r+0x20>
 8009332:	4621      	mov	r1, r4
 8009334:	4630      	mov	r0, r6
 8009336:	f000 faef 	bl	8009918 <__swsetup_r>
 800933a:	2800      	cmp	r0, #0
 800933c:	d09e      	beq.n	800927c <_vfiprintf_r+0x2c>
 800933e:	f04f 30ff 	mov.w	r0, #4294967295
 8009342:	b01d      	add	sp, #116	; 0x74
 8009344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009348:	2b25      	cmp	r3, #37	; 0x25
 800934a:	d0a7      	beq.n	800929c <_vfiprintf_r+0x4c>
 800934c:	46a8      	mov	r8, r5
 800934e:	e7a0      	b.n	8009292 <_vfiprintf_r+0x42>
 8009350:	4a43      	ldr	r2, [pc, #268]	; (8009460 <_vfiprintf_r+0x210>)
 8009352:	1a80      	subs	r0, r0, r2
 8009354:	fa0b f000 	lsl.w	r0, fp, r0
 8009358:	4318      	orrs	r0, r3
 800935a:	9004      	str	r0, [sp, #16]
 800935c:	4645      	mov	r5, r8
 800935e:	e7bb      	b.n	80092d8 <_vfiprintf_r+0x88>
 8009360:	9a03      	ldr	r2, [sp, #12]
 8009362:	1d11      	adds	r1, r2, #4
 8009364:	6812      	ldr	r2, [r2, #0]
 8009366:	9103      	str	r1, [sp, #12]
 8009368:	2a00      	cmp	r2, #0
 800936a:	db01      	blt.n	8009370 <_vfiprintf_r+0x120>
 800936c:	9207      	str	r2, [sp, #28]
 800936e:	e004      	b.n	800937a <_vfiprintf_r+0x12a>
 8009370:	4252      	negs	r2, r2
 8009372:	f043 0302 	orr.w	r3, r3, #2
 8009376:	9207      	str	r2, [sp, #28]
 8009378:	9304      	str	r3, [sp, #16]
 800937a:	f898 3000 	ldrb.w	r3, [r8]
 800937e:	2b2e      	cmp	r3, #46	; 0x2e
 8009380:	d110      	bne.n	80093a4 <_vfiprintf_r+0x154>
 8009382:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009386:	2b2a      	cmp	r3, #42	; 0x2a
 8009388:	f108 0101 	add.w	r1, r8, #1
 800938c:	d137      	bne.n	80093fe <_vfiprintf_r+0x1ae>
 800938e:	9b03      	ldr	r3, [sp, #12]
 8009390:	1d1a      	adds	r2, r3, #4
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	9203      	str	r2, [sp, #12]
 8009396:	2b00      	cmp	r3, #0
 8009398:	bfb8      	it	lt
 800939a:	f04f 33ff 	movlt.w	r3, #4294967295
 800939e:	f108 0802 	add.w	r8, r8, #2
 80093a2:	9305      	str	r3, [sp, #20]
 80093a4:	4d31      	ldr	r5, [pc, #196]	; (800946c <_vfiprintf_r+0x21c>)
 80093a6:	f898 1000 	ldrb.w	r1, [r8]
 80093aa:	2203      	movs	r2, #3
 80093ac:	4628      	mov	r0, r5
 80093ae:	f7f6 ff1f 	bl	80001f0 <memchr>
 80093b2:	b140      	cbz	r0, 80093c6 <_vfiprintf_r+0x176>
 80093b4:	2340      	movs	r3, #64	; 0x40
 80093b6:	1b40      	subs	r0, r0, r5
 80093b8:	fa03 f000 	lsl.w	r0, r3, r0
 80093bc:	9b04      	ldr	r3, [sp, #16]
 80093be:	4303      	orrs	r3, r0
 80093c0:	9304      	str	r3, [sp, #16]
 80093c2:	f108 0801 	add.w	r8, r8, #1
 80093c6:	f898 1000 	ldrb.w	r1, [r8]
 80093ca:	4829      	ldr	r0, [pc, #164]	; (8009470 <_vfiprintf_r+0x220>)
 80093cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093d0:	2206      	movs	r2, #6
 80093d2:	f108 0701 	add.w	r7, r8, #1
 80093d6:	f7f6 ff0b 	bl	80001f0 <memchr>
 80093da:	2800      	cmp	r0, #0
 80093dc:	d034      	beq.n	8009448 <_vfiprintf_r+0x1f8>
 80093de:	4b25      	ldr	r3, [pc, #148]	; (8009474 <_vfiprintf_r+0x224>)
 80093e0:	bb03      	cbnz	r3, 8009424 <_vfiprintf_r+0x1d4>
 80093e2:	9b03      	ldr	r3, [sp, #12]
 80093e4:	3307      	adds	r3, #7
 80093e6:	f023 0307 	bic.w	r3, r3, #7
 80093ea:	3308      	adds	r3, #8
 80093ec:	9303      	str	r3, [sp, #12]
 80093ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f0:	444b      	add	r3, r9
 80093f2:	9309      	str	r3, [sp, #36]	; 0x24
 80093f4:	e74c      	b.n	8009290 <_vfiprintf_r+0x40>
 80093f6:	fb00 3202 	mla	r2, r0, r2, r3
 80093fa:	2101      	movs	r1, #1
 80093fc:	e786      	b.n	800930c <_vfiprintf_r+0xbc>
 80093fe:	2300      	movs	r3, #0
 8009400:	9305      	str	r3, [sp, #20]
 8009402:	4618      	mov	r0, r3
 8009404:	250a      	movs	r5, #10
 8009406:	4688      	mov	r8, r1
 8009408:	3101      	adds	r1, #1
 800940a:	f898 2000 	ldrb.w	r2, [r8]
 800940e:	3a30      	subs	r2, #48	; 0x30
 8009410:	2a09      	cmp	r2, #9
 8009412:	d903      	bls.n	800941c <_vfiprintf_r+0x1cc>
 8009414:	2b00      	cmp	r3, #0
 8009416:	d0c5      	beq.n	80093a4 <_vfiprintf_r+0x154>
 8009418:	9005      	str	r0, [sp, #20]
 800941a:	e7c3      	b.n	80093a4 <_vfiprintf_r+0x154>
 800941c:	fb05 2000 	mla	r0, r5, r0, r2
 8009420:	2301      	movs	r3, #1
 8009422:	e7f0      	b.n	8009406 <_vfiprintf_r+0x1b6>
 8009424:	ab03      	add	r3, sp, #12
 8009426:	9300      	str	r3, [sp, #0]
 8009428:	4622      	mov	r2, r4
 800942a:	4b13      	ldr	r3, [pc, #76]	; (8009478 <_vfiprintf_r+0x228>)
 800942c:	a904      	add	r1, sp, #16
 800942e:	4630      	mov	r0, r6
 8009430:	f3af 8000 	nop.w
 8009434:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009438:	4681      	mov	r9, r0
 800943a:	d1d8      	bne.n	80093ee <_vfiprintf_r+0x19e>
 800943c:	89a3      	ldrh	r3, [r4, #12]
 800943e:	065b      	lsls	r3, r3, #25
 8009440:	f53f af7d 	bmi.w	800933e <_vfiprintf_r+0xee>
 8009444:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009446:	e77c      	b.n	8009342 <_vfiprintf_r+0xf2>
 8009448:	ab03      	add	r3, sp, #12
 800944a:	9300      	str	r3, [sp, #0]
 800944c:	4622      	mov	r2, r4
 800944e:	4b0a      	ldr	r3, [pc, #40]	; (8009478 <_vfiprintf_r+0x228>)
 8009450:	a904      	add	r1, sp, #16
 8009452:	4630      	mov	r0, r6
 8009454:	f000 f888 	bl	8009568 <_printf_i>
 8009458:	e7ec      	b.n	8009434 <_vfiprintf_r+0x1e4>
 800945a:	bf00      	nop
 800945c:	080310dc 	.word	0x080310dc
 8009460:	0803111c 	.word	0x0803111c
 8009464:	080310fc 	.word	0x080310fc
 8009468:	080310bc 	.word	0x080310bc
 800946c:	08031122 	.word	0x08031122
 8009470:	08031126 	.word	0x08031126
 8009474:	00000000 	.word	0x00000000
 8009478:	0800922d 	.word	0x0800922d

0800947c <_printf_common>:
 800947c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009480:	4691      	mov	r9, r2
 8009482:	461f      	mov	r7, r3
 8009484:	688a      	ldr	r2, [r1, #8]
 8009486:	690b      	ldr	r3, [r1, #16]
 8009488:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800948c:	4293      	cmp	r3, r2
 800948e:	bfb8      	it	lt
 8009490:	4613      	movlt	r3, r2
 8009492:	f8c9 3000 	str.w	r3, [r9]
 8009496:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800949a:	4606      	mov	r6, r0
 800949c:	460c      	mov	r4, r1
 800949e:	b112      	cbz	r2, 80094a6 <_printf_common+0x2a>
 80094a0:	3301      	adds	r3, #1
 80094a2:	f8c9 3000 	str.w	r3, [r9]
 80094a6:	6823      	ldr	r3, [r4, #0]
 80094a8:	0699      	lsls	r1, r3, #26
 80094aa:	bf42      	ittt	mi
 80094ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80094b0:	3302      	addmi	r3, #2
 80094b2:	f8c9 3000 	strmi.w	r3, [r9]
 80094b6:	6825      	ldr	r5, [r4, #0]
 80094b8:	f015 0506 	ands.w	r5, r5, #6
 80094bc:	d107      	bne.n	80094ce <_printf_common+0x52>
 80094be:	f104 0a19 	add.w	sl, r4, #25
 80094c2:	68e3      	ldr	r3, [r4, #12]
 80094c4:	f8d9 2000 	ldr.w	r2, [r9]
 80094c8:	1a9b      	subs	r3, r3, r2
 80094ca:	429d      	cmp	r5, r3
 80094cc:	db29      	blt.n	8009522 <_printf_common+0xa6>
 80094ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80094d2:	6822      	ldr	r2, [r4, #0]
 80094d4:	3300      	adds	r3, #0
 80094d6:	bf18      	it	ne
 80094d8:	2301      	movne	r3, #1
 80094da:	0692      	lsls	r2, r2, #26
 80094dc:	d42e      	bmi.n	800953c <_printf_common+0xc0>
 80094de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094e2:	4639      	mov	r1, r7
 80094e4:	4630      	mov	r0, r6
 80094e6:	47c0      	blx	r8
 80094e8:	3001      	adds	r0, #1
 80094ea:	d021      	beq.n	8009530 <_printf_common+0xb4>
 80094ec:	6823      	ldr	r3, [r4, #0]
 80094ee:	68e5      	ldr	r5, [r4, #12]
 80094f0:	f8d9 2000 	ldr.w	r2, [r9]
 80094f4:	f003 0306 	and.w	r3, r3, #6
 80094f8:	2b04      	cmp	r3, #4
 80094fa:	bf08      	it	eq
 80094fc:	1aad      	subeq	r5, r5, r2
 80094fe:	68a3      	ldr	r3, [r4, #8]
 8009500:	6922      	ldr	r2, [r4, #16]
 8009502:	bf0c      	ite	eq
 8009504:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009508:	2500      	movne	r5, #0
 800950a:	4293      	cmp	r3, r2
 800950c:	bfc4      	itt	gt
 800950e:	1a9b      	subgt	r3, r3, r2
 8009510:	18ed      	addgt	r5, r5, r3
 8009512:	f04f 0900 	mov.w	r9, #0
 8009516:	341a      	adds	r4, #26
 8009518:	454d      	cmp	r5, r9
 800951a:	d11b      	bne.n	8009554 <_printf_common+0xd8>
 800951c:	2000      	movs	r0, #0
 800951e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009522:	2301      	movs	r3, #1
 8009524:	4652      	mov	r2, sl
 8009526:	4639      	mov	r1, r7
 8009528:	4630      	mov	r0, r6
 800952a:	47c0      	blx	r8
 800952c:	3001      	adds	r0, #1
 800952e:	d103      	bne.n	8009538 <_printf_common+0xbc>
 8009530:	f04f 30ff 	mov.w	r0, #4294967295
 8009534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009538:	3501      	adds	r5, #1
 800953a:	e7c2      	b.n	80094c2 <_printf_common+0x46>
 800953c:	18e1      	adds	r1, r4, r3
 800953e:	1c5a      	adds	r2, r3, #1
 8009540:	2030      	movs	r0, #48	; 0x30
 8009542:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009546:	4422      	add	r2, r4
 8009548:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800954c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009550:	3302      	adds	r3, #2
 8009552:	e7c4      	b.n	80094de <_printf_common+0x62>
 8009554:	2301      	movs	r3, #1
 8009556:	4622      	mov	r2, r4
 8009558:	4639      	mov	r1, r7
 800955a:	4630      	mov	r0, r6
 800955c:	47c0      	blx	r8
 800955e:	3001      	adds	r0, #1
 8009560:	d0e6      	beq.n	8009530 <_printf_common+0xb4>
 8009562:	f109 0901 	add.w	r9, r9, #1
 8009566:	e7d7      	b.n	8009518 <_printf_common+0x9c>

08009568 <_printf_i>:
 8009568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800956c:	4617      	mov	r7, r2
 800956e:	7e0a      	ldrb	r2, [r1, #24]
 8009570:	b085      	sub	sp, #20
 8009572:	2a6e      	cmp	r2, #110	; 0x6e
 8009574:	4698      	mov	r8, r3
 8009576:	4606      	mov	r6, r0
 8009578:	460c      	mov	r4, r1
 800957a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800957c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8009580:	f000 80bc 	beq.w	80096fc <_printf_i+0x194>
 8009584:	d81a      	bhi.n	80095bc <_printf_i+0x54>
 8009586:	2a63      	cmp	r2, #99	; 0x63
 8009588:	d02e      	beq.n	80095e8 <_printf_i+0x80>
 800958a:	d80a      	bhi.n	80095a2 <_printf_i+0x3a>
 800958c:	2a00      	cmp	r2, #0
 800958e:	f000 80c8 	beq.w	8009722 <_printf_i+0x1ba>
 8009592:	2a58      	cmp	r2, #88	; 0x58
 8009594:	f000 808a 	beq.w	80096ac <_printf_i+0x144>
 8009598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800959c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80095a0:	e02a      	b.n	80095f8 <_printf_i+0x90>
 80095a2:	2a64      	cmp	r2, #100	; 0x64
 80095a4:	d001      	beq.n	80095aa <_printf_i+0x42>
 80095a6:	2a69      	cmp	r2, #105	; 0x69
 80095a8:	d1f6      	bne.n	8009598 <_printf_i+0x30>
 80095aa:	6821      	ldr	r1, [r4, #0]
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	f011 0f80 	tst.w	r1, #128	; 0x80
 80095b2:	d023      	beq.n	80095fc <_printf_i+0x94>
 80095b4:	1d11      	adds	r1, r2, #4
 80095b6:	6019      	str	r1, [r3, #0]
 80095b8:	6813      	ldr	r3, [r2, #0]
 80095ba:	e027      	b.n	800960c <_printf_i+0xa4>
 80095bc:	2a73      	cmp	r2, #115	; 0x73
 80095be:	f000 80b4 	beq.w	800972a <_printf_i+0x1c2>
 80095c2:	d808      	bhi.n	80095d6 <_printf_i+0x6e>
 80095c4:	2a6f      	cmp	r2, #111	; 0x6f
 80095c6:	d02a      	beq.n	800961e <_printf_i+0xb6>
 80095c8:	2a70      	cmp	r2, #112	; 0x70
 80095ca:	d1e5      	bne.n	8009598 <_printf_i+0x30>
 80095cc:	680a      	ldr	r2, [r1, #0]
 80095ce:	f042 0220 	orr.w	r2, r2, #32
 80095d2:	600a      	str	r2, [r1, #0]
 80095d4:	e003      	b.n	80095de <_printf_i+0x76>
 80095d6:	2a75      	cmp	r2, #117	; 0x75
 80095d8:	d021      	beq.n	800961e <_printf_i+0xb6>
 80095da:	2a78      	cmp	r2, #120	; 0x78
 80095dc:	d1dc      	bne.n	8009598 <_printf_i+0x30>
 80095de:	2278      	movs	r2, #120	; 0x78
 80095e0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80095e4:	496e      	ldr	r1, [pc, #440]	; (80097a0 <_printf_i+0x238>)
 80095e6:	e064      	b.n	80096b2 <_printf_i+0x14a>
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80095ee:	1d11      	adds	r1, r2, #4
 80095f0:	6019      	str	r1, [r3, #0]
 80095f2:	6813      	ldr	r3, [r2, #0]
 80095f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80095f8:	2301      	movs	r3, #1
 80095fa:	e0a3      	b.n	8009744 <_printf_i+0x1dc>
 80095fc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8009600:	f102 0104 	add.w	r1, r2, #4
 8009604:	6019      	str	r1, [r3, #0]
 8009606:	d0d7      	beq.n	80095b8 <_printf_i+0x50>
 8009608:	f9b2 3000 	ldrsh.w	r3, [r2]
 800960c:	2b00      	cmp	r3, #0
 800960e:	da03      	bge.n	8009618 <_printf_i+0xb0>
 8009610:	222d      	movs	r2, #45	; 0x2d
 8009612:	425b      	negs	r3, r3
 8009614:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009618:	4962      	ldr	r1, [pc, #392]	; (80097a4 <_printf_i+0x23c>)
 800961a:	220a      	movs	r2, #10
 800961c:	e017      	b.n	800964e <_printf_i+0xe6>
 800961e:	6820      	ldr	r0, [r4, #0]
 8009620:	6819      	ldr	r1, [r3, #0]
 8009622:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009626:	d003      	beq.n	8009630 <_printf_i+0xc8>
 8009628:	1d08      	adds	r0, r1, #4
 800962a:	6018      	str	r0, [r3, #0]
 800962c:	680b      	ldr	r3, [r1, #0]
 800962e:	e006      	b.n	800963e <_printf_i+0xd6>
 8009630:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009634:	f101 0004 	add.w	r0, r1, #4
 8009638:	6018      	str	r0, [r3, #0]
 800963a:	d0f7      	beq.n	800962c <_printf_i+0xc4>
 800963c:	880b      	ldrh	r3, [r1, #0]
 800963e:	4959      	ldr	r1, [pc, #356]	; (80097a4 <_printf_i+0x23c>)
 8009640:	2a6f      	cmp	r2, #111	; 0x6f
 8009642:	bf14      	ite	ne
 8009644:	220a      	movne	r2, #10
 8009646:	2208      	moveq	r2, #8
 8009648:	2000      	movs	r0, #0
 800964a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800964e:	6865      	ldr	r5, [r4, #4]
 8009650:	60a5      	str	r5, [r4, #8]
 8009652:	2d00      	cmp	r5, #0
 8009654:	f2c0 809c 	blt.w	8009790 <_printf_i+0x228>
 8009658:	6820      	ldr	r0, [r4, #0]
 800965a:	f020 0004 	bic.w	r0, r0, #4
 800965e:	6020      	str	r0, [r4, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d13f      	bne.n	80096e4 <_printf_i+0x17c>
 8009664:	2d00      	cmp	r5, #0
 8009666:	f040 8095 	bne.w	8009794 <_printf_i+0x22c>
 800966a:	4675      	mov	r5, lr
 800966c:	2a08      	cmp	r2, #8
 800966e:	d10b      	bne.n	8009688 <_printf_i+0x120>
 8009670:	6823      	ldr	r3, [r4, #0]
 8009672:	07da      	lsls	r2, r3, #31
 8009674:	d508      	bpl.n	8009688 <_printf_i+0x120>
 8009676:	6923      	ldr	r3, [r4, #16]
 8009678:	6862      	ldr	r2, [r4, #4]
 800967a:	429a      	cmp	r2, r3
 800967c:	bfde      	ittt	le
 800967e:	2330      	movle	r3, #48	; 0x30
 8009680:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009684:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009688:	ebae 0305 	sub.w	r3, lr, r5
 800968c:	6123      	str	r3, [r4, #16]
 800968e:	f8cd 8000 	str.w	r8, [sp]
 8009692:	463b      	mov	r3, r7
 8009694:	aa03      	add	r2, sp, #12
 8009696:	4621      	mov	r1, r4
 8009698:	4630      	mov	r0, r6
 800969a:	f7ff feef 	bl	800947c <_printf_common>
 800969e:	3001      	adds	r0, #1
 80096a0:	d155      	bne.n	800974e <_printf_i+0x1e6>
 80096a2:	f04f 30ff 	mov.w	r0, #4294967295
 80096a6:	b005      	add	sp, #20
 80096a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096ac:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80096b0:	493c      	ldr	r1, [pc, #240]	; (80097a4 <_printf_i+0x23c>)
 80096b2:	6822      	ldr	r2, [r4, #0]
 80096b4:	6818      	ldr	r0, [r3, #0]
 80096b6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80096ba:	f100 0504 	add.w	r5, r0, #4
 80096be:	601d      	str	r5, [r3, #0]
 80096c0:	d001      	beq.n	80096c6 <_printf_i+0x15e>
 80096c2:	6803      	ldr	r3, [r0, #0]
 80096c4:	e002      	b.n	80096cc <_printf_i+0x164>
 80096c6:	0655      	lsls	r5, r2, #25
 80096c8:	d5fb      	bpl.n	80096c2 <_printf_i+0x15a>
 80096ca:	8803      	ldrh	r3, [r0, #0]
 80096cc:	07d0      	lsls	r0, r2, #31
 80096ce:	bf44      	itt	mi
 80096d0:	f042 0220 	orrmi.w	r2, r2, #32
 80096d4:	6022      	strmi	r2, [r4, #0]
 80096d6:	b91b      	cbnz	r3, 80096e0 <_printf_i+0x178>
 80096d8:	6822      	ldr	r2, [r4, #0]
 80096da:	f022 0220 	bic.w	r2, r2, #32
 80096de:	6022      	str	r2, [r4, #0]
 80096e0:	2210      	movs	r2, #16
 80096e2:	e7b1      	b.n	8009648 <_printf_i+0xe0>
 80096e4:	4675      	mov	r5, lr
 80096e6:	fbb3 f0f2 	udiv	r0, r3, r2
 80096ea:	fb02 3310 	mls	r3, r2, r0, r3
 80096ee:	5ccb      	ldrb	r3, [r1, r3]
 80096f0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80096f4:	4603      	mov	r3, r0
 80096f6:	2800      	cmp	r0, #0
 80096f8:	d1f5      	bne.n	80096e6 <_printf_i+0x17e>
 80096fa:	e7b7      	b.n	800966c <_printf_i+0x104>
 80096fc:	6808      	ldr	r0, [r1, #0]
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	6949      	ldr	r1, [r1, #20]
 8009702:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009706:	d004      	beq.n	8009712 <_printf_i+0x1aa>
 8009708:	1d10      	adds	r0, r2, #4
 800970a:	6018      	str	r0, [r3, #0]
 800970c:	6813      	ldr	r3, [r2, #0]
 800970e:	6019      	str	r1, [r3, #0]
 8009710:	e007      	b.n	8009722 <_printf_i+0x1ba>
 8009712:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009716:	f102 0004 	add.w	r0, r2, #4
 800971a:	6018      	str	r0, [r3, #0]
 800971c:	6813      	ldr	r3, [r2, #0]
 800971e:	d0f6      	beq.n	800970e <_printf_i+0x1a6>
 8009720:	8019      	strh	r1, [r3, #0]
 8009722:	2300      	movs	r3, #0
 8009724:	6123      	str	r3, [r4, #16]
 8009726:	4675      	mov	r5, lr
 8009728:	e7b1      	b.n	800968e <_printf_i+0x126>
 800972a:	681a      	ldr	r2, [r3, #0]
 800972c:	1d11      	adds	r1, r2, #4
 800972e:	6019      	str	r1, [r3, #0]
 8009730:	6815      	ldr	r5, [r2, #0]
 8009732:	6862      	ldr	r2, [r4, #4]
 8009734:	2100      	movs	r1, #0
 8009736:	4628      	mov	r0, r5
 8009738:	f7f6 fd5a 	bl	80001f0 <memchr>
 800973c:	b108      	cbz	r0, 8009742 <_printf_i+0x1da>
 800973e:	1b40      	subs	r0, r0, r5
 8009740:	6060      	str	r0, [r4, #4]
 8009742:	6863      	ldr	r3, [r4, #4]
 8009744:	6123      	str	r3, [r4, #16]
 8009746:	2300      	movs	r3, #0
 8009748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800974c:	e79f      	b.n	800968e <_printf_i+0x126>
 800974e:	6923      	ldr	r3, [r4, #16]
 8009750:	462a      	mov	r2, r5
 8009752:	4639      	mov	r1, r7
 8009754:	4630      	mov	r0, r6
 8009756:	47c0      	blx	r8
 8009758:	3001      	adds	r0, #1
 800975a:	d0a2      	beq.n	80096a2 <_printf_i+0x13a>
 800975c:	6823      	ldr	r3, [r4, #0]
 800975e:	079b      	lsls	r3, r3, #30
 8009760:	d507      	bpl.n	8009772 <_printf_i+0x20a>
 8009762:	2500      	movs	r5, #0
 8009764:	f104 0919 	add.w	r9, r4, #25
 8009768:	68e3      	ldr	r3, [r4, #12]
 800976a:	9a03      	ldr	r2, [sp, #12]
 800976c:	1a9b      	subs	r3, r3, r2
 800976e:	429d      	cmp	r5, r3
 8009770:	db05      	blt.n	800977e <_printf_i+0x216>
 8009772:	68e0      	ldr	r0, [r4, #12]
 8009774:	9b03      	ldr	r3, [sp, #12]
 8009776:	4298      	cmp	r0, r3
 8009778:	bfb8      	it	lt
 800977a:	4618      	movlt	r0, r3
 800977c:	e793      	b.n	80096a6 <_printf_i+0x13e>
 800977e:	2301      	movs	r3, #1
 8009780:	464a      	mov	r2, r9
 8009782:	4639      	mov	r1, r7
 8009784:	4630      	mov	r0, r6
 8009786:	47c0      	blx	r8
 8009788:	3001      	adds	r0, #1
 800978a:	d08a      	beq.n	80096a2 <_printf_i+0x13a>
 800978c:	3501      	adds	r5, #1
 800978e:	e7eb      	b.n	8009768 <_printf_i+0x200>
 8009790:	2b00      	cmp	r3, #0
 8009792:	d1a7      	bne.n	80096e4 <_printf_i+0x17c>
 8009794:	780b      	ldrb	r3, [r1, #0]
 8009796:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800979a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800979e:	e765      	b.n	800966c <_printf_i+0x104>
 80097a0:	0803113e 	.word	0x0803113e
 80097a4:	0803112d 	.word	0x0803112d

080097a8 <_sbrk_r>:
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	4c06      	ldr	r4, [pc, #24]	; (80097c4 <_sbrk_r+0x1c>)
 80097ac:	2300      	movs	r3, #0
 80097ae:	4605      	mov	r5, r0
 80097b0:	4608      	mov	r0, r1
 80097b2:	6023      	str	r3, [r4, #0]
 80097b4:	f7ff f97a 	bl	8008aac <_sbrk>
 80097b8:	1c43      	adds	r3, r0, #1
 80097ba:	d102      	bne.n	80097c2 <_sbrk_r+0x1a>
 80097bc:	6823      	ldr	r3, [r4, #0]
 80097be:	b103      	cbz	r3, 80097c2 <_sbrk_r+0x1a>
 80097c0:	602b      	str	r3, [r5, #0]
 80097c2:	bd38      	pop	{r3, r4, r5, pc}
 80097c4:	20000674 	.word	0x20000674

080097c8 <__sread>:
 80097c8:	b510      	push	{r4, lr}
 80097ca:	460c      	mov	r4, r1
 80097cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097d0:	f000 fa98 	bl	8009d04 <_read_r>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	bfab      	itete	ge
 80097d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097da:	89a3      	ldrhlt	r3, [r4, #12]
 80097dc:	181b      	addge	r3, r3, r0
 80097de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097e2:	bfac      	ite	ge
 80097e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80097e6:	81a3      	strhlt	r3, [r4, #12]
 80097e8:	bd10      	pop	{r4, pc}

080097ea <__swrite>:
 80097ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ee:	461f      	mov	r7, r3
 80097f0:	898b      	ldrh	r3, [r1, #12]
 80097f2:	05db      	lsls	r3, r3, #23
 80097f4:	4605      	mov	r5, r0
 80097f6:	460c      	mov	r4, r1
 80097f8:	4616      	mov	r6, r2
 80097fa:	d505      	bpl.n	8009808 <__swrite+0x1e>
 80097fc:	2302      	movs	r3, #2
 80097fe:	2200      	movs	r2, #0
 8009800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009804:	f000 f9b8 	bl	8009b78 <_lseek_r>
 8009808:	89a3      	ldrh	r3, [r4, #12]
 800980a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800980e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009812:	81a3      	strh	r3, [r4, #12]
 8009814:	4632      	mov	r2, r6
 8009816:	463b      	mov	r3, r7
 8009818:	4628      	mov	r0, r5
 800981a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800981e:	f000 b869 	b.w	80098f4 <_write_r>

08009822 <__sseek>:
 8009822:	b510      	push	{r4, lr}
 8009824:	460c      	mov	r4, r1
 8009826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800982a:	f000 f9a5 	bl	8009b78 <_lseek_r>
 800982e:	1c43      	adds	r3, r0, #1
 8009830:	89a3      	ldrh	r3, [r4, #12]
 8009832:	bf15      	itete	ne
 8009834:	6560      	strne	r0, [r4, #84]	; 0x54
 8009836:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800983a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800983e:	81a3      	strheq	r3, [r4, #12]
 8009840:	bf18      	it	ne
 8009842:	81a3      	strhne	r3, [r4, #12]
 8009844:	bd10      	pop	{r4, pc}

08009846 <__sclose>:
 8009846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800984a:	f000 b8d3 	b.w	80099f4 <_close_r>
	...

08009850 <__swbuf_r>:
 8009850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009852:	460e      	mov	r6, r1
 8009854:	4614      	mov	r4, r2
 8009856:	4605      	mov	r5, r0
 8009858:	b118      	cbz	r0, 8009862 <__swbuf_r+0x12>
 800985a:	6983      	ldr	r3, [r0, #24]
 800985c:	b90b      	cbnz	r3, 8009862 <__swbuf_r+0x12>
 800985e:	f7ff fbe5 	bl	800902c <__sinit>
 8009862:	4b21      	ldr	r3, [pc, #132]	; (80098e8 <__swbuf_r+0x98>)
 8009864:	429c      	cmp	r4, r3
 8009866:	d12a      	bne.n	80098be <__swbuf_r+0x6e>
 8009868:	686c      	ldr	r4, [r5, #4]
 800986a:	69a3      	ldr	r3, [r4, #24]
 800986c:	60a3      	str	r3, [r4, #8]
 800986e:	89a3      	ldrh	r3, [r4, #12]
 8009870:	071a      	lsls	r2, r3, #28
 8009872:	d52e      	bpl.n	80098d2 <__swbuf_r+0x82>
 8009874:	6923      	ldr	r3, [r4, #16]
 8009876:	b363      	cbz	r3, 80098d2 <__swbuf_r+0x82>
 8009878:	6923      	ldr	r3, [r4, #16]
 800987a:	6820      	ldr	r0, [r4, #0]
 800987c:	1ac0      	subs	r0, r0, r3
 800987e:	6963      	ldr	r3, [r4, #20]
 8009880:	b2f6      	uxtb	r6, r6
 8009882:	4298      	cmp	r0, r3
 8009884:	4637      	mov	r7, r6
 8009886:	db04      	blt.n	8009892 <__swbuf_r+0x42>
 8009888:	4621      	mov	r1, r4
 800988a:	4628      	mov	r0, r5
 800988c:	f000 f94a 	bl	8009b24 <_fflush_r>
 8009890:	bb28      	cbnz	r0, 80098de <__swbuf_r+0x8e>
 8009892:	68a3      	ldr	r3, [r4, #8]
 8009894:	3b01      	subs	r3, #1
 8009896:	60a3      	str	r3, [r4, #8]
 8009898:	6823      	ldr	r3, [r4, #0]
 800989a:	1c5a      	adds	r2, r3, #1
 800989c:	6022      	str	r2, [r4, #0]
 800989e:	701e      	strb	r6, [r3, #0]
 80098a0:	6963      	ldr	r3, [r4, #20]
 80098a2:	3001      	adds	r0, #1
 80098a4:	4298      	cmp	r0, r3
 80098a6:	d004      	beq.n	80098b2 <__swbuf_r+0x62>
 80098a8:	89a3      	ldrh	r3, [r4, #12]
 80098aa:	07db      	lsls	r3, r3, #31
 80098ac:	d519      	bpl.n	80098e2 <__swbuf_r+0x92>
 80098ae:	2e0a      	cmp	r6, #10
 80098b0:	d117      	bne.n	80098e2 <__swbuf_r+0x92>
 80098b2:	4621      	mov	r1, r4
 80098b4:	4628      	mov	r0, r5
 80098b6:	f000 f935 	bl	8009b24 <_fflush_r>
 80098ba:	b190      	cbz	r0, 80098e2 <__swbuf_r+0x92>
 80098bc:	e00f      	b.n	80098de <__swbuf_r+0x8e>
 80098be:	4b0b      	ldr	r3, [pc, #44]	; (80098ec <__swbuf_r+0x9c>)
 80098c0:	429c      	cmp	r4, r3
 80098c2:	d101      	bne.n	80098c8 <__swbuf_r+0x78>
 80098c4:	68ac      	ldr	r4, [r5, #8]
 80098c6:	e7d0      	b.n	800986a <__swbuf_r+0x1a>
 80098c8:	4b09      	ldr	r3, [pc, #36]	; (80098f0 <__swbuf_r+0xa0>)
 80098ca:	429c      	cmp	r4, r3
 80098cc:	bf08      	it	eq
 80098ce:	68ec      	ldreq	r4, [r5, #12]
 80098d0:	e7cb      	b.n	800986a <__swbuf_r+0x1a>
 80098d2:	4621      	mov	r1, r4
 80098d4:	4628      	mov	r0, r5
 80098d6:	f000 f81f 	bl	8009918 <__swsetup_r>
 80098da:	2800      	cmp	r0, #0
 80098dc:	d0cc      	beq.n	8009878 <__swbuf_r+0x28>
 80098de:	f04f 37ff 	mov.w	r7, #4294967295
 80098e2:	4638      	mov	r0, r7
 80098e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098e6:	bf00      	nop
 80098e8:	080310dc 	.word	0x080310dc
 80098ec:	080310fc 	.word	0x080310fc
 80098f0:	080310bc 	.word	0x080310bc

080098f4 <_write_r>:
 80098f4:	b538      	push	{r3, r4, r5, lr}
 80098f6:	4c07      	ldr	r4, [pc, #28]	; (8009914 <_write_r+0x20>)
 80098f8:	4605      	mov	r5, r0
 80098fa:	4608      	mov	r0, r1
 80098fc:	4611      	mov	r1, r2
 80098fe:	2200      	movs	r2, #0
 8009900:	6022      	str	r2, [r4, #0]
 8009902:	461a      	mov	r2, r3
 8009904:	f7ff f8b5 	bl	8008a72 <_write>
 8009908:	1c43      	adds	r3, r0, #1
 800990a:	d102      	bne.n	8009912 <_write_r+0x1e>
 800990c:	6823      	ldr	r3, [r4, #0]
 800990e:	b103      	cbz	r3, 8009912 <_write_r+0x1e>
 8009910:	602b      	str	r3, [r5, #0]
 8009912:	bd38      	pop	{r3, r4, r5, pc}
 8009914:	20000674 	.word	0x20000674

08009918 <__swsetup_r>:
 8009918:	4b32      	ldr	r3, [pc, #200]	; (80099e4 <__swsetup_r+0xcc>)
 800991a:	b570      	push	{r4, r5, r6, lr}
 800991c:	681d      	ldr	r5, [r3, #0]
 800991e:	4606      	mov	r6, r0
 8009920:	460c      	mov	r4, r1
 8009922:	b125      	cbz	r5, 800992e <__swsetup_r+0x16>
 8009924:	69ab      	ldr	r3, [r5, #24]
 8009926:	b913      	cbnz	r3, 800992e <__swsetup_r+0x16>
 8009928:	4628      	mov	r0, r5
 800992a:	f7ff fb7f 	bl	800902c <__sinit>
 800992e:	4b2e      	ldr	r3, [pc, #184]	; (80099e8 <__swsetup_r+0xd0>)
 8009930:	429c      	cmp	r4, r3
 8009932:	d10f      	bne.n	8009954 <__swsetup_r+0x3c>
 8009934:	686c      	ldr	r4, [r5, #4]
 8009936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800993a:	b29a      	uxth	r2, r3
 800993c:	0715      	lsls	r5, r2, #28
 800993e:	d42c      	bmi.n	800999a <__swsetup_r+0x82>
 8009940:	06d0      	lsls	r0, r2, #27
 8009942:	d411      	bmi.n	8009968 <__swsetup_r+0x50>
 8009944:	2209      	movs	r2, #9
 8009946:	6032      	str	r2, [r6, #0]
 8009948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800994c:	81a3      	strh	r3, [r4, #12]
 800994e:	f04f 30ff 	mov.w	r0, #4294967295
 8009952:	bd70      	pop	{r4, r5, r6, pc}
 8009954:	4b25      	ldr	r3, [pc, #148]	; (80099ec <__swsetup_r+0xd4>)
 8009956:	429c      	cmp	r4, r3
 8009958:	d101      	bne.n	800995e <__swsetup_r+0x46>
 800995a:	68ac      	ldr	r4, [r5, #8]
 800995c:	e7eb      	b.n	8009936 <__swsetup_r+0x1e>
 800995e:	4b24      	ldr	r3, [pc, #144]	; (80099f0 <__swsetup_r+0xd8>)
 8009960:	429c      	cmp	r4, r3
 8009962:	bf08      	it	eq
 8009964:	68ec      	ldreq	r4, [r5, #12]
 8009966:	e7e6      	b.n	8009936 <__swsetup_r+0x1e>
 8009968:	0751      	lsls	r1, r2, #29
 800996a:	d512      	bpl.n	8009992 <__swsetup_r+0x7a>
 800996c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800996e:	b141      	cbz	r1, 8009982 <__swsetup_r+0x6a>
 8009970:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009974:	4299      	cmp	r1, r3
 8009976:	d002      	beq.n	800997e <__swsetup_r+0x66>
 8009978:	4630      	mov	r0, r6
 800997a:	f000 f975 	bl	8009c68 <_free_r>
 800997e:	2300      	movs	r3, #0
 8009980:	6363      	str	r3, [r4, #52]	; 0x34
 8009982:	89a3      	ldrh	r3, [r4, #12]
 8009984:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009988:	81a3      	strh	r3, [r4, #12]
 800998a:	2300      	movs	r3, #0
 800998c:	6063      	str	r3, [r4, #4]
 800998e:	6923      	ldr	r3, [r4, #16]
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	89a3      	ldrh	r3, [r4, #12]
 8009994:	f043 0308 	orr.w	r3, r3, #8
 8009998:	81a3      	strh	r3, [r4, #12]
 800999a:	6923      	ldr	r3, [r4, #16]
 800999c:	b94b      	cbnz	r3, 80099b2 <__swsetup_r+0x9a>
 800999e:	89a3      	ldrh	r3, [r4, #12]
 80099a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80099a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099a8:	d003      	beq.n	80099b2 <__swsetup_r+0x9a>
 80099aa:	4621      	mov	r1, r4
 80099ac:	4630      	mov	r0, r6
 80099ae:	f000 f919 	bl	8009be4 <__smakebuf_r>
 80099b2:	89a2      	ldrh	r2, [r4, #12]
 80099b4:	f012 0301 	ands.w	r3, r2, #1
 80099b8:	d00c      	beq.n	80099d4 <__swsetup_r+0xbc>
 80099ba:	2300      	movs	r3, #0
 80099bc:	60a3      	str	r3, [r4, #8]
 80099be:	6963      	ldr	r3, [r4, #20]
 80099c0:	425b      	negs	r3, r3
 80099c2:	61a3      	str	r3, [r4, #24]
 80099c4:	6923      	ldr	r3, [r4, #16]
 80099c6:	b953      	cbnz	r3, 80099de <__swsetup_r+0xc6>
 80099c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099cc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80099d0:	d1ba      	bne.n	8009948 <__swsetup_r+0x30>
 80099d2:	bd70      	pop	{r4, r5, r6, pc}
 80099d4:	0792      	lsls	r2, r2, #30
 80099d6:	bf58      	it	pl
 80099d8:	6963      	ldrpl	r3, [r4, #20]
 80099da:	60a3      	str	r3, [r4, #8]
 80099dc:	e7f2      	b.n	80099c4 <__swsetup_r+0xac>
 80099de:	2000      	movs	r0, #0
 80099e0:	e7f7      	b.n	80099d2 <__swsetup_r+0xba>
 80099e2:	bf00      	nop
 80099e4:	2000004c 	.word	0x2000004c
 80099e8:	080310dc 	.word	0x080310dc
 80099ec:	080310fc 	.word	0x080310fc
 80099f0:	080310bc 	.word	0x080310bc

080099f4 <_close_r>:
 80099f4:	b538      	push	{r3, r4, r5, lr}
 80099f6:	4c06      	ldr	r4, [pc, #24]	; (8009a10 <_close_r+0x1c>)
 80099f8:	2300      	movs	r3, #0
 80099fa:	4605      	mov	r5, r0
 80099fc:	4608      	mov	r0, r1
 80099fe:	6023      	str	r3, [r4, #0]
 8009a00:	f7ff f880 	bl	8008b04 <_close>
 8009a04:	1c43      	adds	r3, r0, #1
 8009a06:	d102      	bne.n	8009a0e <_close_r+0x1a>
 8009a08:	6823      	ldr	r3, [r4, #0]
 8009a0a:	b103      	cbz	r3, 8009a0e <_close_r+0x1a>
 8009a0c:	602b      	str	r3, [r5, #0]
 8009a0e:	bd38      	pop	{r3, r4, r5, pc}
 8009a10:	20000674 	.word	0x20000674

08009a14 <__sflush_r>:
 8009a14:	898a      	ldrh	r2, [r1, #12]
 8009a16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a1a:	4605      	mov	r5, r0
 8009a1c:	0710      	lsls	r0, r2, #28
 8009a1e:	460c      	mov	r4, r1
 8009a20:	d45a      	bmi.n	8009ad8 <__sflush_r+0xc4>
 8009a22:	684b      	ldr	r3, [r1, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	dc05      	bgt.n	8009a34 <__sflush_r+0x20>
 8009a28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	dc02      	bgt.n	8009a34 <__sflush_r+0x20>
 8009a2e:	2000      	movs	r0, #0
 8009a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009a36:	2e00      	cmp	r6, #0
 8009a38:	d0f9      	beq.n	8009a2e <__sflush_r+0x1a>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009a40:	682f      	ldr	r7, [r5, #0]
 8009a42:	602b      	str	r3, [r5, #0]
 8009a44:	d033      	beq.n	8009aae <__sflush_r+0x9a>
 8009a46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009a48:	89a3      	ldrh	r3, [r4, #12]
 8009a4a:	075a      	lsls	r2, r3, #29
 8009a4c:	d505      	bpl.n	8009a5a <__sflush_r+0x46>
 8009a4e:	6863      	ldr	r3, [r4, #4]
 8009a50:	1ac0      	subs	r0, r0, r3
 8009a52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009a54:	b10b      	cbz	r3, 8009a5a <__sflush_r+0x46>
 8009a56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a58:	1ac0      	subs	r0, r0, r3
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	4602      	mov	r2, r0
 8009a5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009a60:	6a21      	ldr	r1, [r4, #32]
 8009a62:	4628      	mov	r0, r5
 8009a64:	47b0      	blx	r6
 8009a66:	1c43      	adds	r3, r0, #1
 8009a68:	89a3      	ldrh	r3, [r4, #12]
 8009a6a:	d106      	bne.n	8009a7a <__sflush_r+0x66>
 8009a6c:	6829      	ldr	r1, [r5, #0]
 8009a6e:	291d      	cmp	r1, #29
 8009a70:	d84b      	bhi.n	8009b0a <__sflush_r+0xf6>
 8009a72:	4a2b      	ldr	r2, [pc, #172]	; (8009b20 <__sflush_r+0x10c>)
 8009a74:	40ca      	lsrs	r2, r1
 8009a76:	07d6      	lsls	r6, r2, #31
 8009a78:	d547      	bpl.n	8009b0a <__sflush_r+0xf6>
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	6062      	str	r2, [r4, #4]
 8009a7e:	04d9      	lsls	r1, r3, #19
 8009a80:	6922      	ldr	r2, [r4, #16]
 8009a82:	6022      	str	r2, [r4, #0]
 8009a84:	d504      	bpl.n	8009a90 <__sflush_r+0x7c>
 8009a86:	1c42      	adds	r2, r0, #1
 8009a88:	d101      	bne.n	8009a8e <__sflush_r+0x7a>
 8009a8a:	682b      	ldr	r3, [r5, #0]
 8009a8c:	b903      	cbnz	r3, 8009a90 <__sflush_r+0x7c>
 8009a8e:	6560      	str	r0, [r4, #84]	; 0x54
 8009a90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a92:	602f      	str	r7, [r5, #0]
 8009a94:	2900      	cmp	r1, #0
 8009a96:	d0ca      	beq.n	8009a2e <__sflush_r+0x1a>
 8009a98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a9c:	4299      	cmp	r1, r3
 8009a9e:	d002      	beq.n	8009aa6 <__sflush_r+0x92>
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	f000 f8e1 	bl	8009c68 <_free_r>
 8009aa6:	2000      	movs	r0, #0
 8009aa8:	6360      	str	r0, [r4, #52]	; 0x34
 8009aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009aae:	6a21      	ldr	r1, [r4, #32]
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	47b0      	blx	r6
 8009ab6:	1c41      	adds	r1, r0, #1
 8009ab8:	d1c6      	bne.n	8009a48 <__sflush_r+0x34>
 8009aba:	682b      	ldr	r3, [r5, #0]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d0c3      	beq.n	8009a48 <__sflush_r+0x34>
 8009ac0:	2b1d      	cmp	r3, #29
 8009ac2:	d001      	beq.n	8009ac8 <__sflush_r+0xb4>
 8009ac4:	2b16      	cmp	r3, #22
 8009ac6:	d101      	bne.n	8009acc <__sflush_r+0xb8>
 8009ac8:	602f      	str	r7, [r5, #0]
 8009aca:	e7b0      	b.n	8009a2e <__sflush_r+0x1a>
 8009acc:	89a3      	ldrh	r3, [r4, #12]
 8009ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ad2:	81a3      	strh	r3, [r4, #12]
 8009ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ad8:	690f      	ldr	r7, [r1, #16]
 8009ada:	2f00      	cmp	r7, #0
 8009adc:	d0a7      	beq.n	8009a2e <__sflush_r+0x1a>
 8009ade:	0793      	lsls	r3, r2, #30
 8009ae0:	680e      	ldr	r6, [r1, #0]
 8009ae2:	bf08      	it	eq
 8009ae4:	694b      	ldreq	r3, [r1, #20]
 8009ae6:	600f      	str	r7, [r1, #0]
 8009ae8:	bf18      	it	ne
 8009aea:	2300      	movne	r3, #0
 8009aec:	eba6 0807 	sub.w	r8, r6, r7
 8009af0:	608b      	str	r3, [r1, #8]
 8009af2:	f1b8 0f00 	cmp.w	r8, #0
 8009af6:	dd9a      	ble.n	8009a2e <__sflush_r+0x1a>
 8009af8:	4643      	mov	r3, r8
 8009afa:	463a      	mov	r2, r7
 8009afc:	6a21      	ldr	r1, [r4, #32]
 8009afe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009b00:	4628      	mov	r0, r5
 8009b02:	47b0      	blx	r6
 8009b04:	2800      	cmp	r0, #0
 8009b06:	dc07      	bgt.n	8009b18 <__sflush_r+0x104>
 8009b08:	89a3      	ldrh	r3, [r4, #12]
 8009b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b0e:	81a3      	strh	r3, [r4, #12]
 8009b10:	f04f 30ff 	mov.w	r0, #4294967295
 8009b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b18:	4407      	add	r7, r0
 8009b1a:	eba8 0800 	sub.w	r8, r8, r0
 8009b1e:	e7e8      	b.n	8009af2 <__sflush_r+0xde>
 8009b20:	20400001 	.word	0x20400001

08009b24 <_fflush_r>:
 8009b24:	b538      	push	{r3, r4, r5, lr}
 8009b26:	690b      	ldr	r3, [r1, #16]
 8009b28:	4605      	mov	r5, r0
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	b1db      	cbz	r3, 8009b66 <_fflush_r+0x42>
 8009b2e:	b118      	cbz	r0, 8009b38 <_fflush_r+0x14>
 8009b30:	6983      	ldr	r3, [r0, #24]
 8009b32:	b90b      	cbnz	r3, 8009b38 <_fflush_r+0x14>
 8009b34:	f7ff fa7a 	bl	800902c <__sinit>
 8009b38:	4b0c      	ldr	r3, [pc, #48]	; (8009b6c <_fflush_r+0x48>)
 8009b3a:	429c      	cmp	r4, r3
 8009b3c:	d109      	bne.n	8009b52 <_fflush_r+0x2e>
 8009b3e:	686c      	ldr	r4, [r5, #4]
 8009b40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b44:	b17b      	cbz	r3, 8009b66 <_fflush_r+0x42>
 8009b46:	4621      	mov	r1, r4
 8009b48:	4628      	mov	r0, r5
 8009b4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b4e:	f7ff bf61 	b.w	8009a14 <__sflush_r>
 8009b52:	4b07      	ldr	r3, [pc, #28]	; (8009b70 <_fflush_r+0x4c>)
 8009b54:	429c      	cmp	r4, r3
 8009b56:	d101      	bne.n	8009b5c <_fflush_r+0x38>
 8009b58:	68ac      	ldr	r4, [r5, #8]
 8009b5a:	e7f1      	b.n	8009b40 <_fflush_r+0x1c>
 8009b5c:	4b05      	ldr	r3, [pc, #20]	; (8009b74 <_fflush_r+0x50>)
 8009b5e:	429c      	cmp	r4, r3
 8009b60:	bf08      	it	eq
 8009b62:	68ec      	ldreq	r4, [r5, #12]
 8009b64:	e7ec      	b.n	8009b40 <_fflush_r+0x1c>
 8009b66:	2000      	movs	r0, #0
 8009b68:	bd38      	pop	{r3, r4, r5, pc}
 8009b6a:	bf00      	nop
 8009b6c:	080310dc 	.word	0x080310dc
 8009b70:	080310fc 	.word	0x080310fc
 8009b74:	080310bc 	.word	0x080310bc

08009b78 <_lseek_r>:
 8009b78:	b538      	push	{r3, r4, r5, lr}
 8009b7a:	4c07      	ldr	r4, [pc, #28]	; (8009b98 <_lseek_r+0x20>)
 8009b7c:	4605      	mov	r5, r0
 8009b7e:	4608      	mov	r0, r1
 8009b80:	4611      	mov	r1, r2
 8009b82:	2200      	movs	r2, #0
 8009b84:	6022      	str	r2, [r4, #0]
 8009b86:	461a      	mov	r2, r3
 8009b88:	f7fe ffe3 	bl	8008b52 <_lseek>
 8009b8c:	1c43      	adds	r3, r0, #1
 8009b8e:	d102      	bne.n	8009b96 <_lseek_r+0x1e>
 8009b90:	6823      	ldr	r3, [r4, #0]
 8009b92:	b103      	cbz	r3, 8009b96 <_lseek_r+0x1e>
 8009b94:	602b      	str	r3, [r5, #0]
 8009b96:	bd38      	pop	{r3, r4, r5, pc}
 8009b98:	20000674 	.word	0x20000674

08009b9c <__swhatbuf_r>:
 8009b9c:	b570      	push	{r4, r5, r6, lr}
 8009b9e:	460e      	mov	r6, r1
 8009ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ba4:	2900      	cmp	r1, #0
 8009ba6:	b090      	sub	sp, #64	; 0x40
 8009ba8:	4614      	mov	r4, r2
 8009baa:	461d      	mov	r5, r3
 8009bac:	da07      	bge.n	8009bbe <__swhatbuf_r+0x22>
 8009bae:	2300      	movs	r3, #0
 8009bb0:	602b      	str	r3, [r5, #0]
 8009bb2:	89b3      	ldrh	r3, [r6, #12]
 8009bb4:	061a      	lsls	r2, r3, #24
 8009bb6:	d410      	bmi.n	8009bda <__swhatbuf_r+0x3e>
 8009bb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bbc:	e00e      	b.n	8009bdc <__swhatbuf_r+0x40>
 8009bbe:	aa01      	add	r2, sp, #4
 8009bc0:	f000 f8b2 	bl	8009d28 <_fstat_r>
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	dbf2      	blt.n	8009bae <__swhatbuf_r+0x12>
 8009bc8:	9a02      	ldr	r2, [sp, #8]
 8009bca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009bce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009bd2:	425a      	negs	r2, r3
 8009bd4:	415a      	adcs	r2, r3
 8009bd6:	602a      	str	r2, [r5, #0]
 8009bd8:	e7ee      	b.n	8009bb8 <__swhatbuf_r+0x1c>
 8009bda:	2340      	movs	r3, #64	; 0x40
 8009bdc:	2000      	movs	r0, #0
 8009bde:	6023      	str	r3, [r4, #0]
 8009be0:	b010      	add	sp, #64	; 0x40
 8009be2:	bd70      	pop	{r4, r5, r6, pc}

08009be4 <__smakebuf_r>:
 8009be4:	898b      	ldrh	r3, [r1, #12]
 8009be6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009be8:	079d      	lsls	r5, r3, #30
 8009bea:	4606      	mov	r6, r0
 8009bec:	460c      	mov	r4, r1
 8009bee:	d507      	bpl.n	8009c00 <__smakebuf_r+0x1c>
 8009bf0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009bf4:	6023      	str	r3, [r4, #0]
 8009bf6:	6123      	str	r3, [r4, #16]
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	6163      	str	r3, [r4, #20]
 8009bfc:	b002      	add	sp, #8
 8009bfe:	bd70      	pop	{r4, r5, r6, pc}
 8009c00:	ab01      	add	r3, sp, #4
 8009c02:	466a      	mov	r2, sp
 8009c04:	f7ff ffca 	bl	8009b9c <__swhatbuf_r>
 8009c08:	9900      	ldr	r1, [sp, #0]
 8009c0a:	4605      	mov	r5, r0
 8009c0c:	4630      	mov	r0, r6
 8009c0e:	f7ff fa97 	bl	8009140 <_malloc_r>
 8009c12:	b948      	cbnz	r0, 8009c28 <__smakebuf_r+0x44>
 8009c14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c18:	059a      	lsls	r2, r3, #22
 8009c1a:	d4ef      	bmi.n	8009bfc <__smakebuf_r+0x18>
 8009c1c:	f023 0303 	bic.w	r3, r3, #3
 8009c20:	f043 0302 	orr.w	r3, r3, #2
 8009c24:	81a3      	strh	r3, [r4, #12]
 8009c26:	e7e3      	b.n	8009bf0 <__smakebuf_r+0xc>
 8009c28:	4b0d      	ldr	r3, [pc, #52]	; (8009c60 <__smakebuf_r+0x7c>)
 8009c2a:	62b3      	str	r3, [r6, #40]	; 0x28
 8009c2c:	89a3      	ldrh	r3, [r4, #12]
 8009c2e:	6020      	str	r0, [r4, #0]
 8009c30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c34:	81a3      	strh	r3, [r4, #12]
 8009c36:	9b00      	ldr	r3, [sp, #0]
 8009c38:	6163      	str	r3, [r4, #20]
 8009c3a:	9b01      	ldr	r3, [sp, #4]
 8009c3c:	6120      	str	r0, [r4, #16]
 8009c3e:	b15b      	cbz	r3, 8009c58 <__smakebuf_r+0x74>
 8009c40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c44:	4630      	mov	r0, r6
 8009c46:	f000 f881 	bl	8009d4c <_isatty_r>
 8009c4a:	b128      	cbz	r0, 8009c58 <__smakebuf_r+0x74>
 8009c4c:	89a3      	ldrh	r3, [r4, #12]
 8009c4e:	f023 0303 	bic.w	r3, r3, #3
 8009c52:	f043 0301 	orr.w	r3, r3, #1
 8009c56:	81a3      	strh	r3, [r4, #12]
 8009c58:	89a3      	ldrh	r3, [r4, #12]
 8009c5a:	431d      	orrs	r5, r3
 8009c5c:	81a5      	strh	r5, [r4, #12]
 8009c5e:	e7cd      	b.n	8009bfc <__smakebuf_r+0x18>
 8009c60:	08008fad 	.word	0x08008fad

08009c64 <__malloc_lock>:
 8009c64:	4770      	bx	lr

08009c66 <__malloc_unlock>:
 8009c66:	4770      	bx	lr

08009c68 <_free_r>:
 8009c68:	b538      	push	{r3, r4, r5, lr}
 8009c6a:	4605      	mov	r5, r0
 8009c6c:	2900      	cmp	r1, #0
 8009c6e:	d045      	beq.n	8009cfc <_free_r+0x94>
 8009c70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c74:	1f0c      	subs	r4, r1, #4
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	bfb8      	it	lt
 8009c7a:	18e4      	addlt	r4, r4, r3
 8009c7c:	f7ff fff2 	bl	8009c64 <__malloc_lock>
 8009c80:	4a1f      	ldr	r2, [pc, #124]	; (8009d00 <_free_r+0x98>)
 8009c82:	6813      	ldr	r3, [r2, #0]
 8009c84:	4610      	mov	r0, r2
 8009c86:	b933      	cbnz	r3, 8009c96 <_free_r+0x2e>
 8009c88:	6063      	str	r3, [r4, #4]
 8009c8a:	6014      	str	r4, [r2, #0]
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c92:	f7ff bfe8 	b.w	8009c66 <__malloc_unlock>
 8009c96:	42a3      	cmp	r3, r4
 8009c98:	d90c      	bls.n	8009cb4 <_free_r+0x4c>
 8009c9a:	6821      	ldr	r1, [r4, #0]
 8009c9c:	1862      	adds	r2, r4, r1
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	bf04      	itt	eq
 8009ca2:	681a      	ldreq	r2, [r3, #0]
 8009ca4:	685b      	ldreq	r3, [r3, #4]
 8009ca6:	6063      	str	r3, [r4, #4]
 8009ca8:	bf04      	itt	eq
 8009caa:	1852      	addeq	r2, r2, r1
 8009cac:	6022      	streq	r2, [r4, #0]
 8009cae:	6004      	str	r4, [r0, #0]
 8009cb0:	e7ec      	b.n	8009c8c <_free_r+0x24>
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	685a      	ldr	r2, [r3, #4]
 8009cb6:	b10a      	cbz	r2, 8009cbc <_free_r+0x54>
 8009cb8:	42a2      	cmp	r2, r4
 8009cba:	d9fa      	bls.n	8009cb2 <_free_r+0x4a>
 8009cbc:	6819      	ldr	r1, [r3, #0]
 8009cbe:	1858      	adds	r0, r3, r1
 8009cc0:	42a0      	cmp	r0, r4
 8009cc2:	d10b      	bne.n	8009cdc <_free_r+0x74>
 8009cc4:	6820      	ldr	r0, [r4, #0]
 8009cc6:	4401      	add	r1, r0
 8009cc8:	1858      	adds	r0, r3, r1
 8009cca:	4282      	cmp	r2, r0
 8009ccc:	6019      	str	r1, [r3, #0]
 8009cce:	d1dd      	bne.n	8009c8c <_free_r+0x24>
 8009cd0:	6810      	ldr	r0, [r2, #0]
 8009cd2:	6852      	ldr	r2, [r2, #4]
 8009cd4:	605a      	str	r2, [r3, #4]
 8009cd6:	4401      	add	r1, r0
 8009cd8:	6019      	str	r1, [r3, #0]
 8009cda:	e7d7      	b.n	8009c8c <_free_r+0x24>
 8009cdc:	d902      	bls.n	8009ce4 <_free_r+0x7c>
 8009cde:	230c      	movs	r3, #12
 8009ce0:	602b      	str	r3, [r5, #0]
 8009ce2:	e7d3      	b.n	8009c8c <_free_r+0x24>
 8009ce4:	6820      	ldr	r0, [r4, #0]
 8009ce6:	1821      	adds	r1, r4, r0
 8009ce8:	428a      	cmp	r2, r1
 8009cea:	bf04      	itt	eq
 8009cec:	6811      	ldreq	r1, [r2, #0]
 8009cee:	6852      	ldreq	r2, [r2, #4]
 8009cf0:	6062      	str	r2, [r4, #4]
 8009cf2:	bf04      	itt	eq
 8009cf4:	1809      	addeq	r1, r1, r0
 8009cf6:	6021      	streq	r1, [r4, #0]
 8009cf8:	605c      	str	r4, [r3, #4]
 8009cfa:	e7c7      	b.n	8009c8c <_free_r+0x24>
 8009cfc:	bd38      	pop	{r3, r4, r5, pc}
 8009cfe:	bf00      	nop
 8009d00:	2000027c 	.word	0x2000027c

08009d04 <_read_r>:
 8009d04:	b538      	push	{r3, r4, r5, lr}
 8009d06:	4c07      	ldr	r4, [pc, #28]	; (8009d24 <_read_r+0x20>)
 8009d08:	4605      	mov	r5, r0
 8009d0a:	4608      	mov	r0, r1
 8009d0c:	4611      	mov	r1, r2
 8009d0e:	2200      	movs	r2, #0
 8009d10:	6022      	str	r2, [r4, #0]
 8009d12:	461a      	mov	r2, r3
 8009d14:	f7fe fe90 	bl	8008a38 <_read>
 8009d18:	1c43      	adds	r3, r0, #1
 8009d1a:	d102      	bne.n	8009d22 <_read_r+0x1e>
 8009d1c:	6823      	ldr	r3, [r4, #0]
 8009d1e:	b103      	cbz	r3, 8009d22 <_read_r+0x1e>
 8009d20:	602b      	str	r3, [r5, #0]
 8009d22:	bd38      	pop	{r3, r4, r5, pc}
 8009d24:	20000674 	.word	0x20000674

08009d28 <_fstat_r>:
 8009d28:	b538      	push	{r3, r4, r5, lr}
 8009d2a:	4c07      	ldr	r4, [pc, #28]	; (8009d48 <_fstat_r+0x20>)
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	4605      	mov	r5, r0
 8009d30:	4608      	mov	r0, r1
 8009d32:	4611      	mov	r1, r2
 8009d34:	6023      	str	r3, [r4, #0]
 8009d36:	f7fe fef1 	bl	8008b1c <_fstat>
 8009d3a:	1c43      	adds	r3, r0, #1
 8009d3c:	d102      	bne.n	8009d44 <_fstat_r+0x1c>
 8009d3e:	6823      	ldr	r3, [r4, #0]
 8009d40:	b103      	cbz	r3, 8009d44 <_fstat_r+0x1c>
 8009d42:	602b      	str	r3, [r5, #0]
 8009d44:	bd38      	pop	{r3, r4, r5, pc}
 8009d46:	bf00      	nop
 8009d48:	20000674 	.word	0x20000674

08009d4c <_isatty_r>:
 8009d4c:	b538      	push	{r3, r4, r5, lr}
 8009d4e:	4c06      	ldr	r4, [pc, #24]	; (8009d68 <_isatty_r+0x1c>)
 8009d50:	2300      	movs	r3, #0
 8009d52:	4605      	mov	r5, r0
 8009d54:	4608      	mov	r0, r1
 8009d56:	6023      	str	r3, [r4, #0]
 8009d58:	f7fe fef0 	bl	8008b3c <_isatty>
 8009d5c:	1c43      	adds	r3, r0, #1
 8009d5e:	d102      	bne.n	8009d66 <_isatty_r+0x1a>
 8009d60:	6823      	ldr	r3, [r4, #0]
 8009d62:	b103      	cbz	r3, 8009d66 <_isatty_r+0x1a>
 8009d64:	602b      	str	r3, [r5, #0]
 8009d66:	bd38      	pop	{r3, r4, r5, pc}
 8009d68:	20000674 	.word	0x20000674

08009d6c <_init>:
 8009d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d6e:	bf00      	nop
 8009d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d72:	bc08      	pop	{r3}
 8009d74:	469e      	mov	lr, r3
 8009d76:	4770      	bx	lr

08009d78 <_fini>:
 8009d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d7a:	bf00      	nop
 8009d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d7e:	bc08      	pop	{r3}
 8009d80:	469e      	mov	lr, r3
 8009d82:	4770      	bx	lr
