INFO-FLOW: Workspace C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1 opened at Wed Apr 20 16:11:28 -0400 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 2.562 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.147 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.207 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.152 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Command         import_lib done; 0.109 sec.
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.156 sec.
Command       add_library done; 0.42 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.524 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 3.702 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     add_library done; 0.318 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.464 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./ECE418FinalProject/solution1/directives.tcl 
Execute     set_directive_top -name main main 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO-FLOW: Setting directive 'TOP' name=main 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 162.331 MB.
INFO: [HLS 200-10] Analyzing design file 'ECE418FinalProject/fullCode.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ECE418FinalProject/fullCode.c as C
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ECE418FinalProject/fullCode.c -foptimization-record-file=C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/clang.fullCode.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c > C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/clang.fullCode.c.out.log 2> C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/clang.fullCode.c.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top main -name=main 
INFO-FLOW: Setting directive 'TOP' name=main 
INFO-FLOW: Setting directive 'TOP' name=main 
INFO-FLOW: Setting directive 'TOP' name=main 
INFO-FLOW: Setting directive 'TOP' name=main 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=main 
INFO-FLOW: Setting directive 'TOP' name=main 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.141 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.332 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.145 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/clang-tidy.fullCode.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/clang-tidy.fullCode.pp.0.c.out.log 2> C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1/.autopilot/db/clang-tidy.fullCode.pp.0.c.err.log 
Command         ap_eval done; 0.226 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:184
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:184
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:184
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:185
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:191
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:191
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:191
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:192
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:192
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:192
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:193
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:193
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:193
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:194
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:194
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:194
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:198
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:198
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:198
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:199
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:199
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:252
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:252
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:252
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:253
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\phelana\Desktop\ECE418-main\ECE418-main\ECE418FinalProject\fullCode.c:254
Command       clang_tidy done; error code: 2; 0.496 sec.
Command     elaborate done; error code: 2; 1.629 sec.
Command   csynth_design done; error code: 2; 1.659 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.771 seconds; current allocated memory: 164.060 MB.
Command ap_source done; error code: 1; 6.032 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/phelana/Desktop/ECE418-main/ECE418-main/ECE418FinalProject/solution1 opened at Wed Apr 20 16:11:54 -0400 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 3.224 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Command     ap_part_info done; 0.101 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.413 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.579 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Command         import_lib done; 0.131 sec.
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Command         ap_part_info done; 0.171 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.136 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.207 sec.
Command       add_library done; 0.681 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.796 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 4.856 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.128 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     add_library done; 0.38 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.486 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./ECE418FinalProject/solution1/directives.tcl 
Execute     set_directive_top -name main main 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO-FLOW: Setting directive 'TOP' name=main 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.706 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.519 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.617 seconds; current allocated memory: 162.460 MB.
Command ap_source done; 18.04 sec.
Execute cleanup_all 
