// Seed: 181040801
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output logic id_6,
    input supply1 id_7,
    output wire id_8
);
  always id_6 <= 1;
  nor primCall (id_8, id_0, id_7, id_2, id_1);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    input wor id_1
    , id_32,
    output tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri1 id_6
    , id_33,
    output wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri1 id_16,
    input tri id_17,
    output supply0 id_18,
    input tri id_19
    , id_34,
    input supply0 id_20,
    inout tri0 id_21,
    output tri0 id_22,
    output tri1 id_23,
    output supply0 id_24,
    output supply1 id_25,
    output wor id_26,
    input wire id_27,
    output tri0 id_28,
    input tri1 id_29,
    input supply1 id_30
);
  wire id_35;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_5,
      id_4,
      id_18
  );
  assign modCall_1.id_4 = 0;
  rnmos #1  (1'h0, id_12);
  wire id_36;
  wire id_37, id_38;
endmodule
