/*
 * Copyright (C) 2021 Intel Corporation
 *
 * SPDX-License-Identifier: MIT
 *
 */

#ifndef CASSIAN_RUNTIME_DEVICE_PROPERTIES_HPP
#define CASSIAN_RUNTIME_DEVICE_PROPERTIES_HPP

/**
 * Cassian namespace.
 */
namespace cassian {

/**
 * Device properties.
 */
enum class DeviceProperty {
  max_total_group_size,
  max_group_size_x,
  max_group_size_y,
  max_group_size_z,
  max_num_samplers,
  image,
  image2d,
  max_local_memory_size,
  device_id,
  device_revision,
  ip_version,
  simd_width,
  fp32_atomics_capabilities,
  fp64_atomics_capabilities,
  fp16_atomics_capabilities,
  fp32_config,
  fp64_config,
  dot_product_capabilities,
  non_uniform_work_group
};

} // namespace cassian
#endif
