input button_out, changed, clk, reset;
    output reg de_button;
    reg state;
    reg [5:0] time_counter;

    always@(posedge clk or posedge reset) begin
        if(reset) begin
            state <= 0;
        end else begin
            if(changed == 1'b1 && state == 0) begin
                state <= 1'b1;
            end else begin
                state <= state;
            end 
        end
    end

    always@(posedge clk or posedge reset) begin
        if(reset) begin
            time_counter <= 0;
        end else begin
            if(state == 1) begin
                time_counter <= time_counter + 1'b1;
            end else begin
                time_counter <= time_counter;
            end
        end
    end

    always@(posedge clk or posedge reset) begin
        if(reset) begin
            de_button <= 0;
        end else begin
            if(time_counter == 6'b111111) begin
                de_button <= button_out;
                state <= 0;
            end else begin
                de_button <= 0;
                state <= state;
            end
        end
    end