Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Tue Apr  4 11:01:00 2023
| Host             : DESKTOP-3UI6ATS running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z035ifbg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.052        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.874        |
| Device Static (W)        | 0.178        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 96.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        8 |       --- |             --- |
| Slice Logic              |     0.008 |     8532 |       --- |             --- |
|   LUT as Logic           |     0.007 |     2756 |    171900 |            1.60 |
|   Register               |    <0.001 |     4087 |    343800 |            1.19 |
|   LUT as Shift Register  |    <0.001 |      164 |     70400 |            0.23 |
|   F7/F8 Muxes            |    <0.001 |      211 |    218600 |            0.10 |
|   CARRY4                 |    <0.001 |      103 |     54650 |            0.19 |
|   LUT as Distributed RAM |    <0.001 |       24 |     70400 |            0.03 |
|   Others                 |     0.000 |      603 |       --- |             --- |
| Signals                  |     0.018 |     6523 |       --- |             --- |
| Block RAM                |     0.006 |       33 |       500 |            6.60 |
| MMCM                     |     0.118 |        1 |         8 |           12.50 |
| DSPs                     |     0.003 |        2 |       900 |            0.22 |
| I/O                      |     0.172 |       58 |       250 |           23.20 |
| PS7                      |     1.522 |        1 |       --- |             --- |
| Static Power             |     0.178 |          |           |                 |
| Total                    |     2.051 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.103 |       0.069 |      0.034 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.108 |       0.071 |      0.036 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.083 |       0.082 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.002 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.729 |       0.718 |      0.012 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.060 |       0.051 |      0.009 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                        | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                                                                                 | i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_system_clk_wiz_0_0                                                                | i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0          |            81.4 |
| clkfbout_system_clk_wiz_0_0                                                                | i_system_wrapper/system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0          |            50.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs          |            33.0 |
| rx_clk                                                                                     | rx_clk_in_p                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| system_top                   |     1.874 |
|   IIC_0_scl_iobuf            |     0.002 |
|   IIC_0_sda_iobuf            |     0.002 |
|   dbg_hub                    |     0.003 |
|     inst                     |     0.003 |
|       BSCANID.u_xsdbm_id     |     0.003 |
|   i_system_wrapper           |     1.847 |
|     system_i                 |     1.847 |
|       AMModulate             |     0.016 |
|       I2SSystem              |     0.001 |
|       LVDSIF                 |     0.150 |
|       ProcessorSystem        |     1.531 |
|       RSSI_IF                |     0.001 |
|       attenuatorController_0 |     0.001 |
|       clk_wiz_0              |     0.119 |
|       system_ila_0           |     0.025 |
|       vio_1                  |     0.002 |
+------------------------------+-----------+


