<!DOCTYPE html>
<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<title>CH572SFR</title>

<style type="text/css">
#col-1 {
  position: relative;
  width: 50%;
  float: left;
  height: 90%;
}

#col-2 {
  position:fixed;
  right:0;
  top:0;
  width:50%;
  height:100%;
  overflow:auto;
}
</style>

<script>

var found=[];
var lelems=[], relems=[];

function lelems_init(){
  let ld = document.getElementById("col-1");
  lelems = ld.getElementsByClassName("content");
  relems.namedItem = (name)=>{return null;}
}

function search(){
  resetContent();
  let searchText=document.getElementById("search-field").value;
  for(let i=0; i<lelems.length; i++){
    if(lelems[i].textContent.indexOf(searchText)!==-1){
      expandDetails(lelems[i]);
      if(lelems[i].innerText.indexOf(searchText)!==-1){
        lelems[i].style.background='yellow';
      }
      found.push(lelems[i]);
    }
  }
}

function resetContent(){
  for(let i=0;i<found.length;i++){
    found[i].style.background='transparent';
  }
  let details=document.getElementsByTagName("DETAILS");
  for(let i=0;i<details.length;i++){
    details[i].removeAttribute("open");
  }
  found=[];
}

function expandDetails(element){
  let tagName=element.tagName;
  if(tagName==='BODY'){
    return;
  }
  if(tagName==='DETAILS'){
    element.setAttribute("open","");
  }
  expandDetails(element.parentElement);
}

function ElemHide(){
  for(let i=0; i<relems.length; i++){
    if(relems[i].children[0].children.length == 0)continue;
    if(relems[i].parentNode.parentNode.hasAttribute("open")){
      relems[i].hidden = false;
      continue;
    }
    if(relems[i].children[0].hasAttribute("open")){
      relems[i].hidden = false;
    }else{
      relems[i].hidden = true;
    }
  }
}

function ElemCh(name){
  let el = document.getElementsByName(name);
  if(event.newState == "open"){
    for(let i=0; i<el.length; i++){
      el[i].children[0].setAttribute("open","");
    }
  }else{
    for(let i=0; i<el.length; i++){
      el[i].children[0].removeAttribute("open");
    }
  }
  ElemHide();
}

function ElemOpen(){
  let lp = document.getElementById("col-1");
  let els = lp.getElementsByTagName("details");
  for(let i=0; i<els.length; i++){
    let name = els[i].parentNode.attributes.name;
    if(els[i].hasAttribute("open")){
      let rel = relems.namedItem(name.value);
      if(rel == null)continue;
      rel.hidden = false;
      rel.children[0].setAttribute("open", "");
    }
  }
}

var elem_prevaddr;
function ElemClick(reg_addr){
  let ncol = "#80FF80"
  if(reg_addr == elem_prevaddr)ncol = "transparent";
  
  let el = lelems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = lelems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  el = relems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = relems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  elem_prevaddr = reg_addr;
}

function rdfile(data){
  let rp = document.getElementById("col-2");
  let rd = rp.children[2];
  rd.innerHTML = data;
  rp.children[1].textContent = rd.getElementsByTagName("H1")[0].textContent;
  relems = rd.getElementsByClassName("content");
  rd.innerHTML = relems[0].parentElement.innerHTML;
  ElemHide();
  ElemOpen();
}

function LoadFromFile(){
  let ui = document.getElementById("LoadFile");
  let file = ui.files[0];
  if(!file){return;}
  const reader = new FileReader();
  function LoadFromFile_done(){
    rdfile(reader.result);
  }
  reader.onload = LoadFromFile_done;
  reader.readAsText(file);
}

function LoadHtml(){
  let addr = document.getElementById("url_open").value;
  fetch(addr).then(
    function (response){
      if (response.ok){
        return response.text();
      }
      throw response;
    }
  ).then(
    function (text){
      rdfile(text);
    }
  );
}

function OnLoad(){
  lelems_init();
}

</script>

</head>
<body onload="OnLoad();">
<div id="col-1">
    <H1>CH572SFR</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">SYS</b>// System Control Register</summary>
<ul>
<li class="content" name="reg_40001000"><details ontoggle="ElemCh('reg_40001000');"><summary>0x40001000<b style="margin: 20px;">R32_IWDG_KR</b>//   WO, Watchdog key register, SAM</summary>
<ul>
<li class="content" name="fld_40001000.0" onclick="ElemClick('fld_40001000.0');">
[0:15]<b style="margin: 20px;">IWDG_KR</b> (def=0x0)    //    RO,KEY [15:0]: Key value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001004"><details ontoggle="ElemCh('reg_40001004');"><summary>0x40001004<b style="margin: 20px;">R32_IWDG_CFG</b>//   RW, Watchdog configuration register, SAM</summary>
<ul>
<li class="content" name="fld_40001004.0" onclick="ElemClick('fld_40001004.0');">
[0:11]<b style="margin: 20px;">RLR</b> (def=0xFFF)    //    RW, RL [11:0]: Watchdog counter reload
</li>
<li class="content" name="fld_40001004.12" onclick="ElemClick('fld_40001004.12');">
[12:14]<b style="margin: 20px;">PR</b> (def=0x4)    //    RO, Pre division factor (with write protection)
</li>
<li class="content" name="fld_40001004.15" onclick="ElemClick('fld_40001004.15');">
[15]<b style="margin: 20px;">PVU</b> (def=0x0)    //    RO, Configure register update flag bit (with write protection)
</li>
<li class="content" name="fld_40001004.16" onclick="ElemClick('fld_40001004.16');">
[16:27]<b style="margin: 20px;">COUNT</b> (def=0x0)    //    RO, Watchdog countdown counter
</li>
<li class="content" name="fld_40001004.29" onclick="ElemClick('fld_40001004.29');">
[29]<b style="margin: 20px;">STOP_EN</b> (def=0x0)    //    RW, Watchdog stop enabled (with write protection)
</li>
<li class="content" name="fld_40001004.30" onclick="ElemClick('fld_40001004.30');">
[30]<b style="margin: 20px;">WR_PROTECT</b> (def=0x0)    //    RW, Write protection
</li>
<li class="content" name="fld_40001004.31" onclick="ElemClick('fld_40001004.31');">
[31]<b style="margin: 20px;">IWDG_EN</b> (def=0x0)    //    RW, Watch dog start switch: 1: ON; 0: Close
</li>
</ul>
</details></li>
<li class="content" name="reg_40001008"><details ontoggle="ElemCh('reg_40001008');"><summary>0x40001008<b style="margin: 20px;">R8_CLK_SYS_CFG</b>//   RWA, system clock configuration, SAM</summary>
<ul>
<li class="content" name="fld_40001008.0" onclick="ElemClick('fld_40001008.0');">
[0:4]<b style="margin: 20px;">RB_CLK_PLL_DIV</b> (def=0x5)    //    RWA, output clock divider from PLL or CK32M
</li>
<li class="content" name="fld_40001008.6" onclick="ElemClick('fld_40001008.6');">
[6:7]<b style="margin: 20px;">RB_CLK_SYS_MOD</b> (def=0x0)    //    RWA, system clock source mode: 00=divided from 32MHz
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100A"><details ontoggle="ElemCh('reg_4000100A');"><summary>0x4000100A<b style="margin: 20px;">R8_HFCK_PWR_CTRL</b>//   RWA, High frequency clock module power control register, SAM</summary>
<ul>
<li class="content" name="fld_4000100A.2" onclick="ElemClick('fld_4000100A.2');">
[2]<b style="margin: 20px;">RB_CLK_XT32M_PON</b> (def=0x1)    //    RWA, External 32MHz oscillator HSE power control bit
</li>
<li class="content" name="fld_4000100A.3" onclick="ElemClick('fld_4000100A.3');">
[3]<b style="margin: 20px;">RB_CLK_XT32M_KEEP</b> (def=0x0)    //    RWA, Used to control the stopping of the clock system in pause mode
</li>
<li class="content" name="fld_4000100A.4" onclick="ElemClick('fld_4000100A.4');">
[4]<b style="margin: 20px;">RB_CLK_PLL_PON</b> (def=0x1)    //    RWA, PLL power control bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100C"><details ontoggle="ElemCh('reg_4000100C');"><summary>0x4000100C<b style="margin: 20px;">R8_SLP_CLK_OFF0</b>//   RWA, sleep clock off control byte 0, SAM</summary>
<ul>
<li class="content" name="fld_4000100C.0" onclick="ElemClick('fld_4000100C.0');">
[0]<b style="margin: 20px;">RB_SLP_CLK_TMR</b> (def=0x0)    //    RWA, Timer clock source
</li>
<li class="content" name="fld_4000100C.1" onclick="ElemClick('fld_4000100C.1');">
[1]<b style="margin: 20px;">RB_SLP_CLK_CMP</b> (def=0x0)    //    RWA, CMP clock source
</li>
<li class="content" name="fld_4000100C.4" onclick="ElemClick('fld_4000100C.4');">
[4]<b style="margin: 20px;">RB_SLP_CLK_UART</b> (def=0x0)    //    RWA, UART clock source
</li>
<li class="content" name="fld_4000100C.7" onclick="ElemClick('fld_4000100C.7');">
[7]<b style="margin: 20px;">RB_SLP_KEYSCAN_WAKE</b> (def=0x0)    //    RWA, KEYSCAN wakeup enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100D"><details ontoggle="ElemCh('reg_4000100D');"><summary>0x4000100D<b style="margin: 20px;">R8_SLP_CLK_OFF1</b>//   RWA, sleep clock off control byte 1, SAM</summary>
<ul>
<li class="content" name="fld_4000100D.0" onclick="ElemClick('fld_4000100D.0');">
[0]<b style="margin: 20px;">RB_SLP_CLK_SPI</b> (def=0x0)    //    RWA, close SPI clock
</li>
<li class="content" name="fld_4000100D.1" onclick="ElemClick('fld_4000100D.1');">
[1]<b style="margin: 20px;">RB_CLK_OFF_AESCCM</b> (def=0x0)    //    RWA, close AES_CCM clock
</li>
<li class="content" name="fld_4000100D.2" onclick="ElemClick('fld_4000100D.2');">
[2]<b style="margin: 20px;">RB_SLP_CLK_PWMX</b> (def=0x0)    //    RWA, close PWMx clock
</li>
<li class="content" name="fld_4000100D.3" onclick="ElemClick('fld_4000100D.3');">
[3]<b style="margin: 20px;">RB_SLP_CLK_I2C</b> (def=0x0)    //    RWA, close I2C clock
</li>
<li class="content" name="fld_4000100D.4" onclick="ElemClick('fld_4000100D.4');">
[4]<b style="margin: 20px;">RB_SLP_CLK_USB</b> (def=0x0)    //    RWA, close USB clock
</li>
<li class="content" name="fld_4000100D.7" onclick="ElemClick('fld_4000100D.7');">
[7]<b style="margin: 20px;">RB_SLP_CLK_BLE</b> (def=0x0)    //    RWA, close BLE clock
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100E"><details ontoggle="ElemCh('reg_4000100E');"><summary>0x4000100E<b style="margin: 20px;">R8_SLP_WAKE_CTRL</b>//   RWA, wake control, SAM</summary>
<ul>
<li class="content" name="fld_4000100E.0" onclick="ElemClick('fld_4000100E.0');">
[0]<b style="margin: 20px;">RB_SLP_USB_WAKE</b> (def=0x0)    //    RWA, enable USB waking
</li>
<li class="content" name="fld_4000100E.1" onclick="ElemClick('fld_4000100E.1');">
[1]<b style="margin: 20px;">RB_SLP_ENC_WAKE</b> (def=0x0)    //    RWA, enable ENC waking
</li>
<li class="content" name="fld_4000100E.2" onclick="ElemClick('fld_4000100E.2');">
[2]<b style="margin: 20px;">RB_SLP_GPIO_EDGE_MODE</b> (def=0x0)    //    RWA, GPIO wake-up mode selection
</li>
<li class="content" name="fld_4000100E.3" onclick="ElemClick('fld_4000100E.3');">
[3]<b style="margin: 20px;">RB_SLP_RTC_WAKE</b> (def=0x0)    //    RWA, enable RTC waking
</li>
<li class="content" name="fld_4000100E.4" onclick="ElemClick('fld_4000100E.4');">
[4]<b style="margin: 20px;">RB_SLP_GPIO_WAKE</b> (def=0x0)    //    RWA, enable GPIO waking
</li>
<li class="content" name="fld_4000100E.5" onclick="ElemClick('fld_4000100E.5');">
[5]<b style="margin: 20px;">RB_SLP_BAT_WAKE</b> (def=0x1)    //    RWA, enable BAT waking
</li>
<li class="content" name="fld_4000100E.6" onclick="ElemClick('fld_4000100E.6');">
[6]<b style="margin: 20px;">RB_WAKE_EV_MODE</b> (def=0x0)    //    RWA, event wakeup mode
</li>
<li class="content" name="fld_4000100E.7" onclick="ElemClick('fld_4000100E.7');">
[7]<b style="margin: 20px;">RB_GPIO_WAKE_MODE</b> (def=0x0)    //    RWA, enable edge GPIO wake-up mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100F"><details ontoggle="ElemCh('reg_4000100F');"><summary>0x4000100F<b style="margin: 20px;">R8_SLP_POWER_CTRL</b>//   RWA, peripherals power down control, SAM</summary>
<ul>
<li class="content" name="fld_4000100F.0" onclick="ElemClick('fld_4000100F.0');">
[0:2]<b style="margin: 20px;">RB_WAKE_DLY_MOD</b> (def=0x0)    //    RWA, wakeup delay time selection
</li>
<li class="content" name="fld_4000100F.4" onclick="ElemClick('fld_4000100F.4');">
[4]<b style="margin: 20px;">RB_SLP_CLK_RAMX</b> (def=0x0)    //    RWA, close main SRAM clock
</li>
<li class="content" name="fld_4000100F.6" onclick="ElemClick('fld_4000100F.6');">
[6:7]<b style="margin: 20px;">RB_RAM_RET_LV</b> (def=0x0)    //    RWA, SRAM retention voltage selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40001018"><details ontoggle="ElemCh('reg_40001018');"><summary>0x40001018<b style="margin: 20px;">R16_PIN_ALTERNATE</b>//   RW, function pin alternate configuration</summary>
<ul>
<li class="content" name="fld_40001018.0" onclick="ElemClick('fld_40001018.0');">
[0:11]<b style="margin: 20px;">RB_PA_DI_DIS</b> (def=0x0)    //    RW, PA0-PA11 channel pin digital input enable
</li>
<li class="content" name="fld_40001018.12" onclick="ElemClick('fld_40001018.12');">
[12]<b style="margin: 20px;">RB_UDP_PU_EN</b> (def=0x0)    //    RW, Enable internal pull-up resistor for UDP pin of full speed USB
</li>
<li class="content" name="fld_40001018.13" onclick="ElemClick('fld_40001018.13');">
[13]<b style="margin: 20px;">RB_PIN_USB_EN</b> (def=0x0)    //    RW, Full speed USB pin enable
</li>
<li class="content" name="fld_40001018.14" onclick="ElemClick('fld_40001018.14');">
[14]<b style="margin: 20px;">RB_PIN_DEBUG_EN</b> (def=0x1)    //    RW, Debugging interface control bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000101A"><details ontoggle="ElemCh('reg_4000101A');"><summary>0x4000101A<b style="margin: 20px;">R16_PIN_ALTERNATE_H</b>//   RW, function pin high alternate configuration</summary>
<ul>
<li class="content" name="fld_4000101A.0" onclick="ElemClick('fld_4000101A.0');">
[0:2]<b style="margin: 20px;">RB_UART_RXD</b> (def=0x0)    //    RW, RXD alternate pin enable
</li>
<li class="content" name="fld_4000101A.3" onclick="ElemClick('fld_4000101A.3');">
[3:5]<b style="margin: 20px;">RB_UART_TXD</b> (def=0x0)    //    RW, TXD alternate pin enable
</li>
<li class="content" name="fld_4000101A.6" onclick="ElemClick('fld_4000101A.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PIN</b> (def=0x0)    //    RW, Timer function pin mapping selection bit
</li>
<li class="content" name="fld_4000101A.8" onclick="ElemClick('fld_4000101A.8');">
[8]<b style="margin: 20px;">RB_SPI_CS</b> (def=0x0)    //    RW, SPI CS function pin mapping selection bit
</li>
<li class="content" name="fld_4000101A.9" onclick="ElemClick('fld_4000101A.9');">
[9:10]<b style="margin: 20px;">RB_I2C_PIN</b> (def=0x0)    //    RW, I2C function pin mapping selection bit
</li>
<li class="content" name="fld_4000101A.11" onclick="ElemClick('fld_4000101A.11');">
[11]<b style="margin: 20px;">RB_SPI_CLK</b> (def=0x0)    //    RW, SPI CLK function pin mapping selection bit
</li>
<li class="content" name="fld_4000101A.12" onclick="ElemClick('fld_4000101A.12');">
[12]<b style="margin: 20px;">RB_25M_EN</b> (def=0x0)    //    RW, Enable 25MHz clock output
</li>
</ul>
</details></li>
<li class="content" name="reg_4000101C"><details ontoggle="ElemCh('reg_4000101C');"><summary>0x4000101C<b style="margin: 20px;">R8_LONG_RST_CFG</b>//   RWA, Long reset configuration register</summary>
<ul>
<li class="content" name="fld_4000101C.0" onclick="ElemClick('fld_4000101C.0');">
[0]<b style="margin: 20px;">RB_LONG_RST_EN</b> (def=0x0)    //    RWA, Long reset enable
</li>
<li class="content" name="fld_4000101C.1" onclick="ElemClick('fld_4000101C.1');">
[1:2]<b style="margin: 20px;">RB_LONG_TIM_SEL</b> (def=0x0)    //    RWA, Long reset duration selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000101D"><details ontoggle="ElemCh('reg_4000101D');"><summary>0x4000101D<b style="margin: 20px;">R8_SLP_CLK_OFF2</b>//   RWA, Sleep clock control register 2</summary>
<ul>
<li class="content" name="fld_4000101D.0" onclick="ElemClick('fld_4000101D.0');">
[0]<b style="margin: 20px;">RB_CLK_OFF_XROM</b> (def=0x0)    //    RWA, Turn off the 64M or 600M clock of the FLASH controller
</li>
<li class="content" name="fld_4000101D.1" onclick="ElemClick('fld_4000101D.1');">
[1]<b style="margin: 20px;">RB_CLK_OFF_DEBUG</b> (def=0x0)    //    RWA, Close the two-wire debugging 32M clock
</li>
<li class="content" name="fld_4000101D.4" onclick="ElemClick('fld_4000101D.4');">
[4]<b style="margin: 20px;">RB_CLK_OFF_HCLK</b> (def=0x0)    //    RWA, Turn off the HCLK clock of the FLASH controller
</li>
</ul>
</details></li>
<li class="content" name="reg_4000101E"><details ontoggle="ElemCh('reg_4000101E');"><summary>0x4000101E<b style="margin: 20px;">R16_SLP_WAKE_CFG</b>//   RWA, Sleep clock control register</summary>
<ul>
<li class="content" name="fld_4000101E.0" onclick="ElemClick('fld_4000101E.0');">
[0]<b style="margin: 20px;">RB_OSCCLK_RDY_KEEP</b> (def=0x0)    //    RWA, During Halt sleep, the peripheral clock remains on
</li>
<li class="content" name="fld_4000101E.4" onclick="ElemClick('fld_4000101E.4');">
[4]<b style="margin: 20px;">RB_PRECLK_CNT_EN</b> (def=0x0)    //    RWA, When waking up from sleep, it takes a certain amount of time to release HCLK
</li>
<li class="content" name="fld_4000101E.5" onclick="ElemClick('fld_4000101E.5');">
[5:6]<b style="margin: 20px;">RB_PRECLK_CNT_SEL</b> (def=0x0)    //    RWA, Sleep time configuration, sleep duration=number of cycles * Fsys
</li>
<li class="content" name="fld_4000101E.8" onclick="ElemClick('fld_4000101E.8');">
[8]<b style="margin: 20px;">RB_ACAUTO_ENABLE</b> (def=0x1)    //    RWA, The secure register channel automatically closes
</li>
</ul>
</details></li>
<li class="content" name="reg_40001020"><details ontoggle="ElemCh('reg_40001020');"><summary>0x40001020<b style="margin: 20px;">R16_POWER_PLAN</b>//   RWA, power plan before sleep instruction, SAM</summary>
<ul>
<li class="content" name="fld_40001020.0" onclick="ElemClick('fld_40001020.0');">
[0]<b style="margin: 20px;">RB_PWR_XROM</b> (def=0x1)    //    RWA, power for FlashROM
</li>
<li class="content" name="fld_40001020.1" onclick="ElemClick('fld_40001020.1');">
[1]<b style="margin: 20px;">RB_PWR_RAM12K</b> (def=0x1)    //    RWA, SRAM power supply for RAM12K
</li>
<li class="content" name="fld_40001020.2" onclick="ElemClick('fld_40001020.2');">
[2]<b style="margin: 20px;">RB_PWR_CORE</b> (def=0x1)    //    RWA, power retention for core and base peripherals
</li>
<li class="content" name="fld_40001020.3" onclick="ElemClick('fld_40001020.3');">
[3]<b style="margin: 20px;">RB_PWR_EXTEND</b> (def=0x1)    //    RWA, power retention for USB and BLE
</li>
<li class="content" name="fld_40001020.6" onclick="ElemClick('fld_40001020.6');">
[6]<b style="margin: 20px;">RB_MAIN_ACT</b> (def=0x1)    //    RWA, Main power selection
</li>
<li class="content" name="fld_40001020.7" onclick="ElemClick('fld_40001020.7');">
[7]<b style="margin: 20px;">RB_PWR_SYS_EN</b> (def=0x1)    //    RWA, power for system
</li>
<li class="content" name="fld_40001020.8" onclick="ElemClick('fld_40001020.8');">
[8]<b style="margin: 20px;">RB_PWR_LDO5V_EN</b> (def=0x1)    //    RWA, Internal LDO5V control
</li>
<li class="content" name="fld_40001020.15" onclick="ElemClick('fld_40001020.15');">
[15]<b style="margin: 20px;">RB_PWR_PLAN_EN</b> (def=0x0)    //    RWA, Enable sleep power planning and control
</li>
</ul>
</details></li>
<li class="content" name="reg_40001022"><details ontoggle="ElemCh('reg_40001022');"><summary>0x40001022<b style="margin: 20px;">R16_AUX_POWER_ADJ</b>//   RWA, aux power adjust control, SAM</summary>
<ul>
<li class="content" name="fld_40001022.0" onclick="ElemClick('fld_40001022.0');">
[0:2]<b style="margin: 20px;">RB_ULPLDO_ADJ</b> (def=0x0)    //    RWA, Output voltage regulation value of auxiliary power supply for ultra-low power consumption LDO
</li>
<li class="content" name="fld_40001022.8" onclick="ElemClick('fld_40001022.8');">
[8:11]<b style="margin: 20px;">RB_CFG_IVREF</b> (def=0x0)    //    RO, retain. The original value must be kept unchanged when writing
</li>
</ul>
</details></li>
<li class="content" name="reg_40001024"><details ontoggle="ElemCh('reg_40001024');"><summary>0x40001024<b style="margin: 20px;">R8_BAT_DET_CTRL</b>//   RWA, battery voltage detector control, SAM</summary>
<ul>
<li class="content" name="fld_40001024.0" onclick="ElemClick('fld_40001024.0');">
[0]<b style="margin: 20px;">RB_PWR_LDO_EN</b> (def=0x0)    //    RWA, - 
</li>
<li class="content" name="fld_40001024.1" onclick="ElemClick('fld_40001024.1');">
[1]<b style="margin: 20px;">RB_BAT_MON_EN</b> (def=0x0)    //    RWA, Enable low-power battery voltage monitoring function
</li>
<li class="content" name="fld_40001024.3" onclick="ElemClick('fld_40001024.3');">
[3]<b style="margin: 20px;">RB_BAT_LOW_IE</b> (def=0x0)    //    RWA, Battery low voltage interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001025"><details ontoggle="ElemCh('reg_40001025');"><summary>0x40001025<b style="margin: 20px;">R8_BAT_DET_CFG</b>//   RWA, battery voltage detector configuration, SAM</summary>
<ul>
<li class="content" name="fld_40001025.0" onclick="ElemClick('fld_40001025.0');">
[0:1]<b style="margin: 20px;">RB_BAT_LOW_VTH</b> (def=0x2)    //    RWA, select threshold voltage of battery voltage low
</li>
</ul>
</details></li>
<li class="content" name="reg_40001026"><details ontoggle="ElemCh('reg_40001026');"><summary>0x40001026<b style="margin: 20px;">R8_BAT_STATUS</b>//   RO, battery status</summary>
<ul>
<li class="content" name="fld_40001026.1" onclick="ElemClick('fld_40001026.1');">
[1]<b style="margin: 20px;">RB_BAT_STAT_LOW</b> (def=0x0)    //    RO, battery low voltage status, high action
</li>
</ul>
</details></li>
<li class="content" name="reg_4000102F"><details ontoggle="ElemCh('reg_4000102F');"><summary>0x4000102F<b style="margin: 20px;">R8_LSI_CONFIG</b>//   RWA, LSI configure register</summary>
<ul>
<li class="content" name="fld_4000102F.1" onclick="ElemClick('fld_4000102F.1');">
[1]<b style="margin: 20px;">RB_CLK_LSI_PON</b> (def=0x0)    //    RWA, Internal low-frequency RC oscillator LSI power control bit
</li>
<li class="content" name="fld_4000102F.7" onclick="ElemClick('fld_4000102F.7');">
[7]<b style="margin: 20px;">RB_LSI_CLK_PIN</b> (def=0x0)    //    RO, LSI clock pin status (asynchronous signal)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.17" onclick="ElemClick('isr_40001000.17');">[17]  <b>GPIO_A</b>    //    GPIOA_IRQHandler</li>
<li class="content" name="isr_40001000.19" onclick="ElemClick('isr_40001000.19');">[19]  <b>SPI</b>    //    SPI_IRQHandler</li>
<li class="content" name="isr_40001000.20" onclick="ElemClick('isr_40001000.20');">[20]  <b>BLEB</b>    //    BB_IRQHandler</li>
<li class="content" name="isr_40001000.21" onclick="ElemClick('isr_40001000.21');">[21]  <b>BLEL</b>    //    LLE_IRQHandler</li>
<li class="content" name="isr_40001000.22" onclick="ElemClick('isr_40001000.22');">[22]  <b>USB</b>    //    USB_IRQHandler</li>
<li class="content" name="isr_40001000.24" onclick="ElemClick('isr_40001000.24');">[24]  <b>TMR</b>    //    TMR_IRQHandler</li>
<li class="content" name="isr_40001000.26" onclick="ElemClick('isr_40001000.26');">[26]  <b>UART0</b>    //    UART0_IRQHandler</li>
<li class="content" name="isr_40001000.27" onclick="ElemClick('isr_40001000.27');">[27]  <b>UART</b>    //    UART_IRQHandler</li>
<li class="content" name="isr_40001000.28" onclick="ElemClick('isr_40001000.28');">[28]  <b>RTC</b>    //    RTC_IRQHandler</li>
<li class="content" name="isr_40001000.29" onclick="ElemClick('isr_40001000.29');">[29]  <b>CMP</b>    //    CMP_IRQHandler</li>
<li class="content" name="isr_40001000.30" onclick="ElemClick('isr_40001000.30');">[30]  <b>I2C</b>    //    I2C_IRQHandler</li>
<li class="content" name="isr_40001000.31" onclick="ElemClick('isr_40001000.31');">[31]  <b>PWMX</b>    //    PWMX_IRQHandler</li>
<li class="content" name="isr_40001000.33" onclick="ElemClick('isr_40001000.33');">[33]  <b>KEYSCAN</b>    //    KEYSCAN_IRQHandler</li>
<li class="content" name="isr_40001000.34" onclick="ElemClick('isr_40001000.34');">[34]  <b>ENCODER</b>    //    ENCODER_IRQHandler</li>
<li class="content" name="isr_40001000.35" onclick="ElemClick('isr_40001000.35');">[35]  <b>WDOG_BAT</b>    //    WDOG_BAT_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">RTC</b>// Real time clock</summary>
<ul>
<li class="content" name="reg_40001030"><details ontoggle="ElemCh('reg_40001030');"><summary>0x40001030<b style="margin: 20px;">R8_RTC_FLAG_CTRL</b>//   RWA, Real time clock</summary>
<ul>
<li class="content" name="fld_40001030.4" onclick="ElemClick('fld_40001030.4');">
[4]<b style="margin: 20px;">RB_RTC_TMR_CLR</b> (def=0x1)    //    RW, set 1 to clear RTC timer action flag, auto clear
</li>
<li class="content" name="fld_40001030.5" onclick="ElemClick('fld_40001030.5');">
[5]<b style="margin: 20px;">RB_RTC_TRIG_CLR</b> (def=0x1)    //    RW, set 1 to clear RTC trigger action flag, auto clear
</li>
<li class="content" name="fld_40001030.6" onclick="ElemClick('fld_40001030.6');">
[6]<b style="margin: 20px;">RB_RTC_TMR_FLAG</b> (def=0x0)    //    RO, RTC timer action flag
</li>
<li class="content" name="fld_40001030.7" onclick="ElemClick('fld_40001030.7');">
[7]<b style="margin: 20px;">RB_RTC_TRIG_FLAG</b> (def=0x0)    //    RO, RTC trigger action flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40001031"><details ontoggle="ElemCh('reg_40001031');"><summary>0x40001031<b style="margin: 20px;">R8_RTC_MODE_CTRL</b>//   RWA, RTC mode control, SAM</summary>
<ul>
<li class="content" name="fld_40001031.0" onclick="ElemClick('fld_40001031.0');">
[0:2]<b style="margin: 20px;">RB_RTC_TMR_MODE</b> (def=0x2)    //    RWA, RTC timer mode: 000=0.125S, 001=0.25S, 010=0.5S, 011=1S, 100=2S, 101=4S, 110=8S, 111=16S
</li>
<li class="content" name="fld_40001031.3" onclick="ElemClick('fld_40001031.3');">
[3]<b style="margin: 20px;">RB_RTC_IGNORE_B0</b> (def=0x0)    //    RWA, force ignore bit0 for trigger mode: 0=compare bit0, 1=ignore bit0
</li>
<li class="content" name="fld_40001031.4" onclick="ElemClick('fld_40001031.4');">
[4]<b style="margin: 20px;">RB_RTC_TMR_EN</b> (def=0x0)    //    RWA, RTC timer mode enable
</li>
<li class="content" name="fld_40001031.5" onclick="ElemClick('fld_40001031.5');">
[5]<b style="margin: 20px;">RB_RTC_TRIG_EN</b> (def=0x0)    //    RWA, RTC trigger mode enable
</li>
<li class="content" name="fld_40001031.6" onclick="ElemClick('fld_40001031.6');">
[6]<b style="margin: 20px;">RB_RTC_LOAD_LO</b> (def=0x1)    //    RWA, set 1 to load RTC count low word R32_RTC_CNT_32K, auto clear after loaded
</li>
<li class="content" name="fld_40001031.7" onclick="ElemClick('fld_40001031.7');">
[7]<b style="margin: 20px;">RB_RTC_LOAD_HI</b> (def=0x1)    //    RWA, set 1 to load RTC count high word R32_RTC_CNT_DAY, auto clear after loaded
</li>
</ul>
</details></li>
<li class="content" name="reg_40001034"><details ontoggle="ElemCh('reg_40001034');"><summary>0x40001034<b style="margin: 20px;">R32_RTC_TRIG</b>//   RWA, RTC trigger value, SAM</summary>
<ul>
<li class="content" name="fld_40001034.0" onclick="ElemClick('fld_40001034.0');">
[0:31]<b style="margin: 20px;">R32_RTC_TRIG</b> (def=0x0)    //    RWA, RTC trigger value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001038"><details ontoggle="ElemCh('reg_40001038');"><summary>0x40001038<b style="margin: 20px;">R16_RTC_CNT_LSI</b>//   RO, RTC count based lsi</summary>
<ul>
<li class="content" name="fld_40001038.0" onclick="ElemClick('fld_40001038.0');">
[0:15]<b style="margin: 20px;">R16_RTC_CNT_LSI</b> (def=0x0)    //    R0,RTC count based lsi
</li>
</ul>
</details></li>
<li class="content" name="reg_4000103A"><details ontoggle="ElemCh('reg_4000103A');"><summary>0x4000103A<b style="margin: 20px;">R16_RTC_CNT_DIV1</b>//   RO, RTC count based 65536 LSI clock cycles</summary>
<ul>
<li class="content" name="fld_4000103A.0" onclick="ElemClick('fld_4000103A.0');">
[0:15]<b style="margin: 20px;">R16_RTC_CNT_DIV1</b> (def=0x0)    //    RO, RTC count based 65536 LSI clock cycles
</li>
</ul>
</details></li>
<li class="content" name="reg_4000103C"><details ontoggle="ElemCh('reg_4000103C');"><summary>0x4000103C<b style="margin: 20px;">R32_RTC_CNT_DIV2</b>//   RO, RTC count based 2831155200 LSI clock cycles, only low 14 bit</summary>
<ul>
<li class="content" name="fld_4000103C.0" onclick="ElemClick('fld_4000103C.0');">
[0:13]<b style="margin: 20px;">R32_RTC_CNT_DIV2</b> (def=0x0)    //    RWA,RTC count based 2831155200 LSI clock cycles
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.28" onclick="ElemClick('isr_40001000.28');">[28]  <b>RTC</b>    //    RTC_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">System_control</b>// System control related registers</summary>
<ul>
<li class="content" name="reg_40001040"><details ontoggle="ElemCh('reg_40001040');"><summary>0x40001040<b style="margin: 20px;">R8_SAFE_ACCESS_SIG</b>//   WO, safe accessing sign register, must write SAFE_ACCESS_SIG1 then SAFE_ACCESS_SIG2 to enter safe a</summary>
<ul>
<li class="content" name="fld_40001040.0" onclick="ElemClick('fld_40001040.0');">
[0:1]<b style="margin: 20px;">RB_SAFE_ACC_MODE</b> (def=0x0)    //    RO, current safe accessing mode: 11=safe unlocked (SAM), other=locked (00..01..10..11)
</li>
<li class="content" name="fld_40001040.2" onclick="ElemClick('fld_40001040.2');">
[2]<b style="margin: 20px;">RB_SAFE_ACC_ACT</b> (def=0x0)    //    RO, indicate safe accessing status now: 0=locked, read only, 1=safe/unlocked (SAM), write enabled
</li>
<li class="content" name="fld_40001040.3" onclick="ElemClick('fld_40001040.3');">
[3:7]<b style="margin: 20px;">RB_SAFE_ACC_TIMER</b> (def=0x0)    //    RO, safe accessing timer bit mask (16*clock number)
</li>
<li class="content" name="fld_40001040.0" onclick="ElemClick('fld_40001040.0');">
[0:7]<b style="margin: 20px;">R8_SAFE_ACCESS_SIG</b> (def=0x0)    //    WO, safe accessing sign register, must write 0x57 then 0xA8 to enter safe accessing mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40001041"><details ontoggle="ElemCh('reg_40001041');"><summary>0x40001041<b style="margin: 20px;">R8_CHIP_ID</b>//   RF, chip ID register, always is ID_CH57*</summary>
<ul>
<li class="content" name="fld_40001041.0" onclick="ElemClick('fld_40001041.0');">
[0:7]<b style="margin: 20px;">R8_CHIP_ID</b> (def=0x72)    //    RF,chip ID register 
</li>
</ul>
</details></li>
<li class="content" name="reg_40001042"><details ontoggle="ElemCh('reg_40001042');"><summary>0x40001042<b style="margin: 20px;">R8_SAFE_ACCESS_ID</b>//   RF, safe accessing ID register, always 0x0C</summary>
<ul>
<li class="content" name="fld_40001042.0" onclick="ElemClick('fld_40001042.0');">
[0:7]<b style="margin: 20px;">R8_SAFE_ACCESS_ID</b> (def=0xC)    //    RF,safe accessing ID register 
</li>
</ul>
</details></li>
<li class="content" name="reg_40001043"><details ontoggle="ElemCh('reg_40001043');"><summary>0x40001043<b style="margin: 20px;">R8_WDOG_COUNT</b>//   RW, watch-dog count, count by clock frequency Fsys/131072</summary>
<ul>
<li class="content" name="fld_40001043.0" onclick="ElemClick('fld_40001043.0');">
[0:7]<b style="margin: 20px;">R8_WDOG_COUNT</b> (def=0x0)    //    RW,watch-dog count, count by clock frequency Fsys/131072
</li>
</ul>
</details></li>
<li class="content" name="reg_40001044"><details ontoggle="ElemCh('reg_40001044');"><summary>0x40001044<b style="margin: 20px;">R8_RESET_STATUS_R8_GLOB_ROM_CFG</b>//   RWA, reset status, SAM or flash ROM configuration</summary>
<ul>
<li class="content" name="fld_40001044.0" onclick="ElemClick('fld_40001044.0');">
[0:2]<b style="margin: 20px;">RB_RESET_FLAG</b> (def=0x1)    //    RO, recent reset flag
</li>
<li class="content" name="fld_40001044.4" onclick="ElemClick('fld_40001044.4');">
[4]<b style="margin: 20px;">RB_ROM_CODE_OFS</b> (def=0x0)    //    RWA, code offset address selection in Flash ROM: 0=start address 0x000000, 1=start address 0x008000
</li>
<li class="content" name="fld_40001044.5" onclick="ElemClick('fld_40001044.5');">
[5]<b style="margin: 20px;">RB_ROM_CTRL_EN</b> (def=0x0)    //    RWA, enable flash ROM control interface enable
</li>
<li class="content" name="fld_40001044.6" onclick="ElemClick('fld_40001044.6');">
[6:7]<b style="margin: 20px;">RB_ROM_CODE_WE</b> (def=0x0)    //    RWA, enable flash ROM code area being erase or write
</li>
</ul>
</details></li>
<li class="content" name="reg_40001045"><details ontoggle="ElemCh('reg_40001045');"><summary>0x40001045<b style="margin: 20px;">R8_GLOB_CFG_INFO</b>//   RO, global configuration information and status</summary>
<ul>
<li class="content" name="fld_40001045.2" onclick="ElemClick('fld_40001045.2');">
[2]<b style="margin: 20px;">RB_CFG_RESET_EN</b> (def=0x0)    //    RO, manual reset input enable status
</li>
<li class="content" name="fld_40001045.3" onclick="ElemClick('fld_40001045.3');">
[3]<b style="margin: 20px;">RB_CFG_BOOT_EN</b> (def=0x0)    //    RO, boot-loader enable status
</li>
<li class="content" name="fld_40001045.4" onclick="ElemClick('fld_40001045.4');">
[4]<b style="margin: 20px;">RB_CFG_RST_PIN</b> (def=0x0)    //    RO, Reset pin selection
</li>
<li class="content" name="fld_40001045.5" onclick="ElemClick('fld_40001045.5');">
[5]<b style="margin: 20px;">RB_BOOT_LOADER</b> (def=0x0)    //    RO, indicate boot loader status: 0=application status (by software reset), 1=boot loader status
</li>
</ul>
</details></li>
<li class="content" name="reg_40001046"><details ontoggle="ElemCh('reg_40001046');"><summary>0x40001046<b style="margin: 20px;">R8_RST_WDOG_CTRL</b>//   RWA, reset and watch-dog control, SAM</summary>
<ul>
<li class="content" name="fld_40001046.0" onclick="ElemClick('fld_40001046.0');">
[0]<b style="margin: 20px;">RB_SOFTWARE_RESET</b> (def=0x0)    //    WA or WZ, global software reset, high action, auto clear
</li>
<li class="content" name="fld_40001046.0" onclick="ElemClick('fld_40001046.0');">
[0]<b style="margin: 20px;">RB_BOOT_LOAD_MAN</b> (def=0x0)    //    Read-Only, Manually enter BOOT Loader flag
</li>
<li class="content" name="fld_40001046.1" onclick="ElemClick('fld_40001046.1');">
[1]<b style="margin: 20px;">RB_WDOG_RST_EN</b> (def=0x0)    //    RWA, enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer o
</li>
<li class="content" name="fld_40001046.2" onclick="ElemClick('fld_40001046.2');">
[2]<b style="margin: 20px;">RB_WDOG_INT_EN</b> (def=0x0)    //    RWA, watch-dog timer overflow interrupt enable: 0=disable, 1=enable
</li>
<li class="content" name="fld_40001046.4" onclick="ElemClick('fld_40001046.4');">
[4]<b style="margin: 20px;">RB_WDOG_INT_FLAG</b> (def=0x0)    //    RW1, watch-dog timer overflow interrupt flag, cleared by RW1 or reload watch-dog count or __SEV(Sen
</li>
</ul>
</details></li>
<li class="content" name="reg_40001047"><details ontoggle="ElemCh('reg_40001047');"><summary>0x40001047<b style="margin: 20px;">R8_GLOB_RESET_KEEP</b>//   RW, value keeper during global reset</summary>
<ul>
<li class="content" name="fld_40001047.0" onclick="ElemClick('fld_40001047.0');">
[0:7]<b style="margin: 20px;">R8_GLOB_RESET_KEEP</b> (def=0x0)    //    RW, value keeper during global reset
</li>
</ul>
</details></li>
<li class="content" name="reg_4000104B"><details ontoggle="ElemCh('reg_4000104B');"><summary>0x4000104B<b style="margin: 20px;">R8_PLL_CONFIG</b>//   RWA, PLL configuration control, SAM</summary>
<ul>
<li class="content" name="fld_4000104B.0" onclick="ElemClick('fld_4000104B.0');">
[0:5]<b style="margin: 20px;">RB_PLL_CFG_DAT</b> (def=0xA)    //    RWA, PLL configure data
</li>
</ul>
</details></li>
<li class="content" name="reg_4000104E"><details ontoggle="ElemCh('reg_4000104E');"><summary>0x4000104E<b style="margin: 20px;">R8_XT32M_TUNE</b>//   RWA, external 32MHz oscillator tune control, SAM</summary>
<ul>
<li class="content" name="fld_4000104E.0" onclick="ElemClick('fld_4000104E.0');">
[0:1]<b style="margin: 20px;">RB_XT32M_I_BIAS</b> (def=0x2)    //    RWA, external 32MHz oscillator bias current tune: 00=75% current, 01=standard current, 10=125% curr
</li>
<li class="content" name="fld_4000104E.4" onclick="ElemClick('fld_4000104E.4');">
[4:6]<b style="margin: 20px;">RB_XT32M_C_LOAD</b> (def=0x5)    //    RWA, external 32MHz oscillator load capacitor tune: Cap = RB_XT32M_C_LOAD * 2 + 10pF
</li>
</ul>
</details></li>
<li class="content" name="reg_40001050"><details ontoggle="ElemCh('reg_40001050');"><summary>0x40001050<b style="margin: 20px;">R16_OSC_CAL_CNT</b>//   RO, system clock count value for 32KHz multi-cycles</summary>
<ul>
<li class="content" name="fld_40001050.0" onclick="ElemClick('fld_40001050.0');">
[0:13]<b style="margin: 20px;">RB_OSC_CAL_CNT</b> (def=0x0)    //    RO, system clock count value for 32KHz multi-cycles
</li>
<li class="content" name="fld_40001050.14" onclick="ElemClick('fld_40001050.14');">
[14]<b style="margin: 20px;">RB_OSC_CAL_OV_CLR</b> (def=0x0)    //    RW1, indicate R8_OSC_CAL_OV_CNT not zero, set 1 to clear R8_OSC_CAL_OV_CNT
</li>
<li class="content" name="fld_40001050.15" onclick="ElemClick('fld_40001050.15');">
[15]<b style="margin: 20px;">RB_OSC_CAL_IF</b> (def=0x0)    //    RW1, interrupt flag for oscillator capture end, set 1 to clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40001052"><details ontoggle="ElemCh('reg_40001052');"><summary>0x40001052<b style="margin: 20px;">R8_OSC_CAL_OV_CNT</b>//   RO, oscillator frequency calibration overflow times</summary>
<ul>
<li class="content" name="fld_40001052.0" onclick="ElemClick('fld_40001052.0');">
[0:7]<b style="margin: 20px;">R8_OSC_CAL_OV_CNT</b> (def=0x0)    //    RO, oscillator frequency calibration overflow times
</li>
</ul>
</details></li>
<li class="content" name="reg_40001053"><details ontoggle="ElemCh('reg_40001053');"><summary>0x40001053<b style="margin: 20px;">R8_OSC_CAL_CTRL</b>//   RWA, oscillator frequency calibration control, SAM</summary>
<ul>
<li class="content" name="fld_40001053.0" onclick="ElemClick('fld_40001053.0');">
[0:2]<b style="margin: 20px;">RB_OSC_CNT_TOTAL</b> (def=0x1)    //    RWA, total cycles mode for oscillator capture
</li>
<li class="content" name="fld_40001053.3" onclick="ElemClick('fld_40001053.3');">
[3]<b style="margin: 20px;">RB_OSC_CNT_HALT</b> (def=0x1)    //    RO, calibration counter halt status: 0=counting, 1=halt for reading count value
</li>
<li class="content" name="fld_40001053.4" onclick="ElemClick('fld_40001053.4');">
[4]<b style="margin: 20px;">RB_OSC_CAL_IE</b> (def=0x0)    //    RWA, interrupt enable for oscillator capture end
</li>
<li class="content" name="fld_40001053.5" onclick="ElemClick('fld_40001053.5');">
[5]<b style="margin: 20px;">RB_OSC_CNT_EN</b> (def=0x0)    //    RWA, calibration counter enable
</li>
<li class="content" name="fld_40001053.6" onclick="ElemClick('fld_40001053.6');">
[6]<b style="margin: 20px;">RB_OSC_CNT_END</b> (def=0x0)    //    RWA, select oscillator capture end mode: 0=normal, 1=append 2 cycles
</li>
<li class="content" name="fld_40001053.7" onclick="ElemClick('fld_40001053.7');">
[7]<b style="margin: 20px;">RB_CNT_CLR</b> (def=0x0)    //    RWA, Software reset RB_SSC_CNT_TOTAL
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.35" onclick="ElemClick('isr_40001000.35');">[35]  <b>WDOG_BAT</b>    //    WDOG_BAT_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">CMP</b>// Comparer</summary>
<ul>
<li class="content" name="reg_40001054"><details ontoggle="ElemCh('reg_40001054');"><summary>0x40001054<b style="margin: 20px;">R32_CMP_CTRL</b>//   RW, Comparator control register</summary>
<ul>
<li class="content" name="fld_40001054.0" onclick="ElemClick('fld_40001054.0');">
[0]<b style="margin: 20px;">RB_CMP_EN</b> (def=0x0)    //    RW, Comparator enabled
</li>
<li class="content" name="fld_40001054.1" onclick="ElemClick('fld_40001054.1');">
[1]<b style="margin: 20px;">RB_CMP_CAP</b> (def=0x0)    //    RW, Timer captures channel signal source selection
</li>
<li class="content" name="fld_40001054.2" onclick="ElemClick('fld_40001054.2');">
[2:3]<b style="margin: 20px;">RB_CMP_SW</b> (def=0x0)    //    RW, Comparator channel selection
</li>
<li class="content" name="fld_40001054.4" onclick="ElemClick('fld_40001054.4');">
[4:7]<b style="margin: 20px;">RB_CMP_NREF_LEVEL</b> (def=0x0)    //    RW, Selection of negative reference level for comparator
</li>
<li class="content" name="fld_40001054.8" onclick="ElemClick('fld_40001054.8');">
[8]<b style="margin: 20px;">RB_CMP_INT</b> (def=0x0)    //    RW, Comparator interrupt enable
</li>
<li class="content" name="fld_40001054.10" onclick="ElemClick('fld_40001054.10');">
[10:11]<b style="margin: 20px;">RB_CMP_OUT_SEL</b> (def=0x0)    //    RW, Comparator interrupt generates event selection
</li>
<li class="content" name="fld_40001054.16" onclick="ElemClick('fld_40001054.16');">
[16]<b style="margin: 20px;">RB_CMP_IF</b> (def=0x0)    //    RW1, Comparator interrupt flag, write 1 to reset to zero
</li>
<li class="content" name="fld_40001054.25" onclick="ElemClick('fld_40001054.25');">
[25]<b style="margin: 20px;">RB_APR_OUT_CMP</b> (def=0x0)    //    RW, Real time output signal of comparator
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.29" onclick="ElemClick('isr_40001000.29');">[29]  <b>CMP</b>    //    CMP_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">KEYSCAN</b>// keys scanning</summary>
<ul>
<li class="content" name="reg_40001064"><details ontoggle="ElemCh('reg_40001064');"><summary>0x40001064<b style="margin: 20px;">R16_KEY_SCAN_CTRL</b>//   RW, Key scan control register</summary>
<ul>
<li class="content" name="fld_40001064.0" onclick="ElemClick('fld_40001064.0');">
[0]<b style="margin: 20px;">RB_SCAN_START_EN</b> (def=0x0)    //    RW, Start scanning enable
</li>
<li class="content" name="fld_40001064.1" onclick="ElemClick('fld_40001064.1');">
[1:3]<b style="margin: 20px;">RB_SCAN_CNT_END</b> (def=0x0)    //    RW, Set the number of times to scan to the same key value
</li>
<li class="content" name="fld_40001064.4" onclick="ElemClick('fld_40001064.4');">
[4:7]<b style="margin: 20px;">RB_SCAN_CLK_DIV</b> (def=0x0)    //    RW, Scan clock frequency division
</li>
<li class="content" name="fld_40001064.8" onclick="ElemClick('fld_40001064.8');">
[8:12]<b style="margin: 20px;">RB_PIN_SCAN_EN</b> (def=0x0)    //    RW, Enable I/O pins involved in key scanning
</li>
<li class="content" name="fld_40001064.13" onclick="ElemClick('fld_40001064.13');">
[13]<b style="margin: 20px;">RB_SCAN_1END_WAKE_EN</b> (def=0x0)    //    RW, Activate wake-up signal after a single scan
</li>
<li class="content" name="fld_40001064.14" onclick="ElemClick('fld_40001064.14');">
[14]<b style="margin: 20px;">RB_CLR_WAKEUP_EN</b> (def=0x0)    //    RW, Enable automatic clearing of wake-up signal after wake-up
</li>
</ul>
</details></li>
<li class="content" name="reg_40001066"><details ontoggle="ElemCh('reg_40001066');"><summary>0x40001066<b style="margin: 20px;">R8_KEY_SCAN_INT_EN</b>//   RW, Press button scan interrupt enable register</summary>
<ul>
<li class="content" name="fld_40001066.0" onclick="ElemClick('fld_40001066.0');">
[0]<b style="margin: 20px;">RB_KEY_PRESSED_IE</b> (def=0x0)    //    RW, Detected key press and interrupted when the same key value is reached the set value
</li>
<li class="content" name="fld_40001066.1" onclick="ElemClick('fld_40001066.1');">
[1]<b style="margin: 20px;">RB_SCAN_1END_IE</b> (def=0x0)    //    RW, Interrupt enable after a single scan is completed
</li>
</ul>
</details></li>
<li class="content" name="reg_40001067"><details ontoggle="ElemCh('reg_40001067');"><summary>0x40001067<b style="margin: 20px;">R8_KEY_SCAN_INT_FLAG</b>//   RW, Press the button to scan the interrupt flag register</summary>
<ul>
<li class="content" name="fld_40001067.0" onclick="ElemClick('fld_40001067.0');">
[0]<b style="margin: 20px;">RB_KEY_PRESSED_IF</b> (def=0x0)    //    RW, Detected button press, and the same button value reaches the set value for the number of times 
</li>
<li class="content" name="fld_40001067.1" onclick="ElemClick('fld_40001067.1');">
[1]<b style="margin: 20px;">RB_SCAN_1END_IF</b> (def=0x0)    //    RW, Interrupt flag after word scanning is completed
</li>
</ul>
</details></li>
<li class="content" name="reg_40001068"><details ontoggle="ElemCh('reg_40001068');"><summary>0x40001068<b style="margin: 20px;">R32_KEY_SCAN_NUMB</b>//   RW, Scan key number register</summary>
<ul>
<li class="content" name="fld_40001068.0" onclick="ElemClick('fld_40001068.0');">
[0:19]<b style="margin: 20px;">RB_KEY_SCAN_NUMB</b> (def=0x0)    //    RO, Current key number value
</li>
<li class="content" name="fld_40001068.20" onclick="ElemClick('fld_40001068.20');">
[20:22]<b style="margin: 20px;">RB_KEY_SCAN_CNT</b> (def=0x0)    //    RO, Current number of key scans
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.33" onclick="ElemClick('isr_40001000.33');">[33]  <b>KEYSCAN</b>    //    KEYSCAN_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">GPIO</b>// General porpose intput output</summary>
<ul>
<li class="content" name="reg_40001090"><details ontoggle="ElemCh('reg_40001090');"><summary>0x40001090<b style="margin: 20px;">R16_PA_INT_EN</b>//   RW, GPIO PA interrupt enable</summary>
<ul>
<li class="content" name="fld_40001090.0" onclick="ElemClick('fld_40001090.0');">
[0:15]<b style="margin: 20px;">R16_PA_INT_EN</b> (def=0x0)    //    GPIO PA interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001094"><details ontoggle="ElemCh('reg_40001094');"><summary>0x40001094<b style="margin: 20px;">R16_PA_INT_MODE</b>//   RW, GPIO PA interrupt mode: 0=level action, 1=edge action</summary>
<ul>
<li class="content" name="fld_40001094.0" onclick="ElemClick('fld_40001094.0');">
[0:15]<b style="margin: 20px;">R16_PA_INT_MODE</b> (def=0x0)    //     GPIO PA interrupt mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4000109C"><details ontoggle="ElemCh('reg_4000109C');"><summary>0x4000109C<b style="margin: 20px;">R16_PA_INT_IF</b>//   RW1, GPIO PA interrupt flag</summary>
<ul>
<li class="content" name="fld_4000109C.0" onclick="ElemClick('fld_4000109C.0');">
[0:15]<b style="margin: 20px;">R16_PA_INT_IF</b> (def=0x0)    //     GPIO PA interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400010A0"><details ontoggle="ElemCh('reg_400010A0');"><summary>0x400010A0<b style="margin: 20px;">R32_PA_DIR</b>//   RW, GPIO PA I/O direction: 0=in, 1=out</summary>
<ul>
<li class="content" name="fld_400010A0.0" onclick="ElemClick('fld_400010A0.0');">
[0:7]<b style="margin: 20px;">R8_PA_DIR_0</b> (def=0x0)    //     GPIO PA I/O direction byte 0
</li>
<li class="content" name="fld_400010A0.8" onclick="ElemClick('fld_400010A0.8');">
[8:15]<b style="margin: 20px;">R8_PA_DIR_1</b> (def=0x0)    //     GPIO PA I/O direction byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010A4"><details ontoggle="ElemCh('reg_400010A4');"><summary>0x400010A4<b style="margin: 20px;">R32_PA_PIN</b>//   RO, GPIO PA input</summary>
<ul>
<li class="content" name="fld_400010A4.0" onclick="ElemClick('fld_400010A4.0');">
[0:7]<b style="margin: 20px;">R8_PA_PIN_0</b> (def=0x0)    //    GPIO PA input byte 0
</li>
<li class="content" name="fld_400010A4.8" onclick="ElemClick('fld_400010A4.8');">
[8:15]<b style="margin: 20px;">R8_PA_PIN_1</b> (def=0x0)    //    GPIO PA input byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010A8"><details ontoggle="ElemCh('reg_400010A8');"><summary>0x400010A8<b style="margin: 20px;">R32_PA_OUT</b>//   RW, GPIO PA output</summary>
<ul>
<li class="content" name="fld_400010A8.0" onclick="ElemClick('fld_400010A8.0');">
[0:7]<b style="margin: 20px;">R8_PA_OUT_0</b> (def=0x0)    //    GPIO PA output byte 0
</li>
<li class="content" name="fld_400010A8.8" onclick="ElemClick('fld_400010A8.8');">
[8:15]<b style="margin: 20px;">R8_PA_OUT_1</b> (def=0x0)    //    GPIO PA output byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010AC"><details ontoggle="ElemCh('reg_400010AC');"><summary>0x400010AC<b style="margin: 20px;">R32_PA_CLR</b>//   WZ, GPIO PA clear output: 0=keep, 1=clear</summary>
<ul>
<li class="content" name="fld_400010AC.0" onclick="ElemClick('fld_400010AC.0');">
[0:7]<b style="margin: 20px;">R8_PA_CLR_0</b> (def=0x0)    //    GPIO PA clear output byte 0
</li>
<li class="content" name="fld_400010AC.8" onclick="ElemClick('fld_400010AC.8');">
[8:15]<b style="margin: 20px;">R8_PA_CLR_1</b> (def=0x0)    //    GPIO PA clear output byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010B0"><details ontoggle="ElemCh('reg_400010B0');"><summary>0x400010B0<b style="margin: 20px;">R32_PA_PU</b>//   RW, GPIO PA pullup resistance enable</summary>
<ul>
<li class="content" name="fld_400010B0.0" onclick="ElemClick('fld_400010B0.0');">
[0:7]<b style="margin: 20px;">R8_PA_PU_0</b> (def=0x0)    //    GPIO PA pullup resistance enable byte 0
</li>
<li class="content" name="fld_400010B0.8" onclick="ElemClick('fld_400010B0.8');">
[8:15]<b style="margin: 20px;">R8_PA_PU_1</b> (def=0x0)    //    GPIO PA pullup resistance enable byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_400010B4"><details ontoggle="ElemCh('reg_400010B4');"><summary>0x400010B4<b style="margin: 20px;">R32_PA_PD_DRV</b>//   RW, PA pulldown for input or PA driving capability for output</summary>
<ul>
<li class="content" name="fld_400010B4.0" onclick="ElemClick('fld_400010B4.0');">
[0:7]<b style="margin: 20px;">R8_PA_PD_DRV_0</b> (def=0x0)    //    PA pulldown for input or PA driving capability for output byte 0
</li>
<li class="content" name="fld_400010B4.8" onclick="ElemClick('fld_400010B4.8');">
[8:15]<b style="margin: 20px;">R8_PA_PD_DRV_1</b> (def=0x0)    //    PA pulldown for input or PA driving capability for output byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_400010B8"><details ontoggle="ElemCh('reg_400010B8');"><summary>0x400010B8<b style="margin: 20px;">R32_PA_SET</b>//   RW, PA port output set register</summary>
<ul>
<li class="content" name="fld_400010B8.0" onclick="ElemClick('fld_400010B8.0');">
[0:7]<b style="margin: 20px;">R8_PA_SET_0</b> (def=0x0)    //    When the corresponding bit of the set register R3_2PA_SET is 0, the output of the PA pin remains un
</li>
<li class="content" name="fld_400010B8.8" onclick="ElemClick('fld_400010B8.8');">
[8:15]<b style="margin: 20px;">R8_PA_SET_1</b> (def=0x0)    //    When the corresponding bit of the set register R3_2PA_SET is 0, the output of the PA pin remains un
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.17" onclick="ElemClick('isr_40001000.17');">[17]  <b>GPIOA</b>    //    GPIOA_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40002400"><details ontoggle="ElemCh('per_40002400');"><summary>0x40002400<b style="margin: 20px;">TMR</b>// Timer register</summary>
<ul>
<li class="content" name="reg_40002800"><details ontoggle="ElemCh('reg_40002800');"><summary>0x40002800<b style="margin: 20px;">R8_TMR_CTRL_MOD</b>//   RW, TMR mode control</summary>
<ul>
<li class="content" name="fld_40002800.0" onclick="ElemClick('fld_40002800.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    RW, timer in mode: 0=timer/PWM, 1=capture/count
</li>
<li class="content" name="fld_40002800.1" onclick="ElemClick('fld_40002800.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x1)    //    RW, force clear timer FIFO and count
</li>
<li class="content" name="fld_40002800.2" onclick="ElemClick('fld_40002800.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    RW, timer count enable
</li>
<li class="content" name="fld_40002800.3" onclick="ElemClick('fld_40002800.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    RW, timer output enable
</li>
<li class="content" name="fld_40002800.4" onclick="ElemClick('fld_40002800.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR/RB_TMR_CAP_COUNT</b> (def=0x0)    //    RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, cou
</li>
<li class="content" name="fld_40002800.6" onclick="ElemClick('fld_40002800.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT/RB_TMR_CAP_EDGE</b> (def=0x0)    //    RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge
</li>
</ul>
</details></li>
<li class="content" name="reg_40002401"><details ontoggle="ElemCh('reg_40002401');"><summary>0x40002401<b style="margin: 20px;">R8_TMR_CTRL_DMA</b>//   RO/WO, DMA control register</summary>
<ul>
<li class="content" name="fld_40002401.0" onclick="ElemClick('fld_40002401.0');">
[0]<b style="margin: 20px;">RB_TMR_DMA_ENABLE</b> (def=0x0)    //    RW, DMA function enable bit
</li>
<li class="content" name="fld_40002401.2" onclick="ElemClick('fld_40002401.2');">
[2]<b style="margin: 20px;">RB_TMR_DMA_LOOP</b> (def=0x0)    //    RW, Enable bit for DMA address loop function
</li>
</ul>
</details></li>
<li class="content" name="reg_40002402"><details ontoggle="ElemCh('reg_40002402');"><summary>0x40002402<b style="margin: 20px;">R8_TMR_INTER_EN</b>//   RW, TMR interrupt enable</summary>
<ul>
<li class="content" name="fld_40002402.0" onclick="ElemClick('fld_40002402.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    RW, enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002402.1" onclick="ElemClick('fld_40002402.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    RW, enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002402.2" onclick="ElemClick('fld_40002402.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)
</li>
<li class="content" name="fld_40002402.3" onclick="ElemClick('fld_40002402.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    RW, enable interrupt for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002402.4" onclick="ElemClick('fld_40002402.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    RW, enable interrupt for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002406"><details ontoggle="ElemCh('reg_40002406');"><summary>0x40002406<b style="margin: 20px;">R8_TMR_INT_FLAG</b>//   RW1, TMR interrupt flag</summary>
<ul>
<li class="content" name="fld_40002406.0" onclick="ElemClick('fld_40002406.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    RW1, interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40002406.1" onclick="ElemClick('fld_40002406.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    RW1, interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40002406.2" onclick="ElemClick('fld_40002406.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 
</li>
<li class="content" name="fld_40002406.3" onclick="ElemClick('fld_40002406.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    RW1, interrupt flag for timer1/2 DMA completion
</li>
<li class="content" name="fld_40002406.4" onclick="ElemClick('fld_40002406.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    RW1, interrupt flag for timer FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_40002407"><details ontoggle="ElemCh('reg_40002407');"><summary>0x40002407<b style="margin: 20px;">R8_TMR_FIFO_COUNT</b>//   RO, TMR FIFO count status</summary>
<ul>
<li class="content" name="fld_40002407.0" onclick="ElemClick('fld_40002407.0');">
[0:3]<b style="margin: 20px;">R8_TMR_FIFO_COUNT</b> (def=0x0)    //    R0,TMR FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40002408"><details ontoggle="ElemCh('reg_40002408');"><summary>0x40002408<b style="margin: 20px;">R32_TMR_COUNT</b>//   RO, TMR current count</summary>
<ul>
<li class="content" name="fld_40002408.0" onclick="ElemClick('fld_40002408.0');">
[0:25]<b style="margin: 20px;">R32_TMR_COUNT</b> (def=0x0)    //    RW1,TMR current count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000240C"><details ontoggle="ElemCh('reg_4000240C');"><summary>0x4000240C<b style="margin: 20px;">R32_TMR_CNT_END</b>//   RW, TMR end count value, only low 26 bit</summary>
<ul>
<li class="content" name="fld_4000240C.0" onclick="ElemClick('fld_4000240C.0');">
[0:31]<b style="margin: 20px;">R32_TMR_CNT_END</b> (def=0x0)    //    RW1,TMR end count value
</li>
</ul>
</details></li>
<li class="content" name="reg_40002410"><details ontoggle="ElemCh('reg_40002410');"><summary>0x40002410<b style="margin: 20px;">R32_TMR_FIFO</b>//   RO/WO, TMR FIFO register, only low 26 bit</summary>
<ul>
<li class="content" name="fld_40002410.0" onclick="ElemClick('fld_40002410.0');">
[0:31]<b style="margin: 20px;">R32_TMR_FIFO</b> (def=0x0)    //    RW1,TMR FIFO register
</li>
</ul>
</details></li>
<li class="content" name="reg_40002414"><details ontoggle="ElemCh('reg_40002414');"><summary>0x40002414<b style="margin: 20px;">R32_TMR_DMA_NOW</b>//   RO, DMA current buffer address</summary>
<ul>
<li class="content" name="fld_40002414.2" onclick="ElemClick('fld_40002414.2');">
[2:14]<b style="margin: 20px;">RB_TMR_DMA_NOW</b> (def=0x0)    //    RW, DMA data buffer current address
</li>
</ul>
</details></li>
<li class="content" name="reg_40002418"><details ontoggle="ElemCh('reg_40002418');"><summary>0x40002418<b style="margin: 20px;">R32_TMR_DMA_BEG</b>//   RW, DMA start buffer address</summary>
<ul>
<li class="content" name="fld_40002418.2" onclick="ElemClick('fld_40002418.2');">
[2:14]<b style="margin: 20px;">RB_TMR_DMA_BEG</b> (def=0x0)    //    RW, The starting address of the DMA data buffer must be aligned with 4 bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_4000241C"><details ontoggle="ElemCh('reg_4000241C');"><summary>0x4000241C<b style="margin: 20px;">R32_TMR_DMA_END</b>//   RW, DMA end buffer address</summary>
<ul>
<li class="content" name="fld_4000241C.2" onclick="ElemClick('fld_4000241C.2');">
[2:14]<b style="margin: 20px;">RB_TMR_DMA_END</b> (def=0x0)    //    RW, DMA data buffer end address (excluding), the address must be aligned with 4 bytes
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40002400.24" onclick="ElemClick('isr_40002400.24');">[24]  <b>TMR</b>    //    TMR_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">KEYSCAN</b>// keys scanning</summary>
<ul>
<li class="content" name="reg_40001064"><details ontoggle="ElemCh('reg_40001064');"><summary>0x40001064<b style="margin: 20px;">R16_KEY_SCAN_CTRL</b>//   RW, Key scan control register</summary>
<ul>
<li class="content" name="fld_40001064.0" onclick="ElemClick('fld_40001064.0');">
[0]<b style="margin: 20px;">RB_SCAN_START_EN</b> (def=0x0)    //    RW, Start scanning enable
</li>
<li class="content" name="fld_40001064.1" onclick="ElemClick('fld_40001064.1');">
[1:3]<b style="margin: 20px;">RB_SCAN_CNT_END</b> (def=0x0)    //    RW, Set the number of times to scan to the same key value
</li>
<li class="content" name="fld_40001064.4" onclick="ElemClick('fld_40001064.4');">
[4:7]<b style="margin: 20px;">RB_SCAN_CLK_DIV</b> (def=0x0)    //    RW, Scan clock frequency division
</li>
<li class="content" name="fld_40001064.8" onclick="ElemClick('fld_40001064.8');">
[8:12]<b style="margin: 20px;">RB_PIN_SCAN_EN</b> (def=0x0)    //    RW, Enable I/O pins involved in key scanning
</li>
<li class="content" name="fld_40001064.13" onclick="ElemClick('fld_40001064.13');">
[13]<b style="margin: 20px;">RB_SCAN_1END_WAKE_EN</b> (def=0x0)    //    RW, Activate wake-up signal after a single scan
</li>
<li class="content" name="fld_40001064.14" onclick="ElemClick('fld_40001064.14');">
[14]<b style="margin: 20px;">RB_CLR_WAKEUP_EN</b> (def=0x0)    //    RW, Enable automatic clearing of wake-up signal after wake-up
</li>
</ul>
</details></li>
<li class="content" name="reg_40001066"><details ontoggle="ElemCh('reg_40001066');"><summary>0x40001066<b style="margin: 20px;">R8_KEY_SCAN_INT_EN</b>//   RW, Press button scan interrupt enable register</summary>
<ul>
<li class="content" name="fld_40001066.0" onclick="ElemClick('fld_40001066.0');">
[0]<b style="margin: 20px;">RB_KEY_PRESSED_IE</b> (def=0x0)    //    RW, Detected key press and interrupted when the same key value is reached the set value
</li>
<li class="content" name="fld_40001066.1" onclick="ElemClick('fld_40001066.1');">
[1]<b style="margin: 20px;">RB_SCAN_1END_IE</b> (def=0x0)    //    RW, Interrupt enable after a single scan is completed
</li>
</ul>
</details></li>
<li class="content" name="reg_40001067"><details ontoggle="ElemCh('reg_40001067');"><summary>0x40001067<b style="margin: 20px;">R8_KEY_SCAN_INT_FLAG</b>//   RW, Press the button to scan the interrupt flag register</summary>
<ul>
<li class="content" name="fld_40001067.0" onclick="ElemClick('fld_40001067.0');">
[0]<b style="margin: 20px;">RB_KEY_PRESSED_IF</b> (def=0x0)    //    RW, Detected button press, and the same button value reaches the set value for the number of times 
</li>
<li class="content" name="fld_40001067.1" onclick="ElemClick('fld_40001067.1');">
[1]<b style="margin: 20px;">RB_SCAN_1END_IF</b> (def=0x0)    //    RW, Interrupt flag after word scanning is completed
</li>
</ul>
</details></li>
<li class="content" name="reg_40001068"><details ontoggle="ElemCh('reg_40001068');"><summary>0x40001068<b style="margin: 20px;">R32_KEY_SCAN_NUMB</b>//   RW, Scan key number register</summary>
<ul>
<li class="content" name="fld_40001068.0" onclick="ElemClick('fld_40001068.0');">
[0:19]<b style="margin: 20px;">RB_KEY_SCAN_NUMB</b> (def=0x0)    //    RO, Current key number value
</li>
<li class="content" name="fld_40001068.20" onclick="ElemClick('fld_40001068.20');">
[20:22]<b style="margin: 20px;">RB_KEY_SCAN_CNT</b> (def=0x0)    //    RO, Current number of key scans
</li>
</ul>
</details></li>
<li class="content" name="reg_40001020"><details ontoggle="ElemCh('reg_40001020');"><summary>0x40001020<b style="margin: 20px;">R8_ENC_REG_CTRL</b>//   RW, Encoder mode control register</summary>
<ul>
<li class="content" name="fld_40001020.0" onclick="ElemClick('fld_40001020.0');">
[0]<b style="margin: 20px;">RB_START_ENC_EN</b> (def=0x0)    //    RW, Enable encoder mode operation
</li>
<li class="content" name="fld_40001020.1" onclick="ElemClick('fld_40001020.1');">
[1:2]<b style="margin: 20px;">RB_SMS_MODE</b> (def=0x0)    //    RW, Encoder mode edge working mode
</li>
<li class="content" name="fld_40001020.3" onclick="ElemClick('fld_40001020.3');">
[3]<b style="margin: 20px;">RB_RD_CLR_EN</b> (def=0x0)    //    RW, Encoder mode reads count and resets to zero
</li>
<li class="content" name="fld_40001020.5" onclick="ElemClick('fld_40001020.5');">
[5]<b style="margin: 20px;">RB_ENC_DIR</b> (def=0x0)    //    RO, Current direction of encoder
</li>
</ul>
</details></li>
<li class="content" name="reg_40001021"><details ontoggle="ElemCh('reg_40001021');"><summary>0x40001021<b style="margin: 20px;">R8_ENC_INTER_EN</b>//   RW, Encoder mode interrupt enable register</summary>
<ul>
<li class="content" name="fld_40001021.0" onclick="ElemClick('fld_40001021.0');">
[0]<b style="margin: 20px;">RB_IE_DIR_INC</b> (def=0x0)    //    RW, Encoder mode forward interrupt enable
</li>
<li class="content" name="fld_40001021.1" onclick="ElemClick('fld_40001021.1');">
[1]<b style="margin: 20px;">RB_IE_DIR_DEC</b> (def=0x0)    //    RW, Encoder mode backward interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001022"><details ontoggle="ElemCh('reg_40001022');"><summary>0x40001022<b style="margin: 20px;">R8_ENC_INT_FLAG</b>//   RW, Encoder mode interrupt flag register</summary>
<ul>
<li class="content" name="fld_40001022.0" onclick="ElemClick('fld_40001022.0');">
[0]<b style="margin: 20px;">RB_IF_DIR_INC</b> (def=0x0)    //    RW, Encoder mode forward interrupt flag
</li>
<li class="content" name="fld_40001022.1" onclick="ElemClick('fld_40001022.1');">
[1]<b style="margin: 20px;">RB_IF_DIR_DEC</b> (def=0x0)    //    RW, Encoder mode backward interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40001024"><details ontoggle="ElemCh('reg_40001024');"><summary>0x40001024<b style="margin: 20px;">R32_ENC_REG_CEND</b>//   RW, Encoder mode final value configuration register</summary>
<ul>
<li class="content" name="fld_40001024.0" onclick="ElemClick('fld_40001024.0');">
[0:31]<b style="margin: 20px;">R32_ENC_REG_CEND</b> (def=0x0)    //    RW, Preset encoder mode final value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001028"><details ontoggle="ElemCh('reg_40001028');"><summary>0x40001028<b style="margin: 20px;">R32_ENC_REG_CCNT</b>//   RW, Encoder mode current value configuration register</summary>
<ul>
<li class="content" name="fld_40001028.0" onclick="ElemClick('fld_40001028.0');">
[0:31]<b style="margin: 20px;">R32_ENC_REG_CCNT</b> (def=0x0)    //    RO, Current encoder mode value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.33" onclick="ElemClick('isr_40001000.33');">[33]  <b>KEYSCAN</b>    //    KEYSCAN_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40003400"><details ontoggle="ElemCh('per_40003400');"><summary>0x40003400<b style="margin: 20px;">UART</b>// UART register</summary>
<ul>
<b>interrupts:</b><ul><li class="content" name="isr_40003400.27" onclick="ElemClick('isr_40003400.27');">[27]  <b>UART</b>    //    UART_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40003400"><details ontoggle="ElemCh('per_40003400');"><summary>0x40003400<b style="margin: 20px;">UART</b>// UART register</summary>
<ul>
<li class="content" name="reg_40003400"><details ontoggle="ElemCh('reg_40003400');"><summary>0x40003400<b style="margin: 20px;">R8_UART_MCR</b>//   RW, UART modem control</summary>
<ul>
<li class="content" name="fld_40003400.3" onclick="ElemClick('fld_40003400.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2/RB_MCR_INT_OE</b> (def=0x0)    //    RW, UART control OUT2/UART interrupt output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40003401"><details ontoggle="ElemCh('reg_40003401');"><summary>0x40003401<b style="margin: 20px;">R8_UART_IER</b>//   RW, UART interrupt enable</summary>
<ul>
<li class="content" name="fld_40003401.0" onclick="ElemClick('fld_40003401.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY</b> (def=0x0)    //    RW, UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_40003401.1" onclick="ElemClick('fld_40003401.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY</b> (def=0x0)    //    RW, UART interrupt enable for THR empty
</li>
<li class="content" name="fld_40003401.2" onclick="ElemClick('fld_40003401.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT</b> (def=0x0)    //    RW, UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_40003401.6" onclick="ElemClick('fld_40003401.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN</b> (def=0x0)    //    RW, UART TXD pin enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40003402"><details ontoggle="ElemCh('reg_40003402');"><summary>0x40003402<b style="margin: 20px;">R8_UART_FCR</b>//   RW, UART FIFO control</summary>
<ul>
<li class="content" name="fld_40003402.0" onclick="ElemClick('fld_40003402.0');">
[0]<b style="margin: 20px;">RB_FCR_FIFO_EN</b> (def=0x0)    //    RW, UART FIFO enable
</li>
<li class="content" name="fld_40003402.6" onclick="ElemClick('fld_40003402.6');">
[6:7]<b style="margin: 20px;">RB_FCR_FIFO_TRIG</b> (def=0x0)    //    RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes
</li>
</ul>
</details></li>
<li class="content" name="reg_40003403"><details ontoggle="ElemCh('reg_40003403');"><summary>0x40003403<b style="margin: 20px;">R8_UART_LCR</b>//   RW, UART line control</summary>
<ul>
<li class="content" name="fld_40003403.0" onclick="ElemClick('fld_40003403.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit
</li>
<li class="content" name="fld_40003403.2" onclick="ElemClick('fld_40003403.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    RW, UART stop bit length: 0-1bit, 1-2bit
</li>
<li class="content" name="fld_40003403.3" onclick="ElemClick('fld_40003403.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    RW, UART parity enable
</li>
<li class="content" name="fld_40003403.4" onclick="ElemClick('fld_40003403.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space
</li>
<li class="content" name="fld_40003403.6" onclick="ElemClick('fld_40003403.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    RW, UART break control enable
</li>
<li class="content" name="fld_40003403.7" onclick="ElemClick('fld_40003403.7');">
[7]<b style="margin: 20px;">RB_LCR_GP_BIT/RB_LCR_DLAB</b> (def=0x0)    //    RW, UART general purpose bit;RW, UART reserved bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40003404"><details ontoggle="ElemCh('reg_40003404');"><summary>0x40003404<b style="margin: 20px;">R8_UART_IIR</b>//   RO, UART interrupt identification</summary>
<ul>
<li class="content" name="fld_40003404.0" onclick="ElemClick('fld_40003404.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT</b> (def=0x1)    //    RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt
</li>
<li class="content" name="fld_40003404.1" onclick="ElemClick('fld_40003404.1');">
[1:3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x0)    //    RO, UART interrupt flag bit mask
</li>
<li class="content" name="fld_40003404.6" onclick="ElemClick('fld_40003404.6');">
[6:7]<b style="margin: 20px;">RB_IIR_FIFO_ID</b> (def=0x0)    //    RO, UART FIFO enabled flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40003405"><details ontoggle="ElemCh('reg_40003405');"><summary>0x40003405<b style="margin: 20px;">R8_UART_LSR</b>//   RO, UART line status</summary>
<ul>
<li class="content" name="fld_40003405.0" onclick="ElemClick('fld_40003405.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    RO, UART receiver fifo data ready status
</li>
<li class="content" name="fld_40003405.1" onclick="ElemClick('fld_40003405.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    RZ, UART receiver overrun error
</li>
<li class="content" name="fld_40003405.2" onclick="ElemClick('fld_40003405.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    RZ, UART receiver parity error
</li>
<li class="content" name="fld_40003405.3" onclick="ElemClick('fld_40003405.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    RZ, UART receiver frame error
</li>
<li class="content" name="fld_40003405.4" onclick="ElemClick('fld_40003405.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    RZ, UART receiver break error
</li>
<li class="content" name="fld_40003405.5" onclick="ElemClick('fld_40003405.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x1)    //    RO, UART transmitter fifo empty status
</li>
<li class="content" name="fld_40003405.6" onclick="ElemClick('fld_40003405.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    RO, UART transmitter all empty status
</li>
<li class="content" name="fld_40003405.7" onclick="ElemClick('fld_40003405.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x0)    //    RO, indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_40003408"><details ontoggle="ElemCh('reg_40003408');"><summary>0x40003408<b style="margin: 20px;">R8_UART_RBR</b>//   RO, UART receiver buffer, receiving byte</summary>
<ul>
<li class="content" name="fld_40003408.0" onclick="ElemClick('fld_40003408.0');">
[0:7]<b style="margin: 20px;">R8_UART_RBR</b> (def=0x0)    //    RO, UART receiver buffer, receiving byte
</li>
</ul>
</details></li>
<li class="content" name="reg_40003408"><details ontoggle="ElemCh('reg_40003408');"><summary>0x40003408<b style="margin: 20px;">R8_UART_THR</b>//   WO, UART transmitter holding, transmittal byte</summary>
<ul>
<li class="content" name="fld_40003408.0" onclick="ElemClick('fld_40003408.0');">
[0:7]<b style="margin: 20px;">R8_UART_RBR</b> (def=0x0)    //    WO, UART transmitter holding, transmittal byte
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340A"><details ontoggle="ElemCh('reg_4000340A');"><summary>0x4000340A<b style="margin: 20px;">R8_UART_RFC</b>//   RO, UART receiver FIFO count</summary>
<ul>
<li class="content" name="fld_4000340A.0" onclick="ElemClick('fld_4000340A.0');">
[0:7]<b style="margin: 20px;">R8_UART_RFC</b> (def=0x0)    //    RO, UART receiver FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340B"><details ontoggle="ElemCh('reg_4000340B');"><summary>0x4000340B<b style="margin: 20px;">R8_UART_TFC</b>//   RO, UART transmitter FIFO count</summary>
<ul>
<li class="content" name="fld_4000340B.0" onclick="ElemClick('fld_4000340B.0');">
[0:7]<b style="margin: 20px;">R8_UART_TFC</b> (def=0x0)    //    RO, UART receiver FIFO count
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340C"><details ontoggle="ElemCh('reg_4000340C');"><summary>0x4000340C<b style="margin: 20px;">R16_UART_DL</b>//   RW, UART divisor latch</summary>
<ul>
<li class="content" name="fld_4000340C.0" onclick="ElemClick('fld_4000340C.0');">
[0:15]<b style="margin: 20px;">R16_UART_DL</b> (def=0x0)    //    RW, UART divisor latch
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340E"><details ontoggle="ElemCh('reg_4000340E');"><summary>0x4000340E<b style="margin: 20px;">R8_UART_DIV</b>//   RW, UART pre-divisor latch byte, only low 7 bit, from 1 to 128</summary>
<ul>
<li class="content" name="fld_4000340E.0" onclick="ElemClick('fld_4000340E.0');">
[0:7]<b style="margin: 20px;">R8_UART_DIV</b> (def=0x0)    //    RW, UART pre-divisor latch byte, only low 7 bit, from 1 to 128
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40003400.27" onclick="ElemClick('isr_40003400.27');">[27]  <b>UART</b>    //    UART_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40004000"><details ontoggle="ElemCh('per_40004000');"><summary>0x40004000<b style="margin: 20px;">SPI</b>// SPI register</summary>
<ul>
<li class="content" name="reg_40004000"><details ontoggle="ElemCh('reg_40004000');"><summary>0x40004000<b style="margin: 20px;">R8_SPI_CTRL_MOD</b>//   RW, SPI mode control</summary>
<ul>
<li class="content" name="fld_40004000.0" onclick="ElemClick('fld_40004000.0');">
[0]<b style="margin: 20px;">RB_SPI_MODE_SLAVE</b> (def=0x0)    //    RW, SPI slave mode: 0=master or host, 1=slave or device
</li>
<li class="content" name="fld_40004000.1" onclick="ElemClick('fld_40004000.1');">
[1]<b style="margin: 20px;">RB_SPI_ALL_CLEAR</b> (def=0x1)    //    RW, force clear SPI FIFO and count
</li>
<li class="content" name="fld_40004000.2" onclick="ElemClick('fld_40004000.2');">
[2]<b style="margin: 20px;">RB_SPI_2WIRE_MOD</b> (def=0x0)    //    RW, SPI enable 2 wire mode for slave: 0=3wire(SCK0,MOSI,MISO), 1=2wire(SCK0,MISO=MXSX)
</li>
<li class="content" name="fld_40004000.3" onclick="ElemClick('fld_40004000.3');">
[3]<b style="margin: 20px;">RB_SPI_MST_SCK_MOD/RB_SPI_SLV_CMD_MOD</b> (def=0x0)    //    RW, SPI master clock mode: 0=mode 0, 1=mode 3;RW, SPI slave command mode: 0=byte stream, 1=first by
</li>
<li class="content" name="fld_40004000.4" onclick="ElemClick('fld_40004000.4');">
[4]<b style="margin: 20px;">RB_SPI_FIFO_DIR</b> (def=0x0)    //    RW, SPI FIFO direction: 0=out(write @master mode), 1=in(read @master mode)
</li>
<li class="content" name="fld_40004000.5" onclick="ElemClick('fld_40004000.5');">
[5]<b style="margin: 20px;">RB_SPI_SCK_OE</b> (def=0x0)    //    RW, SPI SCK output enable
</li>
<li class="content" name="fld_40004000.6" onclick="ElemClick('fld_40004000.6');">
[6]<b style="margin: 20px;">RB_SPI_MOSI_OE</b> (def=0x0)    //    RW, SPI MOSI output enable
</li>
<li class="content" name="fld_40004000.7" onclick="ElemClick('fld_40004000.7');">
[7]<b style="margin: 20px;">RB_SPI_MISO_OE</b> (def=0x0)    //    RW, SPI MISO output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004001"><details ontoggle="ElemCh('reg_40004001');"><summary>0x40004001<b style="margin: 20px;">R8_SPI_CTRL_CFG</b>//   RW, SPI configuration control</summary>
<ul>
<li class="content" name="fld_40004001.0" onclick="ElemClick('fld_40004001.0');">
[0]<b style="margin: 20px;">RB_SPI_DMA_ENABLE</b> (def=0x0)    //    RW, SPI DMA enable
</li>
<li class="content" name="fld_40004001.1" onclick="ElemClick('fld_40004001.1');">
[1]<b style="margin: 20px;">RB_MST_CLK_SEL</b> (def=0x0)    //    RW, When RB_SPI-PODE_SLAVE=0, select the main clock polarity; When RB_SPI-PODE_SLAVE=1, select the 
</li>
<li class="content" name="fld_40004001.2" onclick="ElemClick('fld_40004001.2');">
[2]<b style="margin: 20px;">RB_SPI_DMA_LOOP</b> (def=0x0)    //    RW, SPI DMA address loop enable
</li>
<li class="content" name="fld_40004001.4" onclick="ElemClick('fld_40004001.4');">
[4]<b style="margin: 20px;">RB_SPI_AUTO_IF</b> (def=0x0)    //    RW, enable buffer/FIFO accessing to auto clear RB_SPI_IF_BYTE_END interrupt flag
</li>
<li class="content" name="fld_40004001.5" onclick="ElemClick('fld_40004001.5');">
[5]<b style="margin: 20px;">RB_SPI_BIT_ORDER</b> (def=0x0)    //    RW, SPI bit data order: 0=MSB first, 1=LSB first
</li>
<li class="content" name="fld_40004001.6" onclick="ElemClick('fld_40004001.6');">
[6]<b style="margin: 20px;">RB_SPI_MST_DLY_EN</b> (def=0x0)    //    RW, SPI master input delay enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004002"><details ontoggle="ElemCh('reg_40004002');"><summary>0x40004002<b style="margin: 20px;">R8_SPI_INTER_EN</b>//   RW, SPI interrupt enable</summary>
<ul>
<li class="content" name="fld_40004002.0" onclick="ElemClick('fld_40004002.0');">
[0]<b style="margin: 20px;">RB_SPI_IE_CNT_END</b> (def=0x0)    //    RW, enable interrupt for SPI total byte count end
</li>
<li class="content" name="fld_40004002.1" onclick="ElemClick('fld_40004002.1');">
[1]<b style="margin: 20px;">RB_SPI_IE_BYTE_END</b> (def=0x0)    //    RW, enable interrupt for SPI byte exchanged
</li>
<li class="content" name="fld_40004002.2" onclick="ElemClick('fld_40004002.2');">
[2]<b style="margin: 20px;">RB_SPI_IE_FIFO_HF</b> (def=0x0)    //    RW, enable interrupt for SPI FIFO half
</li>
<li class="content" name="fld_40004002.3" onclick="ElemClick('fld_40004002.3');">
[3]<b style="margin: 20px;">RB_SPI_IE_DMA_END</b> (def=0x0)    //    RW, enable interrupt for SPI DMA completion
</li>
<li class="content" name="fld_40004002.4" onclick="ElemClick('fld_40004002.4');">
[4]<b style="margin: 20px;">RB_SPI_IE_FIFO_OV</b> (def=0x0)    //    RW, enable interrupt for SPI FIFO overflow
</li>
<li class="content" name="fld_40004002.7" onclick="ElemClick('fld_40004002.7');">
[7]<b style="margin: 20px;">RB_SPI_IE_FST_BYTE</b> (def=0x0)    //    RW, enable interrupt for SPI slave mode first byte received
</li>
</ul>
</details></li>
<li class="content" name="reg_40004003"><details ontoggle="ElemCh('reg_40004003');"><summary>0x40004003<b style="margin: 20px;">R8_SPI_CLOCK_DIV/R8_SPI_SLAVE_PRE</b>//   RW, SPI master clock divisor;RW, SPI slave preset value</summary>
<ul>
<li class="content" name="fld_40004003.0" onclick="ElemClick('fld_40004003.0');">
[0:7]<b style="margin: 20px;">R8_SPI_CLOCK_DIV/R8_SPI_SLAVE_PRE</b> (def=0x10)    //    RW, SPI master clock divisor;RW, SPI slave preset value
</li>
</ul>
</details></li>
<li class="content" name="reg_40004004"><details ontoggle="ElemCh('reg_40004004');"><summary>0x40004004<b style="margin: 20px;">R8_SPI_BUFFER</b>//   RW, SPI data buffer</summary>
<ul>
<li class="content" name="fld_40004004.0" onclick="ElemClick('fld_40004004.0');">
[0:7]<b style="margin: 20px;">R8_SPI_BUFFER</b> (def=0x0)    //    RW, SPI data buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40004005"><details ontoggle="ElemCh('reg_40004005');"><summary>0x40004005<b style="margin: 20px;">R8_SPI_RUN_FLAG</b>//   RO, SPI work flag</summary>
<ul>
<li class="content" name="fld_40004005.4" onclick="ElemClick('fld_40004005.4');">
[4]<b style="margin: 20px;">RB_SPI_SLV_CMD_ACT</b> (def=0x0)    //    RO, SPI slave first byte or command flag
</li>
<li class="content" name="fld_40004005.5" onclick="ElemClick('fld_40004005.5');">
[5]<b style="margin: 20px;">RB_SPI_FIFO_READY</b> (def=0x0)    //    RO, SPI FIFO ready status
</li>
<li class="content" name="fld_40004005.6" onclick="ElemClick('fld_40004005.6');">
[6]<b style="margin: 20px;">RB_SPI_SLV_CS_LOAD</b> (def=0x0)    //    RO, SPI slave chip-select loading status
</li>
<li class="content" name="fld_40004005.7" onclick="ElemClick('fld_40004005.7');">
[7]<b style="margin: 20px;">RB_SPI_SLV_SELECT</b> (def=0x0)    //    RO, SPI slave selection status
</li>
</ul>
</details></li>
<li class="content" name="reg_40004006"><details ontoggle="ElemCh('reg_40004006');"><summary>0x40004006<b style="margin: 20px;">R8_SPI_INT_FLAG</b>//   RW1, SPI interrupt flag</summary>
<ul>
<li class="content" name="fld_40004006.0" onclick="ElemClick('fld_40004006.0');">
[0]<b style="margin: 20px;">RB_SPI_IF_CNT_END</b> (def=0x0)    //    RW1, interrupt flag for SPI total byte count end
</li>
<li class="content" name="fld_40004006.1" onclick="ElemClick('fld_40004006.1');">
[1]<b style="margin: 20px;">RB_SPI_IF_BYTE_END</b> (def=0x0)    //    RW1, interrupt flag for SPI byte exchanged
</li>
<li class="content" name="fld_40004006.2" onclick="ElemClick('fld_40004006.2');">
[2]<b style="margin: 20px;">RB_SPI_IF_FIFO_HF</b> (def=0x0)    //    RW1, interrupt flag for SPI FIFO half 
</li>
<li class="content" name="fld_40004006.3" onclick="ElemClick('fld_40004006.3');">
[3]<b style="margin: 20px;">RB_SPI_IF_DMA_END</b> (def=0x0)    //    RW1, interrupt flag for SPI DMA completion
</li>
<li class="content" name="fld_40004006.4" onclick="ElemClick('fld_40004006.4');">
[4]<b style="margin: 20px;">RB_SPI_IF_FIFO_OV</b> (def=0x0)    //    RW1, interrupt flag for SPI FIFO overflow
</li>
<li class="content" name="fld_40004006.6" onclick="ElemClick('fld_40004006.6');">
[6]<b style="margin: 20px;">RB_SPI_FREE</b> (def=0x1)    //    RO, current SPI free status
</li>
<li class="content" name="fld_40004006.7" onclick="ElemClick('fld_40004006.7');">
[7]<b style="margin: 20px;">RB_SPI_IF_FST_BYTE</b> (def=0x0)    //    RW1, interrupt flag for SPI slave mode first byte received
</li>
</ul>
</details></li>
<li class="content" name="reg_40004007"><details ontoggle="ElemCh('reg_40004007');"><summary>0x40004007<b style="margin: 20px;">R8_SPI_FIFO_COUNT</b>//   RW, SPI FIFO count status</summary>
<ul>
<li class="content" name="fld_40004007.0" onclick="ElemClick('fld_40004007.0');">
[0:3]<b style="margin: 20px;">R8_SPI_FIFO_COUNT</b> (def=0x0)    //    RW, SPI FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40004008"><details ontoggle="ElemCh('reg_40004008');"><summary>0x40004008<b style="margin: 20px;">R8_SPI_INT_TYPE</b>//   RW, SPI interrupt trigger mode selection register</summary>
<ul>
<li class="content" name="fld_40004008.0" onclick="ElemClick('fld_40004008.0');">
[0:4]<b style="margin: 20px;">RB_SPI_INT_TYPE</b> (def=0x0)    //    RW, SPI interrupt trigger mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40004009"><details ontoggle="ElemCh('reg_40004009');"><summary>0x40004009<b style="margin: 20px;">R8_SPI_INTER1_EN</b>//   RW, SPI Interrupt 1 Enable Register</summary>
<ul>
<li class="content" name="fld_40004009.0" onclick="ElemClick('fld_40004009.0');">
[0]<b style="margin: 20px;">RB_SPI_IE_FIFO_EMPTY</b> (def=0x0)    //    RW, Current FIFO data air break enable
</li>
<li class="content" name="fld_40004009.1" onclick="ElemClick('fld_40004009.1');">
[1]<b style="margin: 20px;">RB_SPI_IE_FIFO_FULL</b> (def=0x0)    //    RW, Current FIFO data full interrupt enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_4000400A"><details ontoggle="ElemCh('reg_4000400A');"><summary>0x4000400A<b style="margin: 20px;">R8_SPI_INT1_FLAG</b>//   RW1, SPI interrupt 1 flag register</summary>
<ul>
<li class="content" name="fld_4000400A.0" onclick="ElemClick('fld_4000400A.0');">
[0]<b style="margin: 20px;">RB_SPI_IF_FIFO_EMPTY</b> (def=0x0)    //    RW1, Current FIFO data empty flag bit
</li>
<li class="content" name="fld_4000400A.1" onclick="ElemClick('fld_4000400A.1');">
[1]<b style="margin: 20px;">RB_SPI_IE_FIFO_FULL</b> (def=0x0)    //    RW1, Current FIFO data full flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4000400C"><details ontoggle="ElemCh('reg_4000400C');"><summary>0x4000400C<b style="margin: 20px;">R16_SPI_TOTAL_CNT</b>//   RW, SPI total byte count, only low 12 bit</summary>
<ul>
<li class="content" name="fld_4000400C.0" onclick="ElemClick('fld_4000400C.0');">
[0:11]<b style="margin: 20px;">R16_SPI_TOTAL_CNT</b> (def=0x0)    //    RW, SPI total byte count, only low 12 bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40004010"><details ontoggle="ElemCh('reg_40004010');"><summary>0x40004010<b style="margin: 20px;">R8_SPI_FIFO</b>//   RO/WO, SPI FIFO register</summary>
<ul>
<li class="content" name="fld_40004010.0" onclick="ElemClick('fld_40004010.0');">
[0:7]<b style="margin: 20px;">R8_SPI_FIFO</b> (def=0x0)    //    RO/WO, SPI FIFO register
</li>
</ul>
</details></li>
<li class="content" name="reg_40004013"><details ontoggle="ElemCh('reg_40004013');"><summary>0x40004013<b style="margin: 20px;">R8_SPI_FIFO_COUNT1</b>//   RO, SPI FIFO count status</summary>
<ul>
<li class="content" name="fld_40004013.0" onclick="ElemClick('fld_40004013.0');">
[0:3]<b style="margin: 20px;">R8_SPI_FIFO_COUNT1</b> (def=0x0)    //    RO, SPI FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40004014"><details ontoggle="ElemCh('reg_40004014');"><summary>0x40004014<b style="margin: 20px;">R32_SPI_DMA_NOW</b>//   RW, SPI DMA current address</summary>
<ul>
<li class="content" name="fld_40004014.0" onclick="ElemClick('fld_40004014.0');">
[0:13]<b style="margin: 20px;">RB_SPI_DMA_NOW</b> (def=0x0)    //    RW, SPI DMA current address
</li>
</ul>
</details></li>
<li class="content" name="reg_40004018"><details ontoggle="ElemCh('reg_40004018');"><summary>0x40004018<b style="margin: 20px;">R32_SPI_DMA_BEG</b>//   RW, SPI DMA begin address</summary>
<ul>
<li class="content" name="fld_40004018.0" onclick="ElemClick('fld_40004018.0');">
[0:13]<b style="margin: 20px;">R32_SPI_DMA_BEG</b> (def=0x0)    //    RW, SPI DMA begin address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000401C"><details ontoggle="ElemCh('reg_4000401C');"><summary>0x4000401C<b style="margin: 20px;">R32_SPI_DMA_END</b>//   RW, SPI DMA end address</summary>
<ul>
<li class="content" name="fld_4000401C.0" onclick="ElemClick('fld_4000401C.0');">
[0:13]<b style="margin: 20px;">R32_SPI_DMA_END</b> (def=0x0)    //    RW, SPI DMA end address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40004000.19" onclick="ElemClick('isr_40004000.19');">[19]  <b>SPI</b>    //    SPI_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40004800"><details ontoggle="ElemCh('per_40004800');"><summary>0x40004800<b style="margin: 20px;">I2C</b>// I2C register</summary>
<ul>
<li class="content" name="reg_40004800"><details ontoggle="ElemCh('reg_40004800');"><summary>0x40004800<b style="margin: 20px;">R16_I2C_CTRL1</b>//   RW, I2C control 1</summary>
<ul>
<li class="content" name="fld_40004800.0" onclick="ElemClick('fld_40004800.0');">
[0]<b style="margin: 20px;">RB_I2C_PE</b> (def=0x0)    //    RW, Peripheral enable
</li>
<li class="content" name="fld_40004800.1" onclick="ElemClick('fld_40004800.1');">
[1]<b style="margin: 20px;">RB_I2C_SMBUS</b> (def=0x0)    //    RW, SMBUS mode: 0=I2C mode, 1=SMBUS mode
</li>
<li class="content" name="fld_40004800.3" onclick="ElemClick('fld_40004800.3');">
[3]<b style="margin: 20px;">RB_I2C_SMBTYPE</b> (def=0x0)    //    RW, SMBus type: 0=Device, 1=Host
</li>
<li class="content" name="fld_40004800.4" onclick="ElemClick('fld_40004800.4');">
[4]<b style="margin: 20px;">RB_I2C_EBARP</b> (def=0x0)    //    RW, ARP enable
</li>
<li class="content" name="fld_40004800.5" onclick="ElemClick('fld_40004800.5');">
[5]<b style="margin: 20px;">RB_I2C_ENPEC</b> (def=0x0)    //    RW, PEC ebable
</li>
<li class="content" name="fld_40004800.6" onclick="ElemClick('fld_40004800.6');">
[6]<b style="margin: 20px;">RB_I2C_ENGC</b> (def=0x0)    //    RW, General call enable
</li>
<li class="content" name="fld_40004800.7" onclick="ElemClick('fld_40004800.7');">
[7]<b style="margin: 20px;">RB_I2C_NOSTRETCH</b> (def=0x0)    //    RW, Clock stretching disable (Slave mode)
</li>
<li class="content" name="fld_40004800.8" onclick="ElemClick('fld_40004800.8');">
[8]<b style="margin: 20px;">RB_I2C_START</b> (def=0x0)    //    RW, Start generation: master mode: 0=no start, 1=repeated start; slave mode: 0=no start, 1=start at
</li>
<li class="content" name="fld_40004800.9" onclick="ElemClick('fld_40004800.9');">
[9]<b style="margin: 20px;">RB_I2C_STOP</b> (def=0x0)    //    RW, Stop generation: master mode: 0=no stop, 1=stop after the current byte transfer or after the cu
</li>
<li class="content" name="fld_40004800.10" onclick="ElemClick('fld_40004800.10');">
[10]<b style="margin: 20px;">RB_I2C_ACK</b> (def=0x0)    //    RW, Acknowledge enable
</li>
<li class="content" name="fld_40004800.11" onclick="ElemClick('fld_40004800.11');">
[11]<b style="margin: 20px;">RB_I2C_POS</b> (def=0x0)    //    RW, Acknowledge/PEC Position (for data reception)
</li>
<li class="content" name="fld_40004800.12" onclick="ElemClick('fld_40004800.12');">
[12]<b style="margin: 20px;">RB_I2C_PEC</b> (def=0x0)    //    RW, Packet error checking: 0=No PEC transfer, 1=PEC transfer (in Tx or Rx mode)
</li>
<li class="content" name="fld_40004800.13" onclick="ElemClick('fld_40004800.13');">
[13]<b style="margin: 20px;">RB_I2C_ALERT</b> (def=0x0)    //    RW, SMBus alert: 0=Releases SMBA pin high, 1=Drives SMBA pin low.
</li>
<li class="content" name="fld_40004800.15" onclick="ElemClick('fld_40004800.15');">
[15]<b style="margin: 20px;">RB_I2C_SWRST</b> (def=0x0)    //    RW, Software reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40004804"><details ontoggle="ElemCh('reg_40004804');"><summary>0x40004804<b style="margin: 20px;">R16_I2C_CTRL2</b>//   RW, I2C control 2</summary>
<ul>
<li class="content" name="fld_40004804.0" onclick="ElemClick('fld_40004804.0');">
[0:5]<b style="margin: 20px;">RB_I2C_FREQ</b> (def=0x0)    //    RW, Peripheral clock frequency, The minimum allowed frequency is 2 MHz,the maximum frequency is 36 
</li>
<li class="content" name="fld_40004804.8" onclick="ElemClick('fld_40004804.8');">
[8]<b style="margin: 20px;">RB_I2C_ITERREN</b> (def=0x0)    //    RW, Error interrupt enable
</li>
<li class="content" name="fld_40004804.9" onclick="ElemClick('fld_40004804.9');">
[9]<b style="margin: 20px;">RB_I2C_ITEVTEN</b> (def=0x0)    //    RW, Event interrupt enable
</li>
<li class="content" name="fld_40004804.10" onclick="ElemClick('fld_40004804.10');">
[10]<b style="margin: 20px;">RB_I2C_ITBUFEN</b> (def=0x0)    //    RW, Buffer interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004808"><details ontoggle="ElemCh('reg_40004808');"><summary>0x40004808<b style="margin: 20px;">R16_I2C_OADDR1</b>//   RW, I2C own address register 1</summary>
<ul>
<li class="content" name="fld_40004808.0" onclick="ElemClick('fld_40004808.0');">
[0]<b style="margin: 20px;">RB_I2C_ADD0</b> (def=0x0)    //    RW, bit0 of address in 10-bit addressing mode
</li>
<li class="content" name="fld_40004808.1" onclick="ElemClick('fld_40004808.1');">
[1:7]<b style="margin: 20px;">RB_I2C_ADD7_1</b> (def=0x0)    //    RW, bit[7:1] of address
</li>
<li class="content" name="fld_40004808.8" onclick="ElemClick('fld_40004808.8');">
[8:9]<b style="margin: 20px;">RB_I2C_ADD9_8</b> (def=0x0)    //    RW, bit[9:8] of address in 10-bit addressing mode
</li>
<li class="content" name="fld_40004808.15" onclick="ElemClick('fld_40004808.15');">
[15]<b style="margin: 20px;">RB_I2C_ADDMODE</b> (def=0x0)    //    RW, Addressing mode (slave mode): 0=7-bit slave address, 1=10-bit slave address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000480C"><details ontoggle="ElemCh('reg_4000480C');"><summary>0x4000480C<b style="margin: 20px;">R16_I2C_OADDR2</b>//   RW, I2C own address register 2</summary>
<ul>
<li class="content" name="fld_4000480C.0" onclick="ElemClick('fld_4000480C.0');">
[0]<b style="margin: 20px;">RB_I2C_ENDUAL</b> (def=0x0)    //    RW, Dual addressing mode enable
</li>
<li class="content" name="fld_4000480C.1" onclick="ElemClick('fld_4000480C.1');">
[1:7]<b style="margin: 20px;">RB_I2C_ADD2</b> (def=0x0)    //    RW, bit[7:1] of address2
</li>
</ul>
</details></li>
<li class="content" name="reg_40004810"><details ontoggle="ElemCh('reg_40004810');"><summary>0x40004810<b style="margin: 20px;">R16_I2C_DATAR</b>//   RW, I2C data register</summary>
<ul>
<li class="content" name="fld_40004810.0" onclick="ElemClick('fld_40004810.0');">
[0:7]<b style="margin: 20px;">R16_I2C_DATAR</b> (def=0x0)    //    RW, I2C data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40004814"><details ontoggle="ElemCh('reg_40004814');"><summary>0x40004814<b style="margin: 20px;">R16_I2C_STAR1</b>//   RO, I2C stauts register 1</summary>
<ul>
<li class="content" name="fld_40004814.0" onclick="ElemClick('fld_40004814.0');">
[0]<b style="margin: 20px;">RB_I2C_SB</b> (def=0x0)    //    RW0, Start bit flag (Master mode)
</li>
<li class="content" name="fld_40004814.1" onclick="ElemClick('fld_40004814.1');">
[1]<b style="margin: 20px;">RB_I2C_ADDR</b> (def=0x0)    //    RW0, Address sent (master mode)/matched (slave mode) flag
</li>
<li class="content" name="fld_40004814.2" onclick="ElemClick('fld_40004814.2');">
[2]<b style="margin: 20px;">RB_I2C_BTF</b> (def=0x0)    //    RO, Byte transfer finished flag
</li>
<li class="content" name="fld_40004814.3" onclick="ElemClick('fld_40004814.3');">
[3]<b style="margin: 20px;">RB_I2C_ADD10</b> (def=0x0)    //    RO, 10-bit header sent flag (Master mode)
</li>
<li class="content" name="fld_40004814.4" onclick="ElemClick('fld_40004814.4');">
[4]<b style="margin: 20px;">RB_I2C_STOPF</b> (def=0x0)    //    RO, Stop detection flag (slave mode)
</li>
<li class="content" name="fld_40004814.6" onclick="ElemClick('fld_40004814.6');">
[6]<b style="margin: 20px;">RB_I2C_RxNE</b> (def=0x0)    //    RO, Data register not empty flag (receivers)
</li>
<li class="content" name="fld_40004814.7" onclick="ElemClick('fld_40004814.7');">
[7]<b style="margin: 20px;">RB_I2C_TxE</b> (def=0x0)    //    RO, Data register empty flag (transmitters)
</li>
<li class="content" name="fld_40004814.8" onclick="ElemClick('fld_40004814.8');">
[8]<b style="margin: 20px;">RB_I2C_BERR</b> (def=0x0)    //    RW0, Bus error flag
</li>
<li class="content" name="fld_40004814.9" onclick="ElemClick('fld_40004814.9');">
[9]<b style="margin: 20px;">RB_I2C_ARLO</b> (def=0x0)    //    RW0, Arbitration lost flag (master mode)
</li>
<li class="content" name="fld_40004814.10" onclick="ElemClick('fld_40004814.10');">
[10]<b style="margin: 20px;">RB_I2C_AF</b> (def=0x0)    //    RW0, Acknowledge failure flag
</li>
<li class="content" name="fld_40004814.11" onclick="ElemClick('fld_40004814.11');">
[11]<b style="margin: 20px;">RB_I2C_OVR</b> (def=0x0)    //    RW0, Overrun/Underrun flag
</li>
<li class="content" name="fld_40004814.12" onclick="ElemClick('fld_40004814.12');">
[12]<b style="margin: 20px;">RB_I2C_PECERR</b> (def=0x0)    //    RW0, PEC Error flag in reception
</li>
<li class="content" name="fld_40004814.13" onclick="ElemClick('fld_40004814.13');">
[13]<b style="margin: 20px;">RB_I2C_TIMEOUT</b> (def=0x0)    //    RW0, Timeout or Tlow error flag
</li>
<li class="content" name="fld_40004814.15" onclick="ElemClick('fld_40004814.15');">
[15]<b style="margin: 20px;">RB_I2C_SMBALERT</b> (def=0x0)    //    RW0, SMBus alert flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40004818"><details ontoggle="ElemCh('reg_40004818');"><summary>0x40004818<b style="margin: 20px;">R16_I2C_STAR2</b>//   RO, I2C status register 2</summary>
<ul>
<li class="content" name="fld_40004818.0" onclick="ElemClick('fld_40004818.0');">
[0]<b style="margin: 20px;">RB_I2C_MSL</b> (def=0x0)    //    RO, Mode statu: 0=Slave mode, 1=Master mode
</li>
<li class="content" name="fld_40004818.1" onclick="ElemClick('fld_40004818.1');">
[1]<b style="margin: 20px;">RB_I2C_BUSY</b> (def=0x0)    //    RO, Bus busy flag
</li>
<li class="content" name="fld_40004818.2" onclick="ElemClick('fld_40004818.2');">
[2]<b style="margin: 20px;">RB_I2C_TRA</b> (def=0x0)    //    RO, Trans flag: 0=data bytes received, 1=data bytes transmitted
</li>
<li class="content" name="fld_40004818.4" onclick="ElemClick('fld_40004818.4');">
[4]<b style="margin: 20px;">RB_I2C_GENCALL</b> (def=0x0)    //    RO, General call address (Slave mode) received flag
</li>
<li class="content" name="fld_40004818.5" onclick="ElemClick('fld_40004818.5');">
[5]<b style="margin: 20px;">RB_I2C_SMBDEFAULT</b> (def=0x0)    //    RO, SMBus device default address (Slave mode) received flag
</li>
<li class="content" name="fld_40004818.6" onclick="ElemClick('fld_40004818.6');">
[6]<b style="margin: 20px;">RB_I2C_SMBHOST</b> (def=0x0)    //    RO, SMBus host header (Slave mode) received flag
</li>
<li class="content" name="fld_40004818.7" onclick="ElemClick('fld_40004818.7');">
[7]<b style="margin: 20px;">RB_I2C_DUALF</b> (def=0x0)    //    RO, Dual flag (Slave mode): 0=Received address matched with OAR1, 1=Received address matched with O
</li>
<li class="content" name="fld_40004818.8" onclick="ElemClick('fld_40004818.8');">
[8:15]<b style="margin: 20px;">RB_I2C_PECX</b> (def=0x0)    //    RO, Packet error checking register
</li>
</ul>
</details></li>
<li class="content" name="reg_4000481C"><details ontoggle="ElemCh('reg_4000481C');"><summary>0x4000481C<b style="margin: 20px;">R16_I2C_CKCFGR</b>//   RW, I2C clock control register</summary>
<ul>
<li class="content" name="fld_4000481C.0" onclick="ElemClick('fld_4000481C.0');">
[0:11]<b style="margin: 20px;">RB_I2C_CCR</b> (def=0x0)    //    RW, Controls the SCL clock in Fm/Sm mode (Master mode)
</li>
<li class="content" name="fld_4000481C.14" onclick="ElemClick('fld_4000481C.14');">
[14]<b style="margin: 20px;">RB_I2C_DUTY</b> (def=0x0)    //    RW, Fm mode duty cycle: 0=L/H=2, 1=L/H=16/9
</li>
<li class="content" name="fld_4000481C.15" onclick="ElemClick('fld_4000481C.15');">
[15]<b style="margin: 20px;">RB_I2C_F/S</b> (def=0x0)    //    RW, I2C master mode selection: 0=standard mode, 1=fast mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40004820"><details ontoggle="ElemCh('reg_40004820');"><summary>0x40004820<b style="margin: 20px;">R16_I2C_RTR</b>//   RW, I2C trise register</summary>
<ul>
<li class="content" name="fld_40004820.0" onclick="ElemClick('fld_40004820.0');">
[0:5]<b style="margin: 20px;">RB_I2C_TRISE</b> (def=0x2)    //    RW, Maximum rise time in Fm/Sm mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40004800.30" onclick="ElemClick('isr_40004800.30');">[30]  <b>I2C</b>    //    I2C_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40005000"><details ontoggle="ElemCh('per_40005000');"><summary>0x40005000<b style="margin: 20px;">PWMx</b>// PWMx register</summary>
<ul>
<li class="content" name="reg_40005000"><details ontoggle="ElemCh('reg_40005000');"><summary>0x40005000<b style="margin: 20px;">R8_PWM_OUT_EN</b>//   RW, PWM output enable control</summary>
<ul>
<li class="content" name="fld_40005000.0" onclick="ElemClick('fld_40005000.0');">
[0]<b style="margin: 20px;">RB_PWM1_OUT_EN</b> (def=0x0)    //    RW, PWM1 output enable
</li>
<li class="content" name="fld_40005000.1" onclick="ElemClick('fld_40005000.1');">
[1]<b style="margin: 20px;">RB_PWM2_OUT_EN</b> (def=0x0)    //    RW, PWM2 output enable
</li>
<li class="content" name="fld_40005000.2" onclick="ElemClick('fld_40005000.2');">
[2]<b style="margin: 20px;">RB_PWM3_OUT_EN</b> (def=0x0)    //    RW, PWM3 output enable
</li>
<li class="content" name="fld_40005000.3" onclick="ElemClick('fld_40005000.3');">
[3]<b style="margin: 20px;">RB_PWM4_OUT_EN</b> (def=0x0)    //    RW, PWM4 output enable
</li>
<li class="content" name="fld_40005000.4" onclick="ElemClick('fld_40005000.4');">
[4]<b style="margin: 20px;">RB_PWM5_OUT_EN</b> (def=0x0)    //    RW, PWM5 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005001"><details ontoggle="ElemCh('reg_40005001');"><summary>0x40005001<b style="margin: 20px;">R8_PWM_POLAR</b>//   RW, PWM output polarity control</summary>
<ul>
<li class="content" name="fld_40005001.0" onclick="ElemClick('fld_40005001.0');">
[0]<b style="margin: 20px;">RB_PWM1_POLAR</b> (def=0x0)    //    RW, PWM1 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.1" onclick="ElemClick('fld_40005001.1');">
[1]<b style="margin: 20px;">RB_PWM2_POLAR</b> (def=0x0)    //    RW, PWM2 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.2" onclick="ElemClick('fld_40005001.2');">
[2]<b style="margin: 20px;">RB_PWM3_POLAR</b> (def=0x0)    //    RW, PWM3 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.3" onclick="ElemClick('fld_40005001.3');">
[3]<b style="margin: 20px;">RB_PWM4_POLAR</b> (def=0x0)    //    RW, PWM4 output polarity: 0=default low and high action, 1=default high and low action
</li>
<li class="content" name="fld_40005001.4" onclick="ElemClick('fld_40005001.4');">
[4]<b style="margin: 20px;">RB_PWM5_POLAR</b> (def=0x0)    //    RW, PWM5 output polarity: 0=default low and high action, 1=default high and low action
</li>
</ul>
</details></li>
<li class="content" name="reg_40005002"><details ontoggle="ElemCh('reg_40005002');"><summary>0x40005002<b style="margin: 20px;">R8_PWM_CONFIG</b>//   RW, PWM configuration</summary>
<ul>
<li class="content" name="fld_40005002.0" onclick="ElemClick('fld_40005002.0');">
[0]<b style="margin: 20px;">RB_PWM_CYCLE_SEL</b> (def=0x0)    //    RW, PWM cycle selection: 0=256;128;64;32 clocks, 1=255;127;63;31 clocks
</li>
<li class="content" name="fld_40005002.1" onclick="ElemClick('fld_40005002.1');">
[1:2]<b style="margin: 20px;">RB_PWM_CYC_MOD</b> (def=0x0)    //    RW, PWM data width mode: 00=8 bits data, 01=7 bits data, 10=6 bits data, 11=5 bits data
</li>
<li class="content" name="fld_40005002.3" onclick="ElemClick('fld_40005002.3');">
[3]<b style="margin: 20px;">RB_PWM4_5_STAG_EN</b> (def=0x0)    //    RW, PWM4/5 stagger output enable: 0=independent output, 1=stagger output
</li>
<li class="content" name="fld_40005002.4" onclick="ElemClick('fld_40005002.4');">
[4]<b style="margin: 20px;">RB_PWM4_5_CH</b> (def=0x0)    //    RW, PWM4/5 channel output status
</li>
<li class="content" name="fld_40005002.6" onclick="ElemClick('fld_40005002.6');">
[6]<b style="margin: 20px;">RB_PWM_SYNC_START</b> (def=0x0)    //    RW, Sync Start
</li>
<li class="content" name="fld_40005002.7" onclick="ElemClick('fld_40005002.7');">
[7]<b style="margin: 20px;">RB_PWM_SYNC_EN</b> (def=0x0)    //    RW, Synchronization enablement allows
</li>
</ul>
</details></li>
<li class="content" name="reg_40005003"><details ontoggle="ElemCh('reg_40005003');"><summary>0x40005003<b style="margin: 20px;">R8_PWM_DMA_CTRL</b>//   RW, PWMx DMA control register</summary>
<ul>
<li class="content" name="fld_40005003.0" onclick="ElemClick('fld_40005003.0');">
[0]<b style="margin: 20px;">RB_DMA_ENABLE</b> (def=0x0)    //    RW, DMA enabled (only valid when the data width is 16)
</li>
<li class="content" name="fld_40005003.1" onclick="ElemClick('fld_40005003.1');">
[1]<b style="margin: 20px;">RB_DMA_ADDR_LOOP</b> (def=0x0)    //    RW, DMA Loop Output Enable
</li>
<li class="content" name="fld_40005003.2" onclick="ElemClick('fld_40005003.2');">
[2]<b style="margin: 20px;">RB_DMA_SEL</b> (def=0x0)    //    RW, DMA output channel selection when RB_PWM_SYNC_EN=0
</li>
</ul>
</details></li>
<li class="content" name="reg_40005004"><details ontoggle="ElemCh('reg_40005004');"><summary>0x40005004<b style="margin: 20px;">R32_PWM1_3_DATA</b>//   RW, PWM data retention register group 1</summary>
<ul>
<li class="content" name="fld_40005004.0" onclick="ElemClick('fld_40005004.0');">
[0:7]<b style="margin: 20px;">R8_PWM1_DATA/R16_PWM1_DATA</b> (def=0x0)    //    RW, PWM1 data holding or PWM1 data holding(16bits wide)
</li>
<li class="content" name="fld_40005004.8" onclick="ElemClick('fld_40005004.8');">
[8:15]<b style="margin: 20px;">R8_PWM2_DATA/R16_PWM1_DATA</b> (def=0x0)    //    RW, PWM2 data holding or PWM1 data holding(16bits wide)
</li>
<li class="content" name="fld_40005004.16" onclick="ElemClick('fld_40005004.16');">
[16:23]<b style="margin: 20px;">R8_PWM3_DATA/R16_PWM2_DATA</b> (def=0x0)    //    RW, PWM3 data holding or PWM2 data holding(16bits wide)
</li>
<li class="content" name="fld_40005004.24" onclick="ElemClick('fld_40005004.24');">
[24:31]<b style="margin: 20px;">R16_PWM2_DATA</b> (def=0x0)    //    RW, PWM2 data holding(16bits wide)
</li>
</ul>
</details></li>
<li class="content" name="reg_40005008"><details ontoggle="ElemCh('reg_40005008');"><summary>0x40005008<b style="margin: 20px;">R16_PWM3_DATA</b>//   RW, PWM data retention register group 2</summary>
<ul>
<li class="content" name="fld_40005008.0" onclick="ElemClick('fld_40005008.0');">
[0:15]<b style="margin: 20px;">R16_PWM3_DATA</b> (def=0x0)    //    RW, PWM3 data retention register
</li>
</ul>
</details></li>
<li class="content" name="reg_40005010"><details ontoggle="ElemCh('reg_40005010');"><summary>0x40005010<b style="margin: 20px;">R32_PWM4_5_DATA</b>//   RW, PWM data retention register group 3</summary>
<ul>
<li class="content" name="fld_40005010.0" onclick="ElemClick('fld_40005010.0');">
[0:7]<b style="margin: 20px;">R8_PWM4_DATA/R16_PWM4_DATA</b> (def=0x0)    //    RW, PWM4 data holding or PWM4 data holding(16bits wide)
</li>
<li class="content" name="fld_40005010.8" onclick="ElemClick('fld_40005010.8');">
[8:15]<b style="margin: 20px;">R8_PWM5_DATA/R16_PWM4_DATA</b> (def=0x0)    //    RW, PWM5 data holding or PWM4 data holding(16bits wide)
</li>
<li class="content" name="fld_40005010.16" onclick="ElemClick('fld_40005010.16');">
[16:32]<b style="margin: 20px;">R16_PWM5_DATA</b> (def=0x0)    //    RW, PWM5 data holding(16bits wide)
</li>
</ul>
</details></li>
<li class="content" name="reg_4000500C"><details ontoggle="ElemCh('reg_4000500C');"><summary>0x4000500C<b style="margin: 20px;">R8_PWM_INT_EN</b>//   RW, PWMx interrupt enable register</summary>
<ul>
<li class="content" name="fld_4000500C.0" onclick="ElemClick('fld_4000500C.0');">
[0]<b style="margin: 20px;">RB_PWM_IE_CYC</b> (def=0x0)    //    RW, End of PWM1/2/3 cycle interrupt enable bit
</li>
<li class="content" name="fld_4000500C.1" onclick="ElemClick('fld_4000500C.1');">
[1]<b style="margin: 20px;">RB_PWM_CYC_PRE</b> (def=0x0)    //    RW, Select the interrupt time point at the end of the PWM cycle
</li>
<li class="content" name="fld_4000500C.2" onclick="ElemClick('fld_4000500C.2');">
[2]<b style="margin: 20px;">RB_PWM1_IE_CYC</b> (def=0x0)    //    RW, End of PWM4/5 cycle interrupt enable bit
</li>
<li class="content" name="fld_4000500C.4" onclick="ElemClick('fld_4000500C.4');">
[4]<b style="margin: 20px;">RB_PWM_IE_FIFO</b> (def=0x0)    //    RW, FIFO data less than 4 interrupt enable bits
</li>
<li class="content" name="fld_4000500C.5" onclick="ElemClick('fld_4000500C.5');">
[5]<b style="margin: 20px;">RB_PWM_IE_DMA</b> (def=0x0)    //    RW, DMA transfer end interrupt enable bit
</li>
<li class="content" name="fld_4000500C.6" onclick="ElemClick('fld_4000500C.6');">
[6]<b style="margin: 20px;">RB_PWM_IE_OVER</b> (def=0x0)    //    RW, FIFO read air interrupt enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000500D"><details ontoggle="ElemCh('reg_4000500D');"><summary>0x4000500D<b style="margin: 20px;">R8_PWM_INT_FLAG</b>//   RW1, PWMx interrupt flag register</summary>
<ul>
<li class="content" name="fld_4000500D.0" onclick="ElemClick('fld_4000500D.0');">
[0]<b style="margin: 20px;">RB_PWM_IF_CYC</b> (def=0x0)    //    RW1, PWM1/2/3 cycle end flag
</li>
<li class="content" name="fld_4000500D.1" onclick="ElemClick('fld_4000500D.1');">
[1]<b style="margin: 20px;">RB_PWM1_IF_CYC</b> (def=0x0)    //    RW1, PWM4/5 cycle end flag
</li>
<li class="content" name="fld_4000500D.2" onclick="ElemClick('fld_4000500D.2');">
[2]<b style="margin: 20px;">RB_PWM_IF_FIFO</b> (def=0x0)    //    RW1, FIFO data less than 4 interrupt flag bits
</li>
<li class="content" name="fld_4000500D.3" onclick="ElemClick('fld_4000500D.3');">
[3]<b style="margin: 20px;">RB_PWM_IF_DMA</b> (def=0x0)    //    RW1, DMA transfer end interrupt flag bit
</li>
<li class="content" name="fld_4000500D.4" onclick="ElemClick('fld_4000500D.4');">
[4]<b style="margin: 20px;">RB_PWM_IF_OVER</b> (def=0x0)    //    RW1, FIFO overflow interrupt flag bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40005014"><details ontoggle="ElemCh('reg_40005014');"><summary>0x40005014<b style="margin: 20px;">R16_PWM_CYC_VALUE</b>//   RW, PWM1/2/3 cycles end register</summary>
<ul>
<li class="content" name="fld_40005014.0" onclick="ElemClick('fld_40005014.0');">
[0:15]<b style="margin: 20px;">R16_PWM_CYC_VALUE</b> (def=0x0)    //    RW, PWM1/2/3 clock cycle at 16 data widths
</li>
</ul>
</details></li>
<li class="content" name="reg_40005018"><details ontoggle="ElemCh('reg_40005018');"><summary>0x40005018<b style="margin: 20px;">R16_PWM_CLOCK_DIV</b>//   RW, PWM reference clock frequency division coefficient</summary>
<ul>
<li class="content" name="fld_40005018.0" onclick="ElemClick('fld_40005018.0');">
[0:15]<b style="margin: 20px;">R16_PWM_CLOCK_DIV</b> (def=0x0)    //    RW, DMA data buffer current address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000501C"><details ontoggle="ElemCh('reg_4000501C');"><summary>0x4000501C<b style="margin: 20px;">R32_PWM_DMA_NOW</b>//   RW, Current address of PWMx DMA buffer</summary>
<ul>
<li class="content" name="fld_4000501C.0" onclick="ElemClick('fld_4000501C.0');">
[0:31]<b style="margin: 20px;">R32_PWM_DMA_NOW</b> (def=0x0)    //    RW, Current address of PWMx DMA buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40005020"><details ontoggle="ElemCh('reg_40005020');"><summary>0x40005020<b style="margin: 20px;">R32_PWM_DMA_BEG</b>//   RW, Starting address of PWMx DMA buffer</summary>
<ul>
<li class="content" name="fld_40005020.0" onclick="ElemClick('fld_40005020.0');">
[0:31]<b style="margin: 20px;">R32_PWM_DMA_BEG</b> (def=0x0)    //    RW, Starting address of PWMx DMA buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40005024"><details ontoggle="ElemCh('reg_40005024');"><summary>0x40005024<b style="margin: 20px;">R32_PWM_DMA_END</b>//   RW, End of PWMx DMA buffer</summary>
<ul>
<li class="content" name="fld_40005024.0" onclick="ElemClick('fld_40005024.0');">
[0:31]<b style="margin: 20px;">R32_PWM_DMA_END</b> (def=0x0)    //    RW, End of PWMx DMA buffer
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40005000.31" onclick="ElemClick('isr_40005000.31');">[31]  <b>PWMx</b>    //    PWMX_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40008000"><details ontoggle="ElemCh('per_40008000');"><summary>0x40008000<b style="margin: 20px;">USBFS</b>// USBFS register</summary>
<ul>
<li class="content" name="reg_40008000"><details ontoggle="ElemCh('reg_40008000');"><summary>0x40008000<b style="margin: 20px;">R8_USB_CTRL</b>//   USB base control</summary>
<ul>
<li class="content" name="fld_40008000.0" onclick="ElemClick('fld_40008000.0');">
[0]<b style="margin: 20px;">RB_UC_DMA_EN</b> (def=0x0)    //    DMA enable and DMA interrupt enable for USB
</li>
<li class="content" name="fld_40008000.1" onclick="ElemClick('fld_40008000.1');">
[1]<b style="margin: 20px;">RB_UC_CLR_ALL</b> (def=0x1)    //    force clear FIFO and count of USB
</li>
<li class="content" name="fld_40008000.2" onclick="ElemClick('fld_40008000.2');">
[2]<b style="margin: 20px;">RB_UC_RESET_SIE</b> (def=0x1)    //    force reset USB SIE, need software clear
</li>
<li class="content" name="fld_40008000.3" onclick="ElemClick('fld_40008000.3');">
[3]<b style="margin: 20px;">RB_UC_INT_BUSY</b> (def=0x0)    //    enable automatic responding busy for device mode or automatic pause for host mode during interrupt 
</li>
<li class="content" name="fld_40008000.4" onclick="ElemClick('fld_40008000.4');">
[4:5]<b style="margin: 20px;">MASK_UC_SYS_CTRL</b> (def=0x0)    //    bit mask of USB system control
</li>
<li class="content" name="fld_40008000.5" onclick="ElemClick('fld_40008000.5');">
[5]<b style="margin: 20px;">RB_UC_DEV_PU_EN</b> (def=0x0)    //    USB device enable and internal pullup resistance enable
</li>
<li class="content" name="fld_40008000.6" onclick="ElemClick('fld_40008000.6');">
[6]<b style="margin: 20px;">RB_UC_LOW_SPEED</b> (def=0x0)    //    enable USB low speed: 0=12Mbps, 1=1.5Mbps
</li>
<li class="content" name="fld_40008000.7" onclick="ElemClick('fld_40008000.7');">
[7]<b style="margin: 20px;">RB_UC_HOST_MODE</b> (def=0x0)    //    enable USB host mode: 0=device mode, 1=host mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40008001"><details ontoggle="ElemCh('reg_40008001');"><summary>0x40008001<b style="margin: 20px;">R8_UDEV_CTRL</b>//   USB device physical prot control</summary>
<ul>
<li class="content" name="fld_40008001.0" onclick="ElemClick('fld_40008001.0');">
[0]<b style="margin: 20px;">RB_UD_PORT_EN</b> (def=0x0)    //    enable USB physical port I-O: 0=disable, 1=enable;enable USB port: 0=disable, 1=enable port, automa
</li>
<li class="content" name="fld_40008001.1" onclick="ElemClick('fld_40008001.1');">
[1]<b style="margin: 20px;">RB_UD_HUB0_RESET</b> (def=0x0)    //    general purpose bit;control USB bus reset: 0=normal, 1=force bus reset
</li>
<li class="content" name="fld_40008001.2" onclick="ElemClick('fld_40008001.2');">
[2]<b style="margin: 20px;">RB_UD_LOW_SPEED</b> (def=0x0)    //    enable USB physical port low speed: 0=full speed, 1=low speed;enable USB port low speed: 0=full spe
</li>
<li class="content" name="fld_40008001.4" onclick="ElemClick('fld_40008001.4');">
[4]<b style="margin: 20px;">RB_UD_DM_PIN</b> (def=0x0)    //    ReadOnly: indicate current UDM pin level
</li>
<li class="content" name="fld_40008001.5" onclick="ElemClick('fld_40008001.5');">
[5]<b style="margin: 20px;">RB_UD_DP_PIN</b> (def=0x0)    //    ReadOnly: indicate current UDP pin level
</li>
<li class="content" name="fld_40008001.7" onclick="ElemClick('fld_40008001.7');">
[7]<b style="margin: 20px;">RB_UD_PD_DIS</b> (def=0x0)    //    disable USB UDP-UDM pulldown resistance: 0=enable pulldown, 1=disable
</li>
</ul>
</details></li>
<li class="content" name="reg_40008002"><details ontoggle="ElemCh('reg_40008002');"><summary>0x40008002<b style="margin: 20px;">R8_USB_INT_EN</b>//   USB interrupt enable</summary>
<ul>
<li class="content" name="fld_40008002.0" onclick="ElemClick('fld_40008002.0');">
[0]<b style="margin: 20px;">RB_UIE_BUS_RST__RB_UIE_DETECT</b> (def=0x0)    //    enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detect
</li>
<li class="content" name="fld_40008002.1" onclick="ElemClick('fld_40008002.1');">
[1]<b style="margin: 20px;">RB_UIE_TRANSFER</b> (def=0x0)    //    enable interrupt for USB transfer completion
</li>
<li class="content" name="fld_40008002.2" onclick="ElemClick('fld_40008002.2');">
[2]<b style="margin: 20px;">RB_UIE_SUSPEND</b> (def=0x0)    //    enable interrupt for USB suspend or resume event
</li>
<li class="content" name="fld_40008002.3" onclick="ElemClick('fld_40008002.3');">
[3]<b style="margin: 20px;">RB_UIE_HST_SOF</b> (def=0x0)    //    enable interrupt for host SOF timer action for USB host mode
</li>
<li class="content" name="fld_40008002.4" onclick="ElemClick('fld_40008002.4');">
[4]<b style="margin: 20px;">RB_UIE_FIFO_OV</b> (def=0x0)    //    enable interrupt for FIFO overflow
</li>
<li class="content" name="fld_40008002.5" onclick="ElemClick('fld_40008002.5');">
[5]<b style="margin: 20px;">RB_MOD_1_WIRE</b> (def=0x0)    //    enable USB single line mode
</li>
<li class="content" name="fld_40008002.6" onclick="ElemClick('fld_40008002.6');">
[6]<b style="margin: 20px;">RB_UIE_DEV_NAK</b> (def=0x0)    //    enable interrupt for NAK responded for USB device mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40008003"><details ontoggle="ElemCh('reg_40008003');"><summary>0x40008003<b style="margin: 20px;">R8_USB_DEV_AD</b>//   USB device address</summary>
<ul>
<li class="content" name="fld_40008003.0" onclick="ElemClick('fld_40008003.0');">
[0:6]<b style="margin: 20px;">MASK_USB_ADDR</b> (def=0x0)    //    bit mask for USB device address
</li>
<li class="content" name="fld_40008003.7" onclick="ElemClick('fld_40008003.7');">
[7]<b style="margin: 20px;">RB_UDA_GP_BIT</b> (def=0x0)    //    general purpose bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40008005"><details ontoggle="ElemCh('reg_40008005');"><summary>0x40008005<b style="margin: 20px;">R8_USB_MIS_ST</b>//   USB miscellaneous status</summary>
<ul>
<li class="content" name="fld_40008005.0" onclick="ElemClick('fld_40008005.0');">
[0]<b style="margin: 20px;">RB_UMS_DEV_ATTACH</b> (def=0x0)    //    RO, indicate device attached status on USB host
</li>
<li class="content" name="fld_40008005.1" onclick="ElemClick('fld_40008005.1');">
[1]<b style="margin: 20px;">RB_UMS_DM_LEVEL</b> (def=0x0)    //    RO, indicate UDM level saved at device attached to USB host
</li>
<li class="content" name="fld_40008005.2" onclick="ElemClick('fld_40008005.2');">
[2]<b style="margin: 20px;">RB_UMS_SUSPEND</b> (def=0x0)    //    RO, indicate USB suspend status
</li>
<li class="content" name="fld_40008005.3" onclick="ElemClick('fld_40008005.3');">
[3]<b style="margin: 20px;">RB_UMS_BUS_RESET</b> (def=0x0)    //    RO, indicate USB bus reset status
</li>
<li class="content" name="fld_40008005.4" onclick="ElemClick('fld_40008005.4');">
[4]<b style="margin: 20px;">RB_UMS_R_FIFO_RDY</b> (def=0x0)    //    RO, indicate USB receiving FIFO ready status (not empty)
</li>
<li class="content" name="fld_40008005.5" onclick="ElemClick('fld_40008005.5');">
[5]<b style="margin: 20px;">RB_UMS_SIE_FREE</b> (def=0x0)    //    RO, indicate USB SIE free status
</li>
<li class="content" name="fld_40008005.6" onclick="ElemClick('fld_40008005.6');">
[6]<b style="margin: 20px;">RB_UMS_SOF_ACT</b> (def=0x0)    //    RO, indicate host SOF timer action status for USB host
</li>
<li class="content" name="fld_40008005.7" onclick="ElemClick('fld_40008005.7');">
[7]<b style="margin: 20px;">RB_UMS_SOF_PRES</b> (def=0x0)    //    RO, indicate host SOF timer presage status
</li>
</ul>
</details></li>
<li class="content" name="reg_40008006"><details ontoggle="ElemCh('reg_40008006');"><summary>0x40008006<b style="margin: 20px;">R8_USB_INT_FG</b>//   USB interrupt flag</summary>
<ul>
<li class="content" name="fld_40008006.0" onclick="ElemClick('fld_40008006.0');">
[0]<b style="margin: 20px;">RB_UIF_BUS_RST/RB_UIF_DETECT</b> (def=0x0)    //    RW,bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.1" onclick="ElemClick('fld_40008006.1');">
[1]<b style="margin: 20px;">RB_UIF_TRANSFER</b> (def=0x0)    //    RW,USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.2" onclick="ElemClick('fld_40008006.2');">
[2]<b style="margin: 20px;">RB_UIF_SUSPEND</b> (def=0x0)    //    RW,USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.3" onclick="ElemClick('fld_40008006.3');">
[3]<b style="margin: 20px;">RB_UIF_HST_SOF</b> (def=0x0)    //    RW,host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.4" onclick="ElemClick('fld_40008006.4');">
[4]<b style="margin: 20px;">RB_UIF_FIFO_OV</b> (def=0x0)    //    RW,FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_40008006.5" onclick="ElemClick('fld_40008006.5');">
[5]<b style="margin: 20px;">RB_U_SIE_FREE</b> (def=0x1)    //    RO, indicate USB SIE free status
</li>
<li class="content" name="fld_40008006.6" onclick="ElemClick('fld_40008006.6');">
[6]<b style="margin: 20px;">RB_U_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content" name="fld_40008006.7" onclick="ElemClick('fld_40008006.7');">
[7]<b style="margin: 20px;">RB_U_IS_NAK</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received
</li>
</ul>
</details></li>
<li class="content" name="reg_40008007"><details ontoggle="ElemCh('reg_40008007');"><summary>0x40008007<b style="margin: 20px;">R8_USB_INT_ST</b>//   USB interrupt status</summary>
<ul>
<li class="content" name="fld_40008007.0" onclick="ElemClick('fld_40008007.0');">
[0:3]<b style="margin: 20px;">MASK_UIS_H_RES__MASK_UIS_ENDP</b> (def=0x3)    //    RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out f
</li>
<li class="content" name="fld_40008007.4" onclick="ElemClick('fld_40008007.4');">
[4:5]<b style="margin: 20px;">MASK_UIS_TOKEN</b> (def=0x0)    //    RO, bit mask of current token PID code received for USB device mode
</li>
<li class="content" name="fld_40008007.6" onclick="ElemClick('fld_40008007.6');">
[6]<b style="margin: 20px;">RB_UIS_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content" name="fld_40008007.7" onclick="ElemClick('fld_40008007.7');">
[7]<b style="margin: 20px;">RB_UIS_SETUP_ACT</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received for USB device mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40008008"><details ontoggle="ElemCh('reg_40008008');"><summary>0x40008008<b style="margin: 20px;">R8_USB_RX_LEN</b>//   USB receiving length</summary>
<ul>
<li class="content" name="fld_40008008.0" onclick="ElemClick('fld_40008008.0');">
[0:7]<b style="margin: 20px;">R8_USB_RX_LEN</b> (def=0x0)    //    RO,USB receiving length
</li>
</ul>
</details></li>
<li class="content" name="reg_4000800C"><details ontoggle="ElemCh('reg_4000800C');"><summary>0x4000800C<b style="margin: 20px;">R8_UEP4_1_MOD</b>//   endpoint 1/4 mode</summary>
<ul>
<li class="content" name="fld_4000800C.2" onclick="ElemClick('fld_4000800C.2');">
[2]<b style="margin: 20px;">RB_UEP4_TX_EN</b> (def=0x0)    //    enable USB endpoint 4 transmittal (IN)
</li>
<li class="content" name="fld_4000800C.3" onclick="ElemClick('fld_4000800C.3');">
[3]<b style="margin: 20px;">RB_UEP4_RX_EN</b> (def=0x0)    //    enable USB endpoint 4 receiving (OUT)
</li>
<li class="content" name="fld_4000800C.4" onclick="ElemClick('fld_4000800C.4');">
[4]<b style="margin: 20px;">RB_UEP1_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 1
</li>
<li class="content" name="fld_4000800C.6" onclick="ElemClick('fld_4000800C.6');">
[6]<b style="margin: 20px;">RB_UEP1_TX_EN</b> (def=0x0)    //    enable USB endpoint 1 transmittal (IN)
</li>
<li class="content" name="fld_4000800C.7" onclick="ElemClick('fld_4000800C.7');">
[7]<b style="margin: 20px;">RB_UEP1_RX_EN</b> (def=0x0)    //    enable USB endpoint 1 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_4000800D"><details ontoggle="ElemCh('reg_4000800D');"><summary>0x4000800D<b style="margin: 20px;">R8_UEP2_3_MOD</b>//   endpoint 2/3 mode;host endpoint mode</summary>
<ul>
<li class="content" name="fld_4000800D.0" onclick="ElemClick('fld_4000800D.0');">
[0]<b style="margin: 20px;">RB_UEP2_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint
</li>
<li class="content" name="fld_4000800D.2" onclick="ElemClick('fld_4000800D.2');">
[2]<b style="margin: 20px;">RB_UEP2_TX_EN</b> (def=0x0)    //    enable USB endpoint 2 transmittal (IN)
</li>
<li class="content" name="fld_4000800D.3" onclick="ElemClick('fld_4000800D.3');">
[3]<b style="margin: 20px;">RB_UEP2_RX_EN</b> (def=0x0)    //    enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving
</li>
<li class="content" name="fld_4000800D.4" onclick="ElemClick('fld_4000800D.4');">
[4]<b style="margin: 20px;">RB_UEP3_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint
</li>
<li class="content" name="fld_4000800D.6" onclick="ElemClick('fld_4000800D.6');">
[6]<b style="margin: 20px;">RB_UEP3_TX_EN</b> (def=0x0)    //    enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal
</li>
<li class="content" name="fld_4000800D.7" onclick="ElemClick('fld_4000800D.7');">
[7]<b style="margin: 20px;">RB_UEP3_RX_EN</b> (def=0x0)    //    enable USB endpoint 3 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_4000800E"><details ontoggle="ElemCh('reg_4000800E');"><summary>0x4000800E<b style="margin: 20px;">R8_UEP567_MOD</b>//   endpoint 5/6/7 mode</summary>
<ul>
<li class="content" name="fld_4000800E.0" onclick="ElemClick('fld_4000800E.0');">
[0]<b style="margin: 20px;">RB_UEP5_TX_EN</b> (def=0x0)    //    enable USB endpoint 5 transmittal (IN)
</li>
<li class="content" name="fld_4000800E.1" onclick="ElemClick('fld_4000800E.1');">
[1]<b style="margin: 20px;">RB_UEP5_RX_EN</b> (def=0x0)    //    enable USB endpoint 5 receiving (OUT)
</li>
<li class="content" name="fld_4000800E.2" onclick="ElemClick('fld_4000800E.2');">
[2]<b style="margin: 20px;">RB_UEP6_TX_EN</b> (def=0x0)    //    enable USB endpoint 6 transmittal (IN)
</li>
<li class="content" name="fld_4000800E.3" onclick="ElemClick('fld_4000800E.3');">
[3]<b style="margin: 20px;">RB_UEP6_RX_EN</b> (def=0x0)    //    enable USB endpoint 6 receiving (OUT)
</li>
<li class="content" name="fld_4000800E.4" onclick="ElemClick('fld_4000800E.4');">
[4]<b style="margin: 20px;">RB_UEP7_TX_EN</b> (def=0x0)    //    enable USB endpoint 7 transmittal (IN)
</li>
<li class="content" name="fld_4000800E.5" onclick="ElemClick('fld_4000800E.5');">
[5]<b style="margin: 20px;">RB_UEP7_RX_EN</b> (def=0x0)    //    enable USB endpoint 7 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_40008010"><details ontoggle="ElemCh('reg_40008010');"><summary>0x40008010<b style="margin: 20px;">R16_UEP0_DMA</b>//   endpoint 0 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40008010.0" onclick="ElemClick('fld_40008010.0');">
[0:15]<b style="margin: 20px;">R16_UEP0_DMA</b> (def=0x0)    //    RW,endpoint 0 DMA buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_40008014"><details ontoggle="ElemCh('reg_40008014');"><summary>0x40008014<b style="margin: 20px;">R16_UEP1_DMA</b>//   endpoint 1 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40008014.0" onclick="ElemClick('fld_40008014.0');">
[0:15]<b style="margin: 20px;">R16_UEP1_DMA</b> (def=0x0)    //    RW,endpoint 1 DMA buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_40008018"><details ontoggle="ElemCh('reg_40008018');"><summary>0x40008018<b style="margin: 20px;">R16_UEP2_DMA</b>//   endpoint 2 DMA buffer address;host rx endpoint buffer high address</summary>
<ul>
<li class="content" name="fld_40008018.0" onclick="ElemClick('fld_40008018.0');">
[0:15]<b style="margin: 20px;">R16_UEP2_DMA</b> (def=0x0)    //    RW,endpoint 2 DMA buffer address;host rx endpoint buffer high address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000801C"><details ontoggle="ElemCh('reg_4000801C');"><summary>0x4000801C<b style="margin: 20px;">R16_UEP3_DMA</b>//   endpoint 3 DMA buffer address;host tx endpoint buffer high address</summary>
<ul>
<li class="content" name="fld_4000801C.0" onclick="ElemClick('fld_4000801C.0');">
[0:15]<b style="margin: 20px;">R16_UEP3_DMA</b> (def=0x0)    //    RW,endpoint 3 DMA buffer address;host rx endpoint buffer high address
</li>
</ul>
</details></li>
<li class="content" name="reg_40008054"><details ontoggle="ElemCh('reg_40008054');"><summary>0x40008054<b style="margin: 20px;">R16_UEP5_DMA</b>//   endpoint 5 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40008054.0" onclick="ElemClick('fld_40008054.0');">
[0:15]<b style="margin: 20px;">R16_UEP5_DMA</b> (def=0x0)    //    RW,endpoint 5 DMA buffer address;host rx endpoint buffer high address
</li>
</ul>
</details></li>
<li class="content" name="reg_40008058"><details ontoggle="ElemCh('reg_40008058');"><summary>0x40008058<b style="margin: 20px;">R16_UEP6_DMA</b>//   endpoint 6 DMA buffer address</summary>
<ul>
<li class="content" name="fld_40008058.0" onclick="ElemClick('fld_40008058.0');">
[0:15]<b style="margin: 20px;">R16_UEP6_DMA</b> (def=0x0)    //    RW,endpoint 6 DMA buffer address;host rx endpoint buffer high address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000805C"><details ontoggle="ElemCh('reg_4000805C');"><summary>0x4000805C<b style="margin: 20px;">R16_UEP7_DMA</b>//   endpoint 7 DMA buffer address</summary>
<ul>
<li class="content" name="fld_4000805C.0" onclick="ElemClick('fld_4000805C.0');">
[0:15]<b style="margin: 20px;">R16_UEP7_DMA</b> (def=0x0)    //    RW,endpoint 7 DMA buffer address;host rx endpoint buffer high address
</li>
</ul>
</details></li>
<li class="content" name="reg_40008020"><details ontoggle="ElemCh('reg_40008020');"><summary>0x40008020<b style="margin: 20px;">R8_UEP0_T_LEN</b>//   endpoint 0 transmittal length</summary>
<ul>
<li class="content" name="fld_40008020.0" onclick="ElemClick('fld_40008020.0');">
[0:6]<b style="margin: 20px;">R8_UEP0_T_LEN</b> (def=0x0)    //    endpoint 0 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_40008022"><details ontoggle="ElemCh('reg_40008022');"><summary>0x40008022<b style="margin: 20px;">R8_UEP0_CTRL</b>//   endpoint 0 control</summary>
<ul>
<li class="content" name="fld_40008022.0" onclick="ElemClick('fld_40008022.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_40008022.2" onclick="ElemClick('fld_40008022.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_40008022.4" onclick="ElemClick('fld_40008022.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_40008022.6" onclick="ElemClick('fld_40008022.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_40008022.7" onclick="ElemClick('fld_40008022.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<li class="content" name="reg_40008024"><details ontoggle="ElemCh('reg_40008024');"><summary>0x40008024<b style="margin: 20px;">R8_UEP1_T_LEN</b>//   endpoint 1 transmittal length</summary>
<ul>
<li class="content" name="fld_40008024.0" onclick="ElemClick('fld_40008024.0');">
[0:6]<b style="margin: 20px;">R8_UEP1_T_LEN</b> (def=0x0)    //    endpoint 1 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_40008026"><details ontoggle="ElemCh('reg_40008026');"><summary>0x40008026<b style="margin: 20px;">R8_UEP1_CTRL</b>//   endpoint 1 control;host aux setup</summary>
<ul>
<li class="content" name="fld_40008026.0" onclick="ElemClick('fld_40008026.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_40008026.2" onclick="ElemClick('fld_40008026.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_40008026.4" onclick="ElemClick('fld_40008026.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_40008026.6" onclick="ElemClick('fld_40008026.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1;USB host automatic S
</li>
<li class="content" name="fld_40008026.7" onclick="ElemClick('fld_40008026.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;RB_UH_PRE_PID_EN;USB 
</li>
</ul>
</details></li>
<li class="content" name="reg_40008028"><details ontoggle="ElemCh('reg_40008028');"><summary>0x40008028<b style="margin: 20px;">R8_UEP2_T_LEN</b>//   endpoint 2 transmittal length;host endpoint and PID</summary>
<ul>
<li class="content" name="fld_40008028.0" onclick="ElemClick('fld_40008028.0');">
[0:6]<b style="margin: 20px;">R8_UEP2_T_LEN</b> (def=0x0)    //    Set the number of data bytes to be sent by USB endpoint n
</li>
<li class="content" name="fld_40008028.7" onclick="ElemClick('fld_40008028.7');">
[7]<b style="margin: 20px;">R8_UEP2_HOST_PID3</b> (def=0x0)    //    The token in host mode identifies the bit3 of the PID
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802A"><details ontoggle="ElemCh('reg_4000802A');"><summary>0x4000802A<b style="margin: 20px;">R8_UEP2_CTRL</b>//   endpoint 2 control;host receiver endpoint control</summary>
<ul>
<li class="content" name="fld_4000802A.0" onclick="ElemClick('fld_4000802A.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_4000802A.2" onclick="ElemClick('fld_4000802A.2');">
[2]<b style="margin: 20px;">MASK_UH_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_4000802A.2" onclick="ElemClick('fld_4000802A.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_4000802A.4" onclick="ElemClick('fld_4000802A.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_4000802A.6" onclick="ElemClick('fld_4000802A.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_4000802A.7" onclick="ElemClick('fld_4000802A.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;expected data toggle 
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802C"><details ontoggle="ElemCh('reg_4000802C');"><summary>0x4000802C<b style="margin: 20px;">R8_UEP3_T_LEN</b>//   endpoint 3 transmittal length;host transmittal endpoint transmittal length</summary>
<ul>
<li class="content" name="fld_4000802C.0" onclick="ElemClick('fld_4000802C.0');">
[0:6]<b style="margin: 20px;">R8_UEP3_T_LEN</b> (def=0x0)    //    endpoint 1 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802E"><details ontoggle="ElemCh('reg_4000802E');"><summary>0x4000802E<b style="margin: 20px;">R8_UEP3_CTRL</b>//   endpoint 3 control;host transmittal endpoint control</summary>
<ul>
<li class="content" name="fld_4000802E.0" onclick="ElemClick('fld_4000802E.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_4000802E.2" onclick="ElemClick('fld_4000802E.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_4000802E.4" onclick="ElemClick('fld_4000802E.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_4000802E.6" onclick="ElemClick('fld_4000802E.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_4000802E.7" onclick="ElemClick('fld_4000802E.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<li class="content" name="reg_40008030"><details ontoggle="ElemCh('reg_40008030');"><summary>0x40008030<b style="margin: 20px;">R8_UEP4_T_LEN</b>//   endpoint 4 transmittal length</summary>
<ul>
<li class="content" name="fld_40008030.0" onclick="ElemClick('fld_40008030.0');">
[0:6]<b style="margin: 20px;">R8_UEP4_T_LEN</b> (def=0x0)    //    endpoint 4 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_40008032"><details ontoggle="ElemCh('reg_40008032');"><summary>0x40008032<b style="margin: 20px;">R8_UEP4_CTRL</b>//   endpoint 4 control</summary>
<ul>
<li class="content" name="fld_40008032.0" onclick="ElemClick('fld_40008032.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_40008032.2" onclick="ElemClick('fld_40008032.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_40008032.4" onclick="ElemClick('fld_40008032.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_40008032.6" onclick="ElemClick('fld_40008032.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_40008032.7" onclick="ElemClick('fld_40008032.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<li class="content" name="reg_40008064"><details ontoggle="ElemCh('reg_40008064');"><summary>0x40008064<b style="margin: 20px;">R8_UEP5_T_LEN</b>//   endpoint 5 transmittal length</summary>
<ul>
<li class="content" name="fld_40008064.0" onclick="ElemClick('fld_40008064.0');">
[0:6]<b style="margin: 20px;">R8_UEP5_T_LEN</b> (def=0x0)    //    endpoint 5 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_40008066"><details ontoggle="ElemCh('reg_40008066');"><summary>0x40008066<b style="margin: 20px;">R8_UEP5_CTRL</b>//   endpoint 5 control</summary>
<ul>
<li class="content" name="fld_40008066.0" onclick="ElemClick('fld_40008066.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_40008066.2" onclick="ElemClick('fld_40008066.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_40008066.4" onclick="ElemClick('fld_40008066.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_40008066.6" onclick="ElemClick('fld_40008066.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_40008066.7" onclick="ElemClick('fld_40008066.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<li class="content" name="reg_40008068"><details ontoggle="ElemCh('reg_40008068');"><summary>0x40008068<b style="margin: 20px;">R8_UEP6_T_LEN</b>//   endpoint 6 transmittal length</summary>
<ul>
<li class="content" name="fld_40008068.0" onclick="ElemClick('fld_40008068.0');">
[0:6]<b style="margin: 20px;">R8_UEP6_T_LEN</b> (def=0x0)    //    endpoint 6 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_4000806A"><details ontoggle="ElemCh('reg_4000806A');"><summary>0x4000806A<b style="margin: 20px;">R8_UEP6_CTRL</b>//   endpoint 6 control</summary>
<ul>
<li class="content" name="fld_4000806A.0" onclick="ElemClick('fld_4000806A.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_4000806A.2" onclick="ElemClick('fld_4000806A.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_4000806A.4" onclick="ElemClick('fld_4000806A.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_4000806A.6" onclick="ElemClick('fld_4000806A.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_4000806A.7" onclick="ElemClick('fld_4000806A.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<li class="content" name="reg_4000806C"><details ontoggle="ElemCh('reg_4000806C');"><summary>0x4000806C<b style="margin: 20px;">R8_UEP7_T_LEN</b>//   endpoint 7 transmittal length</summary>
<ul>
<li class="content" name="fld_4000806C.0" onclick="ElemClick('fld_4000806C.0');">
[0:6]<b style="margin: 20px;">R8_UEP7_T_LEN</b> (def=0x0)    //    endpoint 7 transmittal length
</li>
</ul>
</details></li>
<li class="content" name="reg_4000806E"><details ontoggle="ElemCh('reg_4000806E');"><summary>0x4000806E<b style="margin: 20px;">R8_UEP7_CTRL</b>//   endpoint 7 control</summary>
<ul>
<li class="content" name="fld_4000806E.0" onclick="ElemClick('fld_4000806E.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_4000806E.2" onclick="ElemClick('fld_4000806E.2');">
[2:3]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_4000806E.4" onclick="ElemClick('fld_4000806E.4');">
[4]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_4000806E.6" onclick="ElemClick('fld_4000806E.6');">
[6]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_4000806E.7" onclick="ElemClick('fld_4000806E.7');">
[7]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
</ul>
</details></li>
<li class="content" name="reg_40008070"><details ontoggle="ElemCh('reg_40008070');"><summary>0x40008070<b style="margin: 20px;">R32_EPn_MODE</b>//   endpoint n control,ï¼ˆn=8/10/11/12/13/14/15ï¼‰</summary>
<ul>
<li class="content" name="fld_40008070.0" onclick="ElemClick('fld_40008070.0');">
[0:7]<b style="margin: 20px;">RB_EP_T_EN</b> (def=0x0)    //    1: Enable endpoint 8-15 to send (IN); 0: Prohibit endpoints 8-15 from sending
</li>
<li class="content" name="fld_40008070.8" onclick="ElemClick('fld_40008070.8');">
[8:15]<b style="margin: 20px;">RB_EP_R_EN</b> (def=0x0)    //    1: Enable endpoints 8-15 to receive (OUT); 0: Prohibit endpoints 8-15 from receiving
</li>
<li class="content" name="fld_40008070.17" onclick="ElemClick('fld_40008070.17');">
[17:23]<b style="margin: 20px;">RB_EP_T_AF</b> (def=0x0)    //    1: Enable endpoints 8-15 to send multiplexing; 0: Prohibit endpoints 8-15 from sending multiplexed 
</li>
</ul>
</details></li>
<li class="content" name="reg_40008001"><details ontoggle="ElemCh('reg_40008001');"><summary>0x40008001<b style="margin: 20px;">R8_UHOST_CTRL</b>//   USB host physical port control register</summary>
<ul>
<li class="content" name="fld_40008001.0" onclick="ElemClick('fld_40008001.0');">
[0]<b style="margin: 20px;">RB_UH_PORT_EN</b> (def=0x0)    //    USB host port enable bit
</li>
<li class="content" name="fld_40008001.1" onclick="ElemClick('fld_40008001.1');">
[1]<b style="margin: 20px;">RB_UH_BUS_RESET</b> (def=0x0)    //    USB host mode bus reset control bit
</li>
<li class="content" name="fld_40008001.2" onclick="ElemClick('fld_40008001.2');">
[2]<b style="margin: 20px;">RB_UH_LOW_SPEED</b> (def=0x0)    //    USB host port low-speed mode enable bit
</li>
<li class="content" name="fld_40008001.4" onclick="ElemClick('fld_40008001.4');">
[4]<b style="margin: 20px;">RB_UH_DM_PIN</b> (def=0x0)    //    Current UD- pin status
</li>
<li class="content" name="fld_40008001.5" onclick="ElemClick('fld_40008001.5');">
[5]<b style="margin: 20px;">RB_UH_DP_PIN</b> (def=0x0)    //    Current UD+ pin status
</li>
<li class="content" name="fld_40008001.7" onclick="ElemClick('fld_40008001.7');">
[7]<b style="margin: 20px;">RB_UH_PD_DIS</b> (def=0x0)    //    USB host port UD+/UD - pin internal pull-down resistor control bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000800D"><details ontoggle="ElemCh('reg_4000800D');"><summary>0x4000800D<b style="margin: 20px;">R8_UH_EP_MOD</b>//   USB host endpoint mode control register</summary>
<ul>
<li class="content" name="fld_4000800D.0" onclick="ElemClick('fld_4000800D.0');">
[0]<b style="margin: 20px;">RB_UH_EP_RBUF_MOD</b> (def=0x0)    //    USB host receiving endpoint receiving data buffer mode control bit
</li>
<li class="content" name="fld_4000800D.3" onclick="ElemClick('fld_4000800D.3');">
[3]<b style="margin: 20px;">RB_UH_EP_RX_EN</b> (def=0x0)    //    Host receiving endpoint receiving (IN) enable bit
</li>
<li class="content" name="fld_4000800D.4" onclick="ElemClick('fld_4000800D.4');">
[4]<b style="margin: 20px;">RB_UH_EP_TBUF_MOD</b> (def=0x0)    //    Host sends endpoint sends data buffer mode control bit
</li>
<li class="content" name="fld_4000800D.6" onclick="ElemClick('fld_4000800D.6');">
[6]<b style="margin: 20px;">RB_UH_EP_TX_EN</b> (def=0x0)    //    Host sends endpoint send (SETUP/OUT) enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40008018"><details ontoggle="ElemCh('reg_40008018');"><summary>0x40008018<b style="margin: 20px;">R16_UH_RX_DMA</b>//   USB host receiving buffer starting address</summary>
<ul>
<li class="content" name="fld_40008018.0" onclick="ElemClick('fld_40008018.0');">
[0:15]<b style="margin: 20px;">R16_UH_RX_DMA</b> (def=0x0)    //    USB host receiving endpoint receiving data buffer mode control bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000801C"><details ontoggle="ElemCh('reg_4000801C');"><summary>0x4000801C<b style="margin: 20px;">R16_UH_TX_DMA</b>//   USB host sends buffer starting address</summary>
<ul>
<li class="content" name="fld_4000801C.0" onclick="ElemClick('fld_4000801C.0');">
[0:15]<b style="margin: 20px;">R16_UH_TX_DMA</b> (def=0x0)    //    Starting address of host endpoint data sending buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40008026"><details ontoggle="ElemCh('reg_40008026');"><summary>0x40008026<b style="margin: 20px;">R8_UH_SETUP</b>//   USB Host Auxiliary Settings Register</summary>
<ul>
<li class="content" name="fld_40008026.6" onclick="ElemClick('fld_40008026.6');">
[6]<b style="margin: 20px;">RB_UH_SOF_EN</b> (def=0x0)    //    Automatically generate SOF packet enable bit
</li>
<li class="content" name="fld_40008026.7" onclick="ElemClick('fld_40008026.7');">
[7]<b style="margin: 20px;">RB_UH_PRE_PID_EN</b> (def=0x0)    //    Low speed preamble packet PRE PID enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40008028"><details ontoggle="ElemCh('reg_40008028');"><summary>0x40008028<b style="margin: 20px;">R8_UH_EP_PID</b>//   USB host token setting register</summary>
<ul>
<li class="content" name="fld_40008028.0" onclick="ElemClick('fld_40008028.0');">
[0:3]<b style="margin: 20px;">MASK_UH_ENDP</b> (def=0x0)    //    Set the endpoint number of the target device being operated on this time
</li>
<li class="content" name="fld_40008028.4" onclick="ElemClick('fld_40008028.4');">
[4:7]<b style="margin: 20px;">MASK_UH_TOKEN</b> (def=0x0)    //    Set the token PID packet identifier for this USB transfer transaction
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802A"><details ontoggle="ElemCh('reg_4000802A');"><summary>0x4000802A<b style="margin: 20px;">R8_UH_RX_CTRL</b>//   USB host receiving endpoint control register</summary>
<ul>
<li class="content" name="fld_4000802A.2" onclick="ElemClick('fld_4000802A.2');">
[2]<b style="margin: 20px;">RB_UH_R_RES</b> (def=0x0)    //    Response control bit of host receiver to IN transaction
</li>
<li class="content" name="fld_4000802A.4" onclick="ElemClick('fld_4000802A.4');">
[4]<b style="margin: 20px;">RB_UH_R_AUTO_TOG</b> (def=0x0)    //    Synchronization trigger bit, automatic flipping enable control bit
</li>
<li class="content" name="fld_4000802A.7" onclick="ElemClick('fld_4000802A.7');">
[7]<b style="margin: 20px;">RB_UH_R_TOG</b> (def=0x0)    //    Expected synchronization trigger bit for USB host receiver (handling IN transactions)
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802C"><details ontoggle="ElemCh('reg_4000802C');"><summary>0x4000802C<b style="margin: 20px;">R8_UH_TX_LEN</b>//   USB host sends length register</summary>
<ul>
<li class="content" name="fld_4000802C.0" onclick="ElemClick('fld_4000802C.0');">
[0:7]<b style="margin: 20px;">R8_UH_TX_LEN</b> (def=0x0)    //    Set the number of bytes of data to be sent by the USB host sending endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_4000802E"><details ontoggle="ElemCh('reg_4000802E');"><summary>0x4000802E<b style="margin: 20px;">R8_UH_TX_CTRL</b>//   USB host sends endpoint control register</summary>
<ul>
<li class="content" name="fld_4000802E.0" onclick="ElemClick('fld_4000802E.0');">
[0]<b style="margin: 20px;">RB_UH_T_RES</b> (def=0x0)    //    Response control bit of USB host transmitter to SETUP/OUT transaction
</li>
<li class="content" name="fld_4000802E.4" onclick="ElemClick('fld_4000802E.4');">
[4]<b style="margin: 20px;">RB_UH_T_AUTO_TOG</b> (def=0x0)    //    Synchronization trigger bit, automatic flipping enable control bit
</li>
<li class="content" name="fld_4000802E.6" onclick="ElemClick('fld_4000802E.6');">
[6]<b style="margin: 20px;">RB_UH_T_TOG</b> (def=0x0)    //    The synchronization trigger bit prepared by the USB host transmitter (handling SETUP/OUT transactio
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40008000.22" onclick="ElemClick('isr_40008000.22');">[22]  <b>USBFS</b>    //    USB_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4000C000"><details ontoggle="ElemCh('per_4000C000');"><summary>0x4000C000<b style="margin: 20px;">BLE</b>// BLE register</summary>
<ul>
<b>interrupts:</b><ul><li class="content" name="isr_4000C000.21" onclick="ElemClick('isr_4000C000.21');">[21]  <b>BLEL</b>    //    LLE_IRQHandler</li>
<li class="content" name="isr_4000C000.20" onclick="ElemClick('isr_4000C000.20');">[20]  <b>BLEB</b>    //    BB_IRQHandler</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_E000E000"><details ontoggle="ElemCh('per_E000E000');"><summary>0xE000E000<b style="margin: 20px;">PFIC</b>// Program Fast Interrupt Controller</summary>
<ul>
<li class="content" name="reg_E000E000"><details ontoggle="ElemCh('reg_E000E000');"><summary>0xE000E000<b style="margin: 20px;">R32_PFIC_ISR1</b>//   RO,Interrupt Status Register 1</summary>
<ul>
<li class="content" name="fld_E000E000.12" onclick="ElemClick('fld_E000E000.12');">
[12:31]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E004"><details ontoggle="ElemCh('reg_E000E004');"><summary>0xE000E004<b style="margin: 20px;">R32_PFIC_ISR2</b>//   RO,Interrupt Status Register 2</summary>
<ul>
<li class="content" name="fld_E000E004.0" onclick="ElemClick('fld_E000E004.0');">
[0:3]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E020"><details ontoggle="ElemCh('reg_E000E020');"><summary>0xE000E020<b style="margin: 20px;">R32_PFIC_IPR1</b>//   RO,Interrupt Pending Register 1</summary>
<ul>
<li class="content" name="fld_E000E020.12" onclick="ElemClick('fld_E000E020.12');">
[12:31]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E024"><details ontoggle="ElemCh('reg_E000E024');"><summary>0xE000E024<b style="margin: 20px;">R32_PFIC_IPR2</b>//   RO,Interrupt Pending Register 2</summary>
<ul>
<li class="content" name="fld_E000E024.0" onclick="ElemClick('fld_E000E024.0');">
[0:3]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E040"><details ontoggle="ElemCh('reg_E000E040');"><summary>0xE000E040<b style="margin: 20px;">R32_PFIC_ITHRESDR</b>//   RW,Interrupt Priority Register</summary>
<ul>
<li class="content" name="fld_E000E040.0" onclick="ElemClick('fld_E000E040.0');">
[0:7]<b style="margin: 20px;">THRESHOLD</b> (def=0x0)    //    RW,THRESHOLD
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E048"><details ontoggle="ElemCh('reg_E000E048');"><summary>0xE000E048<b style="margin: 20px;">R32_PFIC_CFGR</b>//   Interrupt Config Register</summary>
<ul>
<li class="content" name="fld_E000E048.7" onclick="ElemClick('fld_E000E048.7');">
[7]<b style="margin: 20px;">RESETSYS</b> (def=0x0)    //    WO,RESETSYS
</li>
<li class="content" name="fld_E000E048.16" onclick="ElemClick('fld_E000E048.16');">
[16:31]<b style="margin: 20px;">KEYCODE</b> (def=0x0)    //    WO,KEYCODE
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E04C"><details ontoggle="ElemCh('reg_E000E04C');"><summary>0xE000E04C<b style="margin: 20px;">R32_PFIC_GISR</b>//   Interrupt Global Register</summary>
<ul>
<li class="content" name="fld_E000E04C.0" onclick="ElemClick('fld_E000E04C.0');">
[0:7]<b style="margin: 20px;">NESTSTA</b> (def=0x0)    //    RO,NESTSTA
</li>
<li class="content" name="fld_E000E04C.8" onclick="ElemClick('fld_E000E04C.8');">
[8]<b style="margin: 20px;">GACTSTA</b> (def=0x0)    //    RO,GACTSTA
</li>
<li class="content" name="fld_E000E04C.9" onclick="ElemClick('fld_E000E04C.9');">
[9]<b style="margin: 20px;">GPENDSTA</b> (def=0x0)    //    RO,GPENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E050"><details ontoggle="ElemCh('reg_E000E050');"><summary>0xE000E050<b style="margin: 20px;">R32_PFIC_IDCFGR</b>//   RW,Interrupt Fast ID Config Register</summary>
<ul>
<li class="content" name="fld_E000E050.0" onclick="ElemClick('fld_E000E050.0');">
[0:7]<b style="margin: 20px;">FIID0</b> (def=0x0)    //    RW,FIID0
</li>
<li class="content" name="fld_E000E050.8" onclick="ElemClick('fld_E000E050.8');">
[8:15]<b style="margin: 20px;">FIID1</b> (def=0x0)    //    RW,FIID1
</li>
<li class="content" name="fld_E000E050.16" onclick="ElemClick('fld_E000E050.16');">
[16:23]<b style="margin: 20px;">FIID2</b> (def=0x0)    //    RW,FIID2
</li>
<li class="content" name="fld_E000E050.24" onclick="ElemClick('fld_E000E050.24');">
[24:31]<b style="margin: 20px;">FIID3</b> (def=0x0)    //    RW,FIID3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E060"><details ontoggle="ElemCh('reg_E000E060');"><summary>0xE000E060<b style="margin: 20px;">R32_PFIC_FIADDRR0</b>//   Interrupt 0 address Register</summary>
<ul>
<li class="content" name="fld_E000E060.1" onclick="ElemClick('fld_E000E060.1');">
[1:31]<b style="margin: 20px;">ADDR0</b> (def=0x0)    //    RW,ADDR0
</li>
<li class="content" name="fld_E000E060.0" onclick="ElemClick('fld_E000E060.0');">
[0]<b style="margin: 20px;">FI0EN</b> (def=0x0)    //    RW,Fast interrupt channel 0 enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E064"><details ontoggle="ElemCh('reg_E000E064');"><summary>0xE000E064<b style="margin: 20px;">R32_PFIC_FIADDRR1</b>//   Interrupt 1 address Register</summary>
<ul>
<li class="content" name="fld_E000E064.1" onclick="ElemClick('fld_E000E064.1');">
[1:31]<b style="margin: 20px;">ADDR1</b> (def=0x0)    //    RW,ADDR1
</li>
<li class="content" name="fld_E000E064.0" onclick="ElemClick('fld_E000E064.0');">
[0]<b style="margin: 20px;">FI1EN</b> (def=0x0)    //    RW,Fast interrupt channel 1 enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E068"><details ontoggle="ElemCh('reg_E000E068');"><summary>0xE000E068<b style="margin: 20px;">R32_PFIC_FIADDRR2</b>//   Interrupt 2 address Register</summary>
<ul>
<li class="content" name="fld_E000E068.1" onclick="ElemClick('fld_E000E068.1');">
[1:31]<b style="margin: 20px;">ADDR2</b> (def=0x0)    //    RW,ADDR2
</li>
<li class="content" name="fld_E000E068.0" onclick="ElemClick('fld_E000E068.0');">
[0]<b style="margin: 20px;">FI2EN</b> (def=0x0)    //    RW,Fast interrupt channel 2 enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E06C"><details ontoggle="ElemCh('reg_E000E06C');"><summary>0xE000E06C<b style="margin: 20px;">R32_PFIC_FIADDRR3</b>//   Interrupt 3 address Register</summary>
<ul>
<li class="content" name="fld_E000E06C.1" onclick="ElemClick('fld_E000E06C.1');">
[1:31]<b style="margin: 20px;">ADDR3</b> (def=0x0)    //    RW,ADDR3
</li>
<li class="content" name="fld_E000E06C.0" onclick="ElemClick('fld_E000E06C.0');">
[0]<b style="margin: 20px;">FI3EN</b> (def=0x0)    //    RW,Fast interrupt channel 3 enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E100"><details ontoggle="ElemCh('reg_E000E100');"><summary>0xE000E100<b style="margin: 20px;">R32_PFIC_IENR1</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E100.12" onclick="ElemClick('fld_E000E100.12');">
[12:31]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    RW1,INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E104"><details ontoggle="ElemCh('reg_E000E104');"><summary>0xE000E104<b style="margin: 20px;">R32_PFIC_IENR2</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E104.0" onclick="ElemClick('fld_E000E104.0');">
[0:3]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    RW1,INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E180"><details ontoggle="ElemCh('reg_E000E180');"><summary>0xE000E180<b style="margin: 20px;">R32_PFIC_IRER1</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E180.12" onclick="ElemClick('fld_E000E180.12');">
[12:31]<b style="margin: 20px;">INTRESET</b> (def=0x0)    //    RW1,INTRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E184"><details ontoggle="ElemCh('reg_E000E184');"><summary>0xE000E184<b style="margin: 20px;">R32_PFIC_IRER2</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E184.0" onclick="ElemClick('fld_E000E184.0');">
[0:3]<b style="margin: 20px;">INTRESET</b> (def=0x0)    //    RW1,INTRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E200"><details ontoggle="ElemCh('reg_E000E200');"><summary>0xE000E200<b style="margin: 20px;">R32_PFIC_IPSR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E200.12" onclick="ElemClick('fld_E000E200.12');">
[12:31]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    RW1,PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E204"><details ontoggle="ElemCh('reg_E000E204');"><summary>0xE000E204<b style="margin: 20px;">R32_PFIC_IPSR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E204.0" onclick="ElemClick('fld_E000E204.0');">
[0:3]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    RW1,PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E280"><details ontoggle="ElemCh('reg_E000E280');"><summary>0xE000E280<b style="margin: 20px;">R32_PFIC_IPRR1</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E280.12" onclick="ElemClick('fld_E000E280.12');">
[12:31]<b style="margin: 20px;">PENDRESET</b> (def=0x0)    //    RW1,PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E284"><details ontoggle="ElemCh('reg_E000E284');"><summary>0xE000E284<b style="margin: 20px;">R32_PFIC_IPRR2</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E284.0" onclick="ElemClick('fld_E000E284.0');">
[0:3]<b style="margin: 20px;">PENDRESET</b> (def=0x0)    //    RW1,PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E300"><details ontoggle="ElemCh('reg_E000E300');"><summary>0xE000E300<b style="margin: 20px;">R32_PFIC_IACTR1</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E300.12" onclick="ElemClick('fld_E000E300.12');">
[12:31]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    RW1,IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E304"><details ontoggle="ElemCh('reg_E000E304');"><summary>0xE000E304<b style="margin: 20px;">R32_PFIC_IACTR2</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E304.0" onclick="ElemClick('fld_E000E304.0');">
[0:3]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    RW1,IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E400"><details ontoggle="ElemCh('reg_E000E400');"><summary>0xE000E400<b style="margin: 20px;">R32_PFIC_IPRIOR0</b>//   Interrupt Priority configuration Register 0</summary>
<ul>
<li class="content" name="fld_E000E400.0" onclick="ElemClick('fld_E000E400.0');">
[0:31]<b style="margin: 20px;">IPRIOR0</b> (def=0x0)    //    RW,Interrupt priority for number 0-3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E420"><details ontoggle="ElemCh('reg_E000E420');"><summary>0xE000E420<b style="margin: 20px;">R32_PFIC_IPRIOR1</b>//   Interrupt Priority configuration Register 1</summary>
<ul>
<li class="content" name="fld_E000E420.0" onclick="ElemClick('fld_E000E420.0');">
[0:31]<b style="margin: 20px;">IPRIOR1</b> (def=0x0)    //    >RW,Interrupt priority for number 4-7
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E440"><details ontoggle="ElemCh('reg_E000E440');"><summary>0xE000E440<b style="margin: 20px;">R32_PFIC_IPRIOR2</b>//   Interrupt Priority configuration Register 2</summary>
<ul>
<li class="content" name="fld_E000E440.0" onclick="ElemClick('fld_E000E440.0');">
[0:31]<b style="margin: 20px;">IPRIOR2</b> (def=0x0)    //    >RW,Interrupt priority for number 8-11
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E460"><details ontoggle="ElemCh('reg_E000E460');"><summary>0xE000E460<b style="margin: 20px;">R32_PFIC_IPRIOR3</b>//   Interrupt Priority configuration Register 3</summary>
<ul>
<li class="content" name="fld_E000E460.0" onclick="ElemClick('fld_E000E460.0');">
[0:31]<b style="margin: 20px;">IPRIOR3</b> (def=0x0)    //    >RW,Interrupt priority for number 12-15
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E480"><details ontoggle="ElemCh('reg_E000E480');"><summary>0xE000E480<b style="margin: 20px;">R32_PFIC_IPRIOR4</b>//   Interrupt Priority configuration Register 4</summary>
<ul>
<li class="content" name="fld_E000E480.0" onclick="ElemClick('fld_E000E480.0');">
[0:31]<b style="margin: 20px;">IPRIOR4</b> (def=0x0)    //    >RW,Interrupt priority for number 16-19
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E4A0"><details ontoggle="ElemCh('reg_E000E4A0');"><summary>0xE000E4A0<b style="margin: 20px;">R32_PFIC_IPRIOR5</b>//   Interrupt Priority configuration Register 5</summary>
<ul>
<li class="content" name="fld_E000E4A0.0" onclick="ElemClick('fld_E000E4A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR5</b> (def=0x0)    //    >RW,Interrupt priority for number 20-23
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E4C0"><details ontoggle="ElemCh('reg_E000E4C0');"><summary>0xE000E4C0<b style="margin: 20px;">R32_PFIC_IPRIOR6</b>//   Interrupt Priority configuration Register 6</summary>
<ul>
<li class="content" name="fld_E000E4C0.0" onclick="ElemClick('fld_E000E4C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR6</b> (def=0x0)    //    >RW,Interrupt priority for number 24-27
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E4E0"><details ontoggle="ElemCh('reg_E000E4E0');"><summary>0xE000E4E0<b style="margin: 20px;">R32_PFIC_IPRIOR7</b>//   Interrupt Priority configuration Register 7</summary>
<ul>
<li class="content" name="fld_E000E4E0.0" onclick="ElemClick('fld_E000E4E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR7</b> (def=0x0)    //    >RW,Interrupt priority for number 28-31
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E500"><details ontoggle="ElemCh('reg_E000E500');"><summary>0xE000E500<b style="margin: 20px;">R32_PFIC_IPRIOR8</b>//   Interrupt Priority configuration Register 8</summary>
<ul>
<li class="content" name="fld_E000E500.0" onclick="ElemClick('fld_E000E500.0');">
[0:31]<b style="margin: 20px;">IPRIOR8</b> (def=0x0)    //    RW,Interrupt priority for number 32-35
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E520"><details ontoggle="ElemCh('reg_E000E520');"><summary>0xE000E520<b style="margin: 20px;">R32_PFIC_IPRIOR9</b>//   Interrupt Priority configuration Register 9</summary>
<ul>
<li class="content" name="fld_E000E520.0" onclick="ElemClick('fld_E000E520.0');">
[0:31]<b style="margin: 20px;">IPRIOR9</b> (def=0x0)    //    >RW,Interrupt priority for number 36-39
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E540"><details ontoggle="ElemCh('reg_E000E540');"><summary>0xE000E540<b style="margin: 20px;">R32_PFIC_IPRIOR10</b>//   Interrupt Priority configuration Register 10</summary>
<ul>
<li class="content" name="fld_E000E540.0" onclick="ElemClick('fld_E000E540.0');">
[0:31]<b style="margin: 20px;">IPRIOR10</b> (def=0x0)    //    >RW,Interrupt priority for number 40-43
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E560"><details ontoggle="ElemCh('reg_E000E560');"><summary>0xE000E560<b style="margin: 20px;">R32_PFIC_IPRIOR11</b>//   Interrupt Priority configuration Register 11</summary>
<ul>
<li class="content" name="fld_E000E560.0" onclick="ElemClick('fld_E000E560.0');">
[0:31]<b style="margin: 20px;">IPRIOR11</b> (def=0x0)    //    RW,Interrupt priority for number 44-47
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E580"><details ontoggle="ElemCh('reg_E000E580');"><summary>0xE000E580<b style="margin: 20px;">R32_PFIC_IPRIOR12</b>//   Interrupt Priority configuration Register 12</summary>
<ul>
<li class="content" name="fld_E000E580.0" onclick="ElemClick('fld_E000E580.0');">
[0:31]<b style="margin: 20px;">IPRIOR12</b> (def=0x0)    //    RW,Interrupt priority for number 48-51
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E5A0"><details ontoggle="ElemCh('reg_E000E5A0');"><summary>0xE000E5A0<b style="margin: 20px;">R32_PFIC_IPRIOR13</b>//   Interrupt Priority configuration Register 13</summary>
<ul>
<li class="content" name="fld_E000E5A0.0" onclick="ElemClick('fld_E000E5A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR13</b> (def=0x0)    //    RW,Interrupt priority for number 52-55
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E5C0"><details ontoggle="ElemCh('reg_E000E5C0');"><summary>0xE000E5C0<b style="margin: 20px;">R32_PFIC_IPRIOR14</b>//   Interrupt Priority configuration Register 14</summary>
<ul>
<li class="content" name="fld_E000E5C0.0" onclick="ElemClick('fld_E000E5C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR14</b> (def=0x0)    //    RW,Interrupt priority for number 56-59
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E5E0"><details ontoggle="ElemCh('reg_E000E5E0');"><summary>0xE000E5E0<b style="margin: 20px;">R32_PFIC_IPRIOR15</b>//   Interrupt Priority configuration Register 15</summary>
<ul>
<li class="content" name="fld_E000E5E0.0" onclick="ElemClick('fld_E000E5E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR15</b> (def=0x0)    //    RW,Interrupt priority for number 60-63
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E600"><details ontoggle="ElemCh('reg_E000E600');"><summary>0xE000E600<b style="margin: 20px;">R32_PFIC_IPRIOR16</b>//   Interrupt Priority configuration Register 16</summary>
<ul>
<li class="content" name="fld_E000E600.0" onclick="ElemClick('fld_E000E600.0');">
[0:31]<b style="margin: 20px;">IPRIOR16</b> (def=0x0)    //    RW,Interrupt priority for number 64-67
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E620"><details ontoggle="ElemCh('reg_E000E620');"><summary>0xE000E620<b style="margin: 20px;">R32_PFIC_IPRIOR17</b>//   Interrupt Priority configuration Register 17</summary>
<ul>
<li class="content" name="fld_E000E620.0" onclick="ElemClick('fld_E000E620.0');">
[0:31]<b style="margin: 20px;">IPRIOR17</b> (def=0x0)    //    RW,Interrupt priority for number 68-71
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E640"><details ontoggle="ElemCh('reg_E000E640');"><summary>0xE000E640<b style="margin: 20px;">R32_PFIC_IPRIOR18</b>//   Interrupt Priority configuration Register 18</summary>
<ul>
<li class="content" name="fld_E000E640.0" onclick="ElemClick('fld_E000E640.0');">
[0:31]<b style="margin: 20px;">IPRIOR18</b> (def=0x0)    //    RW,Interrupt priority for number 72-75
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E660"><details ontoggle="ElemCh('reg_E000E660');"><summary>0xE000E660<b style="margin: 20px;">R32_PFIC_IPRIOR19</b>//   Interrupt Priority configuration Register 19</summary>
<ul>
<li class="content" name="fld_E000E660.0" onclick="ElemClick('fld_E000E660.0');">
[0:31]<b style="margin: 20px;">IPRIOR19</b> (def=0x0)    //    RW,Interrupt priority for number 76-79
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E680"><details ontoggle="ElemCh('reg_E000E680');"><summary>0xE000E680<b style="margin: 20px;">R32_PFIC_IPRIOR20</b>//   Interrupt Priority configuration Register 20</summary>
<ul>
<li class="content" name="fld_E000E680.0" onclick="ElemClick('fld_E000E680.0');">
[0:31]<b style="margin: 20px;">IPRIOR20</b> (def=0x0)    //    RW,RW,Interrupt priority for number 80-83
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E6A0"><details ontoggle="ElemCh('reg_E000E6A0');"><summary>0xE000E6A0<b style="margin: 20px;">R32_PFIC_IPRIOR21</b>//   Interrupt Priority configuration Register 21</summary>
<ul>
<li class="content" name="fld_E000E6A0.0" onclick="ElemClick('fld_E000E6A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR21</b> (def=0x0)    //    RW,Interrupt priority for number 84-87
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E6C0"><details ontoggle="ElemCh('reg_E000E6C0');"><summary>0xE000E6C0<b style="margin: 20px;">R32_PFIC_IPRIOR22</b>//   Interrupt Priority configuration Register 22</summary>
<ul>
<li class="content" name="fld_E000E6C0.0" onclick="ElemClick('fld_E000E6C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR22</b> (def=0x0)    //    RW,Interrupt priority for number 88-91
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E6E0"><details ontoggle="ElemCh('reg_E000E6E0');"><summary>0xE000E6E0<b style="margin: 20px;">R32_PFIC_IPRIOR23</b>//   Interrupt Priority configuration Register 23</summary>
<ul>
<li class="content" name="fld_E000E6E0.0" onclick="ElemClick('fld_E000E6E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR23</b> (def=0x0)    //    RW,Interrupt priority for number 92-95
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E700"><details ontoggle="ElemCh('reg_E000E700');"><summary>0xE000E700<b style="margin: 20px;">R32_PFIC_IPRIOR24</b>//   Interrupt Priority configuration Register 24</summary>
<ul>
<li class="content" name="fld_E000E700.0" onclick="ElemClick('fld_E000E700.0');">
[0:31]<b style="margin: 20px;">IPRIOR24</b> (def=0x0)    //    RW,Interrupt priority for number 96-99
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E720"><details ontoggle="ElemCh('reg_E000E720');"><summary>0xE000E720<b style="margin: 20px;">R32_PFIC_IPRIOR25</b>//   Interrupt Priority configuration Register 25</summary>
<ul>
<li class="content" name="fld_E000E720.0" onclick="ElemClick('fld_E000E720.0');">
[0:31]<b style="margin: 20px;">IPRIOR25</b> (def=0x0)    //    RW,Interrupt priority for number 100-103
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E740"><details ontoggle="ElemCh('reg_E000E740');"><summary>0xE000E740<b style="margin: 20px;">R32_PFIC_IPRIOR26</b>//   Interrupt Priority configuration Register 26</summary>
<ul>
<li class="content" name="fld_E000E740.0" onclick="ElemClick('fld_E000E740.0');">
[0:31]<b style="margin: 20px;">IPRIOR26</b> (def=0x0)    //    RW,Interrupt priority for number 104-107
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E760"><details ontoggle="ElemCh('reg_E000E760');"><summary>0xE000E760<b style="margin: 20px;">R32_PFIC_IPRIOR27</b>//   Interrupt Priority configuration Register 27</summary>
<ul>
<li class="content" name="fld_E000E760.0" onclick="ElemClick('fld_E000E760.0');">
[0:31]<b style="margin: 20px;">IPRIOR27</b> (def=0x0)    //    RW,Interrupt priority for number 108-111
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E780"><details ontoggle="ElemCh('reg_E000E780');"><summary>0xE000E780<b style="margin: 20px;">R32_PFIC_IPRIOR28</b>//   Interrupt Priority configuration Register 28</summary>
<ul>
<li class="content" name="fld_E000E780.0" onclick="ElemClick('fld_E000E780.0');">
[0:31]<b style="margin: 20px;">IPRIOR28</b> (def=0x0)    //    RW,Interrupt priority for number 112-115
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E7A0"><details ontoggle="ElemCh('reg_E000E7A0');"><summary>0xE000E7A0<b style="margin: 20px;">R32_PFIC_IPRIOR29</b>//   Interrupt Priority configuration Register 29</summary>
<ul>
<li class="content" name="fld_E000E7A0.0" onclick="ElemClick('fld_E000E7A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR29</b> (def=0x0)    //    RW,Interrupt priority for number 116-119
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E7C0"><details ontoggle="ElemCh('reg_E000E7C0');"><summary>0xE000E7C0<b style="margin: 20px;">R32_PFIC_IPRIOR30</b>//   Interrupt Priority configuration Register 30</summary>
<ul>
<li class="content" name="fld_E000E7C0.0" onclick="ElemClick('fld_E000E7C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR30</b> (def=0x0)    //    RW,Interrupt priority for number 120-123
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E7E0"><details ontoggle="ElemCh('reg_E000E7E0');"><summary>0xE000E7E0<b style="margin: 20px;">R32_PFIC_IPRIOR31</b>//   Interrupt Priority configuration Register 31</summary>
<ul>
<li class="content" name="fld_E000E7E0.0" onclick="ElemClick('fld_E000E7E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR31</b> (def=0x0)    //    RW,Interrupt priority for number 124-127
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E800"><details ontoggle="ElemCh('reg_E000E800');"><summary>0xE000E800<b style="margin: 20px;">R32_PFIC_IPRIOR32</b>//   Interrupt Priority configuration Register 32</summary>
<ul>
<li class="content" name="fld_E000E800.0" onclick="ElemClick('fld_E000E800.0');">
[0:31]<b style="margin: 20px;">IPRIOR32</b> (def=0x0)    //    RW,Interrupt priority for number 128-131
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E820"><details ontoggle="ElemCh('reg_E000E820');"><summary>0xE000E820<b style="margin: 20px;">R32_PFIC_IPRIOR33</b>//   Interrupt Priority configuration Register 33</summary>
<ul>
<li class="content" name="fld_E000E820.0" onclick="ElemClick('fld_E000E820.0');">
[0:31]<b style="margin: 20px;">IPRIOR33</b> (def=0x0)    //    RW,Interrupt priority for number 132-135
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E840"><details ontoggle="ElemCh('reg_E000E840');"><summary>0xE000E840<b style="margin: 20px;">R32_PFIC_IPRIOR34</b>//   Interrupt Priority configuration Register 34</summary>
<ul>
<li class="content" name="fld_E000E840.0" onclick="ElemClick('fld_E000E840.0');">
[0:31]<b style="margin: 20px;">IPRIOR34</b> (def=0x0)    //    RW,Interrupt priority for number 136-139
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E860"><details ontoggle="ElemCh('reg_E000E860');"><summary>0xE000E860<b style="margin: 20px;">R32_PFIC_IPRIOR35</b>//   Interrupt Priority configuration Register 35</summary>
<ul>
<li class="content" name="fld_E000E860.0" onclick="ElemClick('fld_E000E860.0');">
[0:31]<b style="margin: 20px;">IPRIOR35</b> (def=0x0)    //    RW,Interrupt priority for number 140-143
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E880"><details ontoggle="ElemCh('reg_E000E880');"><summary>0xE000E880<b style="margin: 20px;">R32_PFIC_IPRIOR36</b>//   Interrupt Priority configuration Register 36</summary>
<ul>
<li class="content" name="fld_E000E880.0" onclick="ElemClick('fld_E000E880.0');">
[0:31]<b style="margin: 20px;">IPRIOR36</b> (def=0x0)    //    RW,Interrupt priority for number 144-147
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E8A0"><details ontoggle="ElemCh('reg_E000E8A0');"><summary>0xE000E8A0<b style="margin: 20px;">R32_PFIC_IPRIOR37</b>//   Interrupt Priority configuration Register 37</summary>
<ul>
<li class="content" name="fld_E000E8A0.0" onclick="ElemClick('fld_E000E8A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR37</b> (def=0x0)    //    RW,Interrupt priority for number 148-151
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E8C0"><details ontoggle="ElemCh('reg_E000E8C0');"><summary>0xE000E8C0<b style="margin: 20px;">R32_PFIC_IPRIOR38</b>//   Interrupt Priority configuration Register 38</summary>
<ul>
<li class="content" name="fld_E000E8C0.0" onclick="ElemClick('fld_E000E8C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR38</b> (def=0x0)    //    RW,Interrupt priority for number 152-155
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E8E0"><details ontoggle="ElemCh('reg_E000E8E0');"><summary>0xE000E8E0<b style="margin: 20px;">R32_PFIC_IPRIOR39</b>//   Interrupt Priority configuration Register 39</summary>
<ul>
<li class="content" name="fld_E000E8E0.0" onclick="ElemClick('fld_E000E8E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR39</b> (def=0x0)    //    RW,Interrupt priority for number 156-159
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E900"><details ontoggle="ElemCh('reg_E000E900');"><summary>0xE000E900<b style="margin: 20px;">R32_PFIC_IPRIOR40</b>//   Interrupt Priority configuration Register 40</summary>
<ul>
<li class="content" name="fld_E000E900.0" onclick="ElemClick('fld_E000E900.0');">
[0:31]<b style="margin: 20px;">IPRIOR40</b> (def=0x0)    //    RW,Interrupt priority for number 160-163
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E920"><details ontoggle="ElemCh('reg_E000E920');"><summary>0xE000E920<b style="margin: 20px;">R32_PFIC_IPRIOR41</b>//   Interrupt Priority configuration Register 41</summary>
<ul>
<li class="content" name="fld_E000E920.0" onclick="ElemClick('fld_E000E920.0');">
[0:31]<b style="margin: 20px;">IPRIOR41</b> (def=0x0)    //    RW,Interrupt priority for number 164-167
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E940"><details ontoggle="ElemCh('reg_E000E940');"><summary>0xE000E940<b style="margin: 20px;">R32_PFIC_IPRIOR42</b>//   Interrupt Priority configuration Register 42</summary>
<ul>
<li class="content" name="fld_E000E940.0" onclick="ElemClick('fld_E000E940.0');">
[0:31]<b style="margin: 20px;">IPRIOR42</b> (def=0x0)    //    RW,Interrupt priority for number 168-171
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E960"><details ontoggle="ElemCh('reg_E000E960');"><summary>0xE000E960<b style="margin: 20px;">R32_PFIC_IPRIOR43</b>//   Interrupt Priority configuration Register 43</summary>
<ul>
<li class="content" name="fld_E000E960.0" onclick="ElemClick('fld_E000E960.0');">
[0:31]<b style="margin: 20px;">IPRIOR43</b> (def=0x0)    //    RW,Interrupt priority for number 172-175
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E980"><details ontoggle="ElemCh('reg_E000E980');"><summary>0xE000E980<b style="margin: 20px;">R32_PFIC_IPRIOR44</b>//   Interrupt Priority configuration Register 44</summary>
<ul>
<li class="content" name="fld_E000E980.0" onclick="ElemClick('fld_E000E980.0');">
[0:31]<b style="margin: 20px;">IPRIOR44</b> (def=0x0)    //    RW,Interrupt priority for number 176-179
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E9A0"><details ontoggle="ElemCh('reg_E000E9A0');"><summary>0xE000E9A0<b style="margin: 20px;">R32_PFIC_IPRIOR45</b>//   Interrupt Priority configuration Register 45</summary>
<ul>
<li class="content" name="fld_E000E9A0.0" onclick="ElemClick('fld_E000E9A0.0');">
[0:31]<b style="margin: 20px;">IPRIOR45</b> (def=0x0)    //    RW,Interrupt priority for number 180-183
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E9C0"><details ontoggle="ElemCh('reg_E000E9C0');"><summary>0xE000E9C0<b style="margin: 20px;">R32_PFIC_IPRIOR46</b>//   Interrupt Priority configuration Register 46</summary>
<ul>
<li class="content" name="fld_E000E9C0.0" onclick="ElemClick('fld_E000E9C0.0');">
[0:31]<b style="margin: 20px;">IPRIOR46</b> (def=0x0)    //    RW,Interrupt priority for number 184-187
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E9E0"><details ontoggle="ElemCh('reg_E000E9E0');"><summary>0xE000E9E0<b style="margin: 20px;">R32_PFIC_IPRIOR47</b>//   Interrupt Priority configuration Register 47</summary>
<ul>
<li class="content" name="fld_E000E9E0.0" onclick="ElemClick('fld_E000E9E0.0');">
[0:31]<b style="margin: 20px;">IPRIOR47</b> (def=0x0)    //    RW,Interrupt priority for number 188-191
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA00"><details ontoggle="ElemCh('reg_E000EA00');"><summary>0xE000EA00<b style="margin: 20px;">R32_PFIC_IPRIOR48</b>//   Interrupt Priority configuration Register 48</summary>
<ul>
<li class="content" name="fld_E000EA00.0" onclick="ElemClick('fld_E000EA00.0');">
[0:31]<b style="margin: 20px;">IPRIOR48</b> (def=0x0)    //    RW,Interrupt priority for number 192-195
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA20"><details ontoggle="ElemCh('reg_E000EA20');"><summary>0xE000EA20<b style="margin: 20px;">R32_PFIC_IPRIOR49</b>//   Interrupt Priority configuration Register 49</summary>
<ul>
<li class="content" name="fld_E000EA20.0" onclick="ElemClick('fld_E000EA20.0');">
[0:31]<b style="margin: 20px;">IPRIOR49</b> (def=0x0)    //    RW,Interrupt priority for number 196-199
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA40"><details ontoggle="ElemCh('reg_E000EA40');"><summary>0xE000EA40<b style="margin: 20px;">R32_PFIC_IPRIOR50</b>//   Interrupt Priority configuration Register 50</summary>
<ul>
<li class="content" name="fld_E000EA40.0" onclick="ElemClick('fld_E000EA40.0');">
[0:31]<b style="margin: 20px;">IPRIOR50</b> (def=0x0)    //    RW,Interrupt priority for number 200-203
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA60"><details ontoggle="ElemCh('reg_E000EA60');"><summary>0xE000EA60<b style="margin: 20px;">R32_PFIC_IPRIOR51</b>//   Interrupt Priority configuration Register 51</summary>
<ul>
<li class="content" name="fld_E000EA60.0" onclick="ElemClick('fld_E000EA60.0');">
[0:31]<b style="margin: 20px;">IPRIOR51</b> (def=0x0)    //    RW,Interrupt priority for number 204-207
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EA80"><details ontoggle="ElemCh('reg_E000EA80');"><summary>0xE000EA80<b style="margin: 20px;">R32_PFIC_IPRIOR52</b>//   Interrupt Priority configuration Register 52</summary>
<ul>
<li class="content" name="fld_E000EA80.0" onclick="ElemClick('fld_E000EA80.0');">
[0:31]<b style="margin: 20px;">IPRIOR52</b> (def=0x0)    //    RW,Interrupt priority for number 208-211
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EAA0"><details ontoggle="ElemCh('reg_E000EAA0');"><summary>0xE000EAA0<b style="margin: 20px;">R32_PFIC_IPRIOR53</b>//   Interrupt Priority configuration Register 53</summary>
<ul>
<li class="content" name="fld_E000EAA0.0" onclick="ElemClick('fld_E000EAA0.0');">
[0:31]<b style="margin: 20px;">IPRIOR53</b> (def=0x0)    //    RW,Interrupt priority for number 212-215
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EAD0"><details ontoggle="ElemCh('reg_E000EAD0');"><summary>0xE000EAD0<b style="margin: 20px;">R32_PFIC_IPRIOR54</b>//   Interrupt Priority configuration Register 54</summary>
<ul>
<li class="content" name="fld_E000EAD0.0" onclick="ElemClick('fld_E000EAD0.0');">
[0:31]<b style="margin: 20px;">IPRIOR54</b> (def=0x0)    //    RW,Interrupt priority for number 216-219
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EAE0"><details ontoggle="ElemCh('reg_E000EAE0');"><summary>0xE000EAE0<b style="margin: 20px;">R32_PFIC_IPRIOR55</b>//   Interrupt Priority configuration Register 55</summary>
<ul>
<li class="content" name="fld_E000EAE0.0" onclick="ElemClick('fld_E000EAE0.0');">
[0:31]<b style="margin: 20px;">IPRIOR55</b> (def=0x0)    //    RW,Interrupt priority for number 220-223
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB00"><details ontoggle="ElemCh('reg_E000EB00');"><summary>0xE000EB00<b style="margin: 20px;">R32_PFIC_IPRIOR56</b>//   Interrupt Priority configuration Register 56</summary>
<ul>
<li class="content" name="fld_E000EB00.0" onclick="ElemClick('fld_E000EB00.0');">
[0:31]<b style="margin: 20px;">IPRIOR56</b> (def=0x0)    //    RW,Interrupt priority for number 224-227
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB20"><details ontoggle="ElemCh('reg_E000EB20');"><summary>0xE000EB20<b style="margin: 20px;">R32_PFIC_IPRIOR57</b>//   Interrupt Priority configuration Register 57</summary>
<ul>
<li class="content" name="fld_E000EB20.0" onclick="ElemClick('fld_E000EB20.0');">
[0:31]<b style="margin: 20px;">IPRIOR57</b> (def=0x0)    //    RW,Interrupt priority for number 228-231
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB40"><details ontoggle="ElemCh('reg_E000EB40');"><summary>0xE000EB40<b style="margin: 20px;">R32_PFIC_IPRIOR58</b>//   Interrupt Priority configuration Register 58</summary>
<ul>
<li class="content" name="fld_E000EB40.0" onclick="ElemClick('fld_E000EB40.0');">
[0:31]<b style="margin: 20px;">IPRIOR58</b> (def=0x0)    //    RW,Interrupt priority for number 232-235
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB60"><details ontoggle="ElemCh('reg_E000EB60');"><summary>0xE000EB60<b style="margin: 20px;">R32_PFIC_IPRIOR59</b>//   Interrupt Priority configuration Register 59</summary>
<ul>
<li class="content" name="fld_E000EB60.0" onclick="ElemClick('fld_E000EB60.0');">
[0:31]<b style="margin: 20px;">IPRIOR59</b> (def=0x0)    //    RW,Interrupt priority for number 236-239
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EB80"><details ontoggle="ElemCh('reg_E000EB80');"><summary>0xE000EB80<b style="margin: 20px;">R32_PFIC_IPRIOR60</b>//   Interrupt Priority configuration Register 60</summary>
<ul>
<li class="content" name="fld_E000EB80.0" onclick="ElemClick('fld_E000EB80.0');">
[0:31]<b style="margin: 20px;">IPRIOR60</b> (def=0x0)    //    RW,Interrupt priority for number 240-243
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EBA0"><details ontoggle="ElemCh('reg_E000EBA0');"><summary>0xE000EBA0<b style="margin: 20px;">R32_PFIC_IPRIOR61</b>//   Interrupt Priority configuration Register 61</summary>
<ul>
<li class="content" name="fld_E000EBA0.0" onclick="ElemClick('fld_E000EBA0.0');">
[0:31]<b style="margin: 20px;">IPRIOR61</b> (def=0x0)    //    RW,Interrupt priority for number 244-247
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EBE0"><details ontoggle="ElemCh('reg_E000EBE0');"><summary>0xE000EBE0<b style="margin: 20px;">R32_PFIC_IPRIOR62</b>//   Interrupt Priority configuration Register 62</summary>
<ul>
<li class="content" name="fld_E000EBE0.0" onclick="ElemClick('fld_E000EBE0.0');">
[0:31]<b style="margin: 20px;">IPRIOR62</b> (def=0x0)    //    RW,Interrupt priority for number 248-251
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EC00"><details ontoggle="ElemCh('reg_E000EC00');"><summary>0xE000EC00<b style="margin: 20px;">R32_PFIC_IPRIOR63</b>//   Interrupt Priority configuration Register 63</summary>
<ul>
<li class="content" name="fld_E000EC00.0" onclick="ElemClick('fld_E000EC00.0');">
[0:31]<b style="margin: 20px;">IPRIOR63</b> (def=0x0)    //    RW,Interrupt priority for number 252-255
</li>
</ul>
</details></li>
<li class="content" name="reg_E000ED10"><details ontoggle="ElemCh('reg_E000ED10');"><summary>0xE000ED10<b style="margin: 20px;">R32_PFIC_SCTLR</b>//   System Control Register</summary>
<ul>
<li class="content" name="fld_E000ED10.1" onclick="ElemClick('fld_E000ED10.1');">
[1]<b style="margin: 20px;">SLEEPONEXIT</b> (def=0x0)    //    RW,SLEEPONEXIT
</li>
<li class="content" name="fld_E000ED10.2" onclick="ElemClick('fld_E000ED10.2');">
[2]<b style="margin: 20px;">SLEEPDEEP</b> (def=0x0)    //    RW,SLEEPDEEP
</li>
<li class="content" name="fld_E000ED10.3" onclick="ElemClick('fld_E000ED10.3');">
[3]<b style="margin: 20px;">WFITOWFE</b> (def=0x0)    //    RW,WFITOWFE
</li>
<li class="content" name="fld_E000ED10.4" onclick="ElemClick('fld_E000ED10.4');">
[4]<b style="margin: 20px;">SEVONPEND</b> (def=0x0)    //    RW,SEVONPEND
</li>
<li class="content" name="fld_E000ED10.5" onclick="ElemClick('fld_E000ED10.5');">
[5]<b style="margin: 20px;">SETEVENT</b> (def=0x0)    //    WO,SETEVENT
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_E000F000"><details ontoggle="ElemCh('per_E000F000');"><summary>0xE000F000<b style="margin: 20px;">Systick</b>// Systick register</summary>
<ul>
<li class="content" name="reg_E000F000"><details ontoggle="ElemCh('reg_E000F000');"><summary>0xE000F000<b style="margin: 20px;">R32_STK_CTLR</b>//   Systick counter control register</summary>
<ul>
<li class="content" name="fld_E000F000.0" onclick="ElemClick('fld_E000F000.0');">
[0]<b style="margin: 20px;">STE</b> (def=0x0)    //    Systick counter enable
</li>
<li class="content" name="fld_E000F000.1" onclick="ElemClick('fld_E000F000.1');">
[1]<b style="margin: 20px;">STIE</b> (def=0x0)    //    Systick counter interrupt enable
</li>
<li class="content" name="fld_E000F000.2" onclick="ElemClick('fld_E000F000.2');">
[2]<b style="margin: 20px;">STCLK</b> (def=0x0)    //    System counter clock Source selection
</li>
<li class="content" name="fld_E000F000.3" onclick="ElemClick('fld_E000F000.3');">
[3]<b style="margin: 20px;">STRE</b> (def=0x0)    //    System counter reload control
</li>
<li class="content" name="fld_E000F000.4" onclick="ElemClick('fld_E000F000.4');">
[4]<b style="margin: 20px;">MODE</b> (def=0x0)    //    counter mode
</li>
<li class="content" name="fld_E000F000.31" onclick="ElemClick('fld_E000F000.31');">
[31]<b style="margin: 20px;">SWIE</b> (def=0x0)    //    RW0,System soft interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F004"><details ontoggle="ElemCh('reg_E000F004');"><summary>0xE000F004<b style="margin: 20px;">R32_STK_SR</b>//   Systick count status register</summary>
<ul>
<li class="content" name="fld_E000F004.0" onclick="ElemClick('fld_E000F004.0');">
[0]<b style="margin: 20px;">CNTIF</b> (def=0x0)    //    RW, CNTIF
</li>
<li class="content" name="fld_E000F004.31" onclick="ElemClick('fld_E000F004.31');">
[31]<b style="margin: 20px;">SWIE</b> (def=0x0)    //    RW, Enable software interrupt triggering
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F008"><details ontoggle="ElemCh('reg_E000F008');"><summary>0xE000F008<b style="margin: 20px;">R32_STK_CNTL</b>//   Systick counter low register</summary>
<ul>
<li class="content" name="fld_E000F008.0" onclick="ElemClick('fld_E000F008.0');">
[0:31]<b style="margin: 20px;">CNTL</b> (def=0x0)    //    RW, CNTL
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F010"><details ontoggle="ElemCh('reg_E000F010');"><summary>0xE000F010<b style="margin: 20px;">R32_STK_CMPLR</b>//   Count reload low register</summary>
<ul>
<li class="content" name="fld_E000F010.0" onclick="ElemClick('fld_E000F010.0');">
[0:31]<b style="margin: 20px;">CNTH</b> (def=0x0)    //    RW,CNTH
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F010"><details ontoggle="ElemCh('reg_E000F010');"><summary>0xE000F010<b style="margin: 20px;">R32_STK_CMPLR</b>//   Systick compare low register</summary>
<ul>
<li class="content" name="fld_E000F010.0" onclick="ElemClick('fld_E000F010.0');">
[0:31]<b style="margin: 20px;">CMPL</b> (def=0x0)    //    RW,CMPL
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F014"><details ontoggle="ElemCh('reg_E000F014');"><summary>0xE000F014<b style="margin: 20px;">R32_STK_CMPHR</b>//   Systick compare high register</summary>
<ul>
<li class="content" name="fld_E000F014.0" onclick="ElemClick('fld_E000F014.0');">
[0:31]<b style="margin: 20px;">CMPH</b> (def=0x0)    //    RW, Set the reload counter value to the lower 32 bits
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>
</div>

<div id="col-2">
<form style="position:fixed; top:0px; left:50%" onsubmit="event.preventDefault();">
  <input type="file" id="LoadFile" accept=".html" onchange="LoadFromFile();"/>
  <input id="url_open" placeholder="url" required="" value="">
  <button onclick="LoadHtml();">Load</button>
</form>
<H1>CMP</H1>
<ul>
</ul>

</div>


  </body>
</html>
