<stg><name>myproject</name>


<trans_list>

<trans id="334" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="160">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %trunc_ln1117 = trunc i160 %x_V_read to i10

]]></Node>
<StgValue><ssdm name="trunc_ln1117"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %sext_ln1192 = sext i10 %tmp_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 20, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %r_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln1117, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %sext_ln1116_1 = sext i12 %r_V_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %r_V_92 = mul i22 %sext_ln1192, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %p_Val2_8 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:113  %tmp_4 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 30, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %sext_ln1116 = sext i10 %trunc_ln1117 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %sext_ln1118_1 = sext i10 %tmp_1 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %r_V = mul i20 %sext_ln1116, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %sext_ln1192_1 = sext i10 %tmp_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %sext_ln1118_2 = sext i10 %tmp_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %sext_ln1193 = sext i20 %r_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %mul_ln1193 = mul i28 %sext_ln1192_1, %sext_ln1193

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %rhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %r_V_92, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %sub_ln1193 = sub i28 %mul_ln1193, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %r_V_3 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln1117, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %sext_ln1116_2 = sext i11 %r_V_3 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="21" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %sext_ln1118_3 = sext i10 %tmp_2 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %r_V_93 = mul i21 %sext_ln1118_3, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %sext_ln1116_6 = sext i10 %p_Val2_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  %sext_ln1116_8 = sext i10 %p_Val2_8 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  %r_V_44 = mul i20 %sext_ln1116_8, %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:105  %sext_ln1118_20 = sext i20 %r_V_44 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %r_V_45 = mul i30 %sext_ln1118_2, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:218  %sext_ln1118_38 = sext i10 %trunc_ln1117 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:219  %sext_ln1118_39 = sext i12 %r_V_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:220  %r_V_76 = sub i13 %sext_ln1118_38, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:221  %sext_ln1116_14 = sext i13 %r_V_76 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:222  %r_V_77 = mul i23 %sext_ln1116_6, %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:225  %r_V_101 = mul i20 %sext_ln1116, %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="23" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %sext_ln1118 = sext i10 %tmp_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="27" op_1_bw="21" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %rhs_V_1 = call i27 @_ssdm_op_BitConcatenate.i27.i21.i6(i21 %r_V_93, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %sext_ln1193_1 = sext i27 %rhs_V_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1193_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %add_ln1193 = add i28 %sub_ln1193, %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="add_ln1193"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %sext_ln1118_5 = sext i10 %p_Val2_8 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %sext_ln1118_6 = sext i10 %p_Val2_8 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %sext_ln1118_8 = sext i13 %shl_ln to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %r_V_94 = sub i14 %sext_ln1118_8, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="14" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %rhs_V_2 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %r_V_94, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %sext_ln1193_2 = sext i26 %rhs_V_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1193_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %add_ln1193_1 = add i28 %add_ln1193, %sext_ln1193_2

]]></Node>
<StgValue><ssdm name="add_ln1193_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %sext_ln1118_10 = sext i10 %tmp_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %r_V_15 = mul i20 %sext_ln1118_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %sext_ln1118_11 = sext i20 %r_V_15 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %mul_ln1193_1 = mul i28 %sext_ln1192_1, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1193_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %r_V_9 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %sext_ln1118_12 = sext i12 %r_V_9 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %r_V_22 = add i13 %sext_ln1118_10, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  %sext_ln1116_3 = sext i13 %r_V_22 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  %r_V_24 = mul i23 %sext_ln1118, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  %sub_ln1192 = sub i28 %add_ln1193_1, %mul_ln1193_1

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %sext_ln1116_7 = sext i10 %p_Val2_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="34" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:107  %sext_ln1192_9 = sext i30 %r_V_45 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="34" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:108  %sext_ln1192_10 = sext i10 %tmp_1 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:109  %lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i10.i18(i10 %trunc_ln1117, i18 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="34" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:110  %sext_ln1192_11 = sext i28 %lhs_V to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:111  %mul_ln1192_4 = mul i34 %sext_ln1192_10, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:112  %add_ln1192_5 = add i34 %mul_ln1192_4, %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:117  %r_V_48 = add i14 %sext_ln1118_5, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:118  %sext_ln1116_9 = sext i14 %r_V_48 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:119  %r_V_51 = mul i24 %sext_ln1116_7, %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:124  %r_V_69 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_8, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %sext_ln1118_22 = sext i12 %r_V_69 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:127  %r_V_52 = add i13 %sext_ln1118_6, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="23" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:128  %sext_ln1116_10 = sext i13 %r_V_52 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:129  %r_V_53 = mul i23 %sext_ln1116_6, %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:141  %r_V_55 = sub i13 %sext_ln1118_22, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="23" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:142  %sext_ln1116_11 = sext i13 %r_V_55 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:143  %r_V_98 = mul i23 %sext_ln1118, %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:153  %r_V_2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_8, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="22" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:176  %sext_ln1116_12 = sext i12 %r_V_69 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="22" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:178  %sext_ln1192_18 = sext i10 %tmp_5 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="21" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:179  %sext_ln1118_32 = sext i10 %tmp_5 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="23" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:180  %sext_ln1118_33 = sext i10 %tmp_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:181  %r_V_70 = mul i22 %sext_ln1192_18, %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:184  %sext_ln1192_20 = sext i10 %p_Val2_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:205  %r_V_74 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_5, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:207  %sext_ln1116_13 = sext i11 %r_V_74 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:223  %sext_ln1192_24 = sext i23 %r_V_77 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:224  %mul_ln1192_18 = mul i28 %sext_ln1192_20, %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:226  %rhs_V_9 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %r_V_101, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:227  %sext_ln1192_25 = sext i26 %rhs_V_9 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:228  %add_ln1192_14 = add i28 %mul_ln1192_18, %sext_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:229  %r_V_79 = mul i23 %sext_ln1116_6, %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="22" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:238  %trunc_ln728 = trunc i23 %r_V_98 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln728"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:283  %sext_ln1116_15 = sext i11 %r_V_2 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:284  %r_V_105 = mul i21 %sext_ln1118_32, %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:293  %r_V_87 = sub i13 %sext_ln1118_12, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:294  %sext_ln1116_16 = sext i13 %r_V_87 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:295  %r_V_88 = mul i23 %sext_ln1118_33, %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:304  %r_V_90 = mul i21 %sext_ln1118_32, %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %sext_ln1192_2 = sext i10 %tmp_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %sext_ln1192_3 = sext i10 %tmp_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %sext_ln1118_4 = sext i10 %p_Val2_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %sext_ln1118_7 = sext i13 %shl_ln to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %sext_ln1118_9 = sext i10 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="28" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %sext_ln1192_4 = sext i23 %r_V_24 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %mul_ln1192 = mul i28 %sext_ln1192_2, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %add_ln1192 = add i28 %mul_ln1192, %sub_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %sext_ln1116_4 = sext i12 %r_V_9 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %r_V_95 = mul i22 %sext_ln1192, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %rhs_V_3 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %r_V_95, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %add_ln1192_1 = add i28 %add_ln1192, %rhs_V_3

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %r_V_34 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %sext_ln1118_13 = sext i11 %r_V_34 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %sext_ln1118_14 = sext i11 %r_V_34 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %sext_ln1116_5 = sext i11 %r_V_34 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %r_V_37 = mul i21 %sext_ln1118_3, %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %r_V_41 = mul i16 21, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="22" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %sext_ln1192_6 = sext i16 %r_V_41 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %mul_ln1192_2 = mul i22 %sext_ln1192_3, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %sext_ln1118_15 = sext i10 %tmp_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %shl_ln1118_4 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %sext_ln1118_16 = sext i13 %shl_ln1118_4 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %r_V_42 = add i14 %sext_ln1118_15, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %sext_ln1192_8 = sext i14 %r_V_42 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %mul_ln1192_3 = mul i22 %sext_ln1192_3, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  %shl_ln1118_6 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %sext_ln1118_19 = sext i11 %shl_ln1118_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="34" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:114  %sext_ln1192_12 = sext i10 %tmp_4 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %mul_ln1192_5 = mul i34 %sext_ln1192_12, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:116  %sub_ln1192_4 = sub i34 %add_ln1192_5, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="sub_ln1192_4"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %sext_ln1192_13 = sext i24 %r_V_51 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:121  %mul_ln1192_6 = mul i28 %sext_ln1192_1, %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="34" op_0_bw="34" op_1_bw="28" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:122  %shl_ln1192_2 = call i34 @_ssdm_op_BitConcatenate.i34.i28.i6(i28 %mul_ln1192_6, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %sub_ln1192_5 = sub i34 %sub_ln1192_4, %shl_ln1192_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_5"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:125  %sext_ln1118_21 = sext i12 %r_V_69 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="28" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:130  %sext_ln1192_14 = sext i10 %tmp_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="28" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %sext_ln1118_23 = sext i23 %r_V_53 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:132  %mul_ln1192_7 = mul i28 %sext_ln1192_14, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:135  %r_V_97 = mul i15 11, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="22" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %sext_ln1118_24 = sext i15 %r_V_97 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="22" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:137  %sext_ln1118_25 = sext i10 %p_Val2_8 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:138  %mul_ln1192_8 = mul i22 %sext_ln1118_25, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:144  %sext_ln1118_26 = sext i23 %r_V_98 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:145  %mul_ln1192_9 = mul i28 %sext_ln1192_1, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:148  %mul_ln1192_10 = mul i28 %sext_ln1192_14, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %shl_ln1118_8 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:152  %sext_ln1118_27 = sext i14 %shl_ln1118_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %sext_ln1118_28 = sext i11 %r_V_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:155  %sext_ln1118_29 = sext i11 %r_V_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:156  %r_V_57 = add i15 %sext_ln1118_27, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="22" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:157  %sext_ln1192_15 = sext i15 %r_V_57 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:158  %mul_ln1192_11 = mul i22 %sext_ln1192, %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:161  %r_V_67 = sub i15 %sext_ln1118_27, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:162  %sext_ln1192_16 = sext i15 %r_V_67 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="22" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:163  %sext_ln1192_17 = sext i10 %tmp_4 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="21" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %sext_ln1118_30 = sext i10 %tmp_4 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:165  %mul_ln1192_12 = mul i22 %sext_ln1192_17, %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %p_Val2_8, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %sext_ln1118_31 = sext i15 %shl_ln1118_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:170  %r_V_99 = sub i16 %sext_ln1118_31, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="28" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:182  %sext_ln1192_19 = sext i22 %r_V_70 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %mul_ln1192_13 = mul i28 %sext_ln1192_14, %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %rhs_V_7 = call i28 @_ssdm_op_BitConcatenate.i28.i10.i18(i10 %p_Val2_8, i18 0)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:186  %sub_ln1192_9 = sub i28 %mul_ln1192_13, %rhs_V_7

]]></Node>
<StgValue><ssdm name="sub_ln1192_9"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:187  %shl_ln1118_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:188  %sext_ln1118_34 = sext i13 %shl_ln1118_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:189  %r_V_71 = sub i14 %sext_ln1118_34, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:190  %sext_ln1118_35 = sext i14 %r_V_71 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:191  %mul_ln1192_14 = mul i22 %sext_ln1192_18, %sext_ln1118_35

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:192  %shl_ln1192_9 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln1192_14, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_9"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %sub_ln1192_10 = sub i28 %sub_ln1192_9, %shl_ln1192_9

]]></Node>
<StgValue><ssdm name="sub_ln1192_10"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:194  %r_V_72 = sub i14 %sext_ln1118_16, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %sext_ln1118_36 = sext i14 %r_V_72 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:196  %mul_ln1192_15 = mul i22 %sext_ln1192_18, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:197  %shl_ln1192_s = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln1192_15, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_s"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:198  %add_ln1192_11 = add i28 %sub_ln1192_10, %shl_ln1192_s

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:199  %sext_ln1192_21 = sext i10 %tmp_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:200  %r_V_73 = mul i16 23, %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:201  %sext_ln1192_22 = sext i16 %r_V_73 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:202  %mul_ln1192_16 = mul i22 %sext_ln1192_18, %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %sext_ln1118_37 = sext i11 %r_V_74 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:208  %r_V_100 = mul i21 %sext_ln1118_30, %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="28" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:230  %sext_ln1192_26 = sext i23 %r_V_79 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:231  %mul_ln1192_19 = mul i28 %sext_ln1192_2, %sext_ln1192_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:232  %add_ln1192_15 = add i28 %mul_ln1192_19, %add_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:233  %r_V_80 = add i15 %sext_ln1118_4, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="22" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:234  %sext_ln1118_40 = sext i15 %r_V_80 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:235  %mul_ln1192_20 = mul i22 %sext_ln1118_25, %sext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:236  %shl_ln1192_12 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln1192_20, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_12"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:237  %sub_ln1192_13 = sub i28 %add_ln1192_15, %shl_ln1192_12

]]></Node>
<StgValue><ssdm name="sub_ln1192_13"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:239  %rhs_V_10 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %trunc_ln728, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="22" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:241  %sext_ln1118_41 = sext i13 %r_V_52 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:242  %mul_ln728 = mul i22 %sext_ln1192_3, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="22" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:245  %sext_ln1118_42 = sext i13 %r_V_55 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:246  %mul_ln728_1 = mul i22 %sext_ln1192_18, %sext_ln1118_42

]]></Node>
<StgValue><ssdm name="mul_ln728_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:249  %r_V_81 = sub i14 %sext_ln1118_8, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:250  %sext_ln1192_27 = sext i14 %r_V_81 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:251  %mul_ln1192_21 = mul i22 %sext_ln1192_17, %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:254  %trunc_ln728_1 = trunc i15 %r_V_97 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln728_1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:258  %r_V_102 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:259  %sext_ln1118_43 = sext i14 %r_V_102 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:266  %r_V_103 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_5, i4 0)

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:267  %sext_ln1118_44 = sext i14 %r_V_103 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="28" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:281  %sext_ln1192_33 = sext i10 %tmp_5 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:282  %ret_V_4 = sub i28 0, %rhs_V_10

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="27" op_0_bw="27" op_1_bw="21" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:285  %rhs_V_18 = call i27 @_ssdm_op_BitConcatenate.i27.i21.i6(i21 %r_V_105, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_18"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="28" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:286  %sext_ln728 = sext i27 %rhs_V_18 to i28

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:287  %ret_V_5 = sub i28 %ret_V_4, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:288  %r_V_106 = sub i15 %sext_ln1118_27, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="27" op_0_bw="27" op_1_bw="15" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:289  %rhs_V_19 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %r_V_106, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_19"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="28" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:290  %sext_ln1192_34 = sext i27 %rhs_V_19 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:291  %add_ln1192_22 = add i28 %sext_ln1192_34, %ret_V_5

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="34" op_0_bw="34" op_1_bw="28" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:292  %shl_ln1192_14 = call i34 @_ssdm_op_BitConcatenate.i34.i28.i6(i28 %add_ln1192_22, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_14"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="28" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:296  %sext_ln1192_35 = sext i23 %r_V_88 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:297  %mul_ln1192_22 = mul i28 %sext_ln1192_33, %sext_ln1192_35

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="34" op_0_bw="34" op_1_bw="28" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:298  %shl_ln1192_15 = call i34 @_ssdm_op_BitConcatenate.i34.i28.i6(i28 %mul_ln1192_22, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_15"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:299  %add_ln1192_23 = add i34 %shl_ln1192_14, %shl_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:300  %r_V_107 = sub i15 %sext_ln1118_43, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="33" op_0_bw="33" op_1_bw="15" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:301  %rhs_V_20 = call i33 @_ssdm_op_BitConcatenate.i33.i15.i18(i15 %r_V_107, i18 0)

]]></Node>
<StgValue><ssdm name="rhs_V_20"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="34" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:302  %sext_ln1192_36 = sext i33 %rhs_V_20 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:303  %sub_ln1192_18 = sub i34 %add_ln1192_23, %sext_ln1192_36

]]></Node>
<StgValue><ssdm name="sub_ln1192_18"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:305  %sext_ln1192_37 = sext i21 %r_V_90 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:306  %mul_ln1192_23 = mul i28 %sext_ln1192_33, %sext_ln1192_37

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:309  %r_V_91 = sub i15 %sext_ln1118_44, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="22" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:310  %sext_ln1192_38 = sext i15 %r_V_91 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:311  %mul_ln1192_24 = mul i22 %sext_ln1192_18, %sext_ln1192_38

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %sext_ln1192_5 = sext i21 %r_V_37 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %mul_ln1192_1 = mul i28 %sext_ln1192_2, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %sub_ln1192_1 = sub i28 %add_ln1192_1, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="sub_ln1192_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %shl_ln1 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln1192_2, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  %sub_ln1192_2 = sub i28 %sub_ln1192_1, %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln1192_2"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="27" op_0_bw="27" op_1_bw="10" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %rhs_V_4 = call i27 @_ssdm_op_BitConcatenate.i27.i10.i17(i10 %tmp_1, i17 0)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %sext_ln1192_7 = sext i27 %rhs_V_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %add_ln1192_2 = add i28 %sub_ln1192_2, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %shl_ln1192_1 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln1192_3, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_1"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  %add_ln1192_3 = add i28 %add_ln1192_2, %shl_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %shl_ln1118_5 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_2, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %sext_ln1118_17 = sext i15 %shl_ln1118_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %sext_ln1118_18 = sext i11 %shl_ln1118_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %r_V_96 = add i16 %sext_ln1118_17, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="34" op_0_bw="34" op_1_bw="28" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:133  %shl_ln1192_3 = call i34 @_ssdm_op_BitConcatenate.i34.i28.i6(i28 %mul_ln1192_7, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:134  %add_ln1192_6 = add i34 %sub_ln1192_5, %shl_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="34" op_0_bw="34" op_1_bw="22" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %shl_ln1192_4 = call i34 @_ssdm_op_BitConcatenate.i34.i22.i12(i22 %mul_ln1192_8, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_4"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %add_ln1192_7 = add i34 %add_ln1192_6, %shl_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="34" op_0_bw="34" op_1_bw="28" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %shl_ln1192_5 = call i34 @_ssdm_op_BitConcatenate.i34.i28.i6(i28 %mul_ln1192_9, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_5"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:147  %sub_ln1192_6 = sub i34 %add_ln1192_7, %shl_ln1192_5

]]></Node>
<StgValue><ssdm name="sub_ln1192_6"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="34" op_0_bw="34" op_1_bw="28" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:149  %shl_ln1192_6 = call i34 @_ssdm_op_BitConcatenate.i34.i28.i6(i28 %mul_ln1192_10, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_6"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:150  %add_ln1192_8 = add i34 %sub_ln1192_6, %shl_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="34" op_0_bw="34" op_1_bw="22" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:159  %shl_ln1192_7 = call i34 @_ssdm_op_BitConcatenate.i34.i22.i12(i22 %mul_ln1192_11, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_7"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:160  %add_ln1192_9 = add i34 %add_ln1192_8, %shl_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="34" op_0_bw="34" op_1_bw="22" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:166  %shl_ln1192_8 = call i34 @_ssdm_op_BitConcatenate.i34.i22.i12(i22 %mul_ln1192_12, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_8"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %sub_ln1192_7 = sub i34 %add_ln1192_9, %shl_ln1192_8

]]></Node>
<StgValue><ssdm name="sub_ln1192_7"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:171  %rhs_V_6 = call i34 @_ssdm_op_BitConcatenate.i34.i16.i18(i16 %r_V_99, i18 0)

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:172  %sub_ln1192_8 = sub i34 %sub_ln1192_7, %rhs_V_6

]]></Node>
<StgValue><ssdm name="sub_ln1192_8"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:173  %ret_V_1 = add i34 -855638016, %sub_ln1192_8

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:174  %trunc_ln708_1 = call i10 @_ssdm_op_PartSelect.i10.i34.i32.i32(i34 %ret_V_1, i32 24, i32 33)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:203  %shl_ln1192_10 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln1192_16, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_10"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:204  %sub_ln1192_11 = sub i28 %add_ln1192_11, %shl_ln1192_10

]]></Node>
<StgValue><ssdm name="sub_ln1192_11"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="27" op_0_bw="27" op_1_bw="21" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %rhs_V_8 = call i27 @_ssdm_op_BitConcatenate.i27.i21.i6(i21 %r_V_100, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:210  %sext_ln1192_23 = sext i27 %rhs_V_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:211  %sub_ln1192_12 = sub i28 %sub_ln1192_11, %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="sub_ln1192_12"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:212  %mul_ln1192_17 = mul i16 117, %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:213  %shl_ln1192_11 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %mul_ln1192_17, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_11"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:214  %add_ln1192_12 = add i28 %sub_ln1192_12, %shl_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:215  %ret_V_2 = add i28 -4980736, %add_ln1192_12

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:216  %trunc_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i28.i32.i32(i28 %ret_V_2, i32 18, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:240  %add_ln1192_16 = add i28 %sub_ln1192_13, %rhs_V_10

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:243  %rhs_V_11 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln728, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:244  %sub_ln1192_14 = sub i28 %add_ln1192_16, %rhs_V_11

]]></Node>
<StgValue><ssdm name="sub_ln1192_14"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:247  %rhs_V_12 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln728_1, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:248  %add_ln1192_17 = add i28 %sub_ln1192_14, %rhs_V_12

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:252  %shl_ln1192_13 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %mul_ln1192_21, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_13"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:253  %add_ln1192_18 = add i28 %add_ln1192_17, %shl_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="26" op_0_bw="26" op_1_bw="14" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:255  %rhs_V_13 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %trunc_ln728_1, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="28" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:256  %sext_ln1192_28 = sext i26 %rhs_V_13 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:257  %add_ln1192_19 = add i28 %add_ln1192_18, %sext_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="26" op_0_bw="26" op_1_bw="10" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:260  %rhs_V_14 = call i26 @_ssdm_op_BitConcatenate.i26.i10.i16(i10 %tmp_1, i16 0)

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:261  %sext_ln1192_29 = sext i26 %rhs_V_14 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:262  %sub_ln1192_15 = sub i28 %add_ln1192_19, %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="sub_ln1192_15"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:263  %rhs_V_15 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_2, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="28" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:264  %sext_ln1192_30 = sext i22 %rhs_V_15 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:265  %add_ln1192_20 = add i28 %sub_ln1192_15, %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="26" op_0_bw="26" op_1_bw="10" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:268  %rhs_V_16 = call i26 @_ssdm_op_BitConcatenate.i26.i10.i16(i10 %tmp_5, i16 0)

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:269  %sext_ln1192_31 = sext i26 %rhs_V_16 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:270  %sub_ln1192_16 = sub i28 %add_ln1192_20, %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="sub_ln1192_16"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:271  %sext_ln1118_45 = sext i10 %tmp_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:272  %shl_ln1118_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:273  %sext_ln1118_46 = sext i12 %shl_ln1118_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:274  %r_V_104 = sub i13 %sext_ln1118_46, %sext_ln1118_45

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="25" op_0_bw="25" op_1_bw="13" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:275  %rhs_V_17 = call i25 @_ssdm_op_BitConcatenate.i25.i13.i12(i13 %r_V_104, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:276  %sext_ln1192_32 = sext i25 %rhs_V_17 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:277  %sub_ln1192_17 = sub i28 %sub_ln1192_16, %sext_ln1192_32

]]></Node>
<StgValue><ssdm name="sub_ln1192_17"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:278  %ret_V_3 = add i28 -7602176, %sub_ln1192_17

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:279  %trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i28.i32.i32(i28 %ret_V_3, i32 18, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="34" op_0_bw="34" op_1_bw="28" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:307  %shl_ln1192_16 = call i34 @_ssdm_op_BitConcatenate.i34.i28.i6(i28 %mul_ln1192_23, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_16"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:308  %add_ln1192_24 = add i34 %sub_ln1192_18, %shl_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="34" op_0_bw="34" op_1_bw="22" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:312  %shl_ln1192_17 = call i34 @_ssdm_op_BitConcatenate.i34.i22.i12(i22 %mul_ln1192_24, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_17"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:313  %sub_ln1192_19 = sub i34 %add_ln1192_24, %shl_ln1192_17

]]></Node>
<StgValue><ssdm name="sub_ln1192_19"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:314  %rhs_V_21 = call i28 @_ssdm_op_BitConcatenate.i28.i10.i18(i10 %tmp_5, i18 0)

]]></Node>
<StgValue><ssdm name="rhs_V_21"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="34" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:315  %sext_ln1192_39 = sext i28 %rhs_V_21 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:316  %sub_ln1192_20 = sub i34 %sub_ln1192_19, %sext_ln1192_39

]]></Node>
<StgValue><ssdm name="sub_ln1192_20"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:317  %ret_V_6 = add i34 -436207616, %sub_ln1192_20

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:318  %trunc_ln708_4 = call i10 @_ssdm_op_PartSelect.i10.i34.i32.i32(i34 %ret_V_6, i32 24, i32 33)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %rhs_V_5 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %r_V_96, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %sub_ln1192_3 = sub i28 %add_ln1192_3, %rhs_V_5

]]></Node>
<StgValue><ssdm name="sub_ln1192_3"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  %ret_V = add i28 -11272192, %sub_ln1192_3

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i28.i32.i32(i28 %ret_V, i32 18, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %trunc_ln)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:175  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:217  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:280  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:319  call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:320  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
