#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar 14 10:13:12 2025
# Process ID: 1079321
# Current directory: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts
# Command line: vivado -source project_top.tcl
# Log file: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts/vivado.log
# Journal file: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts/vivado.jou
# Running On: xsjapps57, OS: Linux, CPU Frequency: 3092.975 MHz, CPU Physical cores: 20, Host memory: 540964 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/home/ajayad/.Xilinx/Vivado/Vivado_init.tcl'
328 Beta devices matching pattern found, 328 enabled.
enable_beta_device: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 7605.227 ; gain = 134.930 ; free physical = 60030 ; free virtual = 295286
source project_top.tcl
# set project_name pl_basex_2_5g
# set device xcvc1902-vsva2197-2MP-e-S
# set impl_const ../Hardware/constraints/${project_name}.xdc
# set proj_dir ../Hardware/${project_name}_hw
# create_project -name ${project_name} -force -dir ${proj_dir} -part ${device}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/gsd/vivado/Vivado/2023.2/data/ip'.
create_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 7957.320 ; gain = 215.711 ; free physical = 59234 ; free virtual = 294717
# set_property board_part xilinx.com:vck190:part0:3.2 [current_project]
# source ${project_name}_bd.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2023.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    if { [string compare $scripts_vivado_version $current_vivado_version] > 0 } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2042 -severity "ERROR" " This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Sourcing the script failed since it was created with a future version of Vivado."}
## 
##    } else {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    }
## 
##    return 1
## }
## import_files -norecurse ../Hardware/commaalign/rxcommaalignen_out_shifter.v
## import_files -norecurse ../Hardware/pma_reset_handler.v
## file mkdir ../Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/ 
## file copy -force ../Hardware/axi_ethernet/axi_ethernet_buffer_v2_0 ../Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/ 
## file copy -force ../Hardware/axi_ethernet/axi_ethernet_v7_2 ../Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/ 
## set_property  ip_repo_paths ../Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/ [current_project]
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xcvc1902-vsva2197-2MP-e-S
##    set_property BOARD_PART xilinx.com:vck190:part0:3.2 [current_project]
## }
## update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_ethernet_buffer:2.0'. The one found in IP location '/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_buffer_v2_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_ethernet:7.2'. The one found in IP location '/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_v7_2' will take precedence over the same IP in the Xilinx installed IP.
## variable design_name
## set design_name pl_basex_2_5g
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <pl_basex_2_5g> in project, so creating one...
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8078.309 ; gain = 75.984 ; free physical = 60536 ; free virtual = 296045
INFO: [BD::TCL 103-2004] Making design <pl_basex_2_5g> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "pl_basex_2_5g".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_ethernet:7.2\
## xilinx.com:ip:versal_cips:3.4\
## xilinx.com:ip:smartconnect:1.0\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:axi_dma:7.1\
## xilinx.com:ip:xlconstant:1.1\
## xilinx.com:ip:util_vector_logic:2.0\
## xilinx.com:ip:clk_wizard:1.0\
## xilinx.com:ip:axis_ila:1.2\
## xilinx.com:ip:axi_noc:1.0\
## xilinx.com:ip:gt_quad_base:1.1\
## xilinx.com:ip:bufg_gt:1.0\
## xilinx.com:ip:util_ds_buf:2.2\
## xilinx.com:ip:gt_bridge_ip:1.1\
## xilinx.com:ip:axi_apb_bridge:3.0\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_ethernet:7.2 xilinx.com:ip:versal_cips:3.4 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:axi_dma:7.1 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:util_vector_logic:2.0 xilinx.com:ip:clk_wizard:1.0 xilinx.com:ip:axis_ila:1.2 xilinx.com:ip:axi_noc:1.0 xilinx.com:ip:gt_quad_base:1.1 xilinx.com:ip:bufg_gt:1.0 xilinx.com:ip:util_ds_buf:2.2 xilinx.com:ip:gt_bridge_ip:1.1 xilinx.com:ip:axi_apb_bridge:3.0  .
## set bCheckModules 1
## if { $bCheckModules == 1 } {
##    set list_check_mods "\ 
## rxcommaalignen_out_shifter\
## pma_reset_handler\
## "
## 
##    set list_mods_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
## 
##    foreach mod_vlnv $list_check_mods {
##       if { [can_resolve_reference $mod_vlnv] == 0 } {
##          lappend list_mods_missing $mod_vlnv
##       }
##    }
## 
##    if { $list_mods_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
##       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
##       set bCheckIPsPassed 0
##    }
## }
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
rxcommaalignen_out_shifter pma_reset_handler  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_axi_ethernet_t_gt_wrapper { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_ethernet_t_gt_wrapper() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX0_GT_IP_Interface
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX0_GT_IP_Interface
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 AXI4_LITE
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN_D_0
## 
## 
##   # Create pins
##   create_bd_pin -dir O hsclk0_lcplllock
##   create_bd_pin -dir O gtpowergood
##   create_bd_pin -dir O ch0_txprogdivresetdone_0
##   create_bd_pin -dir I -from 15 -to 0 gpi_0
##   create_bd_pin -dir I -type clk apb3clk_0
##   create_bd_pin -dir I -from 3 -to 0 gt_rxp_in_0
##   create_bd_pin -dir I -from 3 -to 0 gt_rxn_in_0
##   create_bd_pin -dir O -from 3 -to 0 gt_txp_out_0
##   create_bd_pin -dir O -from 3 -to 0 gt_txn_out_0
##   create_bd_pin -dir O -type gt_usrclk userclk2
##   create_bd_pin -dir O -type gt_usrclk rxuserclk
##   create_bd_pin -dir I -from 0 -to 0 gtrefclk_p_0
##   create_bd_pin -dir I -from 0 -to 0 gtrefclk_n_0
##   create_bd_pin -dir I pma_reset
##   create_bd_pin -dir O -type gt_usrclk usrclk
##   create_bd_pin -dir O -type gt_usrclk usrclk1
##   create_bd_pin -dir I -type rst apb3presetn
##   create_bd_pin -dir O ch2_txprogdivresetdone
##   create_bd_pin -dir O ch0_rxprogdivresetdone_ext
##   create_bd_pin -dir I reset_rx_datapath_in
##   create_bd_pin -dir O rx_resetdone_out
## 
##   # Create instance: gt_quad_base_0, and set properties
##   set gt_quad_base_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_quad_base:1.1 gt_quad_base_0 ]
##   set_property -dict [list \
##     CONFIG.APB3_CLK_FREQUENCY {100.0} \
##     CONFIG.BYPASS_DRC_58G {false} \
##     CONFIG.CHANNEL_ORDERING {/axi_ethernet_t_gt_wrapper/gt_quad_base_0/TX2_GT_IP_Interface pl_basex_2_5g_gt_bridge_ip_0_0./axi_ethernet_t_gt_wrapper/gt_bridge_ip_0/GT_TX0.0 /axi_ethernet_t_gt_wrapper/gt_quad_base_0/RX2_GT_IP_Interface\
## pl_basex_2_5g_gt_bridge_ip_0_0./axi_ethernet_t_gt_wrapper/gt_bridge_ip_0/GT_RX0.0} \
##     CONFIG.GT_TYPE {GTY} \
##     CONFIG.PORTS_INFO_DICT {LANE_SEL_DICT {unconnected {RX0 RX1 RX3 TX0 TX1 TX3} PROT0 {RX2 TX2}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }} \
##     CONFIG.PROT0_ENABLE {true} \
##     CONFIG.PROT0_GT_DIRECTION {DUPLEX} \
##     CONFIG.PROT0_LR0_SETTINGS {RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CC_MASK 00000000 RX_CC_K\
## 00000000 RX_CC_DISP 00000000 GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 3.125 TX_PLL_TYPE LCPLL\
## TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH\
## 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 312.500 TX_DIFF_SWING_EMPH_MODE\
## CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTY-Ethernet_2_5G RX_PAM_SEL NRZ\
## RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_2_5G RX_LINE_RATE 3.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
## 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE\
## RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 156.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 625.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION\
## PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE\
## true PCIE_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM\
## 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1\
## false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0\
## false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2\
## false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE\
## ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1\
## false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3\
## false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2\
## false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC\
## 1.8746251 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
## ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
##     CONFIG.PROT0_LR10_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR11_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR12_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR13_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR14_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR15_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR1_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR2_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR3_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR4_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR5_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR6_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR7_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR8_SETTINGS {NA NA} \
##     CONFIG.PROT0_LR9_SETTINGS {NA NA} \
##     CONFIG.PROT0_NO_OF_LANES {1} \
##     CONFIG.PROT0_RX_MASTERCLK_SRC {RX2} \
##     CONFIG.PROT0_TX_MASTERCLK_SRC {TX2} \
##     CONFIG.PROT_OUTCLK_VALUES {CH0_RXOUTCLK 390.625 CH0_TXOUTCLK 390.625 CH1_RXOUTCLK 390.625 CH1_TXOUTCLK 390.625 CH2_RXOUTCLK 156.25 CH2_TXOUTCLK 312.5 CH3_RXOUTCLK 390.625 CH3_TXOUTCLK 390.625} \
##     CONFIG.QUAD_USAGE {TX_QUAD_CH {TXQuad_0_/axi_ethernet_t_gt_wrapper/gt_quad_base_0 {/axi_ethernet_t_gt_wrapper/gt_quad_base_0 undef,undef,pl_basex_2_5g_gt_bridge_ip_0_0.IP_CH0,undef MSTRCLK 0,0,1,0\
## IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/axi_ethernet_t_gt_wrapper/gt_quad_base_0 {/axi_ethernet_t_gt_wrapper/gt_quad_base_0 undef,undef,pl_basex_2_5g_gt_bridge_ip_0_0.IP_CH0,undef MSTRCLK 0,0,1,0 IS_CURRENT_QUAD\
## 1}}} \
##     CONFIG.REFCLK_LIST {{/CLK_IN_D_0_clk_p[0]} /gtrefclk_p_0} \
##     CONFIG.REFCLK_STRING {HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1} \
##     CONFIG.REG_CONF_INTF {APB3_INTF} \
##     CONFIG.RX0_LANE_SEL {unconnected} \
##     CONFIG.RX1_LANE_SEL {unconnected} \
##     CONFIG.RX2_LANE_SEL {PROT0} \
##     CONFIG.RX3_LANE_SEL {unconnected} \
##     CONFIG.TX0_LANE_SEL {unconnected} \
##     CONFIG.TX1_LANE_SEL {unconnected} \
##     CONFIG.TX2_LANE_SEL {PROT0} \
##     CONFIG.TX3_LANE_SEL {unconnected} \
##   ] $gt_quad_base_0
## 
##   set_property -dict [list \
##     CONFIG.APB3_CLK_FREQUENCY.VALUE_MODE {auto} \
##     CONFIG.CHANNEL_ORDERING.VALUE_MODE {auto} \
##     CONFIG.GT_TYPE.VALUE_MODE {auto} \
##     CONFIG.PROT0_ENABLE.VALUE_MODE {auto} \
##     CONFIG.PROT0_GT_DIRECTION.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR0_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR10_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR11_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR12_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR13_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR14_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR15_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR1_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR2_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR3_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR4_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR5_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR6_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR7_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR8_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_LR9_SETTINGS.VALUE_MODE {auto} \
##     CONFIG.PROT0_NO_OF_LANES.VALUE_MODE {auto} \
##     CONFIG.PROT0_RX_MASTERCLK_SRC.VALUE_MODE {auto} \
##     CONFIG.PROT0_TX_MASTERCLK_SRC.VALUE_MODE {auto} \
##     CONFIG.QUAD_USAGE.VALUE_MODE {auto} \
##     CONFIG.REG_CONF_INTF.VALUE_MODE {auto} \
##     CONFIG.RX0_LANE_SEL.VALUE_MODE {auto} \
##     CONFIG.RX1_LANE_SEL.VALUE_MODE {auto} \
##     CONFIG.RX2_LANE_SEL.VALUE_MODE {auto} \
##     CONFIG.RX3_LANE_SEL.VALUE_MODE {auto} \
##     CONFIG.TX0_LANE_SEL.VALUE_MODE {auto} \
##     CONFIG.TX1_LANE_SEL.VALUE_MODE {auto} \
##     CONFIG.TX2_LANE_SEL.VALUE_MODE {auto} \
##     CONFIG.TX3_LANE_SEL.VALUE_MODE {auto} \
##   ] $gt_quad_base_0
## 
## 
##   # Create instance: bufg_gt_0, and set properties
##   set bufg_gt_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:bufg_gt:1.0 bufg_gt_0 ]
##   set_property CONFIG.FREQ_HZ {156250000} $bufg_gt_0
## 
## 
##   # Create instance: bufg_gt_1, and set properties
##   set bufg_gt_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:bufg_gt:1.0 bufg_gt_1 ]
##   set_property CONFIG.FREQ_HZ {312500000} $bufg_gt_1
## 
## 
##   # Create instance: bufg_gt_2, and set properties
##   set bufg_gt_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:bufg_gt:1.0 bufg_gt_2 ]
##   set_property CONFIG.FREQ_HZ {156250000} $bufg_gt_2
## 
## 
##   # Create instance: bufg_gt_3, and set properties
##   set bufg_gt_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:bufg_gt:1.0 bufg_gt_3 ]
##   set_property CONFIG.FREQ_HZ {156250000} $bufg_gt_3
## 
## 
##   # Create instance: util_ds_buf_0, and set properties
##   set util_ds_buf_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0 ]
##   set_property CONFIG.C_BUF_TYPE {IBUFDSGTE} $util_ds_buf_0
## 
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
##   set_property CONFIG.CONST_VAL {0} $xlconstant_0
## 
## 
##   # Create instance: xlconstant_1, and set properties
##   set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
##   set_property CONFIG.CONST_WIDTH {3} $xlconstant_1
## 
## 
##   # Create instance: xlconstant_2, and set properties
##   set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]
## 
##   # Create instance: gt_bridge_ip_0, and set properties
##   set gt_bridge_ip_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_bridge_ip:1.1 gt_bridge_ip_0 ]
##   set_property -dict [list \
##     CONFIG.BYPASS_MODE {true} \
##     CONFIG.IP_LR0_SETTINGS {PRESET GTY-Ethernet_2_5G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP\
## true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_2_5G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 3.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY\
## 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20\
## TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 312.500 TX_DIFF_SWING_EMPH_MODE\
## CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 3.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000\
## RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE\
## true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 156.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 625.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A\
## RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE\
## false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE\
## OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1\
## 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3\
## false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2\
## 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE\
## DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true\
## RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3\
## false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1\
## false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ\
## 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.8746251 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE\
## RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 } \
##     CONFIG.IP_NO_OF_LANES {1} \
##   ] $gt_bridge_ip_0
## 
## 
##   # Create instance: axi_apb_bridge_0, and set properties
##   set axi_apb_bridge_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_apb_bridge:3.0 axi_apb_bridge_0 ]
##   set_property CONFIG.C_APB_NUM_SLAVES {1} $axi_apb_bridge_0
## 
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins axi_apb_bridge_0/AXI4_LITE] [get_bd_intf_pins AXI4_LITE]
##   connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins util_ds_buf_0/CLK_IN_D] [get_bd_intf_pins CLK_IN_D_0]
##   connect_bd_intf_net -intf_net RX0_GT_IP_Interface_1 [get_bd_intf_pins RX0_GT_IP_Interface] [get_bd_intf_pins gt_bridge_ip_0/GT_RX0_EXT]
##   connect_bd_intf_net -intf_net TX0_GT_IP_Interface_1 [get_bd_intf_pins TX0_GT_IP_Interface] [get_bd_intf_pins gt_bridge_ip_0/GT_TX0_EXT]
##   connect_bd_intf_net -intf_net axi_apb_bridge_0_APB_M [get_bd_intf_pins axi_apb_bridge_0/APB_M] [get_bd_intf_pins gt_quad_base_0/APB3_INTF]
##   connect_bd_intf_net -intf_net gt_bridge_ip_0_GT_RX0 [get_bd_intf_pins gt_bridge_ip_0/GT_RX0] [get_bd_intf_pins gt_quad_base_0/RX2_GT_IP_Interface]
##   connect_bd_intf_net -intf_net gt_bridge_ip_0_GT_TX0 [get_bd_intf_pins gt_bridge_ip_0/GT_TX0] [get_bd_intf_pins gt_quad_base_0/TX2_GT_IP_Interface]
## 
##   # Create port connections
##   connect_bd_net -net Net [get_bd_pins apb3presetn] [get_bd_pins gt_quad_base_0/apb3presetn] [get_bd_pins axi_apb_bridge_0/s_axi_aresetn]
##   connect_bd_net -net apb3clk_0_1 [get_bd_pins apb3clk_0] [get_bd_pins gt_bridge_ip_0/apb3clk] [get_bd_pins gt_quad_base_0/apb3clk] [get_bd_pins axi_apb_bridge_0/s_axi_aclk]
##   connect_bd_net -net bufg_gt_0_usrclk [get_bd_pins bufg_gt_0/usrclk] [get_bd_pins gt_bridge_ip_0/gt_txusrclk] [get_bd_pins gt_quad_base_0/ch0_txusrclk] [get_bd_pins gt_quad_base_0/ch2_txusrclk] [get_bd_pins gt_quad_base_0/ch0_rxusrclk] [get_bd_pins gt_quad_base_0/ch2_rxusrclk] [get_bd_pins gt_bridge_ip_0/gt_rxusrclk] [get_bd_pins usrclk]
##   connect_bd_net -net bufg_gt_1_usrclk [get_bd_pins bufg_gt_1/usrclk] [get_bd_pins userclk2]
##   connect_bd_net -net bufg_gt_2_usrclk [get_bd_pins bufg_gt_2/usrclk] [get_bd_pins rxuserclk]
##   connect_bd_net -net bufg_gt_3_usrclk [get_bd_pins bufg_gt_3/usrclk] [get_bd_pins usrclk1]
##   connect_bd_net -net gpi_0_1 [get_bd_pins gpi_0] [get_bd_pins gt_quad_base_0/gpi]
##   connect_bd_net -net gt_bridge_ip_0_ch0_rxprogdivresetdone_ext [get_bd_pins gt_bridge_ip_0/ch0_rxprogdivresetdone_ext] [get_bd_pins ch0_rxprogdivresetdone_ext]
##   connect_bd_net -net gt_bridge_ip_0_ch0_txprogdivresetdone_ext [get_bd_pins gt_bridge_ip_0/ch0_txprogdivresetdone_ext] [get_bd_pins ch0_txprogdivresetdone_0]
##   connect_bd_net -net gt_bridge_ip_0_gt_ilo_reset [get_bd_pins gt_bridge_ip_0/gt_ilo_reset] [get_bd_pins gt_quad_base_0/ch2_iloreset]
##   connect_bd_net -net gt_bridge_ip_0_gt_pll_reset [get_bd_pins gt_bridge_ip_0/gt_pll_reset] [get_bd_pins gt_quad_base_0/hsclk0_lcpllreset]
##   connect_bd_net -net gt_bridge_ip_0_rx_resetdone_out [get_bd_pins gt_bridge_ip_0/rx_resetdone_out] [get_bd_pins rx_resetdone_out]
##   connect_bd_net -net gt_quad_base_0_ch0_rxoutclk [get_bd_pins gt_quad_base_0/ch2_rxoutclk] [get_bd_pins bufg_gt_2/outclk] [get_bd_pins bufg_gt_3/outclk]
##   connect_bd_net -net gt_quad_base_0_ch0_txoutclk [get_bd_pins gt_quad_base_0/ch2_txoutclk] [get_bd_pins bufg_gt_0/outclk] [get_bd_pins bufg_gt_1/outclk]
##   connect_bd_net -net gt_quad_base_0_gtpowergood [get_bd_pins gt_quad_base_0/gtpowergood] [get_bd_pins gtpowergood] [get_bd_pins gt_bridge_ip_0/gtpowergood]
##   connect_bd_net -net gt_quad_base_0_hsclk0_lcplllock [get_bd_pins gt_quad_base_0/hsclk0_lcplllock] [get_bd_pins hsclk0_lcplllock] [get_bd_pins gt_bridge_ip_0/gt_lcpll_lock]
##   connect_bd_net -net gt_quad_base_0_txn [get_bd_pins gt_quad_base_0/txn] [get_bd_pins gt_txn_out_0]
##   connect_bd_net -net gt_quad_base_0_txp [get_bd_pins gt_quad_base_0/txp] [get_bd_pins gt_txp_out_0]
##   connect_bd_net -net gt_rxn_in_0_1 [get_bd_pins gt_rxn_in_0] [get_bd_pins gt_quad_base_0/rxn]
##   connect_bd_net -net gt_rxp_in_0_1 [get_bd_pins gt_rxp_in_0] [get_bd_pins gt_quad_base_0/rxp]
##   connect_bd_net -net gtrefclk_n_0_1 [get_bd_pins gtrefclk_n_0] [get_bd_pins util_ds_buf_0/IBUF_DS_N]
##   connect_bd_net -net gtrefclk_p_0_1 [get_bd_pins gtrefclk_p_0] [get_bd_pins util_ds_buf_0/IBUF_DS_P]
##   connect_bd_net -net pma_reset_1 [get_bd_pins pma_reset] [get_bd_pins gt_bridge_ip_0/gtreset_in]
##   connect_bd_net -net reset_rx_datapath_in_1 [get_bd_pins reset_rx_datapath_in] [get_bd_pins gt_bridge_ip_0/reset_rx_datapath_in]
##   connect_bd_net -net util_ds_buf_0_IBUF_OUT [get_bd_pins util_ds_buf_0/IBUF_OUT] [get_bd_pins gt_quad_base_0/GT_REFCLK0]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins bufg_gt_0/gt_bufgtclr] [get_bd_pins bufg_gt_1/gt_bufgtclr] [get_bd_pins bufg_gt_2/gt_bufgtclr] [get_bd_pins bufg_gt_3/gt_bufgtclr] [get_bd_pins gt_quad_base_0/ch1_txusrclk] [get_bd_pins gt_quad_base_0/ch3_txusrclk] [get_bd_pins gt_quad_base_0/ch1_rxusrclk] [get_bd_pins gt_quad_base_0/ch3_rxusrclk] [get_bd_pins gt_quad_base_0/altclk]
##   connect_bd_net -net xlconstant_1_dout [get_bd_pins xlconstant_1/dout] [get_bd_pins bufg_gt_0/gt_bufgtdiv]
##   connect_bd_net -net xlconstant_2_dout [get_bd_pins xlconstant_2/dout] [get_bd_pins bufg_gt_0/gt_bufgtce] [get_bd_pins bufg_gt_0/gt_bufgtcemask] [get_bd_pins bufg_gt_0/gt_bufgtclrmask] [get_bd_pins bufg_gt_1/gt_bufgtce] [get_bd_pins bufg_gt_1/gt_bufgtcemask] [get_bd_pins bufg_gt_1/gt_bufgtclrmask] [get_bd_pins bufg_gt_2/gt_bufgtce] [get_bd_pins bufg_gt_2/gt_bufgtcemask] [get_bd_pins bufg_gt_2/gt_bufgtclrmask] [get_bd_pins bufg_gt_3/gt_bufgtce] [get_bd_pins bufg_gt_3/gt_bufgtcemask] [get_bd_pins bufg_gt_3/gt_bufgtclrmask]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set CH0_LPDDR4_0_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 CH0_LPDDR4_0_0 ]
## 
##   set CH1_LPDDR4_0_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 CH1_LPDDR4_0_0 ]
## 
##   set CH0_LPDDR4_1_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 CH0_LPDDR4_1_0 ]
## 
##   set CH1_LPDDR4_1_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 CH1_LPDDR4_1_0 ]
## 
##   set lpddr4_sma_clk1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 lpddr4_sma_clk1 ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {200321000} \
##    ] $lpddr4_sma_clk1
## 
##   set lpddr4_sma_clk2 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 lpddr4_sma_clk2 ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {200321000} \
##    ] $lpddr4_sma_clk2
## 
##   set CLK_IN_D_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN_D_0 ]
## 
## 
##   # Create ports
##   set gtrefclk_p_0 [ create_bd_port -dir I gtrefclk_p_0 ]
##   set gtrefclk_n_0 [ create_bd_port -dir I gtrefclk_n_0 ]
##   set gt_rxn_in_0 [ create_bd_port -dir I -from 3 -to 0 gt_rxn_in_0 ]
##   set gt_rxp_in_0 [ create_bd_port -dir I -from 3 -to 0 gt_rxp_in_0 ]
##   set gt_txn_out_0 [ create_bd_port -dir O -from 3 -to 0 gt_txn_out_0 ]
##   set gt_txp_out_0 [ create_bd_port -dir O -from 3 -to 0 gt_txp_out_0 ]
##   set gtwiz_reset_tx_done_in_0 [ create_bd_port -dir I gtwiz_reset_tx_done_in_0 ]
##   set gtwiz_reset_rx_done_in_0 [ create_bd_port -dir I gtwiz_reset_rx_done_in_0 ]
## 
##   # Create instance: axi_ethernet_t, and set properties
##   set axi_ethernet_t [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_t ]
##   set_property -dict [list \
##     CONFIG.ETHERNET_BOARD_INTERFACE {Custom} \
##     CONFIG.Enable_1588 {false} \
##     CONFIG.Frame_Filter {true} \
##     CONFIG.MCAST_EXTEND {false} \
##     CONFIG.MDIO_BOARD_INTERFACE {Custom} \
##     CONFIG.Number_of_Table_Entries {4} \
##     CONFIG.PHYADDR {3} \
##     CONFIG.PHY_TYPE {1000BaseX} \
##     CONFIG.RXCSUM {None} \
##     CONFIG.RXMEM {16k} \
##     CONFIG.RXVLAN_STRP {false} \
##     CONFIG.RXVLAN_TAG {false} \
##     CONFIG.RXVLAN_TRAN {false} \
##     CONFIG.SIMULATION_MODE {false} \
##     CONFIG.Statistics_Counters {true} \
##     CONFIG.Statistics_Reset {true} \
##     CONFIG.Statistics_Width {32bit} \
##     CONFIG.TXCSUM {None} \
##     CONFIG.TXMEM {16k} \
##     CONFIG.TXVLAN_STRP {false} \
##     CONFIG.TXVLAN_TAG {false} \
##     CONFIG.TXVLAN_TRAN {false} \
##     CONFIG.USE_BOARD_FLOW {true} \
##     CONFIG.axiliteclkrate {100.0} \
##     CONFIG.axisclkrate {100.0} \
##     CONFIG.gtlocation {X0Y3} \
##     CONFIG.gtrefclkrate {156.25} \
##     CONFIG.lvdsclkrate {125} \
##     CONFIG.processor_mode {true} \
##     CONFIG.speed_1_2p5 {2p5G} \
##   ] $axi_ethernet_t
## 
## 
##   # Create instance: axi_ethernet_t_gt_wrapper
##   create_hier_cell_axi_ethernet_t_gt_wrapper [current_bd_instance .] axi_ethernet_t_gt_wrapper
## 
##   # Create instance: cips_0, and set properties
##   set cips_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 cips_0 ]
##   set_property -dict [list \
##     CONFIG.CLOCK_MODE {Custom} \
##     CONFIG.CPM_CONFIG { \
##       CPM_PCIE0_MODES {None} \
##     } \
##     CONFIG.DDR_MEMORY_MODE {Custom} \
##     CONFIG.IO_CONFIG_MODE {Custom} \
##     CONFIG.PS_PL_CONNECTIVITY_MODE {Custom} \
##     CONFIG.PS_PMC_CONFIG { \
##       AURORA_LINE_RATE_GPBS {12.5} \
##       BOOT_MODE {Custom} \
##       BOOT_SECONDARY_PCIE_ENABLE {0} \
##       CLOCK_MODE {Custom} \
##       COHERENCY_MODE {Custom} \
##       CPM_PCIE0_MODES {None} \
##       CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH {X4} \
##       CPM_PCIE0_TANDEM {None} \
##       CPM_PCIE1_MODES {None} \
##       CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH {X4} \
##       DDR_MEMORY_MODE {Custom} \
##       DEBUG_MODE {Custom} \
##       DESIGN_MODE {1} \
##       DEVICE_INTEGRITY_MODE {Custom} \
##       DIS_AUTO_POL_CHECK {0} \
##       GT_REFCLK_MHZ {156.25} \
##       INIT_CLK_MHZ {125} \
##       INV_POLARITY {0} \
##       IO_CONFIG_MODE {Custom} \
##       JTAG_USERCODE {0x0} \
##       OT_EAM_RESP {SRST} \
##       PCIE_APERTURES_DUAL_ENABLE {0} \
##       PCIE_APERTURES_SINGLE_ENABLE {0} \
##       PERFORMANCE_MODE {Custom} \
##       PL_SEM_GPIO_ENABLE {0} \
##       PMC_ALT_REF_CLK_FREQMHZ {33.333} \
##       PMC_BANK_0_IO_STANDARD {LVCMOS1.8} \
##       PMC_BANK_1_IO_STANDARD {LVCMOS1.8} \
##       PMC_CIPS_MODE {ADVANCE} \
##       PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON0_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
##       PMC_CORE_SUBSYSTEM_LOAD {10} \
##       PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ {300.000000} \
##       PMC_CRP_CFU_REF_CTRL_DIVISOR0 {4} \
##       PMC_CRP_CFU_REF_CTRL_FREQMHZ {300} \
##       PMC_CRP_CFU_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ {400} \
##       PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 {3} \
##       PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ {400} \
##       PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ {100.000000} \
##       PMC_CRP_EFUSE_REF_CTRL_FREQMHZ {100.000000} \
##       PMC_CRP_EFUSE_REF_CTRL_SRCSEL {IRO_CLK/4} \
##       PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {32.432434} \
##       PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {37} \
##       PMC_CRP_HSM0_REF_CTRL_FREQMHZ {33.333} \
##       PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {124.999992} \
##       PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {8} \
##       PMC_CRP_HSM1_REF_CTRL_FREQMHZ {133.333} \
##       PMC_CRP_HSM1_REF_CTRL_SRCSEL {NPLL} \
##       PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ {100.000000} \
##       PMC_CRP_I2C_REF_CTRL_DIVISOR0 {12} \
##       PMC_CRP_I2C_REF_CTRL_FREQMHZ {100} \
##       PMC_CRP_I2C_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ {150.000000} \
##       PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 {8} \
##       PMC_CRP_LSBUS_REF_CTRL_FREQMHZ {150} \
##       PMC_CRP_LSBUS_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ {999.999939} \
##       PMC_CRP_NOC_REF_CTRL_FREQMHZ {1000} \
##       PMC_CRP_NOC_REF_CTRL_SRCSEL {NPLL} \
##       PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ {300.000000} \
##       PMC_CRP_NPI_REF_CTRL_DIVISOR0 {4} \
##       PMC_CRP_NPI_REF_CTRL_FREQMHZ {300} \
##       PMC_CRP_NPI_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_NPLL_CTRL_CLKOUTDIV {4} \
##       PMC_CRP_NPLL_CTRL_FBDIV {120} \
##       PMC_CRP_NPLL_CTRL_SRCSEL {REF_CLK} \
##       PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 {4} \
##       PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ {200} \
##       PMC_CRP_OSPI_REF_CTRL_DIVISOR0 {4} \
##       PMC_CRP_OSPI_REF_CTRL_FREQMHZ {200} \
##       PMC_CRP_OSPI_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ {100.000000} \
##       PMC_CRP_PL0_REF_CTRL_DIVISOR0 {12} \
##       PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
##       PMC_CRP_PL0_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ {100} \
##       PMC_CRP_PL1_REF_CTRL_DIVISOR0 {3} \
##       PMC_CRP_PL1_REF_CTRL_FREQMHZ {334} \
##       PMC_CRP_PL1_REF_CTRL_SRCSEL {NPLL} \
##       PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ {100} \
##       PMC_CRP_PL2_REF_CTRL_DIVISOR0 {3} \
##       PMC_CRP_PL2_REF_CTRL_FREQMHZ {334} \
##       PMC_CRP_PL2_REF_CTRL_SRCSEL {NPLL} \
##       PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ {100} \
##       PMC_CRP_PL3_REF_CTRL_DIVISOR0 {3} \
##       PMC_CRP_PL3_REF_CTRL_FREQMHZ {334} \
##       PMC_CRP_PL3_REF_CTRL_SRCSEL {NPLL} \
##       PMC_CRP_PL5_REF_CTRL_FREQMHZ {400} \
##       PMC_CRP_PPLL_CTRL_CLKOUTDIV {2} \
##       PMC_CRP_PPLL_CTRL_FBDIV {72} \
##       PMC_CRP_PPLL_CTRL_SRCSEL {REF_CLK} \
##       PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 {1} \
##       PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ {300.000000} \
##       PMC_CRP_QSPI_REF_CTRL_DIVISOR0 {4} \
##       PMC_CRP_QSPI_REF_CTRL_FREQMHZ {300} \
##       PMC_CRP_QSPI_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ {200} \
##       PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 {6} \
##       PMC_CRP_SDIO0_REF_CTRL_FREQMHZ {200} \
##       PMC_CRP_SDIO0_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ {200.000000} \
##       PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 {6} \
##       PMC_CRP_SDIO1_REF_CTRL_FREQMHZ {200} \
##       PMC_CRP_SDIO1_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ {1200.000000} \
##       PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 {1} \
##       PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ {1200} \
##       PMC_CRP_SD_DLL_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ {1.000000} \
##       PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 {100} \
##       PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ {1} \
##       PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL {IRO_CLK/4} \
##       PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ {300.000000} \
##       PMC_CRP_SYSMON_REF_CTRL_FREQMHZ {300.000000} \
##       PMC_CRP_SYSMON_REF_CTRL_SRCSEL {NPI_REF_CLK} \
##       PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ {200} \
##       PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 {6} \
##       PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ {200} \
##       PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL {PPLL} \
##       PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ {0.200000} \
##       PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 {500} \
##       PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ {0.2} \
##       PMC_CRP_USB_SUSPEND_CTRL_SRCSEL {IRO_CLK/4} \
##       PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} \
##       PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} \
##       PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} \
##       PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} \
##       PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
##       PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
##       PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
##       PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
##       PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
##       PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
##       PMC_GPIO_EMIO_PERIPHERAL_ENABLE {0} \
##       PMC_GPIO_EMIO_WIDTH {64} \
##       PMC_GPIO_EMIO_WIDTH_HDL {64} \
##       PMC_GPI_ENABLE {0} \
##       PMC_GPI_WIDTH {32} \
##       PMC_GPO_ENABLE {0} \
##       PMC_GPO_WIDTH {32} \
##       PMC_HSM0_CLK_ENABLE {1} \
##       PMC_HSM0_CLK_OUT_ENABLE {0} \
##       PMC_HSM1_CLK_ENABLE {1} \
##       PMC_HSM1_CLK_OUT_ENABLE {0} \
##       PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
##       PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO14 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO15 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO16 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO17 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO19 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO20 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO21 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO22 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO26 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO27 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO29 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO30 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO31 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO32 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO33 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO34 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO35 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO36 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
##       PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
##       PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
##       PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO44 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO45 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO46 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO47 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
##       PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
##       PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
##       PMC_MIO_EN_FOR_PL_PCIE {0} \
##       PMC_MIO_TREE_PERIPHERALS {QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#Loopback Clk#QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB\
## 2.0#SD1/eMMC1#SD1/eMMC1#SD1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#GPIO 1###CANFD1#CANFD1#UART 0#UART 0#LPD_I2C1#LPD_I2C1#pmc_i2c#pmc_i2c#####Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem0#Gem0}\
## \
##       PMC_MIO_TREE_SIGNALS {qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b#qspi_lpbk#qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk#usb2phy_reset#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_tx_data[2]#ulpi_tx_data[3]#ulpi_clk#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_dir#ulpi_stp#ulpi_nxt#clk#dir1/data[7]#detect#cmd#data[0]#data[1]#data[2]#data[3]#sel/data[4]#dir_cmd/data[5]#dir0/data[6]#gpio_1_pin[37]###phy_tx#phy_rx#rxd#txd#scl#sda#scl#sda#####rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio}\
## \
##       PMC_NOC_PMC_ADDR_WIDTH {64} \
##       PMC_NOC_PMC_DATA_WIDTH {128} \
##       PMC_OSPI_COHERENCY {0} \
##       PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} \
##       PMC_OSPI_ROUTE_THROUGH_FPD {0} \
##       PMC_OT_CHECK {{DELAY 0} {ENABLE 0}} \
##       PMC_PL_ALT_REF_CLK_FREQMHZ {33.333} \
##       PMC_PMC_NOC_ADDR_WIDTH {64} \
##       PMC_PMC_NOC_DATA_WIDTH {128} \
##       PMC_QSPI_COHERENCY {0} \
##       PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
##       PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
##       PMC_QSPI_PERIPHERAL_ENABLE {1} \
##       PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
##       PMC_QSPI_ROUTE_THROUGH_FPD {0} \
##       PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ {100} \
##       PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 {3} \
##       PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ {300} \
##       PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL {PPLL} \
##       PMC_REF_CLK_FREQMHZ {33.3333333} \
##       PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} \
##       PMC_SD0_COHERENCY {0} \
##       PMC_SD0_DATA_TRANSFER_MODE {4Bit} \
##       PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0}\
## {IO {PMC_MIO 13 .. 25}}} \
##       PMC_SD0_ROUTE_THROUGH_FPD {0} \
##       PMC_SD0_SLOT_TYPE {SD 2.0} \
##       PMC_SD0_SPEED_MODE {default speed} \
##       PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
##       PMC_SD1_COHERENCY {0} \
##       PMC_SD1_DATA_TRANSFER_MODE {8Bit} \
##       PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO\
## {PMC_MIO 26 .. 36}}} \
##       PMC_SD1_ROUTE_THROUGH_FPD {0} \
##       PMC_SD1_SLOT_TYPE {SD 3.0} \
##       PMC_SD1_SPEED_MODE {high speed} \
##       PMC_SHOW_CCI_SMMU_SETTINGS {0} \
##       PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} \
##       PMC_TAMPER_EXTMIO_ENABLE {0} \
##       PMC_TAMPER_EXTMIO_ERASE_BBRAM {0} \
##       PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} \
##       PMC_TAMPER_GLITCHDETECT_ENABLE {0} \
##       PMC_TAMPER_GLITCHDETECT_ENABLE_1 {0} \
##       PMC_TAMPER_GLITCHDETECT_ENABLE_2 {0} \
##       PMC_TAMPER_GLITCHDETECT_ENABLE_3 {0} \
##       PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM {0} \
##       PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 {0} \
##       PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 {0} \
##       PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 {0} \
##       PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} \
##       PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} \
##       PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} \
##       PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} \
##       PMC_TAMPER_JTAGDETECT_ENABLE {0} \
##       PMC_TAMPER_JTAGDETECT_ENABLE_1 {0} \
##       PMC_TAMPER_JTAGDETECT_ENABLE_2 {0} \
##       PMC_TAMPER_JTAGDETECT_ENABLE_3 {0} \
##       PMC_TAMPER_JTAGDETECT_ERASE_BBRAM {0} \
##       PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 {0} \
##       PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 {0} \
##       PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 {0} \
##       PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} \
##       PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} \
##       PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} \
##       PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} \
##       PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP11_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP13_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP15 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP30_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
##       PMC_TAMPER_SUP_0_31_ENABLE {0} \
##       PMC_TAMPER_SUP_0_31_ENABLE_1 {0} \
##       PMC_TAMPER_SUP_0_31_ENABLE_2 {0} \
##       PMC_TAMPER_SUP_0_31_ENABLE_3 {0} \
##       PMC_TAMPER_SUP_0_31_ERASE_BBRAM {0} \
##       PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 {0} \
##       PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 {0} \
##       PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 {0} \
##       PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} \
##       PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} \
##       PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} \
##       PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} \
##       PMC_TAMPER_TEMPERATURE_ENABLE {0} \
##       PMC_TAMPER_TEMPERATURE_ENABLE_1 {0} \
##       PMC_TAMPER_TEMPERATURE_ENABLE_2 {0} \
##       PMC_TAMPER_TEMPERATURE_ENABLE_3 {0} \
##       PMC_TAMPER_TEMPERATURE_ERASE_BBRAM {0} \
##       PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 {0} \
##       PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 {0} \
##       PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 {0} \
##       PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} \
##       PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} \
##       PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} \
##       PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} \
##       PMC_USE_CFU_SEU {0} \
##       PMC_USE_NOC_PMC_AXI0 {0} \
##       PMC_USE_NOC_PMC_AXI1 {0} \
##       PMC_USE_NOC_PMC_AXI2 {0} \
##       PMC_USE_NOC_PMC_AXI3 {0} \
##       PMC_USE_PL_PMC_AUX_REF_CLK {0} \
##       PMC_USE_PMC_NOC_AXI0 {1} \
##       PMC_USE_PMC_NOC_AXI1 {0} \
##       PMC_USE_PMC_NOC_AXI2 {0} \
##       PMC_USE_PMC_NOC_AXI3 {0} \
##       PMC_WDT_PERIOD {100} \
##       PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} \
##       POWER_REPORTING_MODE {Custom} \
##       PSPMC_MANUAL_CLK_ENABLE {0} \
##       PS_A72_ACTIVE_BLOCKS {2} \
##       PS_A72_LOAD {90} \
##       PS_BANK_2_IO_STANDARD {LVCMOS1.8} \
##       PS_BANK_3_IO_STANDARD {LVCMOS1.8} \
##       PS_BOARD_INTERFACE {Custom} \
##       PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
##       PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} \
##       PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
##       PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} \
##       PS_CRF_ACPU_CTRL_ACT_FREQMHZ {1350.000000} \
##       PS_CRF_ACPU_CTRL_DIVISOR0 {1} \
##       PS_CRF_ACPU_CTRL_FREQMHZ {1350} \
##       PS_CRF_ACPU_CTRL_SRCSEL {APLL} \
##       PS_CRF_APLL_CTRL_CLKOUTDIV {2} \
##       PS_CRF_APLL_CTRL_FBDIV {81} \
##       PS_CRF_APLL_CTRL_SRCSEL {REF_CLK} \
##       PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 {4} \
##       PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ {400.000000} \
##       PS_CRF_DBG_FPD_CTRL_DIVISOR0 {3} \
##       PS_CRF_DBG_FPD_CTRL_FREQMHZ {400} \
##       PS_CRF_DBG_FPD_CTRL_SRCSEL {PPLL} \
##       PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ {300} \
##       PS_CRF_DBG_TRACE_CTRL_DIVISOR0 {3} \
##       PS_CRF_DBG_TRACE_CTRL_FREQMHZ {300} \
##       PS_CRF_DBG_TRACE_CTRL_SRCSEL {PPLL} \
##       PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ {150.000000} \
##       PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 {8} \
##       PS_CRF_FPD_LSBUS_CTRL_FREQMHZ {150} \
##       PS_CRF_FPD_LSBUS_CTRL_SRCSEL {PPLL} \
##       PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ {824.999939} \
##       PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 {1} \
##       PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ {825} \
##       PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL {RPLL} \
##       PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ {100} \
##       PS_CRL_CAN0_REF_CTRL_DIVISOR0 {12} \
##       PS_CRL_CAN0_REF_CTRL_FREQMHZ {100} \
##       PS_CRL_CAN0_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ {150.000000} \
##       PS_CRL_CAN1_REF_CTRL_DIVISOR0 {8} \
##       PS_CRL_CAN1_REF_CTRL_FREQMHZ {150} \
##       PS_CRL_CAN1_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ {600.000000} \
##       PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 {2} \
##       PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ {600} \
##       PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ {600.000000} \
##       PS_CRL_CPU_R5_CTRL_DIVISOR0 {2} \
##       PS_CRL_CPU_R5_CTRL_FREQMHZ {600} \
##       PS_CRL_CPU_R5_CTRL_SRCSEL {PPLL} \
##       PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ {400.000000} \
##       PS_CRL_DBG_LPD_CTRL_DIVISOR0 {3} \
##       PS_CRL_DBG_LPD_CTRL_FREQMHZ {400} \
##       PS_CRL_DBG_LPD_CTRL_SRCSEL {PPLL} \
##       PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ {400.000000} \
##       PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 {3} \
##       PS_CRL_DBG_TSTMP_CTRL_FREQMHZ {400} \
##       PS_CRL_DBG_TSTMP_CTRL_SRCSEL {PPLL} \
##       PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ {124.999992} \
##       PS_CRL_GEM0_REF_CTRL_DIVISOR0 {2} \
##       PS_CRL_GEM0_REF_CTRL_FREQMHZ {125} \
##       PS_CRL_GEM0_REF_CTRL_SRCSEL {NPLL} \
##       PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ {124.999992} \
##       PS_CRL_GEM1_REF_CTRL_DIVISOR0 {2} \
##       PS_CRL_GEM1_REF_CTRL_FREQMHZ {125} \
##       PS_CRL_GEM1_REF_CTRL_SRCSEL {NPLL} \
##       PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ {249.999985} \
##       PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 {1} \
##       PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ {250} \
##       PS_CRL_GEM_TSU_REF_CTRL_SRCSEL {NPLL} \
##       PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ {100} \
##       PS_CRL_I2C0_REF_CTRL_DIVISOR0 {12} \
##       PS_CRL_I2C0_REF_CTRL_FREQMHZ {100} \
##       PS_CRL_I2C0_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ {100.000000} \
##       PS_CRL_I2C1_REF_CTRL_DIVISOR0 {12} \
##       PS_CRL_I2C1_REF_CTRL_FREQMHZ {100} \
##       PS_CRL_I2C1_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ {249.999985} \
##       PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 {1} \
##       PS_CRL_IOU_SWITCH_CTRL_FREQMHZ {250} \
##       PS_CRL_IOU_SWITCH_CTRL_SRCSEL {NPLL} \
##       PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ {150.000000} \
##       PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 {8} \
##       PS_CRL_LPD_LSBUS_CTRL_FREQMHZ {150} \
##       PS_CRL_LPD_LSBUS_CTRL_SRCSEL {PPLL} \
##       PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ {600.000000} \
##       PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 {2} \
##       PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ {600} \
##       PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL {PPLL} \
##       PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ {400.000000} \
##       PS_CRL_PSM_REF_CTRL_DIVISOR0 {3} \
##       PS_CRL_PSM_REF_CTRL_FREQMHZ {400} \
##       PS_CRL_PSM_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_RPLL_CTRL_CLKOUTDIV {4} \
##       PS_CRL_RPLL_CTRL_FBDIV {99} \
##       PS_CRL_RPLL_CTRL_SRCSEL {REF_CLK} \
##       PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 {1} \
##       PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ {200} \
##       PS_CRL_SPI0_REF_CTRL_DIVISOR0 {6} \
##       PS_CRL_SPI0_REF_CTRL_FREQMHZ {200} \
##       PS_CRL_SPI0_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ {200} \
##       PS_CRL_SPI1_REF_CTRL_DIVISOR0 {6} \
##       PS_CRL_SPI1_REF_CTRL_FREQMHZ {200} \
##       PS_CRL_SPI1_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ {100.000000} \
##       PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 {12} \
##       PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ {100} \
##       PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ {100.000000} \
##       PS_CRL_UART0_REF_CTRL_DIVISOR0 {12} \
##       PS_CRL_UART0_REF_CTRL_FREQMHZ {100} \
##       PS_CRL_UART0_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ {100} \
##       PS_CRL_UART1_REF_CTRL_DIVISOR0 {12} \
##       PS_CRL_UART1_REF_CTRL_FREQMHZ {100} \
##       PS_CRL_UART1_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ {20.000000} \
##       PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 {60} \
##       PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ {20} \
##       PS_CRL_USB0_BUS_REF_CTRL_SRCSEL {PPLL} \
##       PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ {100} \
##       PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 {60} \
##       PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ {100} \
##       PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL {PPLL} \
##       PS_DDRC_ENABLE {1} \
##       PS_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##       PS_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##       PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
##       PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
##       PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} \
##       PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} \
##       PS_EN_AXI_STATUS_PORTS {0} \
##       PS_EN_PORTS_CONTROLLER_BASED {0} \
##       PS_EXPAND_CORESIGHT {0} \
##       PS_EXPAND_FPD_SLAVES {0} \
##       PS_EXPAND_GIC {0} \
##       PS_EXPAND_LPD_SLAVES {0} \
##       PS_FPD_INTERCONNECT_LOAD {90} \
##       PS_FTM_CTI_IN0 {0} \
##       PS_FTM_CTI_IN1 {0} \
##       PS_FTM_CTI_IN2 {0} \
##       PS_FTM_CTI_IN3 {0} \
##       PS_FTM_CTI_OUT0 {0} \
##       PS_FTM_CTI_OUT1 {0} \
##       PS_FTM_CTI_OUT2 {0} \
##       PS_FTM_CTI_OUT3 {0} \
##       PS_GEM0_COHERENCY {0} \
##       PS_GEM0_ROUTE_THROUGH_FPD {0} \
##       PS_GEM0_TSU_INC_CTRL {3} \
##       PS_GEM1_COHERENCY {0} \
##       PS_GEM1_ROUTE_THROUGH_FPD {0} \
##       PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} \
##       PS_GEM_TSU_CLK_PORT_PAIR {0} \
##       PS_GEN_IPI0_ENABLE {1} \
##       PS_GEN_IPI0_MASTER {A72} \
##       PS_GEN_IPI1_ENABLE {1} \
##       PS_GEN_IPI1_MASTER {A72} \
##       PS_GEN_IPI2_ENABLE {1} \
##       PS_GEN_IPI2_MASTER {A72} \
##       PS_GEN_IPI3_ENABLE {1} \
##       PS_GEN_IPI3_MASTER {A72} \
##       PS_GEN_IPI4_ENABLE {1} \
##       PS_GEN_IPI4_MASTER {A72} \
##       PS_GEN_IPI5_ENABLE {1} \
##       PS_GEN_IPI5_MASTER {A72} \
##       PS_GEN_IPI6_ENABLE {1} \
##       PS_GEN_IPI6_MASTER {A72} \
##       PS_GEN_IPI_PMCNOBUF_ENABLE {1} \
##       PS_GEN_IPI_PMCNOBUF_MASTER {PMC} \
##       PS_GEN_IPI_PMC_ENABLE {1} \
##       PS_GEN_IPI_PMC_MASTER {PMC} \
##       PS_GEN_IPI_PSM_ENABLE {1} \
##       PS_GEN_IPI_PSM_MASTER {PSM} \
##       PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} \
##       PS_GPIO_EMIO_PERIPHERAL_ENABLE {0} \
##       PS_GPIO_EMIO_WIDTH {32} \
##       PS_HSDP0_REFCLK {0} \
##       PS_HSDP1_REFCLK {0} \
##       PS_HSDP_EGRESS_TRAFFIC {JTAG} \
##       PS_HSDP_INGRESS_TRAFFIC {JTAG} \
##       PS_HSDP_MODE {NONE} \
##       PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC {1} \
##       PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
##       PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
##       PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} \
##       PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 1} {CH3 1} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} \
##       PS_KAT_ENABLE {1} \
##       PS_KAT_ENABLE_1 {1} \
##       PS_KAT_ENABLE_2 {1} \
##       PS_KAT_ENABLE_3 {1} \
##       PS_LPDMA0_COHERENCY {0} \
##       PS_LPDMA0_ROUTE_THROUGH_FPD {0} \
##       PS_LPDMA1_COHERENCY {0} \
##       PS_LPDMA1_ROUTE_THROUGH_FPD {0} \
##       PS_LPDMA2_COHERENCY {0} \
##       PS_LPDMA2_ROUTE_THROUGH_FPD {0} \
##       PS_LPDMA3_COHERENCY {0} \
##       PS_LPDMA3_ROUTE_THROUGH_FPD {0} \
##       PS_LPDMA4_COHERENCY {0} \
##       PS_LPDMA4_ROUTE_THROUGH_FPD {0} \
##       PS_LPDMA5_COHERENCY {0} \
##       PS_LPDMA5_ROUTE_THROUGH_FPD {0} \
##       PS_LPDMA6_COHERENCY {0} \
##       PS_LPDMA6_ROUTE_THROUGH_FPD {0} \
##       PS_LPDMA7_COHERENCY {0} \
##       PS_LPDMA7_ROUTE_THROUGH_FPD {0} \
##       PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} \
##       PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} \
##       PS_LPD_DMA_ENABLE {0} \
##       PS_LPD_INTERCONNECT_LOAD {90} \
##       PS_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO1 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO14 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO15 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO16 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO2 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO25 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO3 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
##       PS_M_AXI_FPD_DATA_WIDTH {32} \
##       PS_M_AXI_GP4_DATA_WIDTH {128} \
##       PS_M_AXI_LPD_DATA_WIDTH {128} \
##       PS_NOC_PS_CCI_DATA_WIDTH {128} \
##       PS_NOC_PS_NCI_DATA_WIDTH {128} \
##       PS_NOC_PS_PCI_DATA_WIDTH {128} \
##       PS_NOC_PS_PMC_DATA_WIDTH {128} \
##       PS_NUM_F2P0_INTR_INPUTS {1} \
##       PS_NUM_F2P1_INTR_INPUTS {1} \
##       PS_NUM_FABRIC_RESETS {1} \
##       PS_OCM_ACTIVE_BLOCKS {1} \
##       PS_PCIE1_PERIPHERAL_ENABLE {0} \
##       PS_PCIE2_PERIPHERAL_ENABLE {0} \
##       PS_PCIE_EP_RESET1_IO {None} \
##       PS_PCIE_EP_RESET2_IO {None} \
##       PS_PCIE_PERIPHERAL_ENABLE {0} \
##       PS_PCIE_RESET {{ENABLE 1}} \
##       PS_PCIE_ROOT_RESET1_IO {None} \
##       PS_PCIE_ROOT_RESET1_IO_DIR {output} \
##       PS_PCIE_ROOT_RESET1_POLARITY {Active Low} \
##       PS_PCIE_ROOT_RESET2_IO {None} \
##       PS_PCIE_ROOT_RESET2_IO_DIR {output} \
##       PS_PCIE_ROOT_RESET2_POLARITY {Active Low} \
##       PS_PL_CONNECTIVITY_MODE {Custom} \
##       PS_PL_DONE {0} \
##       PS_PL_PASS_AXPROT_VALUE {0} \
##       PS_PMCPL_CLK0_BUF {1} \
##       PS_PMCPL_CLK1_BUF {1} \
##       PS_PMCPL_CLK2_BUF {1} \
##       PS_PMCPL_CLK3_BUF {1} \
##       PS_PMCPL_IRO_CLK_BUF {1} \
##       PS_PMU_PERIPHERAL_ENABLE {0} \
##       PS_PS_ENABLE {0} \
##       PS_PS_NOC_CCI_DATA_WIDTH {128} \
##       PS_PS_NOC_NCI_DATA_WIDTH {128} \
##       PS_PS_NOC_PCI_DATA_WIDTH {128} \
##       PS_PS_NOC_PMC_DATA_WIDTH {128} \
##       PS_PS_NOC_RPU_DATA_WIDTH {128} \
##       PS_R5_ACTIVE_BLOCKS {2} \
##       PS_R5_LOAD {90} \
##       PS_RPU_COHERENCY {0} \
##       PS_SLR_TYPE {master} \
##       PS_SMON_PL_PORTS_ENABLE {0} \
##       PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 ..\
## 17}}} \
##       PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} \
##       PS_S_AXI_ACE_DATA_WIDTH {128} \
##       PS_S_AXI_ACP_DATA_WIDTH {128} \
##       PS_S_AXI_FPD_DATA_WIDTH {128} \
##       PS_S_AXI_GP2_DATA_WIDTH {128} \
##       PS_S_AXI_LPD_DATA_WIDTH {128} \
##       PS_TCM_ACTIVE_BLOCKS {2} \
##       PS_TIE_MJTAG_TCK_TO_GND {1} \
##       PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} \
##       PS_TRACE_WIDTH {2Bit} \
##       PS_TRISTATE_INVERTED {1} \
##       PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} \
##       PS_TTC0_PERIPHERAL_ENABLE {1} \
##       PS_TTC0_REF_CTRL_ACT_FREQMHZ {150.000000} \
##       PS_TTC0_REF_CTRL_FREQMHZ {150.000000} \
##       PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} \
##       PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} \
##       PS_TTC1_PERIPHERAL_ENABLE {0} \
##       PS_TTC1_REF_CTRL_ACT_FREQMHZ {50} \
##       PS_TTC1_REF_CTRL_FREQMHZ {50} \
##       PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} \
##       PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} \
##       PS_TTC2_PERIPHERAL_ENABLE {0} \
##       PS_TTC2_REF_CTRL_ACT_FREQMHZ {50} \
##       PS_TTC2_REF_CTRL_FREQMHZ {50} \
##       PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} \
##       PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} \
##       PS_TTC3_PERIPHERAL_ENABLE {0} \
##       PS_TTC3_REF_CTRL_ACT_FREQMHZ {50} \
##       PS_TTC3_REF_CTRL_FREQMHZ {50} \
##       PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} \
##       PS_TTC_APB_CLK_TTC0_SEL {APB} \
##       PS_TTC_APB_CLK_TTC1_SEL {APB} \
##       PS_TTC_APB_CLK_TTC2_SEL {APB} \
##       PS_TTC_APB_CLK_TTC3_SEL {APB} \
##       PS_UART0_BAUD_RATE {115200} \
##       PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
##       PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
##       PS_UART1_BAUD_RATE {115200} \
##       PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} \
##       PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} \
##       PS_UNITS_MODE {Custom} \
##       PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
##       PS_USB_COHERENCY {0} \
##       PS_USB_ROUTE_THROUGH_FPD {0} \
##       PS_USE_ACE_LITE {0} \
##       PS_USE_APU_EVENT_BUS {0} \
##       PS_USE_APU_INTERRUPT {0} \
##       PS_USE_AXI4_EXT_USER_BITS {0} \
##       PS_USE_BSCAN_USER1 {0} \
##       PS_USE_BSCAN_USER2 {0} \
##       PS_USE_BSCAN_USER3 {0} \
##       PS_USE_BSCAN_USER4 {0} \
##       PS_USE_CAPTURE {0} \
##       PS_USE_CLK {0} \
##       PS_USE_DEBUG_TEST {0} \
##       PS_USE_DIFF_RW_CLK_S_AXI_FPD {0} \
##       PS_USE_DIFF_RW_CLK_S_AXI_GP2 {0} \
##       PS_USE_DIFF_RW_CLK_S_AXI_LPD {0} \
##       PS_USE_ENET0_PTP {0} \
##       PS_USE_ENET1_PTP {0} \
##       PS_USE_FIFO_ENET0 {0} \
##       PS_USE_FIFO_ENET1 {0} \
##       PS_USE_FIXED_IO {0} \
##       PS_USE_FPD_AXI_NOC0 {1} \
##       PS_USE_FPD_AXI_NOC1 {1} \
##       PS_USE_FPD_CCI_NOC {1} \
##       PS_USE_FPD_CCI_NOC0 {0} \
##       PS_USE_FPD_CCI_NOC1 {0} \
##       PS_USE_FPD_CCI_NOC2 {0} \
##       PS_USE_FPD_CCI_NOC3 {0} \
##       PS_USE_FTM_GPI {0} \
##       PS_USE_FTM_GPO {0} \
##       PS_USE_HSDP_PL {0} \
##       PS_USE_MJTAG_TCK_TIE_OFF {0} \
##       PS_USE_M_AXI_FPD {1} \
##       PS_USE_M_AXI_LPD {0} \
##       PS_USE_NOC_FPD_AXI0 {0} \
##       PS_USE_NOC_FPD_AXI1 {0} \
##       PS_USE_NOC_FPD_CCI0 {0} \
##       PS_USE_NOC_FPD_CCI1 {0} \
##       PS_USE_NOC_LPD_AXI0 {1} \
##       PS_USE_NOC_PS_PCI_0 {0} \
##       PS_USE_NOC_PS_PMC_0 {0} \
##       PS_USE_NPI_CLK {0} \
##       PS_USE_NPI_RST {0} \
##       PS_USE_PL_FPD_AUX_REF_CLK {0} \
##       PS_USE_PL_LPD_AUX_REF_CLK {0} \
##       PS_USE_PMC {0} \
##       PS_USE_PMCPL_CLK0 {1} \
##       PS_USE_PMCPL_CLK1 {0} \
##       PS_USE_PMCPL_CLK2 {0} \
##       PS_USE_PMCPL_CLK3 {0} \
##       PS_USE_PMCPL_IRO_CLK {0} \
##       PS_USE_PSPL_IRQ_FPD {0} \
##       PS_USE_PSPL_IRQ_LPD {0} \
##       PS_USE_PSPL_IRQ_PMC {0} \
##       PS_USE_PS_NOC_PCI_0 {0} \
##       PS_USE_PS_NOC_PCI_1 {0} \
##       PS_USE_PS_NOC_PMC_0 {0} \
##       PS_USE_PS_NOC_PMC_1 {0} \
##       PS_USE_RPU_EVENT {0} \
##       PS_USE_RPU_INTERRUPT {0} \
##       PS_USE_RTC {0} \
##       PS_USE_SMMU {0} \
##       PS_USE_STARTUP {0} \
##       PS_USE_STM {0} \
##       PS_USE_S_ACP_FPD {0} \
##       PS_USE_S_AXI_ACE {0} \
##       PS_USE_S_AXI_FPD {0} \
##       PS_USE_S_AXI_GP2 {0} \
##       PS_USE_S_AXI_LPD {0} \
##       PS_USE_TRACE_ATB {0} \
##       PS_WDT0_REF_CTRL_ACT_FREQMHZ {100} \
##       PS_WDT0_REF_CTRL_FREQMHZ {100} \
##       PS_WDT0_REF_CTRL_SEL {NONE} \
##       PS_WDT1_REF_CTRL_ACT_FREQMHZ {100} \
##       PS_WDT1_REF_CTRL_FREQMHZ {100} \
##       PS_WDT1_REF_CTRL_SEL {NONE} \
##       PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
##       PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} \
##       PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} \
##       PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} \
##       SEM_ERROR_HANDLE_OPTIONS {Detect & Correct} \
##       SEM_EVENT_LOG_OPTIONS {Log & Notify} \
##       SEM_MEM_BUILT_IN_SELF_TEST {0} \
##       SEM_MEM_ENABLE_ALL_TEST_FEATURE {0} \
##       SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} \
##       SEM_MEM_GOLDEN_ECC {0} \
##       SEM_MEM_GOLDEN_ECC_SW {0} \
##       SEM_MEM_SCAN {0} \
##       SEM_NPI_BUILT_IN_SELF_TEST {0} \
##       SEM_NPI_ENABLE_ALL_TEST_FEATURE {0} \
##       SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} \
##       SEM_NPI_GOLDEN_CHECKSUM_SW {0} \
##       SEM_NPI_SCAN {0} \
##       SEM_TIME_INTERVAL_BETWEEN_SCANS {80} \
##       SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
##       SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
##       SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
##       SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
##       SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
##       SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
##       SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
##       SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
##       SLR1_PMC_HSM0_CLK_ENABLE {1} \
##       SLR1_PMC_HSM0_CLK_OUT_ENABLE {0} \
##       SLR1_PMC_HSM1_CLK_ENABLE {1} \
##       SLR1_PMC_HSM1_CLK_OUT_ENABLE {0} \
##       SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
##       SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
##       SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
##       SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
##       SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
##       SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
##       SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
##       SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
##       SLR2_PMC_HSM0_CLK_ENABLE {1} \
##       SLR2_PMC_HSM0_CLK_OUT_ENABLE {0} \
##       SLR2_PMC_HSM1_CLK_ENABLE {1} \
##       SLR2_PMC_HSM1_CLK_OUT_ENABLE {0} \
##       SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
##       SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
##       SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
##       SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
##       SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
##       SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
##       SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
##       SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
##       SLR3_PMC_HSM0_CLK_ENABLE {1} \
##       SLR3_PMC_HSM0_CLK_OUT_ENABLE {0} \
##       SLR3_PMC_HSM1_CLK_ENABLE {1} \
##       SLR3_PMC_HSM1_CLK_OUT_ENABLE {0} \
##       SMON_ALARMS {Set_Alarms_On} \
##       SMON_ENABLE_INT_VOLTAGE_MONITORING {0} \
##       SMON_ENABLE_TEMP_AVERAGING {0} \
##       SMON_HI_PERF_MODE {1} \
##       SMON_INTERFACE_TO_USE {None} \
##       SMON_INT_MEASUREMENT_ALARM_ENABLE {0} \
##       SMON_INT_MEASUREMENT_AVG_ENABLE {0} \
##       SMON_INT_MEASUREMENT_ENABLE {0} \
##       SMON_INT_MEASUREMENT_MODE {0} \
##       SMON_INT_MEASUREMENT_TH_HIGH {0} \
##       SMON_INT_MEASUREMENT_TH_LOW {0} \
##       SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} \
##       SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} \
##       SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} \
##       SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} \
##       SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} \
##       SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} \
##       SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} \
##       SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
##       SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
##       SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} \
##       SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} \
##       SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} \
##       SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} \
##       SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} \
##       SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} \
##       SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} \
##       SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} \
##       SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} \
##       SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
##       SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
##       SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
##       SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
##       SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
##       SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
##       SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} \
##       SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} \
##       SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} \
##       SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} \
##       SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} \
##       SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} \
##       SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} \
##       SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} \
##       SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} \
##       SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} \
##       SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} \
##       SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} \
##       SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} \
##       SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} \
##       SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} \
##       SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} \
##       SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} \
##       SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} \
##       SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} \
##       SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} \
##       SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} \
##       SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} \
##       SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} \
##       SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} \
##       SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} \
##       SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} \
##       SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} \
##       SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} \
##       SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} \
##       SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} \
##       SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} \
##       SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} \
##       SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} \
##       SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} \
##       SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} \
##       SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} \
##       SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} \
##       SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} \
##       SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} \
##       SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} \
##       SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} \
##       SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} \
##       SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} \
##       SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} \
##       SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} \
##       SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} \
##       SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} \
##       SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {1 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} \
##       SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_711} {SUPPLY_NUM 0}} \
##       SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_PKG_306} {SUPPLY_NUM 0}} \
##       SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_PKG_406} {SUPPLY_NUM 0}} \
##       SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_BATT} {SUPPLY_NUM 0}} \
##       SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_700} {SUPPLY_NUM 0}} \
##       SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_701} {SUPPLY_NUM 0}} \
##       SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_702} {SUPPLY_NUM 0}} \
##       SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_703} {SUPPLY_NUM 0}} \
##       SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} \
##       SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_704} {SUPPLY_NUM 0}} \
##       SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_705} {SUPPLY_NUM 0}} \
##       SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_706} {SUPPLY_NUM 0}} \
##       SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_707} {SUPPLY_NUM 0}} \
##       SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_708} {SUPPLY_NUM 0}} \
##       SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_709} {SUPPLY_NUM 0}} \
##       SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_710} {SUPPLY_NUM 0}} \
##       SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_711} {SUPPLY_NUM 0}} \
##       SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_PKG_306} {SUPPLY_NUM 0}} \
##       SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_PKG_406} {SUPPLY_NUM 0}} \
##       SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} \
##       SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PMC} {SUPPLY_NUM 0}} \
##       SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PSFP} {SUPPLY_NUM 0}} \
##       SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PSLP} {SUPPLY_NUM 0}} \
##       SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_RAM} {SUPPLY_NUM 0}} \
##       SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_SOC} {SUPPLY_NUM 0}} \
##       SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VP_VN} {SUPPLY_NUM 0}} \
##       SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} \
##       SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
##       SMON_MEASUREMENT_COUNT {62} \
##       SMON_MEASUREMENT_LIST {BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT}\
## \
##       SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} \
##       SMON_PMBUS_ADDRESS {0x0} \
##       SMON_PMBUS_UNRESTRICTED {0} \
##       SMON_REFERENCE_SOURCE {Internal} \
##       SMON_TEMP_AVERAGING_SAMPLES {0} \
##       SMON_TEMP_THRESHOLD {0} \
##       SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} \
##       SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} \
##       SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} \
##       SMON_VAUX_IO_BANK {MIO_BANK0} \
##       SMON_VOLTAGE_AVERAGING_SAMPLES {None} \
##       SPP_PSPMC_FROM_CORE_WIDTH {12000} \
##       SPP_PSPMC_TO_CORE_WIDTH {12000} \
##       SUBPRESET1 {Custom} \
##       USE_UART0_IN_DEVICE_BOOT {0} \
##       preset {None} \
##     } \
##     CONFIG.PS_PMC_CONFIG_APPLIED {1} \
##   ] $cips_0
## 
## 
##   # Create instance: smartconnect_0, and set properties
##   set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
##   set_property -dict [list \
##     CONFIG.NUM_MI {4} \
##     CONFIG.NUM_SI {1} \
##   ] $smartconnect_0
## 
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: axi_dma_0, and set properties
##   set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
##   set_property -dict [list \
##     CONFIG.c_include_mm2s_dre {1} \
##     CONFIG.c_include_s2mm_dre {1} \
##     CONFIG.c_sg_length_width {16} \
##     CONFIG.c_sg_use_stsapp_length {1} \
##   ] $axi_dma_0
## 
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
## 
##   # Create instance: util_vector_logic_0, and set properties
##   set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
##   set_property -dict [list \
##     CONFIG.C_OPERATION {not} \
##     CONFIG.C_SIZE {1} \
##   ] $util_vector_logic_0
## 
## 
##   # Create instance: clk_wiz, and set properties
##   set clk_wiz [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wizard:1.0 clk_wiz ]
##   set_property -dict [list \
##     CONFIG.CLKOUT_REQUESTED_OUT_FREQUENCY {50} \
##     CONFIG.USE_LOCKED {true} \
##     CONFIG.USE_RESET {true} \
##   ] $clk_wiz
## 
## 
##   # Create instance: util_vector_logic_1, and set properties
##   set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1 ]
##   set_property -dict [list \
##     CONFIG.C_OPERATION {not} \
##     CONFIG.C_SIZE {1} \
##   ] $util_vector_logic_1
## 
## 
##   # Create instance: rxcommaalignen_out_s_0, and set properties
##   set block_name rxcommaalignen_out_shifter
##   set block_cell_name rxcommaalignen_out_s_0
##   if { [catch {set rxcommaalignen_out_s_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    } elseif { $rxcommaalignen_out_s_0 eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    }
##   
##   # Create instance: axis_ila_0, and set properties
##   set axis_ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_ila:1.2 axis_ila_0 ]
##   set_property -dict [list \
##     CONFIG.C_MON_TYPE {Net_Probes} \
##     CONFIG.C_PROBE0_TYPE {0} \
##     CONFIG.C_PROBE0_WIDTH {16} \
##   ] $axis_ila_0
## 
## 
##   # Create instance: axi_noc_0, and set properties
##   set axi_noc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.0 axi_noc_0 ]
##   set_property -dict [list \
##     CONFIG.CH0_LPDDR4_0_BOARD_INTERFACE {ch0_lpddr4_c0} \
##     CONFIG.CH0_LPDDR4_1_BOARD_INTERFACE {ch0_lpddr4_c1} \
##     CONFIG.CH1_LPDDR4_0_BOARD_INTERFACE {ch1_lpddr4_c0} \
##     CONFIG.CH1_LPDDR4_1_BOARD_INTERFACE {ch1_lpddr4_c1} \
##     CONFIG.MC_TRRD {10000} \
##     CONFIG.NUM_CLKS {9} \
##     CONFIG.NUM_MCP {3} \
##     CONFIG.NUM_MI {0} \
##     CONFIG.NUM_SI {11} \
##     CONFIG.sys_clk0_BOARD_INTERFACE {lpddr4_sma_clk1} \
##     CONFIG.sys_clk1_BOARD_INTERFACE {lpddr4_sma_clk2} \
##   ] $axi_noc_0
## 
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {ps_pmc} \
##  ] [get_bd_intf_pins /axi_noc_0/S00_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.W_TRAFFIC_CLASS {BEST_EFFORT} \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S01_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S02_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S03_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S04_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {ps_nci} \
##  ] [get_bd_intf_pins /axi_noc_0/S05_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {ps_nci} \
##  ] [get_bd_intf_pins /axi_noc_0/S06_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {ps_rpu} \
##  ] [get_bd_intf_pins /axi_noc_0/S07_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_2 {read_bw {3200} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {pl} \
##  ] [get_bd_intf_pins /axi_noc_0/S08_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {3200} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {pl} \
##  ] [get_bd_intf_pins /axi_noc_0/S09_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.NOC_PARAMS {} \
##    CONFIG.CATEGORY {pl} \
##  ] [get_bd_intf_pins /axi_noc_0/S10_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S00_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk0]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S01_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk1]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S02_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk2]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S03_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk3]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S04_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk4]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S05_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk5]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S06_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk6]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S07_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk7]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S08_AXI:S09_AXI:S10_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk8]
## 
##   # Create instance: axis_ila_1, and set properties
##   set axis_ila_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_ila:1.2 axis_ila_1 ]
##   set_property -dict [list \
##     CONFIG.C_MON_TYPE {Net_Probes} \
##     CONFIG.C_NUM_OF_PROBES {8} \
##     CONFIG.C_PROBE0_TYPE {0} \
##     CONFIG.C_PROBE0_WIDTH {1} \
##     CONFIG.C_PROBE1_TYPE {0} \
##     CONFIG.C_PROBE1_WIDTH {1} \
##     CONFIG.C_PROBE2_TYPE {0} \
##     CONFIG.C_PROBE2_WIDTH {1} \
##     CONFIG.C_PROBE3_TYPE {0} \
##     CONFIG.C_PROBE3_WIDTH {1} \
##     CONFIG.C_PROBE4_TYPE {0} \
##     CONFIG.C_PROBE4_WIDTH {1} \
##     CONFIG.C_PROBE5_TYPE {0} \
##     CONFIG.C_PROBE5_WIDTH {1} \
##     CONFIG.C_PROBE6_TYPE {0} \
##     CONFIG.C_PROBE6_WIDTH {1} \
##     CONFIG.C_PROBE7_TYPE {0} \
##     CONFIG.C_PROBE7_WIDTH {1} \
##   ] $axis_ila_1
## 
## 
##   # Create instance: pma_reset_handler_0, and set properties
##   set block_name pma_reset_handler
##   set block_cell_name pma_reset_handler_0
##   if { [catch {set pma_reset_handler_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    } elseif { $pma_reset_handler_0 eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    }
##   
##   # Create interface connections
##   connect_bd_intf_net -intf_net CLK_IN_D_0_1 [get_bd_intf_ports CLK_IN_D_0] [get_bd_intf_pins axi_ethernet_t_gt_wrapper/CLK_IN_D_0]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_CNTRL [get_bd_intf_pins axi_dma_0/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_t/s_axis_txc]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_t/s_axis_txd]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_noc_0/S08_AXI]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_noc_0/S09_AXI]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_SG [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins axi_noc_0/S10_AXI]
##   connect_bd_intf_net -intf_net axi_ethernet_t_gt_rx_interface [get_bd_intf_pins axi_ethernet_t/gt_rx_interface] [get_bd_intf_pins axi_ethernet_t_gt_wrapper/RX0_GT_IP_Interface]
##   connect_bd_intf_net -intf_net axi_ethernet_t_gt_tx_interface [get_bd_intf_pins axi_ethernet_t/gt_tx_interface] [get_bd_intf_pins axi_ethernet_t_gt_wrapper/TX0_GT_IP_Interface]
##   connect_bd_intf_net -intf_net axi_ethernet_t_m_axis_rxd [get_bd_intf_pins axi_ethernet_t/m_axis_rxd] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
##   connect_bd_intf_net -intf_net axi_ethernet_t_m_axis_rxs [get_bd_intf_pins axi_dma_0/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_t/m_axis_rxs]
##   connect_bd_intf_net -intf_net axi_noc_0_CH0_LPDDR4_0 [get_bd_intf_ports CH0_LPDDR4_0_0] [get_bd_intf_pins axi_noc_0/CH0_LPDDR4_0]
##   connect_bd_intf_net -intf_net axi_noc_0_CH0_LPDDR4_1 [get_bd_intf_ports CH0_LPDDR4_1_0] [get_bd_intf_pins axi_noc_0/CH0_LPDDR4_1]
##   connect_bd_intf_net -intf_net axi_noc_0_CH1_LPDDR4_0 [get_bd_intf_ports CH1_LPDDR4_0_0] [get_bd_intf_pins axi_noc_0/CH1_LPDDR4_0]
##   connect_bd_intf_net -intf_net axi_noc_0_CH1_LPDDR4_1 [get_bd_intf_ports CH1_LPDDR4_1_0] [get_bd_intf_pins axi_noc_0/CH1_LPDDR4_1]
##   connect_bd_intf_net -intf_net cips_0_FPD_AXI_NOC_0 [get_bd_intf_pins cips_0/FPD_AXI_NOC_0] [get_bd_intf_pins axi_noc_0/S05_AXI]
##   connect_bd_intf_net -intf_net cips_0_FPD_AXI_NOC_1 [get_bd_intf_pins cips_0/FPD_AXI_NOC_1] [get_bd_intf_pins axi_noc_0/S06_AXI]
##   connect_bd_intf_net -intf_net cips_0_FPD_CCI_NOC_0 [get_bd_intf_pins cips_0/FPD_CCI_NOC_0] [get_bd_intf_pins axi_noc_0/S01_AXI]
##   connect_bd_intf_net -intf_net cips_0_FPD_CCI_NOC_1 [get_bd_intf_pins cips_0/FPD_CCI_NOC_1] [get_bd_intf_pins axi_noc_0/S02_AXI]
##   connect_bd_intf_net -intf_net cips_0_FPD_CCI_NOC_2 [get_bd_intf_pins cips_0/FPD_CCI_NOC_2] [get_bd_intf_pins axi_noc_0/S03_AXI]
##   connect_bd_intf_net -intf_net cips_0_FPD_CCI_NOC_3 [get_bd_intf_pins axi_noc_0/S04_AXI] [get_bd_intf_pins cips_0/FPD_CCI_NOC_3]
##   connect_bd_intf_net -intf_net cips_0_LPD_AXI_NOC_0 [get_bd_intf_pins axi_noc_0/S07_AXI] [get_bd_intf_pins cips_0/LPD_AXI_NOC_0]
##   connect_bd_intf_net -intf_net cips_0_M_AXI_FPD [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins cips_0/M_AXI_FPD]
##   connect_bd_intf_net -intf_net cips_0_PMC_NOC_AXI_0 [get_bd_intf_pins axi_noc_0/S00_AXI] [get_bd_intf_pins cips_0/PMC_NOC_AXI_0]
##   connect_bd_intf_net -intf_net lpddr4_sma_clk1 [get_bd_intf_ports lpddr4_sma_clk1] [get_bd_intf_pins axi_noc_0/sys_clk0]
##   connect_bd_intf_net -intf_net lpddr4_sma_clk2_1 [get_bd_intf_ports lpddr4_sma_clk2] [get_bd_intf_pins axi_noc_0/sys_clk1]
##   connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
##   connect_bd_intf_net -intf_net smartconnect_0_M01_AXI [get_bd_intf_pins smartconnect_0/M01_AXI] [get_bd_intf_pins axi_ethernet_t/s_axi]
##   connect_bd_intf_net -intf_net smartconnect_0_M02_AXI [get_bd_intf_pins smartconnect_0/M02_AXI] [get_bd_intf_pins axi_ethernet_t_gt_wrapper/AXI4_LITE]
## 
##   # Create port connections
##   connect_bd_net -net axi_dma_0_mm2s_cntrl_reset_out_n [get_bd_pins axi_dma_0/mm2s_cntrl_reset_out_n] [get_bd_pins axi_ethernet_t/axi_txc_arstn]
##   connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins cips_0/pl_ps_irq0]
##   connect_bd_net -net axi_dma_0_mm2s_prmry_reset_out_n [get_bd_pins axi_dma_0/mm2s_prmry_reset_out_n] [get_bd_pins axi_ethernet_t/axi_txd_arstn]
##   connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins cips_0/pl_ps_irq1]
##   connect_bd_net -net axi_dma_0_s2mm_prmry_reset_out_n [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n] [get_bd_pins axi_ethernet_t/axi_rxd_arstn]
##   connect_bd_net -net axi_dma_0_s2mm_sts_reset_out_n [get_bd_pins axi_dma_0/s2mm_sts_reset_out_n] [get_bd_pins axi_ethernet_t/axi_rxs_arstn]
##   connect_bd_net -net axi_ethernet_t_gt_wrapper_ch0_rxprogdivresetdone_ext [get_bd_pins axi_ethernet_t_gt_wrapper/ch0_rxprogdivresetdone_ext] [get_bd_pins axis_ila_1/probe0] [get_bd_pins axi_ethernet_t/gtwiz_reset_rx_done_in]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets axi_ethernet_t_gt_wrapper_ch0_rxprogdivresetdone_ext]
##   connect_bd_net -net axi_ethernet_t_gt_wrapper_rx_resetdone_out [get_bd_pins axi_ethernet_t_gt_wrapper/rx_resetdone_out] [get_bd_pins pma_reset_handler_0/reset_done]
##   connect_bd_net -net axi_ethernet_t_gt_wrapper_rxuserclk [get_bd_pins axi_ethernet_t_gt_wrapper/rxuserclk] [get_bd_pins axis_ila_1/probe1] [get_bd_pins axi_ethernet_t/rxuserclk]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets axi_ethernet_t_gt_wrapper_rxuserclk]
##   connect_bd_net -net axi_ethernet_t_gt_wrapper_userclk2 [get_bd_pins axi_ethernet_t_gt_wrapper/userclk2] [get_bd_pins axis_ila_1/probe2] [get_bd_pins axi_ethernet_t/userclk2]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets axi_ethernet_t_gt_wrapper_userclk2]
##   connect_bd_net -net axi_ethernet_t_gt_wrapper_usrclk [get_bd_pins axi_ethernet_t_gt_wrapper/usrclk] [get_bd_pins axis_ila_1/probe3] [get_bd_pins axi_ethernet_t/userclk]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets axi_ethernet_t_gt_wrapper_usrclk]
##   connect_bd_net -net axi_ethernet_t_gt_wrapper_usrclk1 [get_bd_pins axi_ethernet_t_gt_wrapper/usrclk1] [get_bd_pins axis_ila_1/probe4] [get_bd_pins axi_ethernet_t/rxuserclk2]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets axi_ethernet_t_gt_wrapper_usrclk1]
##   connect_bd_net -net axi_ethernet_t_interrupt [get_bd_pins axi_ethernet_t/interrupt] [get_bd_pins cips_0/pl_ps_irq2]
##   connect_bd_net -net axi_ethernet_t_rxmcommaalignen_out [get_bd_pins axi_ethernet_t/rxmcommaalignen_out] [get_bd_pins rxcommaalignen_out_s_0/rxcommaalignen_in]
##   connect_bd_net -net cips_0_fpd_axi_noc_axi0_clk [get_bd_pins cips_0/fpd_axi_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk5]
##   connect_bd_net -net cips_0_fpd_axi_noc_axi1_clk [get_bd_pins cips_0/fpd_axi_noc_axi1_clk] [get_bd_pins axi_noc_0/aclk6]
##   connect_bd_net -net cips_0_fpd_cci_noc_axi0_clk [get_bd_pins cips_0/fpd_cci_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk1]
##   connect_bd_net -net cips_0_fpd_cci_noc_axi1_clk [get_bd_pins cips_0/fpd_cci_noc_axi1_clk] [get_bd_pins axi_noc_0/aclk2]
##   connect_bd_net -net cips_0_fpd_cci_noc_axi2_clk [get_bd_pins cips_0/fpd_cci_noc_axi2_clk] [get_bd_pins axi_noc_0/aclk3]
##   connect_bd_net -net cips_0_fpd_cci_noc_axi3_clk [get_bd_pins cips_0/fpd_cci_noc_axi3_clk] [get_bd_pins axi_noc_0/aclk4]
##   connect_bd_net -net cips_0_lpd_axi_noc_clk [get_bd_pins cips_0/lpd_axi_noc_clk] [get_bd_pins axi_noc_0/aclk7]
##   connect_bd_net -net cips_0_pl0_ref_clk [get_bd_pins cips_0/pl0_ref_clk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins cips_0/m_axi_fpd_aclk] [get_bd_pins smartconnect_0/aclk] [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins clk_wiz/clk_in1] [get_bd_pins axi_noc_0/aclk8] [get_bd_pins axi_ethernet_t_gt_wrapper/apb3clk_0] [get_bd_pins axis_ila_1/clk] [get_bd_pins axi_ethernet_t/s_axi_lite_clk] [get_bd_pins axi_ethernet_t/axis_clk] [get_bd_pins pma_reset_handler_0/clk]
##   connect_bd_net -net cips_0_pl0_resetn [get_bd_pins cips_0/pl0_resetn] [get_bd_pins proc_sys_reset_0/ext_reset_in]
##   connect_bd_net -net cips_0_pmc_axi_noc_axi0_clk [get_bd_pins cips_0/pmc_axi_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk0]
##   connect_bd_net -net clk_wiz_clk_out1 [get_bd_pins clk_wiz/clk_out1] [get_bd_pins axis_ila_0/clk] [get_bd_pins axi_ethernet_t/ref_clk]
##   connect_bd_net -net gt_quad_base_0_ch0_txprogdivresetdone [get_bd_pins axi_ethernet_t_gt_wrapper/ch0_txprogdivresetdone_0] [get_bd_pins axis_ila_1/probe5] [get_bd_pins axi_ethernet_t/gtwiz_reset_tx_done_in]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets gt_quad_base_0_ch0_txprogdivresetdone]
##   connect_bd_net -net gt_quad_base_0_gtpowergood [get_bd_pins axi_ethernet_t_gt_wrapper/gtpowergood] [get_bd_pins axis_ila_1/probe6] [get_bd_pins axi_ethernet_t/gtpowergood_in]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets gt_quad_base_0_gtpowergood]
##   connect_bd_net -net gt_quad_base_0_hsclk0_lcplllock [get_bd_pins axi_ethernet_t_gt_wrapper/hsclk0_lcplllock] [get_bd_pins axi_ethernet_t/cplllock_in]
##   connect_bd_net -net gt_quad_base_0_txn [get_bd_pins axi_ethernet_t_gt_wrapper/gt_txn_out_0] [get_bd_ports gt_txn_out_0]
##   connect_bd_net -net gt_quad_base_0_txp [get_bd_pins axi_ethernet_t_gt_wrapper/gt_txp_out_0] [get_bd_ports gt_txp_out_0]
##   connect_bd_net -net gt_rxn_in_0_1 [get_bd_ports gt_rxn_in_0] [get_bd_pins axi_ethernet_t_gt_wrapper/gt_rxn_in_0]
##   connect_bd_net -net gt_rxp_in_0_1 [get_bd_ports gt_rxp_in_0] [get_bd_pins axi_ethernet_t_gt_wrapper/gt_rxp_in_0]
##   connect_bd_net -net gtrefclk_n_0_1 [get_bd_ports gtrefclk_n_0] [get_bd_pins axi_ethernet_t_gt_wrapper/gtrefclk_n_0]
##   connect_bd_net -net gtrefclk_p_0_1 [get_bd_ports gtrefclk_p_0] [get_bd_pins axi_ethernet_t_gt_wrapper/gtrefclk_p_0]
##   connect_bd_net -net pma_reset_0_1 [get_bd_pins util_vector_logic_0/Res] [get_bd_pins axi_ethernet_t_gt_wrapper/pma_reset] [get_bd_pins axis_ila_1/probe7] [get_bd_pins axi_ethernet_t/pma_reset] [get_bd_pins pma_reset_handler_0/rst]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets pma_reset_0_1]
##   connect_bd_net -net pma_reset_handler_0_pma_reset [get_bd_pins pma_reset_handler_0/pma_reset] [get_bd_pins axi_ethernet_t_gt_wrapper/reset_rx_datapath_in]
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins smartconnect_0/aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins util_vector_logic_1/Op1] [get_bd_pins axi_ethernet_t_gt_wrapper/apb3presetn] [get_bd_pins axi_ethernet_t/s_axi_lite_resetn]
##   connect_bd_net -net rxcommaalignen_out_s_0_gpi_out [get_bd_pins rxcommaalignen_out_s_0/gpi_out] [get_bd_pins axi_ethernet_t_gt_wrapper/gpi_0]
##   connect_bd_net -net status_vector [get_bd_pins axi_ethernet_t/status_vector] [get_bd_pins axis_ila_0/probe0] [get_bd_pins pma_reset_handler_0/status_vector]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_nets status_vector]
##   connect_bd_net -net util_vector_logic_1_Res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins clk_wiz/reset]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_ethernet_t/signal_detect] [get_bd_pins axi_ethernet_t/mmcm_locked]
## 
##   # Create address segments
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces cips_0/FPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S05_AXI/C0_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces cips_0/FPD_AXI_NOC_1] [get_bd_addr_segs axi_noc_0/S06_AXI/C0_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_noc_0/S01_AXI/C0_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_noc_0/S02_AXI/C0_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_noc_0/S03_AXI/C0_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_noc_0/S04_AXI/C0_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S07_AXI/C0_DDR_LOW0x2] -force
##   assign_bd_address -offset 0xA4050000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cips_0/M_AXI_FPD] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
##   assign_bd_address -offset 0xA4000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces cips_0/M_AXI_FPD] [get_bd_addr_segs axi_ethernet_t/s_axi/Reg0] -force
##   assign_bd_address -offset 0xA4040000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cips_0/M_AXI_FPD] [get_bd_addr_segs axi_ethernet_t_gt_wrapper/gt_quad_base_0/APB3_INTF/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_noc_0/S00_AXI/C0_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs axi_noc_0/S08_AXI/C2_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs axi_noc_0/S09_AXI/C2_DDR_LOW0x2] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_SG] [get_bd_addr_segs axi_noc_0/S10_AXI/C2_DDR_LOW0x2] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
##   report_ip_status  
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
WARNING: [BD 41-2721] Requested assignment from slave segment '/mac/s_axi/Reg' to address space '/eth_buf/S_AXI_2TEMAC' was auto-corrected from <0x0000_0000 [ 128K ]> to <0x0000_0000 [ 4K ]>.
create_bd_cell: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 8937.020 ; gain = 773.848 ; free physical = 60952 ; free virtual = 295777
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_34e1_pcs_pma_0: Standard : 1000BASEX
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
WARNING: [BD 41-2721] Requested assignment from slave segment '/mac/s_axi/Reg' to address space '/eth_buf/S_AXI_2TEMAC' was auto-corrected from <0x0000_0000 [ 128K ]> to <0x0000_0000 [ 4K ]>.
create_bd_cell: Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 9150.863 ; gain = 34.000 ; free physical = 60288 ; free virtual = 295731
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_quad_base_0/gpi> is being overridden by the user with net <gpi_0_1>. This pin will not be connected as a part of interface connection <GT_DEBUG>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_bridge_ip_0/ch0_rxprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_rxprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_RX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_bridge_ip_0/ch0_txprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_txprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_TX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_quad_base_0/txn> is being overridden by the user with net <gt_quad_base_0_txn>. This pin will not be connected as a part of interface connection <GT_Serial>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_quad_base_0/txp> is being overridden by the user with net <gt_quad_base_0_txp>. This pin will not be connected as a part of interface connection <GT_Serial>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_quad_base_0/rxn> is being overridden by the user with net <gt_rxn_in_0_1>. This pin will not be connected as a part of interface connection <GT_Serial>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_quad_base_0/rxp> is being overridden by the user with net <gt_rxp_in_0_1>. This pin will not be connected as a part of interface connection <GT_Serial>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/util_ds_buf_0/IBUF_DS_N> is being overridden by the user with net <gtrefclk_n_0_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/util_ds_buf_0/IBUF_DS_P> is being overridden by the user with net <gtrefclk_p_0_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 9306.207 ; gain = 155.344 ; free physical = 59698 ; free virtual = 295245
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_EXTERNAL_TAMPER_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_EXTERNAL_TAMPER_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_EXTERNAL_TAMPER_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ENABLE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ENABLE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ENABLE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_RESPONSE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_RESPONSE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_RESPONSE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ENABLE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ENABLE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ENABLE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_RESPONSE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_RESPONSE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_RESPONSE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ENABLE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ENABLE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ENABLE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_RESPONSE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_RESPONSE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_RESPONSE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_NOC_PMC_AXI1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_NOC_PMC_AXI2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_NOC_PMC_AXI3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_PMC_NOC_AXI1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_PMC_NOC_AXI2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_PMC_NOC_AXI3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_HSM0_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_HSM0_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_HSM1_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_HSM1_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_HSM0_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_HSM0_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_HSM1_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_HSM1_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_HSM0_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_HSM0_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_HSM1_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_HSM1_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SMON_ENABLE_INT_VOLTAGE_MONITORING' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SMON_INT_MEASUREMENT_ENABLE' as is not configurable on IP 'pspmc_0'.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_ethernet_buffer:2.0'. The one found in IP location '/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_buffer_v2_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_ethernet:7.2'. The one found in IP location '/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_v7_2' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-5107] Inferred bus interface 'pma_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_done' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_ethernet_buffer:2.0'. The one found in IP location '/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_buffer_v2_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_ethernet:7.2'. The one found in IP location '/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_v7_2' will take precedence over the same IP in the Xilinx installed IP.
Slave segment '/axi_noc_0/S05_AXI/C0_DDR_LOW0x2' is being assigned into address space '/cips_0/FPD_AXI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S06_AXI/C0_DDR_LOW0x2' is being assigned into address space '/cips_0/FPD_AXI_NOC_1' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S01_AXI/C0_DDR_LOW0x2' is being assigned into address space '/cips_0/FPD_CCI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S02_AXI/C0_DDR_LOW0x2' is being assigned into address space '/cips_0/FPD_CCI_NOC_1' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S03_AXI/C0_DDR_LOW0x2' is being assigned into address space '/cips_0/FPD_CCI_NOC_2' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S04_AXI/C0_DDR_LOW0x2' is being assigned into address space '/cips_0/FPD_CCI_NOC_3' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW0x2' is being assigned into address space '/cips_0/LPD_AXI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA405_0000 [ 64K ]>.
Slave segment '/axi_ethernet_t/s_axi/Reg0' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA400_0000 [ 256K ]>.
Slave segment '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/APB3_INTF/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA404_0000 [ 64K ]>.
Slave segment '/axi_noc_0/S00_AXI/C0_DDR_LOW0x2' is being assigned into address space '/cips_0/PMC_NOC_AXI_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C2_DDR_LOW0x2' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S09_AXI/C2_DDR_LOW0x2' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S10_AXI/C2_DDR_LOW0x2' is being assigned into address space '/axi_dma_0/Data_SG' at <0x0000_0000 [ 2G ]>.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar 14 10:17:03 2025
| Host         : xsjapps57 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_ip_status
---------------------------------------------------------------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 39 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| Instance Name                          | Status     | Recommendation      | Change    | IP Name            | IP      | New Version    | New        | Original Part        |
|                                        |            |                     | Log       |                    | Version |                | License    |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_axi_apb_bridge_0_0       | Up-to-date | No changes required |  *(1)     | AXI APB Bridge     | 3.0     | 3.0 (Rev. 19)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 19)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_axi_dma_0_0              | Up-to-date | No changes required |  *(2)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 30)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Access             | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 30)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_axi_ethernet_t_0         | Up-to-date | No changes required |  *(3)     | AXI 1G/2.5G        | 7.2     | 7.2 (Rev. 15)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Ethernet Subsystem | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 15)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_axi_noc_0_0              | Up-to-date | No changes required |  *(4)     | AXI NoC            | 1.0     | 1.0 (Rev. 1)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 1)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_axis_ila_0_0             | Up-to-date | No changes required |  *(5)     | ILA (Integrated    | 1.2     | 1.2 (Rev. 2)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Logic Analyzer     | (Rev.   |                |            |                      |
|                                        |            |                     |           | with AXIS          | 2)      |                |            |                      |
|                                        |            |                     |           | Interface)         |         |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_axis_ila_1_0             | Up-to-date | No changes required |  *(6)     | ILA (Integrated    | 1.2     | 1.2 (Rev. 2)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Logic Analyzer     | (Rev.   |                |            |                      |
|                                        |            |                     |           | with AXIS          | 2)      |                |            |                      |
|                                        |            |                     |           | Interface)         |         |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_bufg_gt_0_0              | Up-to-date | No changes required |  *(7)     | BUFG GT            | 1.0     | 1.0 (Rev. 7)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 7)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_bufg_gt_1_0              | Up-to-date | No changes required |  *(8)     | BUFG GT            | 1.0     | 1.0 (Rev. 7)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 7)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_bufg_gt_2_0              | Up-to-date | No changes required |  *(9)     | BUFG GT            | 1.0     | 1.0 (Rev. 7)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 7)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_bufg_gt_3_0              | Up-to-date | No changes required |  *(10)    | BUFG GT            | 1.0     | 1.0 (Rev. 7)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 7)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_cips_0_0                 | Up-to-date | No changes required |  *(11)    | Control,           | 3.4     | 3.4            | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Interfaces &       |         |                |            |                      |
|                                        |            |                     |           | Processing System  |         |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_clk_wiz_0                | Up-to-date | No changes required |  *(12)    | Clocking Wizard    | 1.0     | 1.0 (Rev. 11)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 11)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_gt_bridge_ip_0_0         | Up-to-date | No changes required |  *(13)    | Versal ACAPs       | 1.1     | 1.1 (Rev. 13)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Transceivers       | (Rev.   |                |            |                      |
|                                        |            |                     |           | Bridge IP          | 13)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_gt_quad_base_0_0         | Up-to-date | No changes required |  *(14)    | Versal ACAPs       | 1.1     | 1.1 (Rev. 14)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Transceivers       | (Rev.   |                |            |                      |
|                                        |            |                     |           | Wizard             | 14)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_pma_reset_handler_0_0    | Up-to-date | No changes required | Change    | pma_reset_handler_ | 1.0     | 1.0 (Rev. 1)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     | Log not   |                    | (Rev.   |                |            |                      |
|                                        |            |                     | available |                    | 1)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_proc_sys_reset_0_0       | Up-to-date | No changes required |  *(15)    | Processor System   | 5.0     | 5.0 (Rev. 14)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Reset              | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 14)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_rxcommaalignen_out_s_0_0 | Up-to-date | No changes required | Change    | rxcommaalignen_out | 1.0     | 1.0 (Rev. 1)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     | Log not   |                    | (Rev.   |                |            |                      |
|                                        |            |                     | available |                    | 1)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_smartconnect_0_0         | Up-to-date | No changes required |  *(16)    | AXI SmartConnect   | 1.0     | 1.0 (Rev. 21)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 21)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_util_ds_buf_0_0          | Up-to-date | No changes required |  *(17)    | Utility Buffer     | 2.2     | 2.2 (Rev. 31)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 31)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_util_vector_logic_0_0    | Up-to-date | No changes required |  *(18)    | Utility Vector     | 2.0     | 2.0 (Rev. 3)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Logic              | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 3)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_util_vector_logic_1_0    | Up-to-date | No changes required |  *(19)    | Utility Vector     | 2.0     | 2.0 (Rev. 3)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Logic              | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 3)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_xlconstant_0_0           | Up-to-date | No changes required |  *(20)    | Constant           | 1.1     | 1.1 (Rev. 8)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 8)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_xlconstant_0_1           | Up-to-date | No changes required |  *(21)    | Constant           | 1.1     | 1.1 (Rev. 8)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 8)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_xlconstant_1_0           | Up-to-date | No changes required |  *(22)    | Constant           | 1.1     | 1.1 (Rev. 8)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 8)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_xlconstant_2_0           | Up-to-date | No changes required |  *(23)    | Constant           | 1.1     | 1.1 (Rev. 8)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 8)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pl_basex_2_5g_gt_bridge_ip_0_0_gtreset | Up-to-date | No changes required |  *(24)    | Versal ACAPs       | 1.1     | 1.1 (Rev. 7)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Transceivers Reset | (Rev.   |                |            |                      |
|                                        |            |                     |           | IP                 | 7)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_c_counter_binary_0_0           | Up-to-date | No changes required |  *(25)    | Binary Counter     | 12.0    | 12.0 (Rev. 17) | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 17)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_c_shift_ram_0_0                | Up-to-date | No changes required |  *(26)    | RAM-based Shift    | 12.0    | 12.0 (Rev. 15) | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Register           | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 15)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_eth_buf_0                      | Up-to-date | No changes required |  *(27)    | AXI Ethernet       | 2.0     | 2.0 (Rev. 25)  | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Buffer             | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 25)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_mac_0                          | Up-to-date | No changes required |  *(28)    | Tri Mode Ethernet  | 9.0     | 9.0 (Rev. 29)  | Purchased  | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | MAC                | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 29)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_pcs_pma_0                      | Up-to-date | No changes required |  *(29)    | 1G/2.5G Ethernet   | 16.2    | 16.2 (Rev. 15) | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | PCS/PMA or SGMII   | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 15)     |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_util_vector_logic_0_0          | Up-to-date | No changes required |  *(30)    | Utility Vector     | 2.0     | 2.0 (Rev. 3)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Logic              | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 3)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_xlconstant_0_0                 | Up-to-date | No changes required |  *(31)    | Constant           | 1.1     | 1.1 (Rev. 8)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 8)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_xlconstant_config_val_0        | Up-to-date | No changes required |  *(32)    | Constant           | 1.1     | 1.1 (Rev. 8)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 8)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_xlconstant_config_vec_0        | Up-to-date | No changes required |  *(33)    | Constant           | 1.1     | 1.1 (Rev. 8)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 8)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_xlconstant_phyadd_0            | Up-to-date | No changes required |  *(34)    | Constant           | 1.1     | 1.1 (Rev. 8)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           |                    | (Rev.   |                |            |                      |
|                                        |            |                     |           |                    | 8)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_9612_pspmc_0_0                      | Up-to-date | No changes required | Change    | Control,           | 1.4     | 1.4            | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     | Log not   | Interfaces &       |         |                |            |                      |
|                                        |            |                     | available | Processing System  |         |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bd_34e1_pcs_pma_0_gtreset              | Up-to-date | No changes required |  *(35)    | Versal ACAPs       | 1.1     | 1.1 (Rev. 7)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     |           | Transceivers Reset | (Rev.   |                |            |                      |
|                                        |            |                     |           | IP                 | 7)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| versal_cips_ps_vip_0                   | Up-to-date | No changes required | Change    | Everest VIP        | 1.0     | 1.0 (Rev. 7)   | Included   | xcvc1902-vsva2197-2M |
|                                        |            |                     | Log not   |                    | (Rev.   |                |            |                      |
|                                        |            |                     | available |                    | 7)      |                |            |                      |
+----------------------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
*(1) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/axi_apb_bridge_v3_0/doc/axi_apb_bridge_v3_0_changelog.txt
*(2) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(3) /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_v7_2/doc/axi_ethernet_v7_2_changelog.txt
*(4) /proj/gsd/vivado/Vivado/2023.2/data/rsb/iprepos/axi_noc_v1_0/doc/axi_noc_v1_0_changelog.txt
*(5) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/axis_ila_v1_2/doc/axis_ila_v1_2_changelog.txt
*(6) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/axis_ila_v1_2/doc/axis_ila_v1_2_changelog.txt
*(7) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/bufg_gt_v1_0/doc/bufg_gt_v1_0_changelog.txt
*(8) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/bufg_gt_v1_0/doc/bufg_gt_v1_0_changelog.txt
*(9) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/bufg_gt_v1_0/doc/bufg_gt_v1_0_changelog.txt
*(10) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/bufg_gt_v1_0/doc/bufg_gt_v1_0_changelog.txt
*(11) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/versal_cips_v3_4/doc/versal_cips_v3_4_changelog.txt
*(12) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/clk_wizard_v1_0/doc/clk_wizard_v1_0_changelog.txt
*(13) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/gt_bridge_ip_v1_1/doc/gt_bridge_ip_v1_1_changelog.txt
*(14) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/gt_quad_base_v1_1/doc/gt_quad_base_v1_1_changelog.txt
*(15) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(16) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/smartconnect_v1_0/doc/smartconnect_v1_0_changelog.txt
*(17) /proj/gsd/vivado/Vivado/2023.2/data/rsb/iprepos/util_ds_buf_v2_2/doc/util_ds_buf_changelog.txt
*(18) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/util_vector_logic_v2_0/doc/util_vector_logic_v2_0_changelog.txt
*(19) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/util_vector_logic_v2_0/doc/util_vector_logic_v2_0_changelog.txt
*(20) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(21) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(22) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(23) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(24) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/gt_reset_ip_v1_1/doc/gt_reset_ip_v1_1_changelog.txt
*(25) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/c_counter_binary_v12_0/doc/c_counter_binary_v12_0_changelog.txt
*(26) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/c_shift_ram_v12_0/doc/c_shift_ram_v12_0_changelog.txt
*(27) /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_buffer_v2_0/doc/axi_ethernet_buffer_v2_0_changelog.txt
*(28) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/tri_mode_ethernet_mac_v9_0/doc/tri_mode_ethernet_mac_v9_0_changelog.txt
*(29) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/gig_ethernet_pcs_pma_v16_2/doc/gig_ethernet_pcs_pma_v16_2_changelog.txt
*(30) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/util_vector_logic_v2_0/doc/util_vector_logic_v2_0_changelog.txt
*(31) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(32) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(33) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(34) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(35) /proj/gsd/vivado/Vivado/2023.2/data/ip/xilinx/gt_reset_ip_v1_1/doc/gt_reset_ip_v1_1_changelog.txt


report_ip_status: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9711.559 ; gain = 11.305 ; free physical = 59444 ; free virtual = 295238
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(312500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_1' with propagated value(156250000). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 67879e2e
NoC Constraints | Checksum: ec408b36
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 53e9ceb2
INFO: [Ipconfig 75-108] Writing file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD 5-943] Reserving offset range <0xA405_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA404_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: SmartConnect pl_basex_2_5g_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: IP pl_basex_2_5g_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /pl_basex_2_5g_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9887.520 ; gain = 0.000 ; free physical = 59825 ; free virtual = 294979
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 10040.270 ; gain = 328.711 ; free physical = 59444 ; free virtual = 294881
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
save_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 10199.660 ; gain = 150.391 ; free physical = 59070 ; free virtual = 294700
# add_files -fileset constrs_1 -norecurse ./${impl_const}
# set_property used_in_synthesis true [get_files ./${impl_const}]
# make_wrapper -files [get_files ${proj_dir}/${project_name}.srcs/sources_1/bd/${project_name}/${project_name}.bd] -top
INFO: [BD 41-1662] The design 'pl_basex_2_5g.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_bridge_ip_0/ch0_txdata_ext'(128) to pin: '/axi_ethernet_t_gt_wrapper/TX0_GT_IP_Interface_ch_txdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/apb3paddr'(16) to pin: '/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0/m_apb_paddr'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/axi_ethernet_t_gt_wrapper/RX0_GT_IP_Interface_ch_rxdata'(128) - Only lower order bits will be connected.
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/synth/pl_basex_2_5g.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_bridge_ip_0/ch0_txdata_ext'(128) to pin: '/axi_ethernet_t_gt_wrapper/TX0_GT_IP_Interface_ch_txdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/apb3paddr'(16) to pin: '/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0/m_apb_paddr'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/axi_ethernet_t_gt_wrapper/RX0_GT_IP_Interface_ch_rxdata'(128) - Only lower order bits will be connected.
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/sim/pl_basex_2_5g.v
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/hdl/pl_basex_2_5g_wrapper.v
# add_files -norecurse ${proj_dir}/${project_name}.srcs/sources_1/bd/${project_name}/hdl/${project_name}_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file ../Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/hdl/pl_basex_2_5g_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file ../Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/hdl/pl_basex_2_5g_wrapper.v, adding it to Project
# update_compile_order -fileset sources_1
update_compile_order: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10425.902 ; gain = 226.074 ; free physical = 58971 ; free virtual = 294664
# update_compile_order -fileset sim_1
update_compile_order: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10429.891 ; gain = 3.988 ; free physical = 58874 ; free virtual = 294626
# validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
# close_bd_design ${project_name}
# open_bd_design ${proj_dir}/${project_name}.srcs/sources_1/bd/${project_name}/${project_name}.bd
Reading block design file </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd>...
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_t
Adding component instance block -- xilinx.com:ip:gt_quad_base:1.1 - gt_quad_base_0
Adding component instance block -- xilinx.com:ip:bufg_gt:1.0 - bufg_gt_0
Adding component instance block -- xilinx.com:ip:bufg_gt:1.0 - bufg_gt_1
Adding component instance block -- xilinx.com:ip:bufg_gt:1.0 - bufg_gt_2
Adding component instance block -- xilinx.com:ip:bufg_gt:1.0 - bufg_gt_3
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:gt_bridge_ip:1.1 - gt_bridge_ip_0
Adding component instance block -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding component instance block -- xilinx.com:ip:versal_cips:3.4 - cips_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:clk_wizard:1.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:module_ref:rxcommaalignen_out_shifter:1.0 - rxcommaalignen_out_s_0
Adding component instance block -- xilinx.com:ip:axis_ila:1.2 - axis_ila_0
Adding component instance block -- xilinx.com:ip:axi_noc:1.0 - axi_noc_0
Adding component instance block -- xilinx.com:ip:axis_ila:1.2 - axis_ila_1
Adding component instance block -- xilinx.com:module_ref:pma_reset_handler:1.0 - pma_reset_handler_0
Successfully read diagram <pl_basex_2_5g> from block design file <../Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 10429.891 ; gain = 0.000 ; free physical = 58816 ; free virtual = 294594
# set_property synth_checkpoint_mode None [get_files ${proj_dir}/${project_name}.srcs/sources_1/bd/${project_name}/${project_name}.bd]
update_compile_order -fileset sources_1
create_bd_cell -type hier eth_2p5g
/eth_2p5g
set_property screensize {233 348} [get_bd_cells eth_2p5g]
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells axi_dma_0] [get_bd_cells axi_ethernet_t]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {eth_2p5g}]
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/eth_2p5g1/axi_dma_0/M_AXIS_MM2S'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/eth_2p5g1/axi_dma_0/M_AXIS_MM2S'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/eth_2p5g1/axi_dma_0/M_AXIS_CNTRL'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/eth_2p5g1/axi_dma_0/M_AXIS_CNTRL'. Parameter ignored.
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
WARNING: [BD 41-2721] Requested assignment from slave segment '/mac/s_axi/Reg' to address space '/eth_buf/S_AXI_2TEMAC' was auto-corrected from <0x0000_0000 [ 128K ]> to <0x0000_0000 [ 4K ]>.
set_property name eth_1g [get_bd_cells eth_2p5g1]
startgroup
set_property CONFIG.speed_1_2p5 {1G} [get_bd_cells eth_1g/axi_ethernet_t]
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
WARNING: [BD 41-2721] Requested assignment from slave segment '/mac/s_axi/Reg' to address space '/eth_buf/S_AXI_2TEMAC' was auto-corrected from <0x0000_0000 [ 128K ]> to <0x0000_0000 [ 4K ]>.
endgroup
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_noc_0/aclk'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_noc_0/aclk'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_noc_0/aclk'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_noc_0/aclk'
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
INFO: [Common 17-14] Message 'IP_Flow 19-4331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
startgroup
set_property -dict [list CONFIG.PROT1_RX_MASTERCLK_SRC.VALUE_MODE MANUAL CONFIG.PROT1_LR0_SETTINGS.VALUE_MODE MANUAL CONFIG.PROT1_TX_MASTERCLK_SRC.VALUE_MODE MANUAL CONFIG.TX1_LANE_SEL.VALUE_MODE MANUAL CONFIG.TX2_LANE_SEL.VALUE_MODE MANUAL CONFIG.TX0_LANE_SEL.VALUE_MODE MANUAL CONFIG.TX3_LANE_SEL.VALUE_MODE MANUAL CONFIG.PROT1_ENABLE.VALUE_MODE MANUAL CONFIG.RX3_LANE_SEL.VALUE_MODE MANUAL CONFIG.RX1_LANE_SEL.VALUE_MODE MANUAL CONFIG.RX2_LANE_SEL.VALUE_MODE MANUAL CONFIG.RX0_LANE_SEL.VALUE_MODE MANUAL] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
set_property -dict [list \
  CONFIG.PROT1_ENABLE {true} \
  CONFIG.PROT1_LR0_SETTINGS {PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 62.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 } \
  CONFIG.PROT1_RX_MASTERCLK_SRC {RX3} \
  CONFIG.PROT1_TX_MASTERCLK_SRC {TX3} \
  CONFIG.RX0_LANE_SEL {unconnected} \
  CONFIG.RX1_LANE_SEL {unconnected} \
  CONFIG.RX2_LANE_SEL {PROT0} \
  CONFIG.RX3_LANE_SEL {PROT1} \
  CONFIG.TX0_LANE_SEL {unconnected} \
  CONFIG.TX1_LANE_SEL {unconnected} \
  CONFIG.TX2_LANE_SEL {PROT0} \
  CONFIG.TX3_LANE_SEL {PROT1} \
] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/TX3_GT_IP_Interface] -boundary_type upper [get_bd_intf_pins eth_1g/gt_tx_interface]
connect_bd_intf_net [get_bd_intf_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/RX3_GT_IP_Interface] -boundary_type upper [get_bd_intf_pins eth_1g/gt_rx_interface]
regenerate_bd_layout
startgroup
set_property CONFIG.NUM_MI {6} [get_bd_cells smartconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins eth_1g/s_axi] [get_bd_intf_pins smartconnect_0/M03_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M04_AXI] -boundary_type upper [get_bd_intf_pins eth_1g/S_AXI_LITE]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {axi_ethernet_t_gt_wrapper/bufg_gt_2}]
move_bd_cells [get_bd_cells axi_ethernet_t_gt_wrapper] [get_bd_cells bufg_gt_2]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txoutclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_4/outclk]
copy_bd_objs /  [get_bd_cells {axi_ethernet_t_gt_wrapper/bufg_gt_4}]
move_bd_cells [get_bd_cells axi_ethernet_t_gt_wrapper] [get_bd_cells bufg_gt_4]
copy_bd_objs /  [get_bd_cells {axi_ethernet_t_gt_wrapper/bufg_gt_4}]
move_bd_cells [get_bd_cells axi_ethernet_t_gt_wrapper] [get_bd_cells bufg_gt_4]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxoutclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_5/outclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_6/outclk] [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxoutclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_4/usrclk] [get_bd_pins eth_1g/userclk]
connect_bd_net [get_bd_pins eth_1g/userclk2] [get_bd_pins axi_ethernet_t_gt_wrapper/usrclk2] -boundary_type upper
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_5/usrclk] [get_bd_pins eth_1g/rxuserclk]
connect_bd_net [get_bd_pins eth_1g/rxuserclk2] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_6/usrclk]
startgroup
connect_bd_net [get_bd_pins eth_1g/gtpowergood_in] [get_bd_pins axi_ethernet_t_gt_wrapper/gtpowergood] -boundary_type upper
endgroup
connect_bd_net [get_bd_pins eth_1g/m_axi_sg_aclk] [get_bd_pins cips_0/pl0_ref_clk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/hsclk0_rplllock] [get_bd_pins eth_1g/cplllock_in]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txprogdivresetdone] [get_bd_pins eth_1g/gtwiz_reset_tx_done_in]
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txprogdivresetdone> is being overridden by the user with net <gt_quad_base_0_ch3_txprogdivresetdone>. This pin will not be connected as a part of interface connection <TX3_GT_IP_Interface>.
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxprogdivresetdone] [get_bd_pins eth_1g/gtwiz_reset_rx_done_in]
WARNING: [BD 41-1306] The connection to interface pin </axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxprogdivresetdone> is being overridden by the user with net <gt_quad_base_0_ch3_rxprogdivresetdone>. This pin will not be connected as a part of interface connection <RX3_GT_IP_Interface>.
connect_bd_net [get_bd_pins eth_1g/ref_clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins eth_1g/pma_reset] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_pins eth_1g/mmcm_locked] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins eth_1g/s_axi_lite_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property CONFIG.PS_PMC_CONFIG { \
  AURORA_LINE_RATE_GPBS {12.5} \
  BOOT_MODE {Custom} \
  BOOT_SECONDARY_PCIE_ENABLE {0} \
  CLOCK_MODE {Custom} \
  COHERENCY_MODE {Custom} \
  CPM_PCIE0_MODES {None} \
  CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH {X4} \
  CPM_PCIE0_TANDEM {None} \
  CPM_PCIE1_MODES {None} \
  CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH {X4} \
  DDR_MEMORY_MODE {Custom} \
  DEBUG_MODE {Custom} \
  DESIGN_MODE {1} \
  DEVICE_INTEGRITY_MODE {Custom} \
  DIS_AUTO_POL_CHECK {0} \
  GT_REFCLK_MHZ {156.25} \
  INIT_CLK_MHZ {125} \
  INV_POLARITY {0} \
  IO_CONFIG_MODE {Custom} \
  JTAG_USERCODE {0x0} \
  OT_EAM_RESP {SRST} \
  PCIE_APERTURES_DUAL_ENABLE {0} \
  PCIE_APERTURES_SINGLE_ENABLE {0} \
  PERFORMANCE_MODE {Custom} \
  PL_SEM_GPIO_ENABLE {0} \
  PMC_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_BANK_0_IO_STANDARD {LVCMOS1.8} \
  PMC_BANK_1_IO_STANDARD {LVCMOS1.8} \
  PMC_CIPS_MODE {ADVANCE} \
  PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON0_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CORE_SUBSYSTEM_LOAD {10} \
  PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ {300.000000} \
  PMC_CRP_CFU_REF_CTRL_DIVISOR0 {4} \
  PMC_CRP_CFU_REF_CTRL_FREQMHZ {300} \
  PMC_CRP_CFU_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ {400} \
  PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 {3} \
  PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ {400} \
  PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PMC_CRP_EFUSE_REF_CTRL_FREQMHZ {100.000000} \
  PMC_CRP_EFUSE_REF_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {32.432434} \
  PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {37} \
  PMC_CRP_HSM0_REF_CTRL_FREQMHZ {33.333} \
  PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {124.999992} \
  PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {8} \
  PMC_CRP_HSM1_REF_CTRL_FREQMHZ {133.333} \
  PMC_CRP_HSM1_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PMC_CRP_I2C_REF_CTRL_DIVISOR0 {12} \
  PMC_CRP_I2C_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_I2C_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ {150.000000} \
  PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 {8} \
  PMC_CRP_LSBUS_REF_CTRL_FREQMHZ {150} \
  PMC_CRP_LSBUS_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ {999.999939} \
  PMC_CRP_NOC_REF_CTRL_FREQMHZ {1000} \
  PMC_CRP_NOC_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ {300.000000} \
  PMC_CRP_NPI_REF_CTRL_DIVISOR0 {4} \
  PMC_CRP_NPI_REF_CTRL_FREQMHZ {300} \
  PMC_CRP_NPI_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_NPLL_CTRL_CLKOUTDIV {4} \
  PMC_CRP_NPLL_CTRL_FBDIV {120} \
  PMC_CRP_NPLL_CTRL_SRCSEL {REF_CLK} \
  PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 {4} \
  PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ {200} \
  PMC_CRP_OSPI_REF_CTRL_DIVISOR0 {4} \
  PMC_CRP_OSPI_REF_CTRL_FREQMHZ {200} \
  PMC_CRP_OSPI_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PMC_CRP_PL0_REF_CTRL_DIVISOR0 {12} \
  PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_PL0_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ {100} \
  PMC_CRP_PL1_REF_CTRL_DIVISOR0 {3} \
  PMC_CRP_PL1_REF_CTRL_FREQMHZ {334} \
  PMC_CRP_PL1_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ {100} \
  PMC_CRP_PL2_REF_CTRL_DIVISOR0 {3} \
  PMC_CRP_PL2_REF_CTRL_FREQMHZ {334} \
  PMC_CRP_PL2_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ {100} \
  PMC_CRP_PL3_REF_CTRL_DIVISOR0 {3} \
  PMC_CRP_PL3_REF_CTRL_FREQMHZ {334} \
  PMC_CRP_PL3_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_PL5_REF_CTRL_FREQMHZ {400} \
  PMC_CRP_PPLL_CTRL_CLKOUTDIV {2} \
  PMC_CRP_PPLL_CTRL_FBDIV {72} \
  PMC_CRP_PPLL_CTRL_SRCSEL {REF_CLK} \
  PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 {1} \
  PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ {300.000000} \
  PMC_CRP_QSPI_REF_CTRL_DIVISOR0 {4} \
  PMC_CRP_QSPI_REF_CTRL_FREQMHZ {300} \
  PMC_CRP_QSPI_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ {200} \
  PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 {6} \
  PMC_CRP_SDIO0_REF_CTRL_FREQMHZ {200} \
  PMC_CRP_SDIO0_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ {200.000000} \
  PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 {6} \
  PMC_CRP_SDIO1_REF_CTRL_FREQMHZ {200} \
  PMC_CRP_SDIO1_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ {1200.000000} \
  PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 {1} \
  PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ {1200} \
  PMC_CRP_SD_DLL_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ {1.000000} \
  PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 {100} \
  PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ {1} \
  PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ {300.000000} \
  PMC_CRP_SYSMON_REF_CTRL_FREQMHZ {300.000000} \
  PMC_CRP_SYSMON_REF_CTRL_SRCSEL {NPI_REF_CLK} \
  PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ {200} \
  PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 {6} \
  PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ {200} \
  PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ {0.200000} \
  PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 {500} \
  PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ {0.2} \
  PMC_CRP_USB_SUSPEND_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} \
  PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} \
  PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} \
  PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} \
  PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
  PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
  PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
  PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
  PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
  PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
  PMC_GPIO_EMIO_PERIPHERAL_ENABLE {0} \
  PMC_GPIO_EMIO_WIDTH {64} \
  PMC_GPIO_EMIO_WIDTH_HDL {64} \
  PMC_GPI_ENABLE {0} \
  PMC_GPI_WIDTH {32} \
  PMC_GPO_ENABLE {0} \
  PMC_GPO_WIDTH {32} \
  PMC_HSM0_CLK_ENABLE {1} \
  PMC_HSM0_CLK_OUT_ENABLE {0} \
  PMC_HSM1_CLK_ENABLE {1} \
  PMC_HSM1_CLK_OUT_ENABLE {0} \
  PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
  PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO14 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO15 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO16 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO17 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO19 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO20 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO21 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO22 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO26 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO27 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO29 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO30 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO31 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO32 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO33 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO34 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO35 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO36 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
  PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
  PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
  PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO44 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO45 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO46 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO47 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
  PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
  PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO_EN_FOR_PL_PCIE {0} \
  PMC_MIO_TREE_PERIPHERALS {QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#Loopback Clk#QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#SD1/eMMC1#SD1/eMMC1#SD1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#GPIO 1###CANFD1#CANFD1#UART 0#UART 0#LPD_I2C1#LPD_I2C1#pmc_i2c#pmc_i2c#####Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem0#Gem0} \
  PMC_MIO_TREE_SIGNALS {qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b#qspi_lpbk#qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk#usb2phy_reset#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_tx_data[2]#ulpi_tx_data[3]#ulpi_clk#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_dir#ulpi_stp#ulpi_nxt#clk#dir1/data[7]#detect#cmd#data[0]#data[1]#data[2]#data[3]#sel/data[4]#dir_cmd/data[5]#dir0/data[6]#gpio_1_pin[37]###phy_tx#phy_rx#rxd#txd#scl#sda#scl#sda#####rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio} \
  PMC_NOC_PMC_ADDR_WIDTH {64} \
  PMC_NOC_PMC_DATA_WIDTH {128} \
  PMC_OSPI_COHERENCY {0} \
  PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} \
  PMC_OSPI_ROUTE_THROUGH_FPD {0} \
  PMC_OT_CHECK {{DELAY 0} {ENABLE 0}} \
  PMC_PL_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_PMC_NOC_ADDR_WIDTH {64} \
  PMC_PMC_NOC_DATA_WIDTH {128} \
  PMC_QSPI_COHERENCY {0} \
  PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
  PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
  PMC_QSPI_PERIPHERAL_ENABLE {1} \
  PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
  PMC_QSPI_ROUTE_THROUGH_FPD {0} \
  PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ {100} \
  PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 {3} \
  PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ {300} \
  PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL {PPLL} \
  PMC_REF_CLK_FREQMHZ {33.3333333} \
  PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} \
  PMC_SD0_COHERENCY {0} \
  PMC_SD0_DATA_TRANSFER_MODE {4Bit} \
  PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} \
  PMC_SD0_ROUTE_THROUGH_FPD {0} \
  PMC_SD0_SLOT_TYPE {SD 2.0} \
  PMC_SD0_SPEED_MODE {default speed} \
  PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
  PMC_SD1_COHERENCY {0} \
  PMC_SD1_DATA_TRANSFER_MODE {8Bit} \
  PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
  PMC_SD1_ROUTE_THROUGH_FPD {0} \
  PMC_SD1_SLOT_TYPE {SD 3.0} \
  PMC_SD1_SPEED_MODE {high speed} \
  PMC_SHOW_CCI_SMMU_SETTINGS {0} \
  PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} \
  PMC_TAMPER_EXTMIO_ENABLE {0} \
  PMC_TAMPER_EXTMIO_ERASE_BBRAM {0} \
  PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_GLITCHDETECT_ENABLE {0} \
  PMC_TAMPER_GLITCHDETECT_ENABLE_1 {0} \
  PMC_TAMPER_GLITCHDETECT_ENABLE_2 {0} \
  PMC_TAMPER_GLITCHDETECT_ENABLE_3 {0} \
  PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM {0} \
  PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 {0} \
  PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 {0} \
  PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 {0} \
  PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} \
  PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} \
  PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} \
  PMC_TAMPER_JTAGDETECT_ENABLE {0} \
  PMC_TAMPER_JTAGDETECT_ENABLE_1 {0} \
  PMC_TAMPER_JTAGDETECT_ENABLE_2 {0} \
  PMC_TAMPER_JTAGDETECT_ENABLE_3 {0} \
  PMC_TAMPER_JTAGDETECT_ERASE_BBRAM {0} \
  PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 {0} \
  PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 {0} \
  PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 {0} \
  PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} \
  PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} \
  PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} \
  PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP11_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP13_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP15 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP30_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP_0_31_ENABLE {0} \
  PMC_TAMPER_SUP_0_31_ENABLE_1 {0} \
  PMC_TAMPER_SUP_0_31_ENABLE_2 {0} \
  PMC_TAMPER_SUP_0_31_ENABLE_3 {0} \
  PMC_TAMPER_SUP_0_31_ERASE_BBRAM {0} \
  PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 {0} \
  PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 {0} \
  PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 {0} \
  PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} \
  PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} \
  PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} \
  PMC_TAMPER_TEMPERATURE_ENABLE {0} \
  PMC_TAMPER_TEMPERATURE_ENABLE_1 {0} \
  PMC_TAMPER_TEMPERATURE_ENABLE_2 {0} \
  PMC_TAMPER_TEMPERATURE_ENABLE_3 {0} \
  PMC_TAMPER_TEMPERATURE_ERASE_BBRAM {0} \
  PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 {0} \
  PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 {0} \
  PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 {0} \
  PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} \
  PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} \
  PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} \
  PMC_USE_CFU_SEU {0} \
  PMC_USE_NOC_PMC_AXI0 {0} \
  PMC_USE_NOC_PMC_AXI1 {0} \
  PMC_USE_NOC_PMC_AXI2 {0} \
  PMC_USE_NOC_PMC_AXI3 {0} \
  PMC_USE_PL_PMC_AUX_REF_CLK {0} \
  PMC_USE_PMC_NOC_AXI0 {1} \
  PMC_USE_PMC_NOC_AXI1 {0} \
  PMC_USE_PMC_NOC_AXI2 {0} \
  PMC_USE_PMC_NOC_AXI3 {0} \
  PMC_WDT_PERIOD {100} \
  PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} \
  POWER_REPORTING_MODE {Custom} \
  PSPMC_MANUAL_CLK_ENABLE {0} \
  PS_A72_ACTIVE_BLOCKS {2} \
  PS_A72_LOAD {90} \
  PS_BANK_2_IO_STANDARD {LVCMOS1.8} \
  PS_BANK_3_IO_STANDARD {LVCMOS1.8} \
  PS_BOARD_INTERFACE {Custom} \
  PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
  PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} \
  PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
  PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} \
  PS_CRF_ACPU_CTRL_ACT_FREQMHZ {1350.000000} \
  PS_CRF_ACPU_CTRL_DIVISOR0 {1} \
  PS_CRF_ACPU_CTRL_FREQMHZ {1350} \
  PS_CRF_ACPU_CTRL_SRCSEL {APLL} \
  PS_CRF_APLL_CTRL_CLKOUTDIV {2} \
  PS_CRF_APLL_CTRL_FBDIV {81} \
  PS_CRF_APLL_CTRL_SRCSEL {REF_CLK} \
  PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 {4} \
  PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ {400.000000} \
  PS_CRF_DBG_FPD_CTRL_DIVISOR0 {3} \
  PS_CRF_DBG_FPD_CTRL_FREQMHZ {400} \
  PS_CRF_DBG_FPD_CTRL_SRCSEL {PPLL} \
  PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ {300} \
  PS_CRF_DBG_TRACE_CTRL_DIVISOR0 {3} \
  PS_CRF_DBG_TRACE_CTRL_FREQMHZ {300} \
  PS_CRF_DBG_TRACE_CTRL_SRCSEL {PPLL} \
  PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ {150.000000} \
  PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 {8} \
  PS_CRF_FPD_LSBUS_CTRL_FREQMHZ {150} \
  PS_CRF_FPD_LSBUS_CTRL_SRCSEL {PPLL} \
  PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ {824.999939} \
  PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 {1} \
  PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ {825} \
  PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL {RPLL} \
  PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ {100} \
  PS_CRL_CAN0_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_CAN0_REF_CTRL_FREQMHZ {100} \
  PS_CRL_CAN0_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ {150.000000} \
  PS_CRL_CAN1_REF_CTRL_DIVISOR0 {8} \
  PS_CRL_CAN1_REF_CTRL_FREQMHZ {150} \
  PS_CRL_CAN1_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ {600.000000} \
  PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 {2} \
  PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ {600} \
  PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ {600.000000} \
  PS_CRL_CPU_R5_CTRL_DIVISOR0 {2} \
  PS_CRL_CPU_R5_CTRL_FREQMHZ {600} \
  PS_CRL_CPU_R5_CTRL_SRCSEL {PPLL} \
  PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ {400.000000} \
  PS_CRL_DBG_LPD_CTRL_DIVISOR0 {3} \
  PS_CRL_DBG_LPD_CTRL_FREQMHZ {400} \
  PS_CRL_DBG_LPD_CTRL_SRCSEL {PPLL} \
  PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ {400.000000} \
  PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 {3} \
  PS_CRL_DBG_TSTMP_CTRL_FREQMHZ {400} \
  PS_CRL_DBG_TSTMP_CTRL_SRCSEL {PPLL} \
  PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ {124.999992} \
  PS_CRL_GEM0_REF_CTRL_DIVISOR0 {2} \
  PS_CRL_GEM0_REF_CTRL_FREQMHZ {125} \
  PS_CRL_GEM0_REF_CTRL_SRCSEL {NPLL} \
  PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ {124.999992} \
  PS_CRL_GEM1_REF_CTRL_DIVISOR0 {2} \
  PS_CRL_GEM1_REF_CTRL_FREQMHZ {125} \
  PS_CRL_GEM1_REF_CTRL_SRCSEL {NPLL} \
  PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ {249.999985} \
  PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 {1} \
  PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ {250} \
  PS_CRL_GEM_TSU_REF_CTRL_SRCSEL {NPLL} \
  PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ {100} \
  PS_CRL_I2C0_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_I2C0_REF_CTRL_FREQMHZ {100} \
  PS_CRL_I2C0_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PS_CRL_I2C1_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_I2C1_REF_CTRL_FREQMHZ {100} \
  PS_CRL_I2C1_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ {249.999985} \
  PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 {1} \
  PS_CRL_IOU_SWITCH_CTRL_FREQMHZ {250} \
  PS_CRL_IOU_SWITCH_CTRL_SRCSEL {NPLL} \
  PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ {150.000000} \
  PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 {8} \
  PS_CRL_LPD_LSBUS_CTRL_FREQMHZ {150} \
  PS_CRL_LPD_LSBUS_CTRL_SRCSEL {PPLL} \
  PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ {600.000000} \
  PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 {2} \
  PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ {600} \
  PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL {PPLL} \
  PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ {400.000000} \
  PS_CRL_PSM_REF_CTRL_DIVISOR0 {3} \
  PS_CRL_PSM_REF_CTRL_FREQMHZ {400} \
  PS_CRL_PSM_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_RPLL_CTRL_CLKOUTDIV {4} \
  PS_CRL_RPLL_CTRL_FBDIV {99} \
  PS_CRL_RPLL_CTRL_SRCSEL {REF_CLK} \
  PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 {1} \
  PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ {200} \
  PS_CRL_SPI0_REF_CTRL_DIVISOR0 {6} \
  PS_CRL_SPI0_REF_CTRL_FREQMHZ {200} \
  PS_CRL_SPI0_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ {200} \
  PS_CRL_SPI1_REF_CTRL_DIVISOR0 {6} \
  PS_CRL_SPI1_REF_CTRL_FREQMHZ {200} \
  PS_CRL_SPI1_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ {100} \
  PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PS_CRL_UART0_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_UART0_REF_CTRL_FREQMHZ {100} \
  PS_CRL_UART0_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ {100} \
  PS_CRL_UART1_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_UART1_REF_CTRL_FREQMHZ {100} \
  PS_CRL_UART1_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ {20.000000} \
  PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 {60} \
  PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ {20} \
  PS_CRL_USB0_BUS_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ {100} \
  PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 {60} \
  PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ {100} \
  PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL {PPLL} \
  PS_DDRC_ENABLE {1} \
  PS_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
  PS_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
  PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
  PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
  PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} \
  PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} \
  PS_EN_AXI_STATUS_PORTS {0} \
  PS_EN_PORTS_CONTROLLER_BASED {0} \
  PS_EXPAND_CORESIGHT {0} \
  PS_EXPAND_FPD_SLAVES {0} \
  PS_EXPAND_GIC {0} \
  PS_EXPAND_LPD_SLAVES {0} \
  PS_FPD_INTERCONNECT_LOAD {90} \
  PS_FTM_CTI_IN0 {0} \
  PS_FTM_CTI_IN1 {0} \
  PS_FTM_CTI_IN2 {0} \
  PS_FTM_CTI_IN3 {0} \
  PS_FTM_CTI_OUT0 {0} \
  PS_FTM_CTI_OUT1 {0} \
  PS_FTM_CTI_OUT2 {0} \
  PS_FTM_CTI_OUT3 {0} \
  PS_GEM0_COHERENCY {0} \
  PS_GEM0_ROUTE_THROUGH_FPD {0} \
  PS_GEM0_TSU_INC_CTRL {3} \
  PS_GEM1_COHERENCY {0} \
  PS_GEM1_ROUTE_THROUGH_FPD {0} \
  PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} \
  PS_GEM_TSU_CLK_PORT_PAIR {0} \
  PS_GEN_IPI0_ENABLE {1} \
  PS_GEN_IPI0_MASTER {A72} \
  PS_GEN_IPI1_ENABLE {1} \
  PS_GEN_IPI1_MASTER {A72} \
  PS_GEN_IPI2_ENABLE {1} \
  PS_GEN_IPI2_MASTER {A72} \
  PS_GEN_IPI3_ENABLE {1} \
  PS_GEN_IPI3_MASTER {A72} \
  PS_GEN_IPI4_ENABLE {1} \
  PS_GEN_IPI4_MASTER {A72} \
  PS_GEN_IPI5_ENABLE {1} \
  PS_GEN_IPI5_MASTER {A72} \
  PS_GEN_IPI6_ENABLE {1} \
  PS_GEN_IPI6_MASTER {A72} \
  PS_GEN_IPI_PMCNOBUF_ENABLE {1} \
  PS_GEN_IPI_PMCNOBUF_MASTER {PMC} \
  PS_GEN_IPI_PMC_ENABLE {1} \
  PS_GEN_IPI_PMC_MASTER {PMC} \
  PS_GEN_IPI_PSM_ENABLE {1} \
  PS_GEN_IPI_PSM_MASTER {PSM} \
  PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} \
  PS_GPIO_EMIO_PERIPHERAL_ENABLE {0} \
  PS_GPIO_EMIO_WIDTH {32} \
  PS_HSDP0_REFCLK {0} \
  PS_HSDP1_REFCLK {0} \
  PS_HSDP_EGRESS_TRAFFIC {JTAG} \
  PS_HSDP_INGRESS_TRAFFIC {JTAG} \
  PS_HSDP_MODE {NONE} \
  PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC {1} \
  PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
  PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
  PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} \
  PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 1} {CH3 1} {CH4 1} {CH5 1} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} \
  PS_KAT_ENABLE {1} \
  PS_KAT_ENABLE_1 {1} \
  PS_KAT_ENABLE_2 {1} \
  PS_KAT_ENABLE_3 {1} \
  PS_LPDMA0_COHERENCY {0} \
  PS_LPDMA0_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA1_COHERENCY {0} \
  PS_LPDMA1_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA2_COHERENCY {0} \
  PS_LPDMA2_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA3_COHERENCY {0} \
  PS_LPDMA3_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA4_COHERENCY {0} \
  PS_LPDMA4_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA5_COHERENCY {0} \
  PS_LPDMA5_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA6_COHERENCY {0} \
  PS_LPDMA6_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA7_COHERENCY {0} \
  PS_LPDMA7_ROUTE_THROUGH_FPD {0} \
  PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} \
  PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} \
  PS_LPD_DMA_ENABLE {0} \
  PS_LPD_INTERCONNECT_LOAD {90} \
  PS_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO1 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO14 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO15 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO16 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO2 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO25 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO3 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_M_AXI_FPD_DATA_WIDTH {32} \
  PS_M_AXI_GP4_DATA_WIDTH {128} \
  PS_M_AXI_LPD_DATA_WIDTH {128} \
  PS_NOC_PS_CCI_DATA_WIDTH {128} \
  PS_NOC_PS_NCI_DATA_WIDTH {128} \
  PS_NOC_PS_PCI_DATA_WIDTH {128} \
  PS_NOC_PS_PMC_DATA_WIDTH {128} \
  PS_NUM_F2P0_INTR_INPUTS {1} \
  PS_NUM_F2P1_INTR_INPUTS {1} \
  PS_NUM_FABRIC_RESETS {1} \
  PS_OCM_ACTIVE_BLOCKS {1} \
  PS_PCIE1_PERIPHERAL_ENABLE {0} \
  PS_PCIE2_PERIPHERAL_ENABLE {0} \
  PS_PCIE_EP_RESET1_IO {None} \
  PS_PCIE_EP_RESET2_IO {None} \
  PS_PCIE_PERIPHERAL_ENABLE {0} \
  PS_PCIE_RESET {ENABLE 1} \
  PS_PCIE_ROOT_RESET1_IO {None} \
  PS_PCIE_ROOT_RESET1_IO_DIR {output} \
  PS_PCIE_ROOT_RESET1_POLARITY {Active Low} \
  PS_PCIE_ROOT_RESET2_IO {None} \
  PS_PCIE_ROOT_RESET2_IO_DIR {output} \
  PS_PCIE_ROOT_RESET2_POLARITY {Active Low} \
  PS_PL_CONNECTIVITY_MODE {Custom} \
  PS_PL_DONE {0} \
  PS_PL_PASS_AXPROT_VALUE {0} \
  PS_PMCPL_CLK0_BUF {1} \
  PS_PMCPL_CLK1_BUF {1} \
  PS_PMCPL_CLK2_BUF {1} \
  PS_PMCPL_CLK3_BUF {1} \
  PS_PMCPL_IRO_CLK_BUF {1} \
  PS_PMU_PERIPHERAL_ENABLE {0} \
  PS_PS_ENABLE {0} \
  PS_PS_NOC_CCI_DATA_WIDTH {128} \
  PS_PS_NOC_NCI_DATA_WIDTH {128} \
  PS_PS_NOC_PCI_DATA_WIDTH {128} \
  PS_PS_NOC_PMC_DATA_WIDTH {128} \
  PS_PS_NOC_RPU_DATA_WIDTH {128} \
  PS_R5_ACTIVE_BLOCKS {2} \
  PS_R5_LOAD {90} \
  PS_RPU_COHERENCY {0} \
  PS_SLR_TYPE {master} \
  PS_SMON_PL_PORTS_ENABLE {0} \
  PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} \
  PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} \
  PS_S_AXI_ACE_DATA_WIDTH {128} \
  PS_S_AXI_ACP_DATA_WIDTH {128} \
  PS_S_AXI_FPD_DATA_WIDTH {128} \
  PS_S_AXI_GP2_DATA_WIDTH {128} \
  PS_S_AXI_LPD_DATA_WIDTH {128} \
  PS_TCM_ACTIVE_BLOCKS {2} \
  PS_TIE_MJTAG_TCK_TO_GND {1} \
  PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} \
  PS_TRACE_WIDTH {2Bit} \
  PS_TRISTATE_INVERTED {1} \
  PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} \
  PS_TTC0_PERIPHERAL_ENABLE {1} \
  PS_TTC0_REF_CTRL_ACT_FREQMHZ {150.000000} \
  PS_TTC0_REF_CTRL_FREQMHZ {150.000000} \
  PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} \
  PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} \
  PS_TTC1_PERIPHERAL_ENABLE {0} \
  PS_TTC1_REF_CTRL_ACT_FREQMHZ {50} \
  PS_TTC1_REF_CTRL_FREQMHZ {50} \
  PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} \
  PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} \
  PS_TTC2_PERIPHERAL_ENABLE {0} \
  PS_TTC2_REF_CTRL_ACT_FREQMHZ {50} \
  PS_TTC2_REF_CTRL_FREQMHZ {50} \
  PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} \
  PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} \
  PS_TTC3_PERIPHERAL_ENABLE {0} \
  PS_TTC3_REF_CTRL_ACT_FREQMHZ {50} \
  PS_TTC3_REF_CTRL_FREQMHZ {50} \
  PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} \
  PS_TTC_APB_CLK_TTC0_SEL {APB} \
  PS_TTC_APB_CLK_TTC1_SEL {APB} \
  PS_TTC_APB_CLK_TTC2_SEL {APB} \
  PS_TTC_APB_CLK_TTC3_SEL {APB} \
  PS_UART0_BAUD_RATE {115200} \
  PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
  PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
  PS_UART1_BAUD_RATE {115200} \
  PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} \
  PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} \
  PS_UNITS_MODE {Custom} \
  PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
  PS_USB_COHERENCY {0} \
  PS_USB_ROUTE_THROUGH_FPD {0} \
  PS_USE_ACE_LITE {0} \
  PS_USE_APU_EVENT_BUS {0} \
  PS_USE_APU_INTERRUPT {0} \
  PS_USE_AXI4_EXT_USER_BITS {0} \
  PS_USE_BSCAN_USER1 {0} \
  PS_USE_BSCAN_USER2 {0} \
  PS_USE_BSCAN_USER3 {0} \
  PS_USE_BSCAN_USER4 {0} \
  PS_USE_CAPTURE {0} \
  PS_USE_CLK {0} \
  PS_USE_DEBUG_TEST {0} \
  PS_USE_DIFF_RW_CLK_S_AXI_FPD {0} \
  PS_USE_DIFF_RW_CLK_S_AXI_GP2 {0} \
  PS_USE_DIFF_RW_CLK_S_AXI_LPD {0} \
  PS_USE_ENET0_PTP {0} \
  PS_USE_ENET1_PTP {0} \
  PS_USE_FIFO_ENET0 {0} \
  PS_USE_FIFO_ENET1 {0} \
  PS_USE_FIXED_IO {0} \
  PS_USE_FPD_AXI_NOC0 {1} \
  PS_USE_FPD_AXI_NOC1 {1} \
  PS_USE_FPD_CCI_NOC {1} \
  PS_USE_FPD_CCI_NOC0 {0} \
  PS_USE_FPD_CCI_NOC1 {0} \
  PS_USE_FPD_CCI_NOC2 {0} \
  PS_USE_FPD_CCI_NOC3 {0} \
  PS_USE_FTM_GPI {0} \
  PS_USE_FTM_GPO {0} \
  PS_USE_HSDP_PL {0} \
  PS_USE_MJTAG_TCK_TIE_OFF {0} \
  PS_USE_M_AXI_FPD {1} \
  PS_USE_M_AXI_LPD {0} \
  PS_USE_NOC_FPD_AXI0 {0} \
  PS_USE_NOC_FPD_AXI1 {0} \
  PS_USE_NOC_FPD_CCI0 {0} \
  PS_USE_NOC_FPD_CCI1 {0} \
  PS_USE_NOC_LPD_AXI0 {1} \
  PS_USE_NOC_PS_PCI_0 {0} \
  PS_USE_NOC_PS_PMC_0 {0} \
  PS_USE_NPI_CLK {0} \
  PS_USE_NPI_RST {0} \
  PS_USE_PL_FPD_AUX_REF_CLK {0} \
  PS_USE_PL_LPD_AUX_REF_CLK {0} \
  PS_USE_PMC {0} \
  PS_USE_PMCPL_CLK0 {1} \
  PS_USE_PMCPL_CLK1 {0} \
  PS_USE_PMCPL_CLK2 {0} \
  PS_USE_PMCPL_CLK3 {0} \
  PS_USE_PMCPL_IRO_CLK {0} \
  PS_USE_PSPL_IRQ_FPD {0} \
  PS_USE_PSPL_IRQ_LPD {0} \
  PS_USE_PSPL_IRQ_PMC {0} \
  PS_USE_PS_NOC_PCI_0 {0} \
  PS_USE_PS_NOC_PCI_1 {0} \
  PS_USE_PS_NOC_PMC_0 {0} \
  PS_USE_PS_NOC_PMC_1 {0} \
  PS_USE_RPU_EVENT {0} \
  PS_USE_RPU_INTERRUPT {0} \
  PS_USE_RTC {0} \
  PS_USE_SMMU {0} \
  PS_USE_STARTUP {0} \
  PS_USE_STM {0} \
  PS_USE_S_ACP_FPD {0} \
  PS_USE_S_AXI_ACE {0} \
  PS_USE_S_AXI_FPD {0} \
  PS_USE_S_AXI_GP2 {0} \
  PS_USE_S_AXI_LPD {0} \
  PS_USE_TRACE_ATB {0} \
  PS_WDT0_REF_CTRL_ACT_FREQMHZ {100} \
  PS_WDT0_REF_CTRL_FREQMHZ {100} \
  PS_WDT0_REF_CTRL_SEL {NONE} \
  PS_WDT1_REF_CTRL_ACT_FREQMHZ {100} \
  PS_WDT1_REF_CTRL_FREQMHZ {100} \
  PS_WDT1_REF_CTRL_SEL {NONE} \
  PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
  PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} \
  PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} \
  PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} \
  SEM_ERROR_HANDLE_OPTIONS {Detect & Correct} \
  SEM_EVENT_LOG_OPTIONS {Log & Notify} \
  SEM_MEM_BUILT_IN_SELF_TEST {0} \
  SEM_MEM_ENABLE_ALL_TEST_FEATURE {0} \
  SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} \
  SEM_MEM_GOLDEN_ECC {0} \
  SEM_MEM_GOLDEN_ECC_SW {0} \
  SEM_MEM_SCAN {0} \
  SEM_NPI_BUILT_IN_SELF_TEST {0} \
  SEM_NPI_ENABLE_ALL_TEST_FEATURE {0} \
  SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} \
  SEM_NPI_GOLDEN_CHECKSUM_SW {0} \
  SEM_NPI_SCAN {0} \
  SEM_TIME_INTERVAL_BETWEEN_SCANS {80} \
  SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
  SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
  SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
  SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
  SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
  SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
  SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
  SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
  SLR1_PMC_HSM0_CLK_ENABLE {1} \
  SLR1_PMC_HSM0_CLK_OUT_ENABLE {0} \
  SLR1_PMC_HSM1_CLK_ENABLE {1} \
  SLR1_PMC_HSM1_CLK_OUT_ENABLE {0} \
  SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
  SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
  SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
  SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
  SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
  SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
  SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
  SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
  SLR2_PMC_HSM0_CLK_ENABLE {1} \
  SLR2_PMC_HSM0_CLK_OUT_ENABLE {0} \
  SLR2_PMC_HSM1_CLK_ENABLE {1} \
  SLR2_PMC_HSM1_CLK_OUT_ENABLE {0} \
  SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
  SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
  SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
  SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
  SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
  SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
  SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
  SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
  SLR3_PMC_HSM0_CLK_ENABLE {1} \
  SLR3_PMC_HSM0_CLK_OUT_ENABLE {0} \
  SLR3_PMC_HSM1_CLK_ENABLE {1} \
  SLR3_PMC_HSM1_CLK_OUT_ENABLE {0} \
  SMON_ALARMS {Set_Alarms_On} \
  SMON_ENABLE_INT_VOLTAGE_MONITORING {0} \
  SMON_ENABLE_TEMP_AVERAGING {0} \
  SMON_HI_PERF_MODE {1} \
  SMON_INTERFACE_TO_USE {None} \
  SMON_INT_MEASUREMENT_ALARM_ENABLE {0} \
  SMON_INT_MEASUREMENT_AVG_ENABLE {0} \
  SMON_INT_MEASUREMENT_ENABLE {0} \
  SMON_INT_MEASUREMENT_MODE {0} \
  SMON_INT_MEASUREMENT_TH_HIGH {0} \
  SMON_INT_MEASUREMENT_TH_LOW {0} \
  SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} \
  SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} \
  SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} \
  SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} \
  SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} \
  SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} \
  SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} \
  SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} \
  SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} \
  SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} \
  SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} \
  SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} \
  SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} \
  SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} \
  SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} \
  SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} \
  SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} \
  SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} \
  SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} \
  SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} \
  SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} \
  SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} \
  SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} \
  SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} \
  SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} \
  SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} \
  SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} \
  SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} \
  SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} \
  SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} \
  SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} \
  SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} \
  SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} \
  SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} \
  SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} \
  SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} \
  SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} \
  SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} \
  SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} \
  SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} \
  SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} \
  SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} \
  SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} \
  SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} \
  SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} \
  SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} \
  SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} \
  SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} \
  SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} \
  SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} \
  SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} \
  SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} \
  SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} \
  SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} \
  SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} \
  SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} \
  SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} \
  SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} \
  SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} \
  SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} \
  SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} \
  SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} \
  SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} \
  SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} \
  SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} \
  SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} \
  SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {1 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} \
  SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_711} {SUPPLY_NUM 0}} \
  SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_PKG_306} {SUPPLY_NUM 0}} \
  SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_PKG_406} {SUPPLY_NUM 0}} \
  SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_BATT} {SUPPLY_NUM 0}} \
  SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_700} {SUPPLY_NUM 0}} \
  SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_701} {SUPPLY_NUM 0}} \
  SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_702} {SUPPLY_NUM 0}} \
  SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_703} {SUPPLY_NUM 0}} \
  SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} \
  SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_704} {SUPPLY_NUM 0}} \
  SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_705} {SUPPLY_NUM 0}} \
  SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_706} {SUPPLY_NUM 0}} \
  SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_707} {SUPPLY_NUM 0}} \
  SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_708} {SUPPLY_NUM 0}} \
  SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_709} {SUPPLY_NUM 0}} \
  SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_710} {SUPPLY_NUM 0}} \
  SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_711} {SUPPLY_NUM 0}} \
  SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_PKG_306} {SUPPLY_NUM 0}} \
  SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_PKG_406} {SUPPLY_NUM 0}} \
  SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} \
  SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PMC} {SUPPLY_NUM 0}} \
  SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PSFP} {SUPPLY_NUM 0}} \
  SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PSLP} {SUPPLY_NUM 0}} \
  SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_RAM} {SUPPLY_NUM 0}} \
  SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_SOC} {SUPPLY_NUM 0}} \
  SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VP_VN} {SUPPLY_NUM 0}} \
  SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} \
  SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEASUREMENT_COUNT {62} \
  SMON_MEASUREMENT_LIST {BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT} \
  SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} \
  SMON_PMBUS_ADDRESS {0x0} \
  SMON_PMBUS_UNRESTRICTED {0} \
  SMON_REFERENCE_SOURCE {Internal} \
  SMON_TEMP_AVERAGING_SAMPLES {0} \
  SMON_TEMP_THRESHOLD {0} \
  SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} \
  SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} \
  SMON_VAUX_IO_BANK {MIO_BANK0} \
  SMON_VOLTAGE_AVERAGING_SAMPLES {None} \
  SPP_PSPMC_FROM_CORE_WIDTH {12000} \
  SPP_PSPMC_TO_CORE_WIDTH {12000} \
  SUBPRESET1 {Custom} \
  USE_UART0_IN_DEVICE_BOOT {0} \
  preset {None} \
} [get_bd_cells cips_0]
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_EXTERNAL_TAMPER_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_EXTERNAL_TAMPER_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_EXTERNAL_TAMPER_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ENABLE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ENABLE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ENABLE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_RESPONSE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_RESPONSE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_GLITCHDETECT_RESPONSE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ENABLE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ENABLE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ENABLE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_RESPONSE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_RESPONSE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_JTAGDETECT_RESPONSE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ENABLE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ENABLE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ENABLE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_RESPONSE_1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_RESPONSE_2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_TAMPER_TEMPERATURE_RESPONSE_3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_NOC_PMC_AXI1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_NOC_PMC_AXI2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_NOC_PMC_AXI3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_PMC_NOC_AXI1' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_PMC_NOC_AXI2' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'PMC_USE_PMC_NOC_AXI3' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_HSM0_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_HSM0_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_HSM1_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR1_PMC_HSM1_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_HSM0_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_HSM0_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_HSM1_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR2_PMC_HSM1_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_HSM0_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_HSM0_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_HSM1_CLK_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SLR3_PMC_HSM1_CLK_OUT_ENABLE' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SMON_ENABLE_INT_VOLTAGE_MONITORING' as is not configurable on IP 'pspmc_0'.
WARNING: [IP_Flow 19-8048] Ignoring parameter 'SMON_INT_MEASUREMENT_ENABLE' as is not configurable on IP 'pspmc_0'.
endgroup
connect_bd_net [get_bd_pins cips_0/pl_ps_irq3] [get_bd_pins eth_1g/mm2s_introut]
connect_bd_net [get_bd_pins eth_1g/s2mm_introut] [get_bd_pins cips_0/pl_ps_irq4]
connect_bd_net [get_bd_pins cips_0/pl_ps_irq5] [get_bd_pins eth_1g/interrupt]
startgroup
set_property CONFIG.NUM_SI {14} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {3200} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {3200} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {}] [get_bd_intf_pins /axi_noc_0/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {}] [get_bd_intf_pins /axi_noc_0/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {}] [get_bd_intf_pins /axi_noc_0/S13_AXI]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {S13_AXI:S11_AXI:S00_AXI:S12_AXI}] [get_bd_pins /axi_noc_0/aclk0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/S11_AXI] -boundary_type upper [get_bd_intf_pins eth_1g/M_AXI_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins eth_1g/M_AXI_MM2S] [get_bd_intf_pins axi_noc_0/S12_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/S13_AXI] -boundary_type upper [get_bd_intf_pins eth_1g/M_AXI_SG]
regenerate_bd_layout
set_property screensize {291 408} [get_bd_cells eth_2p5g]
set_property screensize {327 404} [get_bd_cells eth_2p5g]
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
regenerate_bd_layout
assign_bd_address
Slave segment '/eth_1g/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA406_0000 [ 64K ]>.
Slave segment '/eth_1g/axi_ethernet_t/s_axi/Reg0' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA408_0000 [ 256K ]>.
auto_assign_options {memory_capacity 8G}
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_MM2S' to slave interface '/axi_noc_0/S12_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_S2MM' to slave interface '/axi_noc_0/S11_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_SG' to slave interface '/axi_noc_0/S13_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_ethernet_t_gt_wrapper/gt_quad_base_0/GT_REFCLK1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/GT_REFCLK1] [get_bd_pins axi_ethernet_t_gt_wrapper/util_ds_buf_0/IBUF_OUT]
disconnect_bd_net /axi_ethernet_t_gt_wrapper/xlconstant_0_dout [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxusrclk]
disconnect_bd_net /axi_ethernet_t_gt_wrapper/xlconstant_0_dout [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txusrclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txusrclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_4/usrclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxusrclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_5/usrclk]
regenerate_bd_layout -hierarchy [get_bd_cells axi_ethernet_t_gt_wrapper]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_MM2S' to slave interface '/axi_noc_0/S12_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_S2MM' to slave interface '/axi_noc_0/S11_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_SG' to slave interface '/axi_noc_0/S13_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PROT1_LR0_SETTINGS(PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 62.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 ) on '/axi_ethernet_t_gt_wrapper/gt_quad_base_0' with propagated value(GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.25 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G RX_LINE_RATE 1.25 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_K 00010001 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 GT_TYPE GTY). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_4' with propagated value(390625000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(390625000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(390625000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_4' with propagated value(62500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(62500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(62500000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
ERROR: [BD 41-2275] One or more AXI NoC block interfaces are not connected in the NoC Connectivity tab of the NoC IP GUI. Please add connections in the NoC IP GUI Connectivity tab for the following: 
/axi_noc_0/S11_AXI
/axi_noc_0/S12_AXI
/axi_noc_0/S13_AXI
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 10875.367 ; gain = 0.000 ; free physical = 59870 ; free virtual = 296544
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_MM2S' to slave interface '/axi_noc_0/S12_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_S2MM' to slave interface '/axi_noc_0/S11_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/eth_1g/axi_dma_0/Data_SG' to slave interface '/axi_noc_0/S13_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PROT1_LR0_SETTINGS(PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 62.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 ) on '/axi_ethernet_t_gt_wrapper/gt_quad_base_0' with propagated value(GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.25 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G RX_LINE_RATE 1.25 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_K 00010001 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 GT_TYPE GTY). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_4' with propagated value(62500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(62500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(62500000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
ERROR: [BD 41-2275] One or more AXI NoC block interfaces are not connected in the NoC Connectivity tab of the NoC IP GUI. Please add connections in the NoC IP GUI Connectivity tab for the following: 
/axi_noc_0/S11_AXI
/axi_noc_0/S12_AXI
/axi_noc_0/S13_AXI
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 11160.488 ; gain = 0.000 ; free physical = 59480 ; free virtual = 296529
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {3200} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {3200} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S13_AXI]
endgroup
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
assign_bd_address
Slave segment '/axi_noc_0/S12_AXI/C1_DDR_LOW0x2' is being assigned into address space '/eth_1g/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S11_AXI/C1_DDR_LOW0x2' is being assigned into address space '/eth_1g/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S13_AXI/C1_DDR_LOW0x2' is being assigned into address space '/eth_1g/axi_dma_0/Data_SG' at <0x0000_0000 [ 2G ]>.
auto_assign_options {memory_capacity 8G}
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PROT1_LR0_SETTINGS(PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 62.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 ) on '/axi_ethernet_t_gt_wrapper/gt_quad_base_0' with propagated value(GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.25 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G RX_LINE_RATE 1.25 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_K 00010001 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 GT_TYPE GTY). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_4' with propagated value(62500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(62500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(62500000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 51deafe2
NoC Constraints | Checksum: ec408b36
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 1e9b898d
INFO: [Ipconfig 75-108] Writing file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD::NoC 103-2] ##############################################
INFO: [BD::NoC 103-3] # Resolving NoC Clock Associations
INFO: [BD::NoC 103-4] ##############################################
INFO: [BD::NoC 103-5] Changing ASSOCIATED_BUSIF of pin <aclk0> from <S13_AXI:S11_AXI:S00_AXI:S12_AXI> to <S00_AXI>.
INFO: [BD::NoC 103-5] Changing ASSOCIATED_BUSIF of pin <aclk8> from <S08_AXI:S09_AXI:S10_AXI> to <S08_AXI:S09_AXI:S10_AXI:S11_AXI:S12_AXI:S13_AXI>.
INFO: [BD 5-943] Reserving offset range <0xA405_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA404_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA408_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA406_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: SmartConnect pl_basex_2_5g_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: IP pl_basex_2_5g_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /pl_basex_2_5g_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11160.488 ; gain = 0.000 ; free physical = 59793 ; free virtual = 296378
ERROR: [xilinx.com:ip:gt_quad_base:1.1-2] /axi_ethernet_t_gt_wrapper/gt_quad_base_0  ERROR: Properties of bd_f420_pcs_pma_0_0 connected to TX3 is incompatible with properties of pl_basex_2_5g_gt_bridge_ip_0_0 connected to TX2 
ERROR: [xilinx.com:ip:gt_quad_base:1.1-2] /axi_ethernet_t_gt_wrapper/gt_quad_base_0  Incompatible reasons: DualLevelCheck: Cannot be packed because there is no VCO frequency solution for the LCPLL used in lanes 0 and/or 1 at rate 0

WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /eth_1g/axi_ethernet_t/userclk(62500000) and /axi_ethernet_t_gt_wrapper/bufg_gt_4/usrclk(156250000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /eth_1g/axi_ethernet_t/userclk2(125000000) and /axi_ethernet_t_gt_wrapper/bufg_gt_4/usrclk(156250000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /eth_1g/axi_ethernet_t/rxuserclk(62500000) and /axi_ethernet_t_gt_wrapper/bufg_gt_5/usrclk(156250000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /eth_1g/axi_ethernet_t/rxuserclk2(62500000) and /axi_ethernet_t_gt_wrapper/bufg_gt_6/usrclk(156250000)
validate_bd_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:04 . Memory (MB): peak = 11160.488 ; gain = 0.000 ; free physical = 59729 ; free virtual = 296292
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
startgroup
set_property CONFIG.PROT1_LR0_SETTINGS {PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 } [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
endgroup
startgroup
set_property CONFIG.FREQ_HZ {62500000} [get_bd_cells axi_ethernet_t_gt_wrapper/bufg_gt_5]
endgroup
startgroup
set_property CONFIG.FREQ_HZ {62500000} [get_bd_cells axi_ethernet_t_gt_wrapper/bufg_gt_6]
endgroup
startgroup
set_property CONFIG.FREQ_HZ {125000000} [get_bd_cells axi_ethernet_t_gt_wrapper/bufg_gt_4]
endgroup
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
save_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 11390.996 ; gain = 0.000 ; free physical = 63314 ; free virtual = 299471
copy_bd_objs /  [get_bd_cells {axi_ethernet_t_gt_wrapper/bufg_gt_4}]
move_bd_cells [get_bd_cells axi_ethernet_t_gt_wrapper] [get_bd_cells bufg_gt_4]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch2_txoutclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_7/outclk]
startgroup
set_property CONFIG.FREQ_HZ {62500000} [get_bd_cells axi_ethernet_t_gt_wrapper/bufg_gt_7]
endgroup
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
startgroup
set_property CONFIG.PROT1_LR0_SETTINGS {PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 125.000 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 } [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
endgroup
disconnect_bd_net /userclk_1 [get_bd_pins eth_1g/userclk]
connect_bd_net [get_bd_pins eth_1g/userclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_7/usrclk]
disconnect_bd_net /axi_ethernet_t_gt_wrapper/gt_quad_base_0_ch0_txoutclk [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_7/outclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_7/outclk] [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txoutclk]
delete_bd_objs [get_bd_nets userclk_1]
connect_bd_net [get_bd_pins eth_1g/userclk2] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_4/usrclk]
regenerate_bd_layout
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PROT1_LR0_SETTINGS(PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 125.000 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 ) on '/axi_ethernet_t_gt_wrapper/gt_quad_base_0' with propagated value(GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.25 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G RX_LINE_RATE 1.25 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_K 00010001 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 GT_TYPE GTY). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(125000000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_4' with propagated value(62500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_7' with propagated value(125000000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(125000000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(125000000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 51deafe2
NoC Constraints | Checksum: ec408b36
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 1e9b898d
INFO: [Ipconfig 75-108] Writing file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD 5-943] Reserving offset range <0xA405_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA404_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA408_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA406_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: SmartConnect pl_basex_2_5g_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: IP pl_basex_2_5g_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /pl_basex_2_5g_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11390.996 ; gain = 0.000 ; free physical = 61098 ; free virtual = 297347
ERROR: [xilinx.com:ip:gt_quad_base:1.1-2] /axi_ethernet_t_gt_wrapper/gt_quad_base_0  ERROR: Properties of bd_f420_pcs_pma_0_0 connected to TX3 is incompatible with properties of pl_basex_2_5g_gt_bridge_ip_0_0 connected to TX2 
ERROR: [xilinx.com:ip:gt_quad_base:1.1-2] /axi_ethernet_t_gt_wrapper/gt_quad_base_0  Incompatible reasons: DualLevelCheck: Cannot be packed because there is no VCO frequency solution for the LCPLL used in lanes 0 and/or 1 at rate 0

WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:05 . Memory (MB): peak = 11390.996 ; gain = 0.000 ; free physical = 60944 ; free virtual = 297351
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
startgroup
set_property -dict [list CONFIG.PROT1_LR0_SETTINGS.VALUE_MODE AUTO] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
endgroup
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
save_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 11651.492 ; gain = 0.000 ; free physical = 59804 ; free virtual = 296345
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Protocol to Lane Mapping(QUAD_PACK_SUCCESS)' with current value 'FAIL' for BD Cell 'axi_ethernet_t_gt_wrapper/gt_quad_base_0'. Validation failed for parameter 'Protocol to Lane Mapping(QUAD_PACK_SUCCESS)' with current value 'FAIL' for BD Cell 'axi_ethernet_t_gt_wrapper/gt_quad_base_0'. DualLevelCheck: Cannot be packed because there is no VCO frequency solution for the LCPLL used in lanes 2 and/or 3 at rate 0 

INFO: [IP_Flow 19-3438] Customization errors found on 'axi_ethernet_t_gt_wrapper/gt_quad_base_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_gt_quad_base_1.1::propagate Line 172
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(125000000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(125000000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_7' with propagated value(125000000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 51deafe2
NoC Constraints | Checksum: ec408b36
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 1e9b898d
INFO: [Ipconfig 75-108] Writing file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD 5-943] Reserving offset range <0xA405_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA408_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA406_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: SmartConnect pl_basex_2_5g_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: IP pl_basex_2_5g_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /pl_basex_2_5g_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11651.492 ; gain = 0.000 ; free physical = 59194 ; free virtual = 296189
ERROR: [xilinx.com:ip:gt_quad_base:1.1-2] /axi_ethernet_t_gt_wrapper/gt_quad_base_0  ERROR: Properties of bd_f420_pcs_pma_0_0 connected to TX3 is incompatible with properties of pl_basex_2_5g_gt_bridge_ip_0_0 connected to TX2 
ERROR: [xilinx.com:ip:gt_quad_base:1.1-2] /axi_ethernet_t_gt_wrapper/gt_quad_base_0  Incompatible reasons: DualLevelCheck: Cannot be packed because there is no VCO frequency solution for the LCPLL used in lanes 0 and/or 1 at rate 0

WARNING: [xilinx.com:ip:axi_apb_bridge:3.0-1] /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0 
	  ##########################
	  APB_M Slave is not mapped
	  ##########################
WARNING: [xilinx.com:ip:axi_apb_bridge:3.0-17] /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0 
	  #######################################################################################
	  No of Slaves selected are 1 out of which 1 are un-mapped/disjoint. 
	  Please map all the APB interfaces or re-configure the IP to match the number of slaves.
	  #######################################################################################
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 11651.492 ; gain = 0.000 ; free physical = 59200 ; free virtual = 296197
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_ports gtwiz_reset_tx_done_in_0] [get_bd_ports gtwiz_reset_rx_done_in_0]
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
save_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 11651.492 ; gain = 0.000 ; free physical = 49958 ; free virtual = 286810
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_bridge_ip_0]
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_rxprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_rxprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_RX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_txprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_txprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_TX0_EXT>.
CRITICAL WARNING: [BD 41-1170] Cannot connect pins of incompatible types: /eth_2p5g/userclk(clk) and /eth_2p5g/gt_bridge_ip_0/gt_rxusrclk(gt_usrclk) 
regenerate_bd_layout
regenerate_bd_layout
move_bd_cells [get_bd_cells /] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_bridge_ip_0]
WARNING: [BD 41-1306] The connection to interface pin </gt_bridge_ip_0/ch0_rxprogdivresetdone_ext> is being overridden by the user with net </axi_ethernet_t_gt_wrapper_ch0_rxprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_RX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </gt_bridge_ip_0/ch0_txprogdivresetdone_ext> is being overridden by the user with net </gt_quad_base_0_ch0_txprogdivresetdone>. This pin will not be connected as a part of interface connection <GT_TX0_EXT>.
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_rxprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_rxprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_RX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_txprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_txprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_TX0_EXT>.
CRITICAL WARNING: [BD 41-1170] Cannot connect pins of incompatible types: /eth_2p5g/userclk(clk) and /eth_2p5g/gt_bridge_ip_0/gt_rxusrclk(gt_usrclk) 
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_rxprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_rxprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_RX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_txprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_txprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_TX0_EXT>.
CRITICAL WARNING: [BD 41-1170] Cannot connect pins of incompatible types: /eth_2p5g/userclk(clk) and /eth_2p5g/gt_bridge_ip_0/gt_rxusrclk(gt_usrclk) 
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_rxprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_rxprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_RX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_txprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_txprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_TX0_EXT>.
CRITICAL WARNING: [BD 41-1170] Cannot connect pins of incompatible types: /eth_2p5g/userclk(clk) and /eth_2p5g/gt_bridge_ip_0/gt_rxusrclk(gt_usrclk) 
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_rxprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_rxprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_RX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_txprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_txprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_TX0_EXT>.
CRITICAL WARNING: [BD 41-1170] Cannot connect pins of incompatible types: /eth_2p5g/userclk(clk) and /eth_2p5g/gt_bridge_ip_0/gt_rxusrclk(gt_usrclk) 
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_rxprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_rxprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_RX0_EXT>.
WARNING: [BD 41-1306] The connection to interface pin </eth_2p5g/gt_bridge_ip_0/ch0_txprogdivresetdone_ext> is being overridden by the user with net <gt_bridge_ip_0_ch0_txprogdivresetdone_ext>. This pin will not be connected as a part of interface connection <GT_TX0_EXT>.
CRITICAL WARNING: [BD 41-1170] Cannot connect pins of incompatible types: /eth_2p5g/userclk(clk) and /eth_2p5g/gt_bridge_ip_0/gt_rxusrclk(gt_usrclk) 
regenerate_bd_layout
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {gt_bridge_ip_0}]
delete_bd_objs [get_bd_intf_nets eth_1g_gt_rx_interface] [get_bd_intf_nets eth_1g_gt_tx_interface]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins eth_1g/gt_rx_interface] [get_bd_intf_pins gt_bridge_ip_1/GT_RX0_EXT]
connect_bd_intf_net [get_bd_intf_pins gt_bridge_ip_1/GT_TX0_EXT] -boundary_type upper [get_bd_intf_pins eth_1g/gt_tx_interface]
connect_bd_intf_net [get_bd_intf_pins gt_bridge_ip_1/GT_TX0] -boundary_type upper [get_bd_intf_pins axi_ethernet_t_gt_wrapper/TX3_GT_IP_Interface]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_ethernet_t_gt_wrapper/RX3_GT_IP_Interface] [get_bd_intf_pins gt_bridge_ip_1/GT_RX0]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gt_ilo_reset] [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_iloreset]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/hsclk1_lcpllreset] [get_bd_pins gt_bridge_ip_1/gt_pll_reset]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gt_txusrclk] [get_bd_pins gt_bridge_ip_1/gt_rxusrclk]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gt_rxusrclk] [get_bd_pins axi_ethernet_t_gt_wrapper/usrclk5]
connect_bd_net [get_bd_pins gt_bridge_ip_1/apb3clk] [get_bd_pins cips_0/pl0_ref_clk]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gtpowergood] [get_bd_pins axi_ethernet_t_gt_wrapper/gtpowergood]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gt_lcpll_lock] [get_bd_pins axi_ethernet_t_gt_wrapper/hsclk0_rplllock]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gtreset_in] [get_bd_pins util_vector_logic_0/Res]
regenerate_bd_layout
assign_bd_address
Slave segment '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/APB3_INTF/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA404_0000 [ 64K ]>.
auto_assign_options {memory_capacity 8G}
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(125000000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(125000000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_7' with propagated value(125000000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(125000000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_4' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_7' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(156250000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(156250000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 51deafe2
NoC Constraints | Checksum: ec408b36
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 1e9b898d
INFO: [Ipconfig 75-108] Writing file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD 5-943] Reserving offset range <0xA405_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA404_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA408_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA406_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: SmartConnect pl_basex_2_5g_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: IP pl_basex_2_5g_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /pl_basex_2_5g_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11842.102 ; gain = 0.000 ; free physical = 58972 ; free virtual = 295971
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:07 . Memory (MB): peak = 11842.102 ; gain = 0.000 ; free physical = 58932 ; free virtual = 295989
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
save_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 11842.102 ; gain = 0.000 ; free physical = 58605 ; free virtual = 295952
launch_runs impl_1 -to_step write_device_image -jobs 40
INFO: [BD 41-1662] The design 'pl_basex_2_5g.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/apb3paddr'(16) to pin: '/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0/m_apb_paddr'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_2p5g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_2p5g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_1g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_1g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_0/ch0_txdata_ext'(128) to pin: '/eth_2p5g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_1/ch0_txdata_ext'(128) to pin: '/eth_1g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/synth/pl_basex_2_5g.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/apb3paddr'(16) to pin: '/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0/m_apb_paddr'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_2p5g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_2p5g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_1g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_1g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_0/ch0_txdata_ext'(128) to pin: '/eth_2p5g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_1/ch0_txdata_ext'(128) to pin: '/eth_1g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/sim/pl_basex_2_5g.v
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/hdl/pl_basex_2_5g_wrapper.v
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_0/bd_0/hw_handoff/pl_basex_2_5g_axi_ethernet_t_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_0/bd_0/synth/pl_basex_2_5g_axi_ethernet_t_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_2p5g/axi_ethernet_t .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/gt_quad_base_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/bufg_gt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/bufg_gt_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/bufg_gt_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/bufg_gt_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gt_bridge_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/axi_apb_bridge_0 .
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_9612_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_9612_pspmc_0_0: Time taken by generate_ps_data 2983 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_9612_pspmc_0_0: Time taken by XDC_generate is 2984 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_9612_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_9612_pspmc_0_0: Time taken by generate_ps_data 1221 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_9612_pspmc_0_0: Time taken by reg_generate is 1221 ms
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_cips_0_0/bd_0/hw_handoff/pl_basex_2_5g_cips_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_cips_0_0/bd_0/synth/pl_basex_2_5g_cips_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block cips_0 .
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_smartconnect_0_0/bd_0/hw_handoff/pl_basex_2_5g_smartconnect_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_smartconnect_0_0/bd_0/synth/pl_basex_2_5g_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_2p5g/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rxcommaalignen_out_s_0 .
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_0_0/bd_0/hw_handoff/pl_basex_2_5g_axis_ila_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_0_0/bd_0/synth/pl_basex_2_5g_axis_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_ila_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S06_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S07_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S08_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S09_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S10_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S11_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S12_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S13_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S13_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S13_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S09_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S09_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S06_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S06_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S04_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S04_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S08_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S08_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S10_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S10_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S07_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S07_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S11_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S11_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S12_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S12_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Calling reg_generate
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_noc_0_0/bd_0/hw_handoff/pl_basex_2_5g_axi_noc_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_noc_0_0/bd_0/synth/pl_basex_2_5g_axi_noc_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_0 .
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_1_0/bd_0/hw_handoff/pl_basex_2_5g_axis_ila_1_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_1_0/bd_0/synth/pl_basex_2_5g_axis_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pma_reset_handler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/bufg_gt_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/bufg_gt_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/bufg_gt_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_1g/axi_dma_0 .
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_1/bd_0/hw_handoff/pl_basex_2_5g_axi_ethernet_t_1.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_1/bd_0/synth/pl_basex_2_5g_axi_ethernet_t_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_1g/axi_ethernet_t .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_t_gt_wrapper/bufg_gt_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gt_bridge_ip_1 .
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/hw_handoff/pl_basex_2_5g.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/synth/pl_basex_2_5g.hwdef
[Fri Mar 14 11:35:11 2025] Launched synth_1...
Run output will be captured here: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/synth_1/runme.log
[Fri Mar 14 11:35:11 2025] Launched impl_1...
Run output will be captured here: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:03:47 ; elapsed = 00:05:04 . Memory (MB): peak = 12014.094 ; gain = 0.000 ; free physical = 58267 ; free virtual = 295808
write_hw_platform -fixed -include_bit -force -file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g_wrapper.xsa
INFO: [Project 1-1929] For a Versal design the -include_bit is not required. The generated platform will always contain either a pre-synthesis or post implementation .pdi file.
INFO: [Project 1-1918] Creating Hardware Platform: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/proj/gsd/vivado/Vivado/2023.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 12014.094 ; gain = 0.000 ; free physical = 45354 ; free virtual = 295266
open_hw_manager
connect_hw_server -url chanterelle10:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:chanterelle10:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-21:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/822129130579A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/822129130579A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A
set_property PROGRAM.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi} [get_hw_devices xcvc1902_1]
set_property PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property FULL_PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
current_hw_device [get_hw_devices xcvc1902_1]
refresh_hw_device [lindex [get_hw_devices xcvc1902_1] 0]
INFO: [Xicom 50-303] Debug core communication connected via DPC JTAG
INFO: [Xicom 50-241] Successfully set up debug cores (no debug hub address specified).
set_property PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property FULL_PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property PROGRAM.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi} [get_hw_devices xcvc1902_1]
program_hw_devices [get_hw_devices xcvc1902_1]
INFO: [Labtools 27-3439] Successfully programmed PDI file: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi.
INFO: [Labtools 27-3477] DONE bit: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 12014.094 ; gain = 0.000 ; free physical = 44891 ; free virtual = 296991
refresh_hw_device [lindex [get_hw_devices xcvc1902_1] 0]
INFO: [Xicom 50-303] Debug core communication connected via DPC JTAG
INFO: [Xicom 50-244] Successfully set up debug cores at debug hub address(es): 0x3ffc0000000
INFO: [Labtools 27-3656] DDRMC_1 is not enabled.
INFO: [Labtools 27-3656] DDRMC_3 is not enabled.
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 4 DDRMC core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 1 IBERT core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 1 SysMon core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 12014.094 ; gain = 0.000 ; free physical = 45275 ; free virtual = 296470
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]]
set xil_newLinks [list]
set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_0.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_0.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_1.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_1.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_2.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_2.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_3.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_3.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
unset xil_newLinks
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]
ERROR: [Xicom 50-301] Failed to communicate with ILA core [pl_basex_2_5g_i/axis_ila_0].
  Verify Probes File corresponds to currently programed PDI.
refresh_hw_target {chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]
ERROR: [Xicom 50-301] Failed to communicate with ILA core [pl_basex_2_5g_i/axis_ila_0].
  Verify Probes File corresponds to currently programed PDI.
save_wave_config {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_target {chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A}
INFO: [Labtoolstcl 44-464] Closing hw_target chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A
open_hw_target {chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A}
INFO: [Labtoolstcl 44-466] Opening hw_target chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A
set_property PROGRAM.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi} [get_hw_devices xcvc1902_1]
set_property PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property FULL_PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
current_hw_device [get_hw_devices xcvc1902_1]
refresh_hw_device [lindex [get_hw_devices xcvc1902_1] 0]
INFO: [Xicom 50-303] Debug core communication connected via DPC JTAG
INFO: [Xicom 50-244] Successfully set up debug cores at debug hub address(es): 0x3ffc0000000
INFO: [Labtools 27-3656] DDRMC_1 is not enabled.
INFO: [Labtools 27-3656] DDRMC_3 is not enabled.
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 4 DDRMC core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 1 IBERT core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 1 SysMon core(s).
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 12247.711 ; gain = 0.000 ; free physical = 44626 ; free virtual = 296694
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2025-Mar-14 13:14:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set xil_newLinks [list]
set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_0.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_0.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_1.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_1.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_2.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_2.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_3.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_3.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
unset xil_newLinks
set_property CH2_RX_RESET 1 [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
commit_hw_sio [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
disconnect_hw_server chanterelle10:3121
connect_hw_server -url chanterelle11:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:chanterelle11:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-21:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/532143136564A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/532143136564A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target chanterelle11:3121/xilinx_tcf/Xilinx/532143136564A
set_property PROGRAM.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi} [get_hw_devices xcvc1902_1]
set_property PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property FULL_PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
current_hw_device [get_hw_devices xcvc1902_1]
refresh_hw_device [lindex [get_hw_devices xcvc1902_1] 0]
INFO: [Xicom 50-303] Debug core communication connected via DPC JTAG
INFO: [Xicom 50-244] Successfully set up debug cores at debug hub address(es): 0x3ffc0000000
INFO: [Labtools 27-3656] DDRMC_1 is not enabled.
INFO: [Labtools 27-3656] DDRMC_3 is not enabled.
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 4 DDRMC core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 1 IBERT core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xcvc1902 (JTAG device index = 1) is programmed with a design that has 1 SysMon core(s).
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 12251.695 ; gain = 0.000 ; free physical = 49405 ; free virtual = 296587
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]]
set xil_newLinks [list]
set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_0.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_0.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_1.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_1.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_2.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_2.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_3.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_3.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
unset xil_newLinks
set_property CH2_RX_RESET 1 [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
commit_hw_sio [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
set_property CH2_TX_RESET 1 [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
commit_hw_sio [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
set_property CH2_RX_RESET 1 [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
commit_hw_sio [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
open_bd_design {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd}
startgroup
set_property CONFIG.PHYADDR {4} [get_bd_cells eth_1g/axi_ethernet_t]
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: ARCHITECTURE : versal
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: PART : xcvc1902-vsva2197-2MP-e-S
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: SPEEDGRADE : -2MP
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_f420_pcs_pma_0: Standard : 1000BASEX
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
WARNING: [BD 41-2721] Requested assignment from slave segment '/mac/s_axi/Reg' to address space '/eth_buf/S_AXI_2TEMAC' was auto-corrected from <0x0000_0000 [ 128K ]> to <0x0000_0000 [ 4K ]>.
endgroup
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_a8b84e50.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_38e84f96.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/synth_1/pl_basex_2_5g_wrapper.dcp to /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/synth_1

launch_runs impl_1 -to_step write_device_image -jobs 40
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(125000000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_4' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(156250000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(156250000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_7' with propagated value(312500000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 51deafe2
NoC Constraints | Checksum: ec408b36
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 1e9b898d
INFO: [Ipconfig 75-108] Writing file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD 5-943] Reserving offset range <0xA405_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA404_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA408_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA406_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: SmartConnect pl_basex_2_5g_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: IP pl_basex_2_5g_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /pl_basex_2_5g_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12342.645 ; gain = 0.000 ; free physical = 47107 ; free virtual = 293696
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_a8b84e50.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_38e84f96.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/apb3paddr'(16) to pin: '/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0/m_apb_paddr'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_2p5g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_2p5g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_1g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_1g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_0/ch0_txdata_ext'(128) to pin: '/eth_2p5g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_1/ch0_txdata_ext'(128) to pin: '/eth_1g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/synth/pl_basex_2_5g.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/apb3paddr'(16) to pin: '/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0/m_apb_paddr'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_2p5g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_2p5g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_1g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_1g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_0/ch0_txdata_ext'(128) to pin: '/eth_2p5g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_1/ch0_txdata_ext'(128) to pin: '/eth_1g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/sim/pl_basex_2_5g.v
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/hdl/pl_basex_2_5g_wrapper.v
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_a8b84e50.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_38e84f96.ui> 
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_0/bd_0/hw_handoff/pl_basex_2_5g_axi_ethernet_t_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_0/bd_0/synth/pl_basex_2_5g_axi_ethernet_t_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_cips_0_0/bd_0/hw_handoff/pl_basex_2_5g_cips_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_cips_0_0/bd_0/synth/pl_basex_2_5g_cips_0_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_smartconnect_0_0/bd_0/hw_handoff/pl_basex_2_5g_smartconnect_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_smartconnect_0_0/bd_0/synth/pl_basex_2_5g_smartconnect_0_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_0_0/bd_0/hw_handoff/pl_basex_2_5g_axis_ila_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_0_0/bd_0/synth/pl_basex_2_5g_axis_ila_0_0.hwdef
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S13_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S13_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S09_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S09_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S06_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S06_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S04_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S04_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S08_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S08_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S10_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S10_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S07_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S07_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S11_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S11_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S12_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S12_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Calling reg_generate
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_noc_0_0/bd_0/hw_handoff/pl_basex_2_5g_axi_noc_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_noc_0_0/bd_0/synth/pl_basex_2_5g_axi_noc_0_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_1_0/bd_0/hw_handoff/pl_basex_2_5g_axis_ila_1_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_1_0/bd_0/synth/pl_basex_2_5g_axis_ila_1_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_1/bd_0/hw_handoff/pl_basex_2_5g_axi_ethernet_t_1.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_1/bd_0/synth/pl_basex_2_5g_axi_ethernet_t_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_1g/axi_ethernet_t .
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/hw_handoff/pl_basex_2_5g.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/synth/pl_basex_2_5g.hwdef
[Fri Mar 14 13:57:30 2025] Launched synth_1...
Run output will be captured here: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/synth_1/runme.log
[Fri Mar 14 13:57:30 2025] Launched impl_1...
Run output will be captured here: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:05:21 ; elapsed = 00:06:26 . Memory (MB): peak = 12599.234 ; gain = 277.570 ; free physical = 43745 ; free virtual = 290491
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/synth_1

startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { eth_1g/axi_ethernet_t_status_vector } ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {eth_1g/axi_ethernet_t_status_vector }]
true
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets eth_1g/axi_ethernet_t_status_vector] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz/clk_out1" AXIS_ILA "Auto" } \
                                                         ]
regenerate_bd_layout
save_bd_design
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_a8b84e50.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_38e84f96.ui> 
launch_runs impl_1 -to_step write_device_image -jobs 40
WARNING: [BD 41-2670] Found an incomplete address path from address space '/cips_0/M_AXI_FPD' to master interface '/smartconnect_0/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [SMARTCONNECT-2] Port M02_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_ethernet_t_gt_wrapper/axi_apb_bridge_0.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(156250000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_0' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(125000000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_4' with propagated value(312500000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_5' with propagated value(156250000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_6' with propagated value(156250000.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter FREQ_HZ(62500000) on '/axi_ethernet_t_gt_wrapper/bufg_gt_7' with propagated value(312500000.0). Command ignored
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 51deafe2
NoC Constraints | Checksum: ec408b36
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 1e9b898d
INFO: [Ipconfig 75-108] Writing file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD 5-943] Reserving offset range <0xA405_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA404_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA408_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA406_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: SmartConnect pl_basex_2_5g_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: IP pl_basex_2_5g_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] pl_basex_2_5g_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /pl_basex_2_5g_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 12976.414 ; gain = 0.000 ; free physical = 42335 ; free virtual = 288602
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S05_AXI(17) and /cips_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S06_AXI(17) and /cips_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S07_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_a8b84e50.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_38e84f96.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/apb3paddr'(16) to pin: '/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0/m_apb_paddr'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_2p5g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_2p5g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_1g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_1g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_0/ch0_txdata_ext'(128) to pin: '/eth_2p5g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_1/ch0_txdata_ext'(128) to pin: '/eth_1g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/synth/pl_basex_2_5g.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ethernet_t_gt_wrapper/gt_quad_base_0/apb3paddr'(16) to pin: '/axi_ethernet_t_gt_wrapper/axi_apb_bridge_0/m_apb_paddr'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_2p5g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_2p5g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/eth_1g/axi_ethernet_t/gt_rx_interface_ch_rxdata'(16) to pin: '/eth_1g/gt_rx_interface_ch_rxdata'(128) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_0/ch0_txdata_ext'(128) to pin: '/eth_2p5g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gt_bridge_ip_1/ch0_txdata_ext'(128) to pin: '/eth_1g/gt_tx_interface_ch_txdata'(16) - Only lower order bits will be connected.
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/sim/pl_basex_2_5g.v
Verilog Output written to : /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/hdl/pl_basex_2_5g_wrapper.v
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_abeef15a.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_3cccacad.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_a8b84e50.ui> 
Wrote  : </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/ui/bd_38e84f96.ui> 
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_0/bd_0/hw_handoff/pl_basex_2_5g_axi_ethernet_t_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_0/bd_0/synth/pl_basex_2_5g_axi_ethernet_t_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_cips_0_0/bd_0/hw_handoff/pl_basex_2_5g_cips_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_cips_0_0/bd_0/synth/pl_basex_2_5g_cips_0_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_smartconnect_0_0/bd_0/hw_handoff/pl_basex_2_5g_smartconnect_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_smartconnect_0_0/bd_0/synth/pl_basex_2_5g_smartconnect_0_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_0_0/bd_0/hw_handoff/pl_basex_2_5g_axis_ila_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_0_0/bd_0/synth/pl_basex_2_5g_axis_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_ila_0 .
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S13_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S13_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S09_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S09_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S06_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S06_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S04_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S04_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S08_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S08_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S10_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S10_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S07_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S07_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S11_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S11_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S12_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0669_S12_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Calling reg_generate
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_noc_0_0/bd_0/hw_handoff/pl_basex_2_5g_axi_noc_0_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_noc_0_0/bd_0/synth/pl_basex_2_5g_axi_noc_0_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_1_0/bd_0/hw_handoff/pl_basex_2_5g_axis_ila_1_0.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axis_ila_1_0/bd_0/synth/pl_basex_2_5g_axis_ila_1_0.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_1/bd_0/hw_handoff/pl_basex_2_5g_axi_ethernet_t_1.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/ip/pl_basex_2_5g_axi_ethernet_t_1/bd_0/synth/pl_basex_2_5g_axi_ethernet_t_1.hwdef
Exporting to file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/hw_handoff/pl_basex_2_5g.hwh
Generated Hardware Definition File /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/pl_basex_2_5g/synth/pl_basex_2_5g.hwdef
[Fri Mar 14 14:12:34 2025] Launched synth_1...
Run output will be captured here: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/synth_1/runme.log
[Fri Mar 14 14:12:34 2025] Launched impl_1...
Run output will be captured here: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:05:06 ; elapsed = 00:05:54 . Memory (MB): peak = 12976.414 ; gain = 0.000 ; free physical = 40189 ; free virtual = 287488
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/synth_1

WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT0_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT1_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT1_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT2_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT2_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT3_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT3_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT4_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT4_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT5_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT5_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT6_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_ENABLE is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_PRESET is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_GT_DIRECTION is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_RX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_TX_MASTERCLK_SRC is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_TX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.PROT6_NO_OF_RX_LANES is not allowed in procedure update_gui_for_PARAM_VALUE.PROT7_ENABLE
regenerate_bd_layout
write_bd_tcl -force /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts/pl_basex_2_5g_bd.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/eth_2p5g/axi_ethernet_t, /eth_1g/axi_ethernet_t
Please add the following user repository(s):
/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs
before sourcing this Tcl script or use write_project_tcl.
WARNING: [BD 41-2925] The design that will be created by this Tcl script contains the following module references: rxcommaalignen_out_shifter, pma_reset_handler.
Please add the sources of those modules before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out </group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts/pl_basex_2_5g_bd.tcl>.

write_hw_platform -fixed -include_bit -force -file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Software/vivado/pl_basex_2_5g_wrapper.xsa
INFO: [Project 1-1929] For a Versal design the -include_bit is not required. The generated platform will always contain either a pre-synthesis or post implementation .pdi file.
INFO: [Project 1-1918] Creating Hardware Platform: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Software/vivado/pl_basex_2_5g_wrapper.xsa ...
INFO: [Project 1-1952] The post implementation device image (pdi file) does not exist. Run the Vivado tools to generate generate implementation results and the device image. The fixed platform will contain the pre_synthesis pdi file.
INFO: [Project 1-1932] Generating a pre-synthesis device image (.pdi file) and writing it to the platform file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Software/vivado/pl_basex_2_5g_wrapper.xsa.
Generating Hard Block Files
/proj/gsd/vivado/Vivado/2023.2/gnu/microblaze/lin
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DMATYPE' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DMATYPE' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NUM_INSTANCES' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT1_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT2_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT3_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT4_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NUM_INSTANCES' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: Pmonpsv driver is being deprecated from 2024.1 release. It will be made obsolete in 2025.1 release.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.QSPI_FBCLK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NAME' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_0' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_0_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_1_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_2' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_2_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_3' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_3_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_4' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_4_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_5' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_5_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_6' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_6_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_7' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_7_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_8' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_8_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_9' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_9_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_10' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_10_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_11' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_11_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_12' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_12_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_13' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_13_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_14' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_14_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_15' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_15_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_16' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_16_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_17' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_17_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_18' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_18_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_19' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_19_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_20' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_20_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_21' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_21_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_22' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_22_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_23' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_23_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_24' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_24_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_25' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_25_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_26' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_26_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_27' because this property is not valid in conjunction with other property setting on this object.
INFO: [Common 17-14] Message 'Common 17-673' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src
Include files for this library have already been copied.
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_19/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_18/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src
Include files for this library have already been copied.
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src
Compiling Xilpdi Library
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src
Compiling XilPLMI Library
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src
Compiling XilLoader Library
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src
Compiling XilPM Library
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src
Compiling XilOcp Library
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src
Compiling XilCert Library
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src
Compiling XilSecure Library
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src
Compiling XilPuf Library
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src
Compiling XilNvm Library
Finished building libraries sequentially.
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src
Include files for this library have already been copied.
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_19/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_18/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src
Include files for this library have already been copied.
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src
Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_2/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_19/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_18/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src
xcoresightpsdcc.c:40:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   40 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src
Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src
Compiling xsysmonpsv
microblaze_sleep.c:82:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   82 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1302:60: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1302 | #define XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                            ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/proj/gsd/vivado/Vivado/2023.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
lto-wrapper.real: warning: using serial compilation of 5 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts/.Xil/Vivado-1079321-xsjapps57/xsa/pl_basex_2_5g_wrapper_presynth.bif file ...


****** Bootgen v2023.2
  **** Build date : Oct 11 2023-12:50:27
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Software/vivado/pl_basex_2_5g_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 12976.414 ; gain = 0.000 ; free physical = 48097 ; free virtual = 295255
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/mref/pma_reset_handler/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.gen/sources_1/bd/mref/rxcommaalignen_out_shifter/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_buffer_v2_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.ipdefs/axi_ethernet_v7_2/component.xml. It will be created.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 14:26:38 2025...
