\
\ @file hsem.fs
\ @brief Hardware semaphore
\
\ This file is auto-generated from SVD file.
\ DO NOT EDIT MANUALLY.
\

[ifndef] HSEM_DEF

  [ifdef] HSEM_HSEM_R0_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x00
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R1_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x04
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R2_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x08
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R3_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x0C
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R4_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x10
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R5_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x14
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R6_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x18
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R7_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x1C
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R8_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x20
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R9_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x24
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R10_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x28
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R11_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x2C
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R12_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x30
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R13_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x34
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R14_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x38
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_R15_DEF
    \
    \ @brief HSEM register HSEM_R0 HSEM_R31
    \ Address offset: 0x3C
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR0_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0x80
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR1_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0x84
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR2_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0x88
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR3_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0x8C
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR4_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0x90
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR5_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0x94
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR6_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0x98
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR7_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0x9C
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR8_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0xA0
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR9_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0xA4
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR10_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0xA8
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR11_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0xAC
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR12_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0xB0
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR13_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0xB4
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR14_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0xB8
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_RLR15_DEF
    \
    \ @brief HSEM Read lock register
    \ Address offset: 0xBC
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_PROCID                    \ [0x00 : 8] Semaphore ProcessID
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] Semaphore MASTERID
    $1f constant HSEM_LOCK                      \ [0x1f] Lock indication
  [then]


  [ifdef] HSEM_HSEM_IER_DEF
    \
    \ @brief HSEM Interrupt enable register
    \ Address offset: 0x100
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_ISE0                      \ [0x00] Interrupt semaphore n enable bit
    $01 constant HSEM_ISE1                      \ [0x01] Interrupt semaphore n enable bit
    $02 constant HSEM_ISE2                      \ [0x02] Interrupt semaphore n enable bit
    $03 constant HSEM_ISE3                      \ [0x03] Interrupt semaphore n enable bit
    $04 constant HSEM_ISE4                      \ [0x04] Interrupt semaphore n enable bit
    $05 constant HSEM_ISE5                      \ [0x05] Interrupt semaphore n enable bit
    $06 constant HSEM_ISE6                      \ [0x06] Interrupt semaphore n enable bit
    $07 constant HSEM_ISE7                      \ [0x07] Interrupt semaphore n enable bit
    $08 constant HSEM_ISE8                      \ [0x08] Interrupt semaphore n enable bit
    $09 constant HSEM_ISE9                      \ [0x09] Interrupt semaphore n enable bit
    $0a constant HSEM_ISE10                     \ [0x0a] Interrupt semaphore n enable bit
    $0b constant HSEM_ISE11                     \ [0x0b] Interrupt semaphore n enable bit
    $0c constant HSEM_ISE12                     \ [0x0c] Interrupt semaphore n enable bit
    $0d constant HSEM_ISE13                     \ [0x0d] Interrupt semaphore n enable bit
    $0e constant HSEM_ISE14                     \ [0x0e] Interrupt semaphore n enable bit
    $0f constant HSEM_ISE15                     \ [0x0f] Interrupt semaphore n enable bit
  [then]


  [ifdef] HSEM_HSEM_ICR_DEF
    \
    \ @brief HSEM Interrupt clear register
    \ Address offset: 0x104
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_ISC0                      \ [0x00] Interrupt(N) semaphore n clear bit
    $01 constant HSEM_ISC1                      \ [0x01] Interrupt(N) semaphore n clear bit
    $02 constant HSEM_ISC2                      \ [0x02] Interrupt(N) semaphore n clear bit
    $03 constant HSEM_ISC3                      \ [0x03] Interrupt(N) semaphore n clear bit
    $04 constant HSEM_ISC4                      \ [0x04] Interrupt(N) semaphore n clear bit
    $05 constant HSEM_ISC5                      \ [0x05] Interrupt(N) semaphore n clear bit
    $06 constant HSEM_ISC6                      \ [0x06] Interrupt(N) semaphore n clear bit
    $07 constant HSEM_ISC7                      \ [0x07] Interrupt(N) semaphore n clear bit
    $08 constant HSEM_ISC8                      \ [0x08] Interrupt(N) semaphore n clear bit
    $09 constant HSEM_ISC9                      \ [0x09] Interrupt(N) semaphore n clear bit
    $0a constant HSEM_ISC10                     \ [0x0a] Interrupt(N) semaphore n clear bit
    $0b constant HSEM_ISC11                     \ [0x0b] Interrupt(N) semaphore n clear bit
    $0c constant HSEM_ISC12                     \ [0x0c] Interrupt(N) semaphore n clear bit
    $0d constant HSEM_ISC13                     \ [0x0d] Interrupt(N) semaphore n clear bit
    $0e constant HSEM_ISC14                     \ [0x0e] Interrupt(N) semaphore n clear bit
    $0f constant HSEM_ISC15                     \ [0x0f] Interrupt(N) semaphore n clear bit
  [then]


  [ifdef] HSEM_HSEM_ISR_DEF
    \
    \ @brief HSEM Interrupt status register
    \ Address offset: 0x108
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_ISF0                      \ [0x00] Interrupt(N) semaphore n status bit before enable (mask)
    $01 constant HSEM_ISF1                      \ [0x01] Interrupt(N) semaphore n status bit before enable (mask)
    $02 constant HSEM_ISF2                      \ [0x02] Interrupt(N) semaphore n status bit before enable (mask)
    $03 constant HSEM_ISF3                      \ [0x03] Interrupt(N) semaphore n status bit before enable (mask)
    $04 constant HSEM_ISF4                      \ [0x04] Interrupt(N) semaphore n status bit before enable (mask)
    $05 constant HSEM_ISF5                      \ [0x05] Interrupt(N) semaphore n status bit before enable (mask)
    $06 constant HSEM_ISF6                      \ [0x06] Interrupt(N) semaphore n status bit before enable (mask)
    $07 constant HSEM_ISF7                      \ [0x07] Interrupt(N) semaphore n status bit before enable (mask)
    $08 constant HSEM_ISF8                      \ [0x08] Interrupt(N) semaphore n status bit before enable (mask)
    $09 constant HSEM_ISF9                      \ [0x09] Interrupt(N) semaphore n status bit before enable (mask)
    $0a constant HSEM_ISF10                     \ [0x0a] Interrupt(N) semaphore n status bit before enable (mask)
    $0b constant HSEM_ISF11                     \ [0x0b] Interrupt(N) semaphore n status bit before enable (mask)
    $0c constant HSEM_ISF12                     \ [0x0c] Interrupt(N) semaphore n status bit before enable (mask)
    $0d constant HSEM_ISF13                     \ [0x0d] Interrupt(N) semaphore n status bit before enable (mask)
    $0e constant HSEM_ISF14                     \ [0x0e] Interrupt(N) semaphore n status bit before enable (mask)
    $0f constant HSEM_ISF15                     \ [0x0f] Interrupt(N) semaphore n status bit before enable (mask)
  [then]


  [ifdef] HSEM_HSEM_MISR_DEF
    \
    \ @brief HSEM Masked interrupt status register
    \ Address offset: 0x10C
    \ Reset value: 0x00000000
    \
    $00 constant HSEM_MISF0                     \ [0x00] masked interrupt(N) semaphore n status bit after enable (mask)
    $01 constant HSEM_MISF1                     \ [0x01] masked interrupt(N) semaphore n status bit after enable (mask)
    $02 constant HSEM_MISF2                     \ [0x02] masked interrupt(N) semaphore n status bit after enable (mask)
    $03 constant HSEM_MISF3                     \ [0x03] masked interrupt(N) semaphore n status bit after enable (mask)
    $04 constant HSEM_MISF4                     \ [0x04] masked interrupt(N) semaphore n status bit after enable (mask)
    $05 constant HSEM_MISF5                     \ [0x05] masked interrupt(N) semaphore n status bit after enable (mask)
    $06 constant HSEM_MISF6                     \ [0x06] masked interrupt(N) semaphore n status bit after enable (mask)
    $07 constant HSEM_MISF7                     \ [0x07] masked interrupt(N) semaphore n status bit after enable (mask)
    $08 constant HSEM_MISF8                     \ [0x08] masked interrupt(N) semaphore n status bit after enable (mask)
    $09 constant HSEM_MISF9                     \ [0x09] masked interrupt(N) semaphore n status bit after enable (mask)
    $0a constant HSEM_MISF10                    \ [0x0a] masked interrupt(N) semaphore n status bit after enable (mask)
    $0b constant HSEM_MISF11                    \ [0x0b] masked interrupt(N) semaphore n status bit after enable (mask)
    $0c constant HSEM_MISF12                    \ [0x0c] masked interrupt(N) semaphore n status bit after enable (mask)
    $0d constant HSEM_MISF13                    \ [0x0d] masked interrupt(N) semaphore n status bit after enable (mask)
    $0e constant HSEM_MISF14                    \ [0x0e] masked interrupt(N) semaphore n status bit after enable (mask)
    $0f constant HSEM_MISF15                    \ [0x0f] masked interrupt(N) semaphore n status bit after enable (mask)
  [then]


  [ifdef] HSEM_HSEM_CR_DEF
    \
    \ @brief HSEM Clear register
    \ Address offset: 0x140
    \ Reset value: 0x00000000
    \
    $08 constant HSEM_MASTERID                  \ [0x08 : 4] MASTERID
    $10 constant HSEM_KEY                       \ [0x10 : 16] Semaphore clear Key
  [then]


  [ifdef] HSEM_HSEM_KEYR_DEF
    \
    \ @brief HSEM Interrupt clear register
    \ Address offset: 0x144
    \ Reset value: 0x00000000
    \
    $10 constant HSEM_KEY                       \ [0x10 : 16] Semaphore Clear Key
  [then]

  \
  \ @brief Hardware semaphore
  \
  $00 constant HSEM_HSEM_R0             \ HSEM register HSEM_R0 HSEM_R31
  $04 constant HSEM_HSEM_R1             \ HSEM register HSEM_R0 HSEM_R31
  $08 constant HSEM_HSEM_R2             \ HSEM register HSEM_R0 HSEM_R31
  $0C constant HSEM_HSEM_R3             \ HSEM register HSEM_R0 HSEM_R31
  $10 constant HSEM_HSEM_R4             \ HSEM register HSEM_R0 HSEM_R31
  $14 constant HSEM_HSEM_R5             \ HSEM register HSEM_R0 HSEM_R31
  $18 constant HSEM_HSEM_R6             \ HSEM register HSEM_R0 HSEM_R31
  $1C constant HSEM_HSEM_R7             \ HSEM register HSEM_R0 HSEM_R31
  $20 constant HSEM_HSEM_R8             \ HSEM register HSEM_R0 HSEM_R31
  $24 constant HSEM_HSEM_R9             \ HSEM register HSEM_R0 HSEM_R31
  $28 constant HSEM_HSEM_R10            \ HSEM register HSEM_R0 HSEM_R31
  $2C constant HSEM_HSEM_R11            \ HSEM register HSEM_R0 HSEM_R31
  $30 constant HSEM_HSEM_R12            \ HSEM register HSEM_R0 HSEM_R31
  $34 constant HSEM_HSEM_R13            \ HSEM register HSEM_R0 HSEM_R31
  $38 constant HSEM_HSEM_R14            \ HSEM register HSEM_R0 HSEM_R31
  $3C constant HSEM_HSEM_R15            \ HSEM register HSEM_R0 HSEM_R31
  $80 constant HSEM_HSEM_RLR0           \ HSEM Read lock register
  $84 constant HSEM_HSEM_RLR1           \ HSEM Read lock register
  $88 constant HSEM_HSEM_RLR2           \ HSEM Read lock register
  $8C constant HSEM_HSEM_RLR3           \ HSEM Read lock register
  $90 constant HSEM_HSEM_RLR4           \ HSEM Read lock register
  $94 constant HSEM_HSEM_RLR5           \ HSEM Read lock register
  $98 constant HSEM_HSEM_RLR6           \ HSEM Read lock register
  $9C constant HSEM_HSEM_RLR7           \ HSEM Read lock register
  $A0 constant HSEM_HSEM_RLR8           \ HSEM Read lock register
  $A4 constant HSEM_HSEM_RLR9           \ HSEM Read lock register
  $A8 constant HSEM_HSEM_RLR10          \ HSEM Read lock register
  $AC constant HSEM_HSEM_RLR11          \ HSEM Read lock register
  $B0 constant HSEM_HSEM_RLR12          \ HSEM Read lock register
  $B4 constant HSEM_HSEM_RLR13          \ HSEM Read lock register
  $B8 constant HSEM_HSEM_RLR14          \ HSEM Read lock register
  $BC constant HSEM_HSEM_RLR15          \ HSEM Read lock register
  $100 constant HSEM_HSEM_IER           \ HSEM Interrupt enable register
  $104 constant HSEM_HSEM_ICR           \ HSEM Interrupt clear register
  $108 constant HSEM_HSEM_ISR           \ HSEM Interrupt status register
  $10C constant HSEM_HSEM_MISR          \ HSEM Masked interrupt status register
  $140 constant HSEM_HSEM_CR            \ HSEM Clear register
  $144 constant HSEM_HSEM_KEYR          \ HSEM Interrupt clear register

: HSEM_DEF ; [then]
