git clone --depth 1 --no-tags https://github.com/hussain-abbas-06228/FPGA_Snake_Game.git f:/verilog_sva_gh_scraper/data/full_repos/330576674
git clone --depth 1 --no-tags https://github.com/neginkheirmand/LogicalDesign_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/330477737
git clone --depth 1 --no-tags https://github.com/XcodeRole/Multi-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/324352187
git clone --depth 1 --no-tags https://github.com/2019320106Leejaeseo/single-cycle-mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/324024243
git clone --depth 1 --no-tags https://github.com/kyle-one/multi_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/324094235
git clone --depth 1 --no-tags https://github.com/Er-Darshil/Fifo-memory.git f:/verilog_sva_gh_scraper/data/full_repos/324732845
git clone --depth 1 --no-tags https://github.com/ArudaKawa/FB-CPU-RTL-Tasarimi.git f:/verilog_sva_gh_scraper/data/full_repos/329290419
git clone --depth 1 --no-tags https://github.com/Vinitha14/Scoreboard.git f:/verilog_sva_gh_scraper/data/full_repos/329426934
git clone --depth 1 --no-tags https://github.com/natanlaurett/processador-8-bits.git f:/verilog_sva_gh_scraper/data/full_repos/329939117
git clone --depth 1 --no-tags https://github.com/cuneytbalci/fb_cpu_verilog_rtl_project.git f:/verilog_sva_gh_scraper/data/full_repos/329902910
git clone --depth 1 --no-tags https://github.com/kakbydima/COTS.git f:/verilog_sva_gh_scraper/data/full_repos/326420609
git clone --depth 1 --no-tags https://github.com/zht111/toy_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/326198322
git clone --depth 1 --no-tags https://github.com/Elena-knfr/Digital_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/326452284
git clone --depth 1 --no-tags https://github.com/mohamr01/Mips-Project.git f:/verilog_sva_gh_scraper/data/full_repos/327112413
git clone --depth 1 --no-tags https://github.com/johnt1838/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/327262746
git clone --depth 1 --no-tags https://github.com/Abhinand20/Secure-AES.git f:/verilog_sva_gh_scraper/data/full_repos/328456059
git clone --depth 1 --no-tags https://github.com/ARui-tw/LED-Cube.git f:/verilog_sva_gh_scraper/data/full_repos/328190624
git clone --depth 1 --no-tags https://github.com/erik-fox/ExpandableDaisyChainArbiter.git f:/verilog_sva_gh_scraper/data/full_repos/327436887
git clone --depth 1 --no-tags https://github.com/Khaled-Pr/Count_the_number_of_ones_for_8bit_Input.git f:/verilog_sva_gh_scraper/data/full_repos/326503166
git clone --depth 1 --no-tags https://github.com/ChNgineer/ECE253.git f:/verilog_sva_gh_scraper/data/full_repos/328274513
git clone --depth 1 --no-tags https://github.com/Maryambayati/32bit-MIPS-Pipelined-processor-.git f:/verilog_sva_gh_scraper/data/full_repos/328347085
git clone --depth 1 --no-tags https://github.com/jslee6091/AI_RTL_Design.git f:/verilog_sva_gh_scraper/data/full_repos/328924157
git clone --depth 1 --no-tags https://github.com/saramkhalaf/MotionEstimator.git f:/verilog_sva_gh_scraper/data/full_repos/328556979
git clone --depth 1 --no-tags https://github.com/VijayMeena701/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/328656205
git clone --depth 1 --no-tags https://github.com/howardchou0302/CAFinal.git f:/verilog_sva_gh_scraper/data/full_repos/325544632
git clone --depth 1 --no-tags https://github.com/Chen-Yu-Chang/Multicycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/323221872
git clone --depth 1 --no-tags https://github.com/abhishek2002228/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/325014565
git clone --depth 1 --no-tags https://github.com/Floppies/tp3_arqcomp.git f:/verilog_sva_gh_scraper/data/full_repos/324836958
git clone --depth 1 --no-tags https://github.com/Nimausfi/Mux_4_to_1.git f:/verilog_sva_gh_scraper/data/full_repos/325582507
git clone --depth 1 --no-tags https://github.com/SunzeY/CPU_project.git f:/verilog_sva_gh_scraper/data/full_repos/326104848
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/memory_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/322397250
git clone --depth 1 --no-tags https://github.com/CompoTypo/SimpleALU.git f:/verilog_sva_gh_scraper/data/full_repos/322125510
git clone --depth 1 --no-tags https://github.com/AmalPrabhashwara/FPGA-based-power-quality-enhancer.git f:/verilog_sva_gh_scraper/data/full_repos/322264206
git clone --depth 1 --no-tags https://github.com/GokuGhoul/Embd-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/322675567
git clone --depth 1 --no-tags https://github.com/JhianRamos/ProyectoDigital.git f:/verilog_sva_gh_scraper/data/full_repos/321857158
git clone --depth 1 --no-tags https://github.com/Jeremyngu123/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/329781686
git clone --depth 1 --no-tags https://github.com/ZG926/CAproject_2.git f:/verilog_sva_gh_scraper/data/full_repos/326360588
git clone --depth 1 --no-tags https://github.com/littleExamTeam/Sram.git f:/verilog_sva_gh_scraper/data/full_repos/326374342
git clone --depth 1 --no-tags https://github.com/petermayes/EB_Mk8_ObserverController_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/326596470
git clone --depth 1 --no-tags https://github.com/nasirkhanpak/synchronous-fifo-memory.git f:/verilog_sva_gh_scraper/data/full_repos/330616819
git clone --depth 1 --no-tags https://github.com/eletesta/ASPDAC2021_exp.git f:/verilog_sva_gh_scraper/data/full_repos/330194998
git clone --depth 1 --no-tags https://github.com/MoemenGaafar/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/330505518
git clone --depth 1 --no-tags https://github.com/archit16/Custom-Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/328128832
git clone --depth 1 --no-tags https://github.com/b06902044/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/328163476
git clone --depth 1 --no-tags https://github.com/s108321042/109-1-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/328099594
git clone --depth 1 --no-tags https://github.com/efframia/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/328615840
git clone --depth 1 --no-tags https://github.com/Rajasudhangowda321/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/322153250
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/Adder-Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/324133743
git clone --depth 1 --no-tags https://github.com/oshablue/fpga-rs104-up5k.git f:/verilog_sva_gh_scraper/data/full_repos/324219652
git clone --depth 1 --no-tags https://github.com/assalupitudor/CS233.git f:/verilog_sva_gh_scraper/data/full_repos/324559725
git clone --depth 1 --no-tags https://github.com/GerardoVielma/Non-Sequential-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/324454243
git clone --depth 1 --no-tags https://github.com/shaily-risc/Pipelined-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/323555847
git clone --depth 1 --no-tags https://github.com/Tpaitchadze/475L.git f:/verilog_sva_gh_scraper/data/full_repos/323581994
git clone --depth 1 --no-tags https://github.com/sharmavins23/Binary-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/322988468
git clone --depth 1 --no-tags https://github.com/GabrielDeml/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/323106626
git clone --depth 1 --no-tags https://github.com/mattliu123/Computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/325736425
git clone --depth 1 --no-tags https://github.com/HeydrichBeillschmidt/CPU-naive.git f:/verilog_sva_gh_scraper/data/full_repos/326197270
git clone --depth 1 --no-tags https://github.com/jamescevasco/461-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/325061126
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-FOC.git f:/verilog_sva_gh_scraper/data/full_repos/341099147
git clone --depth 1 --no-tags https://github.com/omarelhedaby/CNN-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/340046124
git clone --depth 1 --no-tags https://github.com/lawrie/fpga_pio.git f:/verilog_sva_gh_scraper/data/full_repos/334413901
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-DDR-SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/333377514
git clone --depth 1 --no-tags https://github.com/LIV2/Bluster.git f:/verilog_sva_gh_scraper/data/full_repos/337579882
git clone --depth 1 --no-tags https://github.com/SMB784/SQRL_quickstart.git f:/verilog_sva_gh_scraper/data/full_repos/334542383
git clone --depth 1 --no-tags https://github.com/mgtm98/pcie5_phy.git f:/verilog_sva_gh_scraper/data/full_repos/333766474
git clone --depth 1 --no-tags https://github.com/multitenancy-project/menshen.git f:/verilog_sva_gh_scraper/data/full_repos/336074468
git clone --depth 1 --no-tags https://github.com/aseddin/ece_3300.git f:/verilog_sva_gh_scraper/data/full_repos/334862773
git clone --depth 1 --no-tags https://github.com/akilm/FPU-IEEE-754.git f:/verilog_sva_gh_scraper/data/full_repos/331616819
git clone --depth 1 --no-tags https://github.com/fast-codesign/OpenTSN2.0.git f:/verilog_sva_gh_scraper/data/full_repos/333723134
git clone --depth 1 --no-tags https://github.com/tomverbeure/ecp5_jtag.git f:/verilog_sva_gh_scraper/data/full_repos/332390402
git clone --depth 1 --no-tags https://github.com/roife/BUAA-CO.git f:/verilog_sva_gh_scraper/data/full_repos/338718397
git clone --depth 1 --no-tags https://github.com/dan-rodrigues/ym2610-pcb.git f:/verilog_sva_gh_scraper/data/full_repos/333049757
git clone --depth 1 --no-tags https://github.com/yueyang2000/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/337056181
git clone --depth 1 --no-tags https://github.com/splinedrive/my_sdram.git f:/verilog_sva_gh_scraper/data/full_repos/335708012
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/Tang-Nano_I2C_Monitor.git f:/verilog_sva_gh_scraper/data/full_repos/338496811
git clone --depth 1 --no-tags https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano.git f:/verilog_sva_gh_scraper/data/full_repos/337615671
git clone --depth 1 --no-tags https://github.com/adithyasunil26/Y86-64-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/336748915
git clone --depth 1 --no-tags https://github.com/jaybee-117/Verilog_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/340936544
git clone --depth 1 --no-tags https://github.com/seunghyukcho/pipelined-cpu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/337043919
git clone --depth 1 --no-tags https://github.com/Spiritator/FPGA_LeNet5_ws_8x8.git f:/verilog_sva_gh_scraper/data/full_repos/332989227
git clone --depth 1 --no-tags https://github.com/bhuvansingla/cs220-computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/332159763
git clone --depth 1 --no-tags https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git f:/verilog_sva_gh_scraper/data/full_repos/337622356
git clone --depth 1 --no-tags https://github.com/kazkojima/lwtrng.git f:/verilog_sva_gh_scraper/data/full_repos/338474290
git clone --depth 1 --no-tags https://github.com/sascha-kirch/Bit_Error_Tester.git f:/verilog_sva_gh_scraper/data/full_repos/333424837
git clone --depth 1 --no-tags https://github.com/FHDO-ICLAB/Canakari.git f:/verilog_sva_gh_scraper/data/full_repos/335653183
git clone --depth 1 --no-tags https://github.com/ombhilare999/vga-interface-with-TANG-PRIMER-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/334240265
git clone --depth 1 --no-tags https://github.com/kalhorghazal/ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/336323885
git clone --depth 1 --no-tags https://github.com/jg-fossh/Goldschmidt_Integer_Divider_Parallel.git f:/verilog_sva_gh_scraper/data/full_repos/332283315
git clone --depth 1 --no-tags https://github.com/ryaanluke/DNN-Hardware-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/337193409
git clone --depth 1 --no-tags https://github.com/leeds-embedded-systems/ELEC5566M-Resources.git f:/verilog_sva_gh_scraper/data/full_repos/335324068
git clone --depth 1 --no-tags https://github.com/mattvenn/frequency_counter.git f:/verilog_sva_gh_scraper/data/full_repos/332501860
git clone --depth 1 --no-tags https://github.com/paranlee/picoJava-II.git f:/verilog_sva_gh_scraper/data/full_repos/337906808
git clone --depth 1 --no-tags https://github.com/newaetech/chipwhisperer-husky-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/337116286
git clone --depth 1 --no-tags https://github.com/amin-norollah/SAFAS.git f:/verilog_sva_gh_scraper/data/full_repos/336061229
git clone --depth 1 --no-tags https://github.com/wang-rq/Experiments-in-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/335600647
git clone --depth 1 --no-tags https://github.com/mfkiwl/E203_dma.git f:/verilog_sva_gh_scraper/data/full_repos/333212556
git clone --depth 1 --no-tags https://github.com/cyjjj/Greedy-Snake-Game.git f:/verilog_sva_gh_scraper/data/full_repos/337470658
git clone --depth 1 --no-tags https://github.com/surfer-rfid/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/331558319
git clone --depth 1 --no-tags https://github.com/mattvenn/gate_level_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/331982853
git clone --depth 1 --no-tags https://github.com/jedbrooke/FPGA-face-detection.git f:/verilog_sva_gh_scraper/data/full_repos/341328362
