0.6
2019.1
May 24 2019
14:51:52
/home/it/Chip_Design/CommonCore/DigitalDesign/debugging/debuggingPart2/debuggingPart2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/debugging/debuggingPart2/debuggingPart2.srcs/sim_1/new/tb_counter_part2.sv,1733819385,systemVerilog,,,,tb_counter_part2,,,,,,,,
/home/it/Downloads/cx-203-debugging-exam-main/4-bit-counter-II/counter_4bit.sv,1733820107,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/debugging/debuggingPart2/debuggingPart2.srcs/sim_1/new/tb_counter_part2.sv,,counter_4bit,,,,,,,,
