<stg><name>sin_or_cos<double></name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:0 %do_cos_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_cos

]]></Node>
<StgValue><ssdm name="do_cos_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:1 %t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in

]]></Node>
<StgValue><ssdm name="t_in_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:2 %data = bitcast i64 %t_in_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:3 %din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63

]]></Node>
<StgValue><ssdm name="din_sign"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %din_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="din_exp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:5 %din_sig = trunc i64 %data

]]></Node>
<StgValue><ssdm name="din_sig"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:6 %closepath = icmp_ult  i11 %din_exp, i11 1022

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:10 %add_ln396 = add i11 %din_exp, i11 1101

]]></Node>
<StgValue><ssdm name="add_ln396"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:11 %addr = select i1 %closepath, i11 74, i11 %add_ln396

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:12 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:13 %zext_ln397 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:14 %ref_4oPi_table_256_addr = getelementptr i256 %ref_4oPi_table_256, i64 0, i64 %zext_ln397

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_256_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="4">
<![CDATA[
entry_ifconv:15 %table_256 = load i4 %ref_4oPi_table_256_addr

]]></Node>
<StgValue><ssdm name="table_256"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="11">
<![CDATA[
entry_ifconv:16 %trunc_ln398 = trunc i11 %addr

]]></Node>
<StgValue><ssdm name="trunc_ln398"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:9 %X = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %din_sig

]]></Node>
<StgValue><ssdm name="X"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="4">
<![CDATA[
entry_ifconv:15 %table_256 = load i4 %ref_4oPi_table_256_addr

]]></Node>
<StgValue><ssdm name="table_256"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="7">
<![CDATA[
entry_ifconv:17 %zext_ln398 = zext i7 %trunc_ln398

]]></Node>
<StgValue><ssdm name="zext_ln398"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry_ifconv:18 %shl_ln398 = shl i256 %table_256, i256 %zext_ln398

]]></Node>
<StgValue><ssdm name="shl_ln398"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="170" op_0_bw="170" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %Med = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %shl_ln398, i32 86, i32 255

]]></Node>
<StgValue><ssdm name="Med"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="170" op_0_bw="53">
<![CDATA[
entry_ifconv:20 %zext_ln468 = zext i53 %X

]]></Node>
<StgValue><ssdm name="zext_ln468"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="170" op_0_bw="170" op_1_bw="170">
<![CDATA[
entry_ifconv:21 %h = mul i170 %Med, i170 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:172 %icmp_ln271_1 = icmp_eq  i52 %din_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln271_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="170" op_0_bw="170" op_1_bw="170">
<![CDATA[
entry_ifconv:21 %h = mul i170 %Med, i170 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="124" op_0_bw="124" op_1_bw="170" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:22 %Mx_bits = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %h, i32 43, i32 166

]]></Node>
<StgValue><ssdm name="Mx_bits"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="170" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %k = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %h, i32 167, i32 169

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="170" op_2_bw="32">
<![CDATA[
entry_ifconv:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %h, i32 167

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %xor_ln451 = xor i1 %closepath, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %and_ln451 = and i1 %tmp, i1 %xor_ln451

]]></Node>
<StgValue><ssdm name="and_ln451"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="124" op_0_bw="124" op_1_bw="124">
<![CDATA[
entry_ifconv:28 %Mx_bits_1 = sub i124 0, i124 %Mx_bits

]]></Node>
<StgValue><ssdm name="Mx_bits_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="124" op_0_bw="1" op_1_bw="124" op_2_bw="124">
<![CDATA[
entry_ifconv:29 %Mx_bits_3 = select i1 %and_ln451, i124 %Mx_bits_1, i124 %Mx_bits

]]></Node>
<StgValue><ssdm name="Mx_bits_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="61" op_0_bw="61" op_1_bw="124" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:30 %tmp_1 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_3, i32 63, i32 123

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="62" op_0_bw="62" op_1_bw="61" op_2_bw="1">
<![CDATA[
entry_ifconv:31 %t = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="62" op_0_bw="62" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:32 %tmp_4 = partselect i62 @llvm.part.select.i62, i62 %t, i32 61, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="63" op_0_bw="63" op_1_bw="1" op_2_bw="62">
<![CDATA[
entry_ifconv:33 %tmp_5 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 1, i62 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:34 %sext_ln75 = sext i63 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
entry_ifconv:35 %tmp_6 = cttz i64 @llvm.cttz.i64, i64 %sext_ln75, i1 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="64">
<![CDATA[
entry_ifconv:36 %Mx_zeros = trunc i64 %tmp_6

]]></Node>
<StgValue><ssdm name="Mx_zeros"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:7 %Ex = add i11 %din_exp, i11 1027

]]></Node>
<StgValue><ssdm name="Ex"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:8 %select_ln453 = select i1 %closepath, i11 %Ex, i11 0

]]></Node>
<StgValue><ssdm name="select_ln453"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:25 %k_1 = select i1 %closepath, i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="7">
<![CDATA[
entry_ifconv:37 %zext_ln505 = zext i7 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln505"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="124" op_0_bw="7">
<![CDATA[
entry_ifconv:38 %zext_ln504 = zext i7 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln504"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="124" op_0_bw="124" op_1_bw="124">
<![CDATA[
entry_ifconv:39 %shl_ln504 = shl i124 %Mx_bits_3, i124 %zext_ln504

]]></Node>
<StgValue><ssdm name="shl_ln504"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="63" op_0_bw="63" op_1_bw="124" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:40 %Mx = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %shl_ln504, i32 61, i32 123

]]></Node>
<StgValue><ssdm name="Mx"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:41 %Ex_1 = sub i11 %select_ln453, i11 %zext_ln505

]]></Node>
<StgValue><ssdm name="Ex_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
entry_ifconv:42 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:43 %sub_ln506 = sub i11 0, i11 %Ex_1

]]></Node>
<StgValue><ssdm name="sub_ln506"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:171 %icmp_ln271 = icmp_eq  i11 %din_exp, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:177 %icmp_ln282 = icmp_eq  i11 %din_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:44 %select_ln506 = select i1 %tmp_3, i11 %sub_ln506, i11 %Ex_1

]]></Node>
<StgValue><ssdm name="select_ln506"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="11">
<![CDATA[
entry_ifconv:45 %zext_ln506 = zext i11 %select_ln506

]]></Node>
<StgValue><ssdm name="zext_ln506"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:46 %lshr_ln506 = lshr i63 %Mx, i63 %zext_ln506

]]></Node>
<StgValue><ssdm name="lshr_ln506"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:47 %shl_ln506 = shl i63 %Mx, i63 %zext_ln506

]]></Node>
<StgValue><ssdm name="shl_ln506"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
entry_ifconv:48 %x_1 = select i1 %tmp_3, i63 %lshr_ln506, i63 %shl_ln506

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="1" op_3_bw="3" op_4_bw="1" op_5_bw="3" op_6_bw="1" op_7_bw="3" op_8_bw="1" op_9_bw="3" op_10_bw="1" op_11_bw="3" op_12_bw="1" op_13_bw="3" op_14_bw="1" op_15_bw="3" op_16_bw="1" op_17_bw="1" op_18_bw="3">
<![CDATA[
entry_ifconv:49 %tmp_7 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:50 %xor_ln242 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln242"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:51 %cos_basis = select i1 %do_cos_read, i1 %xor_ln242, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="cos_basis"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:59 %tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %x_1, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="56" op_0_bw="63">
<![CDATA[
entry_ifconv:60 %B = trunc i63 %x_1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="49" op_0_bw="49" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:61 %B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %x_1, i32 7, i32 55

]]></Node>
<StgValue><ssdm name="B_trunc"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="98" op_0_bw="49">
<![CDATA[
entry_ifconv:62 %zext_ln25 = zext i49 %B_trunc

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:63 %mul_ln25 = mul i98 %zext_ln25, i98 %zext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="49" op_0_bw="49" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:64 %B_squared = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %mul_ln25, i32 49, i32 97

]]></Node>
<StgValue><ssdm name="B_squared"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:68 %sin_basis = select i1 %do_cos_read, i1 %tmp_7, i1 %xor_ln242

]]></Node>
<StgValue><ssdm name="sin_basis"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:69 %A = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_8

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:70 %zext_ln32 = zext i8 %A

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="59" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:71 %fourth_order_double_sin_cos_K0_addr = getelementptr i59 %fourth_order_double_sin_cos_K0, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="59" op_0_bw="8">
<![CDATA[
entry_ifconv:72 %t1 = load i8 %fourth_order_double_sin_cos_K0_addr

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:75 %fourth_order_double_sin_cos_K1_addr = getelementptr i52 %fourth_order_double_sin_cos_K1, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_addr"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="8">
<![CDATA[
entry_ifconv:76 %fourth_order_double_sin_cos_K1_load = load i8 %fourth_order_double_sin_cos_K1_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="44" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:81 %fourth_order_double_sin_cos_K2_addr = getelementptr i44 %fourth_order_double_sin_cos_K2, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="44" op_0_bw="8">
<![CDATA[
entry_ifconv:82 %fourth_order_double_sin_cos_K2_load = load i8 %fourth_order_double_sin_cos_K2_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:88 %fourth_order_double_sin_cos_K3_addr = getelementptr i33 %fourth_order_double_sin_cos_K3, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="8">
<![CDATA[
entry_ifconv:89 %fourth_order_double_sin_cos_K3_load = load i8 %fourth_order_double_sin_cos_K3_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:94 %fourth_order_double_sin_cos_K4_addr = getelementptr i25 %fourth_order_double_sin_cos_K4, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_addr"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="25" op_0_bw="8">
<![CDATA[
entry_ifconv:95 %fourth_order_double_sin_cos_K4_load = load i8 %fourth_order_double_sin_cos_K4_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
entry_ifconv:167 %index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k_1

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="1" op_3_bw="4" op_4_bw="1" op_5_bw="4" op_6_bw="1" op_7_bw="4" op_8_bw="1" op_9_bw="4" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="4" op_14_bw="1" op_15_bw="4" op_16_bw="1" op_17_bw="4" op_18_bw="1" op_19_bw="4" op_20_bw="1" op_21_bw="4" op_22_bw="1" op_23_bw="4" op_24_bw="1" op_25_bw="4" op_26_bw="1" op_27_bw="4" op_28_bw="1" op_29_bw="4" op_30_bw="1" op_31_bw="4" op_32_bw="1" op_33_bw="1" op_34_bw="4">
<![CDATA[
entry_ifconv:168 %tmp_9 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="1" op_3_bw="4" op_4_bw="1" op_5_bw="4" op_6_bw="1" op_7_bw="4" op_8_bw="1" op_9_bw="4" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="4" op_14_bw="1" op_15_bw="4" op_16_bw="1" op_17_bw="4" op_18_bw="1" op_19_bw="4" op_20_bw="1" op_21_bw="4" op_22_bw="1" op_23_bw="4" op_24_bw="1" op_25_bw="4" op_26_bw="1" op_27_bw="4" op_28_bw="1" op_29_bw="4" op_30_bw="1" op_31_bw="4" op_32_bw="1" op_33_bw="1" op_34_bw="4">
<![CDATA[
entry_ifconv:169 %tmp_2 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:170 %results_sign = select i1 %cos_basis, i1 %tmp_9, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="results_sign"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %and_ln271 = and i1 %icmp_ln271, i1 %icmp_ln271_1

]]></Node>
<StgValue><ssdm name="and_ln271"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %xor_ln278 = xor i1 %do_cos_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %results_sign_2 = and i1 %din_sign, i1 %xor_ln278

]]></Node>
<StgValue><ssdm name="results_sign_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %xor_ln282 = xor i1 %icmp_ln282, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %results_sign_3 = and i1 %results_sign, i1 %xor_ln282

]]></Node>
<StgValue><ssdm name="results_sign_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:183 %results_sign_4 = select i1 %and_ln271, i1 %results_sign_2, i1 %results_sign_3

]]></Node>
<StgValue><ssdm name="results_sign_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="98" op_0_bw="49">
<![CDATA[
entry_ifconv:65 %zext_ln25_1 = zext i49 %B_squared

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:66 %mul_ln26 = mul i98 %zext_ln25_1, i98 %zext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:67 %mul_ln27 = mul i98 %zext_ln25_1, i98 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="59" op_0_bw="8">
<![CDATA[
entry_ifconv:72 %t1 = load i8 %fourth_order_double_sin_cos_K0_addr

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="63" op_0_bw="63" op_1_bw="59" op_2_bw="4">
<![CDATA[
entry_ifconv:73 %t1_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %t1, i4 0

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="108" op_0_bw="56">
<![CDATA[
entry_ifconv:74 %zext_ln33 = zext i56 %B

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="8">
<![CDATA[
entry_ifconv:76 %fourth_order_double_sin_cos_K1_load = load i8 %fourth_order_double_sin_cos_K1_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="108" op_0_bw="52">
<![CDATA[
entry_ifconv:77 %sext_ln33 = sext i52 %fourth_order_double_sin_cos_K1_load

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="108" op_0_bw="108" op_1_bw="108">
<![CDATA[
entry_ifconv:78 %mul_ln33 = mul i108 %zext_ln33, i108 %sext_ln33

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="56" op_0_bw="56" op_1_bw="108" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:79 %trunc_ln = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %mul_ln33, i32 52, i32 107

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="93" op_0_bw="49">
<![CDATA[
entry_ifconv:80 %zext_ln34 = zext i49 %B_squared

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="44" op_0_bw="8">
<![CDATA[
entry_ifconv:82 %fourth_order_double_sin_cos_K2_load = load i8 %fourth_order_double_sin_cos_K2_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_load"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="93" op_0_bw="44">
<![CDATA[
entry_ifconv:83 %sext_ln34 = sext i44 %fourth_order_double_sin_cos_K2_load

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:84 %mul_ln34 = mul i93 %zext_ln34, i93 %sext_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="48" op_1_bw="93" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:85 %trunc_ln1 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %mul_ln34, i32 45, i32 92

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="42" op_0_bw="42" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:86 %tmp_10 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %mul_ln26, i32 56, i32 97

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="8">
<![CDATA[
entry_ifconv:89 %fourth_order_double_sin_cos_K3_load = load i8 %fourth_order_double_sin_cos_K3_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="35" op_0_bw="35" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:92 %tmp_11 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %mul_ln27, i32 63, i32 97

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="25" op_0_bw="8">
<![CDATA[
entry_ifconv:95 %fourth_order_double_sin_cos_K4_load = load i8 %fourth_order_double_sin_cos_K4_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:99 %sext_ln37 = sext i63 %t1_1

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="56">
<![CDATA[
entry_ifconv:100 %sext_ln37_1 = sext i56 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln37_1"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:101 %add_ln37 = add i64 %sext_ln37, i64 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="48">
<![CDATA[
entry_ifconv:102 %sext_ln37_2 = sext i48 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln37_2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:103 %add_ln37_1 = add i64 %add_ln37, i64 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="75" op_0_bw="42">
<![CDATA[
entry_ifconv:87 %zext_ln35_1 = zext i42 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="75" op_0_bw="33">
<![CDATA[
entry_ifconv:90 %zext_ln35 = zext i33 %fourth_order_double_sin_cos_K3_load

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:91 %mul_ln35 = mul i75 %zext_ln35_1, i75 %zext_ln35

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="60" op_0_bw="35">
<![CDATA[
entry_ifconv:93 %zext_ln36_1 = zext i35 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="60" op_0_bw="25">
<![CDATA[
entry_ifconv:96 %zext_ln36 = zext i25 %fourth_order_double_sin_cos_K4_load

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry_ifconv:97 %mul_ln36 = mul i60 %zext_ln36_1, i60 %zext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:98 %lshr_ln = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %mul_ln36, i32 31, i32 59

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="37" op_0_bw="37" op_1_bw="75" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:104 %tmp_12 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %mul_ln35, i32 38, i32 74

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="37">
<![CDATA[
entry_ifconv:105 %zext_ln37_2 = zext i37 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:106 %add_ln37_2 = add i64 %add_ln37_1, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="29">
<![CDATA[
entry_ifconv:107 %zext_ln37 = zext i29 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:108 %add_ln37_3 = add i64 %add_ln37_2, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
entry_ifconv:52 %Mx_1 = select i1 %cos_basis, i63 9223372036854775807, i63 %Mx

]]></Node>
<StgValue><ssdm name="Mx_1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="126" op_0_bw="63">
<![CDATA[
entry_ifconv:109 %zext_ln37_1 = zext i63 %Mx_1

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="126" op_0_bw="64">
<![CDATA[
entry_ifconv:110 %sext_ln37_3 = sext i64 %add_ln37_3

]]></Node>
<StgValue><ssdm name="sext_ln37_3"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:111 %mul_ln37 = mul i126 %sext_ln37_3, i126 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="63" op_0_bw="63" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:112 %result = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %mul_ln37, i32 63, i32 125

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:114 %tmp_i = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %mul_ln37, i32 110, i32 125

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:116 %tmp_3_i = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %mul_ln37, i32 94, i32 109

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:118 %tmp_6_i = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %mul_ln37, i32 78, i32 93

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="15" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:120 %tmp_9_i = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %mul_ln37, i32 63, i32 77

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:53 %Ex_2 = select i1 %cos_basis, i11 0, i11 %Ex_1

]]></Node>
<StgValue><ssdm name="Ex_2"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="59" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:54 %specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln16"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:55 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="44" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:56 %specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:57 %specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln19"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:58 %specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln20"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:113 %sext_ln252 = sext i11 %Ex_2

]]></Node>
<StgValue><ssdm name="sext_ln252"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:115 %out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_i, i16 32768

]]></Node>
<StgValue><ssdm name="out_bits"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:117 %out_bits_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_3_i, i16 32768

]]></Node>
<StgValue><ssdm name="out_bits_4"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:119 %out_bits_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_6_i, i16 32768

]]></Node>
<StgValue><ssdm name="out_bits_5"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
entry_ifconv:121 %out_bits_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_9_i, i17 65536

]]></Node>
<StgValue><ssdm name="out_bits_6"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:122 %tmp_2_i = partselect i32 @llvm.part.select.i32, i32 %out_bits, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:123 %c = cttz i32 @llvm.cttz.i32, i32 %tmp_2_i, i1 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:124 %tmp_5_i = partselect i32 @llvm.part.select.i32, i32 %out_bits_4, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:125 %c_1 = cttz i32 @llvm.cttz.i32, i32 %tmp_5_i, i1 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:126 %tmp_8_i = partselect i32 @llvm.part.select.i32, i32 %out_bits_5, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:127 %c_2 = cttz i32 @llvm.cttz.i32, i32 %tmp_8_i, i1 1

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:128 %tmp_i_46 = partselect i32 @llvm.part.select.i32, i32 %out_bits_6, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_i_46"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:129 %c_3 = cttz i32 @llvm.cttz.i32, i32 %tmp_i_46, i1 1

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="63" op_0_bw="32">
<![CDATA[
entry_ifconv:130 %zext_ln423 = zext i32 %c

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:131 %in_shift_1 = shl i63 %result, i63 %zext_ln423

]]></Node>
<StgValue><ssdm name="in_shift_1"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:132 %icmp_ln424 = icmp_eq  i32 %c, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln424"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:133 %shift_1 = add i32 %c_1, i32 16

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="63" op_0_bw="32">
<![CDATA[
entry_ifconv:134 %zext_ln423_1 = zext i32 %c_1

]]></Node>
<StgValue><ssdm name="zext_ln423_1"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:135 %in_shift_2 = shl i63 %in_shift_1, i63 %zext_ln423_1

]]></Node>
<StgValue><ssdm name="in_shift_2"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:136 %icmp_ln424_1 = icmp_eq  i32 %c_1, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln424_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:137 %shift_2 = add i32 %c_2, i32 %shift_1

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="63" op_0_bw="32">
<![CDATA[
entry_ifconv:138 %zext_ln423_2 = zext i32 %c_2

]]></Node>
<StgValue><ssdm name="zext_ln423_2"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:139 %in_shift_3 = shl i63 %in_shift_2, i63 %zext_ln423_2

]]></Node>
<StgValue><ssdm name="in_shift_3"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:140 %icmp_ln424_2 = icmp_eq  i32 %c_2, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln424_2"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:141 %add_ln422 = add i32 %c_3, i32 %shift_2

]]></Node>
<StgValue><ssdm name="add_ln422"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="63" op_0_bw="32">
<![CDATA[
entry_ifconv:142 %zext_ln423_3 = zext i32 %c_3

]]></Node>
<StgValue><ssdm name="zext_ln423_3"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:143 %shl_ln423 = shl i63 %in_shift_3, i63 %zext_ln423_3

]]></Node>
<StgValue><ssdm name="shl_ln423"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %and_ln424 = and i1 %icmp_ln424_1, i1 %icmp_ln424_2

]]></Node>
<StgValue><ssdm name="and_ln424"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %and_ln424_1 = and i1 %and_ln424, i1 %icmp_ln424

]]></Node>
<StgValue><ssdm name="and_ln424_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %xor_ln424 = xor i1 %icmp_ln424_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln424"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:147 %and_ln424_2 = and i1 %icmp_ln424, i1 %xor_ln424

]]></Node>
<StgValue><ssdm name="and_ln424_2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:148 %select_ln424 = select i1 %and_ln424_2, i32 %shift_1, i32 %add_ln422

]]></Node>
<StgValue><ssdm name="select_ln424"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:149 %or_ln424 = or i1 %and_ln424_2, i1 %and_ln424_1

]]></Node>
<StgValue><ssdm name="or_ln424"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:150 %select_ln424_1 = select i1 %icmp_ln424, i32 %shift_2, i32 %c

]]></Node>
<StgValue><ssdm name="select_ln424_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:151 %select_ln424_2 = select i1 %or_ln424, i32 %select_ln424, i32 %select_ln424_1

]]></Node>
<StgValue><ssdm name="select_ln424_2"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:152 %add_ln432 = add i12 %sext_ln252, i12 1023

]]></Node>
<StgValue><ssdm name="add_ln432"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:153 %sext_ln432 = sext i12 %add_ln432

]]></Node>
<StgValue><ssdm name="sext_ln432"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:154 %newexp = sub i32 %sext_ln432, i32 %select_ln424_2

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:155 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:156 %icmp_ln433 = icmp_eq  i63 %result, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:157 %or_ln433 = or i1 %tmp_13, i1 %icmp_ln433

]]></Node>
<StgValue><ssdm name="or_ln433"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="52" op_0_bw="52" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:158 %tmp_14 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %in_shift_2, i32 10, i32 61

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="52" op_0_bw="52" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:159 %tmp_15 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln423, i32 10, i32 61

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry_ifconv:160 %select_ln424_3 = select i1 %and_ln424_2, i52 %tmp_14, i52 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln424_3"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="52" op_0_bw="52" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:161 %tmp_16 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %in_shift_3, i32 10, i32 61

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="52" op_0_bw="52" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:162 %tmp_17 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %in_shift_1, i32 10, i32 61

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry_ifconv:163 %select_ln424_4 = select i1 %icmp_ln424, i52 %tmp_16, i52 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln424_4"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry_ifconv:164 %select_ln424_5 = select i1 %or_ln424, i52 %select_ln424_3, i52 %select_ln424_4

]]></Node>
<StgValue><ssdm name="select_ln424_5"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:165 %empty = trunc i32 %newexp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry_ifconv:166 %significand = select i1 %or_ln433, i52 0, i52 %select_ln424_5

]]></Node>
<StgValue><ssdm name="significand"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:176 %select_ln259 = select i1 %do_cos_read, i11 1023, i11 0

]]></Node>
<StgValue><ssdm name="select_ln259"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:180 %select_ln282 = select i1 %icmp_ln282, i11 2047, i11 0

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %or_ln282 = or i1 %icmp_ln282, i1 %or_ln433

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:182 %results_exp = select i1 %or_ln282, i11 %select_ln282, i11 %empty

]]></Node>
<StgValue><ssdm name="results_exp"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:184 %results_exp_1 = select i1 %and_ln271, i11 %select_ln259, i11 %results_exp

]]></Node>
<StgValue><ssdm name="results_exp_1"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %and_ln271_1 = and i1 %icmp_ln271, i1 %icmp_ln271_1

]]></Node>
<StgValue><ssdm name="and_ln271_1"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %xor_ln271 = xor i1 %and_ln271_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln271"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry_ifconv:187 %select_ln271 = select i1 %xor_ln271, i52 4503599627370495, i52 0

]]></Node>
<StgValue><ssdm name="select_ln271"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:188 %or_ln271 = or i1 %and_ln271, i1 %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln271"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry_ifconv:189 %results_sig_1 = select i1 %or_ln271, i52 %select_ln271, i52 %significand

]]></Node>
<StgValue><ssdm name="results_sig_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
entry_ifconv:190 %t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_4, i11 %results_exp_1, i52 %results_sig_1

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:191 %bitcast_ln497 = bitcast i64 %t_2

]]></Node>
<StgValue><ssdm name="bitcast_ln497"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="64">
<![CDATA[
entry_ifconv:192 %ret_ln287 = ret i64 %bitcast_ln497

]]></Node>
<StgValue><ssdm name="ret_ln287"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
