
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-0S2UTBE

Implementation : impl1

# Written on Sun Jun  8 21:15:16 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                       Requested     Requested     Clock        Clock          Clock
Level     Clock                       Frequency     Period        Type         Group          Load 
---------------------------------------------------------------------------------------------------
0 -       t2mi_pps_top|clk_100mhz     314.1 MHz     3.184         inferred     (multiple)     494  
===================================================================================================


Clock Load Summary
******************

                            Clock     Source               Clock Pin                Non-clock Pin     Non-clock Pin
Clock                       Load      Pin                  Seq Example              Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------
t2mi_pps_top|clk_100mhz     494       clk_100mhz(port)     pps_inst.pps_error.C     -                 -            
===================================================================================================================
