# RISC_V_single_cycle_processor
RISC V implementation
Group 4 ESD LAB
Team Members :  Lavish Mishra
                Sambit Pal
                Sahil Pal
                Kanishk Raj Aditya

RISC.v is the top module. A verilog test bench is also provided (tb.v) . The schematic of the processor is shown.
