
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006916                       # Number of seconds simulated (Second)
simTicks                                   6915696000                       # Number of ticks simulated (Tick)
finalTick                                  6915696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    916.93                       # Real time elapsed on the host (Second)
hostTickRate                                  7542262                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8902004                       # Number of bytes of host memory used (Byte)
simInsts                                     26186686                       # Number of instructions simulated (Count)
simOps                                       49975448                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    28559                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      54503                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        13831393                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       29607617                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   69237                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      28065430                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                107182                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4689115                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          6520705                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              40076                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           13528347                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.074565                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.574578                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  6962598     51.47%     51.47% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   822188      6.08%     57.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   735667      5.44%     62.98% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1044247      7.72%     70.70% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   766459      5.67%     76.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   898478      6.64%     83.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1260421      9.32%     92.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   787897      5.82%     98.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   250392      1.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             13528347                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1236413     97.09%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   133      0.01%     97.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     97.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                  1013      0.08%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   14      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  17      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 25717      2.02%     99.20% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 9172      0.72%     99.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              748      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             242      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       105610      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23764667     84.68%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       121625      0.43%     85.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        40529      0.14%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         8601      0.03%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         2562      0.01%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         7783      0.03%     85.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16027      0.06%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            8      0.00%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        16871      0.06%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        14877      0.05%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2313      0.01%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            7      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            3      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2818199     10.04%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1102575      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        25470      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17693      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      28065430                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.029111                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1273470                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.045375                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                70805326                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               34204986                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27703802                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   234533                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  161238                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          112552                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   29115036                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      118254                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         27925943                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      2806539                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   139487                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           3916691                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3379540                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1110152                       # Number of stores executed (Count)
system.cpu0.numRate                          2.019026                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2469                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         303046                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   13093343                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24987724                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.056368                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.056368                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.946640                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.946640                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  39748606                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23354039                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     152530                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     84831                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   19089622                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12121750                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 10980495                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       3042304                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1207058                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       228109                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        72549                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3977158                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3700494                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            82552                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2389700                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2384872                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997980                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  49551                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          47819                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             38774                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            9045                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1648                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4685490                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            82402                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     12875232                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.940759                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.950499                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        7663269     59.52%     59.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         976217      7.58%     67.10% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         340490      2.64%     69.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1037136      8.06%     77.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         281356      2.19%     79.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         314564      2.44%     82.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         205829      1.60%     84.03% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         165067      1.28%     85.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1891304     14.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     12875232                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            13093343                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24987724                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    3436531                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      2425840                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3174388                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   24822528                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                44854                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     21247992     85.03%     85.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2405753      9.63%     95.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24987724                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1891304                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      3305756                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          3305756                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      3305756                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         3305756                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       398177                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         398177                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       398177                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        398177                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  17717582478                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  17717582478                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  17717582478                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  17717582478                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      3703933                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      3703933                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      3703933                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      3703933                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.107501                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.107501                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.107501                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.107501                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 44496.750134                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 44496.750134                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 44496.750134                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 44496.750134                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        87290                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         2332                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         3524                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           76                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     24.770148                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    30.684211                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        54450                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            54450                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       284500                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       284500                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       284500                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       284500                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       113677                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       113677                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       113677                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       113677                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   5553293478                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   5553293478                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   5553293478                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   5553293478                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.030691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.030691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.030691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.030691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 48851.513305                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 48851.513305                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 48851.513305                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 48851.513305                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements                106959                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      2326726                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        2326726                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       366503                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       366503                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  15653442500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  15653442500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      2693229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      2693229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.136083                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.136083                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 42710.271130                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 42710.271130                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       284491                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       284491                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        82012                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        82012                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   3521285500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   3521285500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.030451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.030451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 42936.222748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 42936.222748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data       979030                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        979030                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        31674                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        31674                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   2064139978                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   2064139978                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.031339                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.031339                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 65168.276126                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 65168.276126                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        31665                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        31665                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   2032007978                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   2032007978                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.031330                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.031330                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 64172.050466                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 64172.050466                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          485.397473                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             3420981                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            107471                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             31.831666                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   485.397473                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.948042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.948042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          303                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          100                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           7515337                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          7515337                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 1360439                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              7417899                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4127303                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               539444                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 83262                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2286779                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1551                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              30866995                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 7200                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           1370584                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      17137960                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3977158                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2473197                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     12062050                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 169540                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1433                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         9449                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1233473                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                12601                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          13528347                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.386243                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.287908                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 8104199     59.91%     59.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  267567      1.98%     61.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  509043      3.76%     65.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  531308      3.93%     69.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  228899      1.69%     71.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  238884      1.77%     73.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  743310      5.49%     78.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  408627      3.02%     81.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2496510     18.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            13528347                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.287546                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.239062                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      1228815                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1228815                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      1228815                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1228815                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         4658                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           4658                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         4658                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          4658                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    369208499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    369208499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    369208499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    369208499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      1233473                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1233473                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      1233473                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1233473                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003776                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003776                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003776                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003776                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 79263.310219                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 79263.310219                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 79263.310219                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 79263.310219                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1527                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           22                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     69.409091                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         3232                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             3232                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          912                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          912                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          912                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          912                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3746                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3746                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3746                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3746                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    298473499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    298473499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    298473499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    298473499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.003037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.003037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.003037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.003037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 79677.922851                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 79677.922851                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 79677.922851                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 79677.922851                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  3232                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      1228815                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1228815                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         4658                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         4658                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    369208499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    369208499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      1233473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1233473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003776                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003776                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 79263.310219                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 79263.310219                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          912                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          912                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3746                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3746                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    298473499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    298473499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.003037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.003037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 79677.922851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 79677.922851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          503.785771                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1232560                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3745                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            329.121495                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   503.785771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.983957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.983957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          302                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          107                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           2470691                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          2470691                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    83262                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   3193882                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  149926                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              29676854                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1667                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3042304                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1207058                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                24064                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    37562                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   90109                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           261                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         53202                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        58533                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              111735                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                27855442                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               27816354                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 21574025                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 35495870                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.011103                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.607790                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     102228                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 616464                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 172                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                261                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                196367                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2663                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            13.473084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           33.740395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2133699     87.96%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               11565      0.48%     88.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               36943      1.52%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                4008      0.17%     90.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                4144      0.17%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               11587      0.48%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               25718      1.06%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               51361      2.12%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               84615      3.49%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 597      0.02%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               471      0.02%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               213      0.01%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               112      0.00%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               377      0.02%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               484      0.02%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              1719      0.07%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              4051      0.17%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              5644      0.23%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             15029      0.62%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             31545      1.30%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              1803      0.07%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               102      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                2797851                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1110168                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3813                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2482                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1234924                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1864                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 83262                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1595700                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                4193643                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         25184                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4366854                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              3263704                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              30408453                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                52360                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                623109                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                328710                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               2131864                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            209                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           38940991                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   78126221                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44267469                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   188765                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             31841328                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 7099649                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1344                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2680904                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        40648952                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       60000610                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                13093343                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24987724                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu1.numCycles                        13748420                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       29614250                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   69271                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      28069898                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                107457                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4695797                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          6528261                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              40111                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           13444926                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.087769                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.577491                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  6877193     51.15%     51.15% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   823370      6.12%     57.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   735147      5.47%     62.74% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1045943      7.78%     70.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   768264      5.71%     76.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   895933      6.66%     82.90% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1259627      9.37%     92.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   787670      5.86%     98.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   251779      1.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             13444926                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                1236807     97.07%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   130      0.01%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                  1007      0.08%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   14      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  21      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 25664      2.01%     99.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 9440      0.74%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              751      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             246      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       106072      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     23767599     84.67%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       121622      0.43%     85.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        40496      0.14%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         8606      0.03%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2570      0.01%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         7782      0.03%     85.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16022      0.06%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            8      0.00%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        16870      0.06%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        14883      0.05%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2319      0.01%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2818923     10.04%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1102925      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        25468      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17717      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      28069898                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.041682                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1274081                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.045390                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                70731644                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               34218283                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27708326                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   234616                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  161286                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          112602                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   29119613                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      118294                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         27930801                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2807320                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   139097                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3917847                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3379776                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1110527                       # Number of stores executed (Count)
system.cpu1.numRate                          2.031564                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2492                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         303494                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                   13093343                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24987724                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.050031                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.050031                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.952353                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.952353                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39754121                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23357546                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     152573                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     84852                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   19090319                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12123504                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 10982533                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3043429                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1207720                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       228005                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        72730                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                3977768                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3700963                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            82595                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2390105                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2385310                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.997994                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  49528                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          48006                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             38757                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            9249                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1666                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4692124                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            82419                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     12791051                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.953532                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.956472                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        7580654     59.27%     59.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         976655      7.64%     66.90% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         339346      2.65%     69.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1035490      8.10%     77.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         281319      2.20%     79.85% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         314427      2.46%     82.31% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         205848      1.61%     83.92% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         165088      1.29%     85.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1892224     14.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     12791051                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13093343                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24987724                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3436531                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2425840                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3174388                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   24822528                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                44854                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     21247992     85.03%     85.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2405753      9.63%     95.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24987724                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1892224                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3301822                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3301822                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3301822                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3301822                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       403243                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         403243                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       403243                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        403243                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  17845507476                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  17845507476                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  17845507476                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  17845507476                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3705065                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3705065                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3705065                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3705065                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.108836                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.108836                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.108836                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.108836                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 44254.971508                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 44254.971508                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 44254.971508                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 44254.971508                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        87774                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2529                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         3621                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           83                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     24.240265                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    30.469880                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        54777                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            54777                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       288859                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       288859                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       288859                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       288859                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       114384                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       114384                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       114384                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       114384                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   5529163476                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   5529163476                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   5529163476                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   5529163476                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.030872                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.030872                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.030872                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.030872                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 48338.609211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 48338.609211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 48338.609211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 48338.609211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                107602                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      2322977                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        2322977                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       371384                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       371384                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  15771549000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  15771549000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2694361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2694361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.137838                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.137838                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 42466.958727                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 42466.958727                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       288850                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       288850                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        82534                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        82534                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   3487523000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   3487523000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.030632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.030632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 42255.591635                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 42255.591635                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       978845                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        978845                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        31859                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        31859                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   2073958476                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2073958476                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.031522                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.031522                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 65098.040616                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 65098.040616                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        31850                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        31850                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   2041640476                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   2041640476                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.031513                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.031513                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 64101.741790                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 64101.741790                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          485.003839                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3417712                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            108114                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             31.612113                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   485.003839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.947273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.947273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          322                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           59                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          131                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7518244                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7518244                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1363019                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              7329390                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4130869                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               538375                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 83273                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2287115                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1560                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              30875196                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7206                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1372760                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      17142296                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    3977768                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2473595                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     11976564                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 169576                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1437                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         9299                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1233617                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                12638                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          13444926                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.401524                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.292876                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 8019591     59.65%     59.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  267860      1.99%     61.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  509307      3.79%     65.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  531305      3.95%     69.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  228544      1.70%     71.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  239006      1.78%     72.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  743544      5.53%     78.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  408705      3.04%     81.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2497064     18.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            13444926                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.289325                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.246856                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1228893                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1228893                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1228893                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1228893                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         4723                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           4723                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         4723                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          4723                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    370770500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    370770500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    370770500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    370770500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1233616                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1233616                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1233616                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1233616                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003829                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003829                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003829                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003829                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 78503.175947                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 78503.175947                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 78503.175947                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 78503.175947                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         1426                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     67.904762                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         3299                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             3299                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          911                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          911                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          911                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          911                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         3812                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         3812                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         3812                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         3812                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    300283500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    300283500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    300283500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    300283500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 78773.216159                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 78773.216159                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 78773.216159                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 78773.216159                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                  3299                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1228893                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1228893                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         4723                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         4723                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    370770500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    370770500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1233616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1233616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003829                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003829                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 78503.175947                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 78503.175947                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          911                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          911                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         3812                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         3812                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    300283500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    300283500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 78773.216159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 78773.216159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          503.704085                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1232705                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3812                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            323.374869                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             100000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   503.704085                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.983797                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.983797                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          358                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           61                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3           93                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2471044                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2471044                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    83273                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   3112315                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  148277                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              29683521                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1736                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3043429                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1207720                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                24076                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    37655                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   88154                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           256                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         53241                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        58554                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              111795                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                27860082                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               27820928                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 21577606                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 35499022                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.023573                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.607837                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     101998                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 617589                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 172                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                256                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                197029                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2697                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            13.538098                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           33.670278                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2129554     87.79%     87.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               11818      0.49%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               37401      1.54%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                3926      0.16%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                4384      0.18%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               11806      0.49%     90.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               25937      1.07%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               53045      2.19%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               86784      3.58%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 563      0.02%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               382      0.02%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               132      0.01%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               127      0.01%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               364      0.02%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               472      0.02%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              1699      0.07%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              4087      0.17%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              5651      0.23%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             15015      0.62%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             30699      1.27%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              1855      0.08%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                82      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2798744                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1110543                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3812                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2482                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1235049                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1846                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 83273                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1597211                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                4111656                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         25475                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  4370303                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3257008                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              30416079                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                51477                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                626738                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                329704                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               2122920                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            209                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           38950442                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   78142674                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                44278476                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   188735                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             31841328                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 7109114                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1344                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2672253                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        40570472                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       60014617                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13093343                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24987724                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   563                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 25874                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   616                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 25977                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     53030                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  563                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                25874                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  616                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                25977                       # number of overall hits (Count)
system.l2.overallHits::total                    53030                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                3180                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data               81597                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                3193                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               82137                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  170107                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               3180                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data              81597                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               3193                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              82137                       # number of overall misses (Count)
system.l2.overallMisses::total                 170107                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      286635000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data     5035030500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst      287847500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data     5008122500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        10617635500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     286635000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data    5035030500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst     287847500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data    5008122500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       10617635500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3743                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            107471                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              3809                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            108114                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                223137                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3743                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           107471                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             3809                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           108114                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               223137                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.849586                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.759247                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.838278                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.759726                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.762343                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.849586                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.759247                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.838278                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.759726                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.762343                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 90136.792453                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu0.data 61706.073753                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.inst 90149.545882                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.data 60972.795452                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    62417.393170                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.inst 90136.792453                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.data 61706.073753                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.inst 90149.545882                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.data 60972.795452                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   62417.393170                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               126116                       # number of writebacks (Count)
system.l2.writebacks::total                    126116                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst            3180                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data           81597                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst            3193                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data           82137                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              170107                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           3180                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data          81597                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst           3193                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data          82137                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             170107                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    254845000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data   4219060500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst    255917500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data   4186752500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     8916575500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    254845000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data   4219060500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst    255917500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data   4186752500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    8916575500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.849586                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.759247                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.838278                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.759726                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.762343                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.849586                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.759247                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.838278                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.759726                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.762343                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 80139.937107                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 51706.073753                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 80149.545882                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 50972.795452                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 52417.451957                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 80139.937107                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 51706.073753                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 80149.545882                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 50972.795452                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 52417.451957                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         180355                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         8205                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           8205                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            563                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            616                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1179                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         3180                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         3193                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             6373                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    286635000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst    287847500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    574482500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3743                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         3809                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           7552                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.849586                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.838278                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.843882                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 90136.792453                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 90149.545882                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 90143.182175                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         3180                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst         3193                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         6373                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    254845000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst    255917500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    510762500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.849586                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.838278                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.843882                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80139.937107                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 80149.545882                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80144.751295                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data              1956                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              1941                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3897                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data           23503                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           23639                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               47142                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data   1896342000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   1905065500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     3801407500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data         25459                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         25580                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             51039                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.923171                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.924120                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.923647                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 80685.104029                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 80589.936123                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80637.382801                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data        23503                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        23639                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           47142                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data   1661312000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   1668675500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3329987500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.923171                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.924120                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.923647                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 70685.104029                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 70589.936123                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70637.382801                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         23918                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         24036                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             47954                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data        58094                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        58498                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          116592                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   3138688500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   3103057000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6241745500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data        82012                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        82534                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        164546                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.708360                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.708775                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.708568                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 54027.756739                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 53045.522924                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 53534.938075                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data        58094                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        58498                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       116592                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   2557748500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   2518077000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5075825500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.708360                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.708775                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.708568                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 44027.756739                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 43045.522924                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 43534.938075                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data             6206                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             6271                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                12477                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              4                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data              3                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  7                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data         6210                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data         6274                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            12484                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.000644                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.000478                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.000561                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu0.data            4                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data            3                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              7                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data       111000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data        83500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       194500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.000644                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.000478                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.000561                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        27750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 27833.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 27785.714286                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         6524                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             6524                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         6524                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         6524                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       109227                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           109227                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       109227                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       109227                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2037.965255                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       448482                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     182403                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.458742                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     120.034386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       23.843134                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      928.495429                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       24.965706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      940.626601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.058611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.011642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.453367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.012190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.459290                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.995100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  244                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1719                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   85                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2009203                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2009203                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.inst                   231                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 46679                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   233                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 48063                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     95206                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  231                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                46679                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  233                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                48063                       # number of overall hits (Count)
system.l3.overallHits::total                    95206                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                2949                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               34918                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                2960                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               34074                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   74901                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               2949                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              34918                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst               2960                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              34074                       # number of overall misses (Count)
system.l3.overallMisses::total                  74901                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      215996000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     2547757500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst      216871000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     2486700000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         5467324500                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     215996000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    2547757500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst     216871000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    2486700000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        5467324500                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              3180                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             81597                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst              3193                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             82137                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                170107                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             3180                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            81597                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst             3193                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            82137                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               170107                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.927358                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.427932                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.927028                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.414843                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.440317                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.927358                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.427932                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.927028                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.414843                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.440317                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73243.811462                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.data 72964.015694                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.inst 73267.229730                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.data 72979.397781                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    72994.012096                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73243.811462                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.data 72964.015694                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.inst 73267.229730                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.data 72979.397781                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   72994.012096                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                29918                       # number of writebacks (Count)
system.l3.writebacks::total                     29918                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu0.inst            2949                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           34918                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst            2960                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           34074                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               74901                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           2949                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          34918                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst           2960                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          34074                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              74901                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    168828000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   1989069500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst    169511000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   1941516000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     4268924500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    168828000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   1989069500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst    169511000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   1941516000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    4268924500                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.927358                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.427932                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.927028                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.414843                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.440317                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.927358                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.427932                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.927028                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.414843                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.440317                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 57249.237030                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 56964.015694                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 57267.229730                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 56979.397781                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 56994.225711                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 57249.237030                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 56964.015694                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 57267.229730                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 56979.397781                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 56994.225711                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                          58885                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks         2032                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total           2032                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data              5481                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              5557                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 11038                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           18022                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           18082                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               36104                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   1311620000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data   1316226000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     2627846000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         23503                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         23639                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             47142                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.766796                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.764922                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.765856                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72778.825879                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 72792.058401                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72785.453135                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        18022                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        18082                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           36104                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   1023268000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data   1026914000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   2050182000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.766796                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.764922                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.765856                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 56778.825879                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 56792.058401                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 56785.453135                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           231                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         41198                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           233                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         42506                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             84168                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         2949                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data        16896                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst         2960                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        15992                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           38797                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    215996000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data   1236137500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst    216871000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data   1170474000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   2839478500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         3180                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data        58094                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst         3193                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        58498                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        122965                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.927358                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.290839                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.927028                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.273377                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.315513                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73243.811462                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 73161.547112                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 73267.229730                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 73191.220610                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73188.094440                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         2949                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data        16896                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst         2960                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        15992                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        38797                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    168828000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data    965801500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst    169511000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data    914602000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   2218742500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.927358                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.290839                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.927028                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.273377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.315513                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57249.237030                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 57161.547112                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57267.229730                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 57191.220610                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57188.506843                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data                4                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data                3                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    7                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks       126116                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           126116                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       126116                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       126116                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 15400.430092                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       337992                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      75269                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       4.490454                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks      83.362236                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      408.882181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data     7232.847001                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst      408.587286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     7266.751388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.005088                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.024956                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.441458                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.024938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.443527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.939968                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  168                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1721                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                  628                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                13867                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    5515669                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   5515669                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst          188736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data         2234752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.inst          189440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.data         2180736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             4793664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst       188736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu1.inst       189440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          378176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      1914752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          1914752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             2949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data            34918                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.inst             2960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.data            34074                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                74901                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          29918                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               29918                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst           27290962                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data          323142024                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.inst           27392760                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.data          315331385                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              693157131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst       27290962                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu1.inst       27392760                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           54683722                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        276870470                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             276870470                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        276870470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst          27290962                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data         323142024                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.inst          27392760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.data         315331385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             970027601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               38796                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         29918                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             28389                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              36104                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             36104                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          38797                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       208108                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       208108                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  208108                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      6708352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      6708352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6708352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              80336                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    80336    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                80336                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           278890344                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          374500000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         139632                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        59296                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             172103                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       235652                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         6531                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           162183                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            12484                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           12484                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             51039                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            51039                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           7558                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        164546                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        10720                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       334321                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        10920                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       336378                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 692339                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       446336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     10362944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       454912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     10425024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                21689216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          183280                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   8091584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            418901                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.058770                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.235276                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  394290     94.12%     94.12% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   24603      5.87%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       8      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              418901                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          344117500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5625484                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         164507607                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy           5725485                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         165528059                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        456719                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       233574                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           24590                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        24582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             122964                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       156034                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict            72762                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq                7                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               7                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             47142                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            47142                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        122965                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port       510138                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port     18958208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                           58885                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   1914752                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            228999                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.012747                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.112180                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  226080     98.73%     98.73% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    2919      1.27%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              228999                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   6915696000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          296128500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         255162500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        340025                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       169927                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            2919                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         2919                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
