<stg><name>block_mm_Pipeline_partialsum</name>


<trans_list>

<trans id="195" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add_12961 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_12961"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add_23462 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_23462"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %add_33963 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_33963"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %add_164 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_164"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %add_1_165 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_1_165"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %add_1_266 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_1_266"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add_1_367 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_1_367"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %add_268 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_268"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %add_2_169 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_2_169"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %add_2_270 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_2_270"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %add_2_371 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_2_371"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %add_372 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_372"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %add_3_173 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_3_173"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %add_3_274 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_3_274"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %add_3_375 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_3_375"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %AB_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_reload

]]></Node>
<StgValue><ssdm name="AB_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %AB_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_1_reload

]]></Node>
<StgValue><ssdm name="AB_1_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %AB_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_2_reload

]]></Node>
<StgValue><ssdm name="AB_2_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %AB_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_3_reload

]]></Node>
<StgValue><ssdm name="AB_3_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %AB_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_4_reload

]]></Node>
<StgValue><ssdm name="AB_4_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %AB_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_5_reload

]]></Node>
<StgValue><ssdm name="AB_5_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %AB_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_6_reload

]]></Node>
<StgValue><ssdm name="AB_6_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %AB_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_7_reload

]]></Node>
<StgValue><ssdm name="AB_7_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %AB_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_8_reload

]]></Node>
<StgValue><ssdm name="AB_8_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %AB_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_9_reload

]]></Node>
<StgValue><ssdm name="AB_9_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %AB_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_10_reload

]]></Node>
<StgValue><ssdm name="AB_10_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %AB_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_11_reload

]]></Node>
<StgValue><ssdm name="AB_11_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %AB_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_12_reload

]]></Node>
<StgValue><ssdm name="AB_12_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %AB_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_13_reload

]]></Node>
<StgValue><ssdm name="AB_13_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %AB_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_14_reload

]]></Node>
<StgValue><ssdm name="AB_14_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %AB_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %AB_15_reload

]]></Node>
<StgValue><ssdm name="AB_15_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i32 %AB_15_reload_read, i32 %add_3_375

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i32 %AB_14_reload_read, i32 %add_3_274

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i32 %AB_13_reload_read, i32 %add_3_173

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i32 %AB_12_reload_read, i32 %add_372

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i32 %AB_11_reload_read, i32 %add_2_371

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 %AB_10_reload_read, i32 %add_2_270

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i32 %AB_9_reload_read, i32 %add_2_169

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i32 %AB_8_reload_read, i32 %add_268

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i32 %AB_7_reload_read, i32 %add_1_367

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i32 %AB_6_reload_read, i32 %add_1_266

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i32 %AB_5_reload_read, i32 %add_1_165

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i32 %AB_4_reload_read, i32 %add_164

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i32 %AB_3_reload_read, i32 %add_33963

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i32 %AB_2_reload_read, i32 %add_23462

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i32 %AB_1_reload_read, i32 %add_12961

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i32 %AB_reload_read, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:51 %br_ln0 = br void %for.inc38.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc38.3:0 %k_1 = load i4 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc38.3:1 %icmp_ln43 = icmp_eq  i4 %k_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc38.3:2 %empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc38.3:3 %add_ln43 = add i4 %k_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc38.3:4 %br_ln43 = br i1 %icmp_ln43, void %for.inc38.3.split, void %writeoutput.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="4">
<![CDATA[
for.inc38.3.split:16 %zext_ln43 = zext i4 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.3.split:24 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr = getelementptr i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
for.inc38.3.split:25 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.3.split:34 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr = getelementptr i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
for.inc38.3.split:35 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.3.split:44 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr = getelementptr i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="3">
<![CDATA[
for.inc38.3.split:45 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.3.split:54 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr = getelementptr i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
for.inc38.3.split:55 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:64 %store_ln43 = store i4 %add_ln43, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="74" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc38.3.split:19 %Bcols_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Bcols

]]></Node>
<StgValue><ssdm name="Bcols_read"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="128">
<![CDATA[
for.inc38.3.split:20 %tempB_a = trunc i128 %Bcols_read

]]></Node>
<StgValue><ssdm name="tempB_a"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38.3.split:21 %tempB_a_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tempB_a_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38.3.split:22 %trunc_ln45_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln45_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38.3.split:23 %trunc_ln45_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln45_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
for.inc38.3.split:25 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
for.inc38.3.split:35 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="3">
<![CDATA[
for.inc38.3.split:45 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
for.inc38.3.split:55 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load = load i3 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr

]]></Node>
<StgValue><ssdm name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="83" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:26 %mul_ln48 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tempB_a

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:28 %mul_ln48_1 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tempB_a_1

]]></Node>
<StgValue><ssdm name="mul_ln48_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:30 %mul_ln48_2 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %trunc_ln45_2

]]></Node>
<StgValue><ssdm name="mul_ln48_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:32 %mul_ln48_3 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %trunc_ln45_3

]]></Node>
<StgValue><ssdm name="mul_ln48_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:36 %mul_ln48_4 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tempB_a

]]></Node>
<StgValue><ssdm name="mul_ln48_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:38 %mul_ln48_5 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tempB_a_1

]]></Node>
<StgValue><ssdm name="mul_ln48_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:40 %mul_ln48_6 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %trunc_ln45_2

]]></Node>
<StgValue><ssdm name="mul_ln48_6"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:42 %mul_ln48_7 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %trunc_ln45_3

]]></Node>
<StgValue><ssdm name="mul_ln48_7"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:46 %mul_ln48_8 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tempB_a

]]></Node>
<StgValue><ssdm name="mul_ln48_8"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:48 %mul_ln48_9 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tempB_a_1

]]></Node>
<StgValue><ssdm name="mul_ln48_9"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:50 %mul_ln48_10 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %trunc_ln45_2

]]></Node>
<StgValue><ssdm name="mul_ln48_10"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:52 %mul_ln48_11 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %trunc_ln45_3

]]></Node>
<StgValue><ssdm name="mul_ln48_11"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:56 %mul_ln48_12 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tempB_a

]]></Node>
<StgValue><ssdm name="mul_ln48_12"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:58 %mul_ln48_13 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tempB_a_1

]]></Node>
<StgValue><ssdm name="mul_ln48_13"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:60 %mul_ln48_14 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %trunc_ln45_2

]]></Node>
<StgValue><ssdm name="mul_ln48_14"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:62 %mul_ln48_15 = mul i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %trunc_ln45_3

]]></Node>
<StgValue><ssdm name="mul_ln48_15"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:0 %p_load32 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load32"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:1 %add_12961_load_1 = load i32 %add_12961

]]></Node>
<StgValue><ssdm name="add_12961_load_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:2 %add_23462_load_1 = load i32 %add_23462

]]></Node>
<StgValue><ssdm name="add_23462_load_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:3 %add_33963_load_1 = load i32 %add_33963

]]></Node>
<StgValue><ssdm name="add_33963_load_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:4 %add_164_load_1 = load i32 %add_164

]]></Node>
<StgValue><ssdm name="add_164_load_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:5 %add_1_165_load_1 = load i32 %add_1_165

]]></Node>
<StgValue><ssdm name="add_1_165_load_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:6 %add_1_266_load_1 = load i32 %add_1_266

]]></Node>
<StgValue><ssdm name="add_1_266_load_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:7 %add_1_367_load_1 = load i32 %add_1_367

]]></Node>
<StgValue><ssdm name="add_1_367_load_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:8 %add_268_load_1 = load i32 %add_268

]]></Node>
<StgValue><ssdm name="add_268_load_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:9 %add_2_169_load_1 = load i32 %add_2_169

]]></Node>
<StgValue><ssdm name="add_2_169_load_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:10 %add_2_270_load_1 = load i32 %add_2_270

]]></Node>
<StgValue><ssdm name="add_2_270_load_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:11 %add_2_371_load_1 = load i32 %add_2_371

]]></Node>
<StgValue><ssdm name="add_2_371_load_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:12 %add_372_load_1 = load i32 %add_372

]]></Node>
<StgValue><ssdm name="add_372_load_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:13 %add_3_173_load_1 = load i32 %add_3_173

]]></Node>
<StgValue><ssdm name="add_3_173_load_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:14 %add_3_274_load_1 = load i32 %add_3_274

]]></Node>
<StgValue><ssdm name="add_3_274_load_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput.exitStub:15 %add_3_375_load_1 = load i32 %add_3_375

]]></Node>
<StgValue><ssdm name="add_3_375_load_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_3_375_out, i32 %add_3_375_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_3_274_out, i32 %add_3_274_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_3_173_out, i32 %add_3_173_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_372_out, i32 %add_372_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_2_371_out, i32 %add_2_371_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_2_270_out, i32 %add_2_270_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_2_169_out, i32 %add_2_169_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:23 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_268_out, i32 %add_268_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:24 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_1_367_out, i32 %add_1_367_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:25 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_1_266_out, i32 %add_1_266_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:26 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_1_165_out, i32 %add_1_165_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:27 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_164_out, i32 %add_164_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:28 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_33963_out, i32 %add_33963_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:29 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_23462_out, i32 %add_23462_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:30 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_12961_out, i32 %add_12961_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeoutput.exitStub:31 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load32

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0">
<![CDATA[
writeoutput.exitStub:32 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:0 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:1 %add_12961_load = load i32 %add_12961

]]></Node>
<StgValue><ssdm name="add_12961_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:2 %add_23462_load = load i32 %add_23462

]]></Node>
<StgValue><ssdm name="add_23462_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:3 %add_33963_load = load i32 %add_33963

]]></Node>
<StgValue><ssdm name="add_33963_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:4 %add_164_load = load i32 %add_164

]]></Node>
<StgValue><ssdm name="add_164_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:5 %add_1_165_load = load i32 %add_1_165

]]></Node>
<StgValue><ssdm name="add_1_165_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:6 %add_1_266_load = load i32 %add_1_266

]]></Node>
<StgValue><ssdm name="add_1_266_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:7 %add_1_367_load = load i32 %add_1_367

]]></Node>
<StgValue><ssdm name="add_1_367_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:8 %add_268_load = load i32 %add_268

]]></Node>
<StgValue><ssdm name="add_268_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:9 %add_2_169_load = load i32 %add_2_169

]]></Node>
<StgValue><ssdm name="add_2_169_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:10 %add_2_270_load = load i32 %add_2_270

]]></Node>
<StgValue><ssdm name="add_2_270_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:11 %add_2_371_load = load i32 %add_2_371

]]></Node>
<StgValue><ssdm name="add_2_371_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:12 %add_372_load = load i32 %add_372

]]></Node>
<StgValue><ssdm name="add_372_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:13 %add_3_173_load = load i32 %add_3_173

]]></Node>
<StgValue><ssdm name="add_3_173_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:14 %add_3_274_load = load i32 %add_3_274

]]></Node>
<StgValue><ssdm name="add_3_274_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38.3.split:15 %add_3_375_load = load i32 %add_3_375

]]></Node>
<StgValue><ssdm name="add_3_375_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc38.3.split:17 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc38.3.split:18 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:27 %add_ln48 = add i32 %mul_ln48, i32 %p_load

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:29 %add_ln48_1 = add i32 %mul_ln48_1, i32 %add_12961_load

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:31 %add_ln48_2 = add i32 %mul_ln48_2, i32 %add_23462_load

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:33 %add_ln48_3 = add i32 %mul_ln48_3, i32 %add_33963_load

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:37 %add_ln48_4 = add i32 %mul_ln48_4, i32 %add_164_load

]]></Node>
<StgValue><ssdm name="add_ln48_4"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:39 %add_ln48_5 = add i32 %mul_ln48_5, i32 %add_1_165_load

]]></Node>
<StgValue><ssdm name="add_ln48_5"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:41 %add_ln48_6 = add i32 %mul_ln48_6, i32 %add_1_266_load

]]></Node>
<StgValue><ssdm name="add_ln48_6"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:43 %add_ln48_7 = add i32 %mul_ln48_7, i32 %add_1_367_load

]]></Node>
<StgValue><ssdm name="add_ln48_7"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:47 %add_ln48_8 = add i32 %mul_ln48_8, i32 %add_268_load

]]></Node>
<StgValue><ssdm name="add_ln48_8"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:49 %add_ln48_9 = add i32 %mul_ln48_9, i32 %add_2_169_load

]]></Node>
<StgValue><ssdm name="add_ln48_9"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:51 %add_ln48_10 = add i32 %mul_ln48_10, i32 %add_2_270_load

]]></Node>
<StgValue><ssdm name="add_ln48_10"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:53 %add_ln48_11 = add i32 %mul_ln48_11, i32 %add_2_371_load

]]></Node>
<StgValue><ssdm name="add_ln48_11"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:57 %add_ln48_12 = add i32 %mul_ln48_12, i32 %add_372_load

]]></Node>
<StgValue><ssdm name="add_ln48_12"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:59 %add_ln48_13 = add i32 %mul_ln48_13, i32 %add_3_173_load

]]></Node>
<StgValue><ssdm name="add_ln48_13"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:61 %add_ln48_14 = add i32 %mul_ln48_14, i32 %add_3_274_load

]]></Node>
<StgValue><ssdm name="add_ln48_14"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.3.split:63 %add_ln48_15 = add i32 %mul_ln48_15, i32 %add_3_375_load

]]></Node>
<StgValue><ssdm name="add_ln48_15"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:65 %store_ln43 = store i32 %add_ln48_15, i32 %add_3_375

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:66 %store_ln43 = store i32 %add_ln48_14, i32 %add_3_274

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:67 %store_ln43 = store i32 %add_ln48_13, i32 %add_3_173

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:68 %store_ln43 = store i32 %add_ln48_12, i32 %add_372

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:69 %store_ln43 = store i32 %add_ln48_11, i32 %add_2_371

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:70 %store_ln43 = store i32 %add_ln48_10, i32 %add_2_270

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:71 %store_ln43 = store i32 %add_ln48_9, i32 %add_2_169

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:72 %store_ln43 = store i32 %add_ln48_8, i32 %add_268

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:73 %store_ln43 = store i32 %add_ln48_7, i32 %add_1_367

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:74 %store_ln43 = store i32 %add_ln48_6, i32 %add_1_266

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:75 %store_ln43 = store i32 %add_ln48_5, i32 %add_1_165

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:76 %store_ln43 = store i32 %add_ln48_4, i32 %add_164

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:77 %store_ln43 = store i32 %add_ln48_3, i32 %add_33963

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:78 %store_ln43 = store i32 %add_ln48_2, i32 %add_23462

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:79 %store_ln43 = store i32 %add_ln48_1, i32 %add_12961

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.3.split:80 %store_ln43 = store i32 %add_ln48, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
for.inc38.3.split:81 %br_ln43 = br void %for.inc38.3

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
