Generating HDL for page 13.13.07.1 ARS OP DECODE-ACC at 7/23/2020 4:39:11 PM
Removed 4 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 12 outputs from Gate at 2C to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 2E to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 1F to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 2H to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 1I to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_E, OUT_4A_E
	and inputs of PS_OP_REG_ARS_C_BIT,PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,PS_OP_DCDR_4_DOT_2_DOT_1_B
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_H
	and inputs of OUT_4A_E
	and logic function of Special
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of PS_OP_DCDR_4_DOT_2_DOT_1_B,PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,PS_OP_REG_ARS_NOT_C_BIT
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_C, OUT_2C_C
	and inputs of OUT_4C_C
	and logic function of Special
Generating Statement for block at 4E with output pin(s) of OUT_4E_H
	and inputs of PS_OP_REG_ARS_NOT_C_BIT,PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_L
	and inputs of OUT_4F_E
	and logic function of EQUAL
Generating Statement for block at 4F with output pin(s) of OUT_4F_E
	and inputs of PS_OP_REG_ARS_C_BIT,PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_C
	and inputs of OUT_2C_C
	and logic function of NOT
Generating Statement for block at 2H with output pin(s) of OUT_2H_A, OUT_2H_A
	and inputs of OUT_4E_H
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of OUT_1I_K
	and inputs of OUT_2H_A
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal MS_BRANCH_ON_STATUS_CH_2
	from gate output OUT_4A_E
Generating output sheet edge signal assignment to 
	signal PS_BRANCH_ON_STATUS_CH_2
	from gate output OUT_2A_H
Generating output sheet edge signal assignment to 
	signal PS_STORE_ADDR_REGS_OP_CODE
	from gate output OUT_2C_C
Generating output sheet edge signal assignment to 
	signal MS_INTERRUPT_TEST_OP_CODE
	from gate output OUT_2E_L
Generating output sheet edge signal assignment to 
	signal MS_STORE_ADDR_REGS_OP_CODE
	from gate output OUT_1F_C
Generating output sheet edge signal assignment to 
	signal PS_TABLE_SEARCH_OP_CODE
	from gate output OUT_2H_A
Generating output sheet edge signal assignment to 
	signal MS_TABLE_SEARCH_OP_CODE
	from gate output OUT_1I_K
