# ğŸ¤– MIPS32
32 Bit Single Cycle MIPS Processor

## ğŸ“š Documentation
Project documentation can be found [here](https://github.com/ebylmz/MIPS32/blob/main/mips32_doc.pdf).

## ğŸ§ª Testbench & Simulation
Testbench files are provided in the `src/testbench` folder. Before starting the simulation, replace the `mips32` and `core` files with the ones in the `testbench` folder. This step is necessary to display debugging parameters via waves.

Ensure that the instruction memory, data memory, and register file are initialized using the Verilog `readmem`. To ensure correct execution, verify the path for source files.

Sample testbench instructions in the `instr.mem` file:

```assembly
ğŸ”¹ li $1, 1
ğŸ”¹ li $2, 0xF
ğŸ”¹ add $1, $1, $1
ğŸ”¹ slt $3, $1, $2
ğŸ”¹ bne $3, $0, -3
ğŸ”¹ sw $2, 5($0)
ğŸ”¹ lw $4, 0($1)
ğŸ”¹ lw $5, 0($2)
ğŸ”¹ or $1, $4, $5 
ğŸ”¹ mult $6, $7
ğŸ”¹ mfhi $4 
ğŸ”¹ mflo $5 
ğŸ”¹ ori $3, $3, 0 
ğŸ”¹ j 0x4
