;This file is generated by Trace32PerBuilder Version:1.0.
config 16. 8.
width 51.
BASE EAPB:0x0
;###################Tree###################
TREE "WTLCP"
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00000004)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP " @ wtl_dbg_mode_array[0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 1(0x1)" 
    VARX 0x00 %l SWD.read(0x00010004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                  reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 24. "        wtlcp_auto_freq_de ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "        lacc2dsp_access_en ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        wcdma_m5_access_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "            pmu_glob_rst_n ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "        rst_dsp_cp_mtx_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "  tl42x_psu_dsp_idle_r_lte ," "0    ,%d..."
    BITFLD.LONG 0x00 18. " tl42x_psu_core_idle_r_lte ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "   tl42x_psu_dsp_idle_r_tg ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "  tl42x_psu_core_idle_r_tg ," "0    ,%d..."
    BITFLD.LONG 0x00 12.--15. "                  reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11. "        ceva_ocm_core0_rst ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        ceva_ocm_core1_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "        lte_ceva_rst_out_n ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "         tg_ceva_rst_out_n ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "       pmu_lte_cevax_rst_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "        pmu_tg_cevax_rst_n ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "          pmu_cevaxs_rst_n ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "        rst_dsp_cp_mtx_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "       rst_mux4to1_n_wcdma ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. " pd_wtlcp_hu3ge_a_rst_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 1. " pd_wtlcp_hu3ge_b_rst_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            pmu_glob_rst_n ," "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[1]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 2(0x2)" 
    VARX 0x00 %l SWD.read(0x00020004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[1] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                 wtl_srst_frc_lp_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "            force_ack_acc2ddr_mtx_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "              force_ack_wcdma_mtx_m2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "             force_ack_dsp_cp_mtx_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "                   wtl_sys_force_req ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "                 wtl_srst_frc_lp_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "       dsp_cp_matrix_lp_ctrl_disable ," "0   ,%d..."
    BITFLD.LONG 0x00 24. " acc2ddr_mux4to1_mtx_lp_ctrl_disable ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "            lp_stat_async_bridge_acc ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "              lp_stat_acc2ddr_mtx_m4 ," "0   ,%d..."
    BITFLD.LONG 0x00 20.--21. "                            reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 19. "              lp_stat_acc2ddr_mtx_m1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "              lp_stat_acc2ddr_mtx_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "              lp_stat_acc2ddr_mtx_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "            lp_stat_dsp_cp_matrix_m7 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "            lp_stat_dsp_cp_matrix_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "            lp_stat_dsp_cp_matrix_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            lp_stat_dsp_cp_matrix_m4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "            lp_stat_dsp_cp_matrix_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "            lp_stat_dsp_cp_matrix_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "            lp_stat_dsp_cp_matrix_m1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "            lp_stat_dsp_cp_matrix_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "          lp_stat_dsp_cp_matrix_main ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "            lp_stat_dsp_cp_matrix_s7 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "            lp_stat_dsp_cp_matrix_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            lp_stat_dsp_cp_matrix_s5 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "            lp_stat_dsp_cp_matrix_s4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "            lp_stat_dsp_cp_matrix_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "            lp_stat_dsp_cp_matrix_s2 ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "            lp_stat_dsp_cp_matrix_s1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "            lp_stat_dsp_cp_matrix_s0 ," "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[2]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 3(0x3)" 
    VARX 0x00 %l SWD.read(0x00030004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[2] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                   reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "       wmtx_lp_ctrl_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "          wcdma_mtx_s0_stop ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "           axi_busy_hu3ge_b ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "           axi_busy_hu3ge_a ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "            hu3ge_b_slp_req ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "            hu3ge_a_slp_req ," "0    ,%d..."
    BITFLD.LONG 0x00 17. " wcdma_top_pub0_light_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "       wcdma_top_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 9.--15. "                   reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 8. "       lp_wcdma_mtx_stat_m5 ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "       lp_wcdma_mtx_stat_m4 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "       lp_wcdma_mtx_stat_m2 ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "     lp_wcdma_mtx_stat_main ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "       lp_wcdma_mtx_stat_s5 ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "       lp_wcdma_mtx_stat_s4 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "       lp_wcdma_mtx_stat_s2 ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "       lp_wcdma_mtx_stat_s1 ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "       lp_wcdma_mtx_stat_s0 ," "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[3]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 4(0x4)" 
    VARX 0x00 %l SWD.read(0x00040004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[3] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "                    reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19. "                pub_cp_sleep ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "              wmtx2dsp_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "          wcdma_m4_access_en ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "             wmtx2dsp_clk_en ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "          cgm_busy_sys_wcdma ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "           cgm_busy_axi_wmtx ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "           cgm_busy_ahb_wmtx ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "         cgm_busy_axi_dspmtx ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "       cgm_busy_acc2ddr_wmtx ," "0     ,%d..."
    BITFLD.LONG 0x00 9.--10. "                    reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 8. "   cgm_busy_lpc_wcdma_mtx_m5 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "   cgm_busy_lpc_wcdma_mtx_m4 ," "0     ,%d..."
    BITFLD.LONG 0x00 6. "   cgm_busy_lpc_wcdma_mtx_m2 ," "0     ,%d..."
    BITFLD.LONG 0x00 5. " cgm_busy_lpc_wcdma_mtx_main ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "   cgm_busy_lpc_wcdma_mtx_s5 ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "   cgm_busy_lpc_wcdma_mtx_s4 ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "   cgm_busy_lpc_wcdma_mtx_s2 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "   cgm_busy_lpc_wcdma_mtx_s1 ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "   cgm_busy_lpc_wcdma_mtx_s0 ," "0     ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[4]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 5(0x5)" 
    VARX 0x00 %l SWD.read(0x00050004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[4] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                cgm_busy_aon_axi ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "                cgm_busy_dsp_apb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                cgm_busy_dsp_ahb ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "           cgm_busy_acc2ddr_wmtx ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "                cgm_busy_dsp_axi ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "             cgm_busy_axi_dspmtx ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            cgm_busy_acc2ddr_mtx ," "0   ,%d..."
    BITFLD.LONG 0x00 23. " cgm_busy_lpc_dsp_cp_matrix_main ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "   cgm_busy_lpc_async_bridge_acc ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "     cgm_busy_lpc_acc2ddr_mtx_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     cgm_busy_lpc_acc2ddr_mtx_m4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--19. "                        reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 17. "     cgm_busy_lpc_acc2ddr_mtx_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "     cgm_busy_lpc_acc2ddr_mtx_m0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "   cgm_busy_lpc_dsp_cp_matrix_s7 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   cgm_busy_lpc_dsp_cp_matrix_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   cgm_busy_lpc_dsp_cp_matrix_s5 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "   cgm_busy_lpc_dsp_cp_matrix_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "   cgm_busy_lpc_dsp_cp_matrix_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "   cgm_busy_lpc_dsp_cp_matrix_s2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "   cgm_busy_lpc_dsp_cp_matrix_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "   cgm_busy_lpc_dsp_cp_matrix_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "   cgm_busy_lpc_dsp_cp_matrix_m7 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "   cgm_busy_lpc_dsp_cp_matrix_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "   cgm_busy_lpc_dsp_cp_matrix_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "   cgm_busy_lpc_dsp_cp_matrix_m4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "   cgm_busy_lpc_dsp_cp_matrix_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "   cgm_busy_lpc_dsp_cp_matrix_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "   cgm_busy_lpc_dsp_cp_matrix_m1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   cgm_busy_lpc_dsp_cp_matrix_m0 ," "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[5]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 6(0x6)" 
    VARX 0x00 %l SWD.read(0x00060004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[5] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 24. "         cgm_busy_gsm_proc_ahb ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "          cgm_busy_td_proc_ahb ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "          cgm_busy_dma_ashb_tg ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "         cgm_busy_dma_ashb_lte ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "          cgm_busy_lte_rft_ahb ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "         cgm_busy_dvfsreg_ashb ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "         cgm_busy_ahb_bus_arch ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "       cgm_busy_dsp_cp_mtx_ahb ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "              cgm_busy_dsp_ahb ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "           cgm_busy_lte_axiclk ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "                 tg_dma_req_or ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "                   tg_dma_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "               cgm_busy_tg_dma ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "             cgm_busy_lacc2ddr ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "                lte_dma_req_or ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "                  lte_dma_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "              cgm_busy_lte_dma ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. " cgm_busy_dsp_cp_mtx_busmon_m6 ," "0    ,%d..."
    BITFLD.LONG 0x00 6. " cgm_busy_dsp_cp_mtx_busmon_m5 ," "0    ,%d..."
    BITFLD.LONG 0x00 5. " cgm_busy_dsp_cp_mtx_busmon_m4 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. " cgm_busy_dsp_cp_mtx_busmon_m2 ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " cgm_busy_dsp_cp_mtx_busmon_m1 ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "    cgm_busy_dsp_cp_mtx_busmon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "       cgm_busy_dsp_cp_mtx_axi ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "              cgm_busy_dsp_axi ," "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[6]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 7(0x7)" 
    VARX 0x00 %l SWD.read(0x00070004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[6] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--31. "                    reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 18. "          cgm_busy_rffe0_dsp ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "          cgm_busy_rffe1_dsp ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "          cgm_busy_rffe2_dsp ," "0      ,%d..."
    BITFLD.LONG 0x00 15. "          cgm_busy_rffe3_dsp ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "       cgm_busy_mmc_mon0_apb ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "       cgm_busy_mmc_mon1_apb ," "0      ,%d..."
    BITFLD.LONG 0x00 12. "       cgm_busy_mmc_mon2_apb ," "0      ,%d..."
    BITFLD.LONG 0x00 11. "           cgm_busy_mdar_apb ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "          cgm_busy_rfspi_apb ," "0      ,%d..."
    BITFLD.LONG 0x00 9. "           cgm_busy_apb_arch ," "0      ,%d..."
    BITFLD.LONG 0x00 8. " cgm_busy_pclk_dsp_cp_mtx_s2 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "            tgdsp_icu_req_or ," "0      ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_busy_tgdsp_icu ," "0      ,%d..."
    BITFLD.LONG 0x00 5. "             ldsp_icu_req_or ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           cgm_busy_ldsp_icu ," "0      ,%d..."
    BITFLD.LONG 0x00 3. "   cgm_busy_lte_peri_apb_bus ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "    cgm_busy_tg_peri_apb_bus ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "     cgm_busy_dsp_cp_mtx_apb ," "0      ,%d..."
    BITFLD.LONG 0x00 0. "            cgm_busy_dsp_apb ," "0      ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[7]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 8(0x8)" 
    VARX 0x00 %l SWD.read(0x00080004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[7] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        tg_dsp_core_stop_en ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "           tgdsp_icu_req_or ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "            tg_dsp_wake_irq ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "         tg_dsp_standby_wfi ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "      tg_dsp_core_frc_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "      wtlcp_tgdsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "      pd_wtlcp_tgdsp_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "          cgm_tgdsp_core_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       lte_dsp_core_stop_en ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "            ldsp_icu_req_or ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "           lte_dsp_wake_irq ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "        lte_dsp_standby_wfi ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "     lte_dsp_core_frc_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "       wtlcp_ldsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "       pd_wtlcp_ldsp_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "           cgm_ldsp_core_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "              lte_dma_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "               tg_dma_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "               lte_dma_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                tg_dma_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "        lte_pub_light_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "             lte_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " wcdma_top_pub0_light_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "       wcdma_top_deep_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "       wtlcp_ldsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "      wtlcp_tgdsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "     dsp_cp_pub0_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "          dsp_cp_deep_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "          dsp_deep_sleep_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "           wtlcp_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "            wtlcp_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "      wtlcp_deep_stop_final ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[8]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 9(0x9)" 
    VARX 0x00 %l SWD.read(0x00090004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[8] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. "            reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 21. " lte_mtx_s8_dsp_busy ," "0     ,%d..."
    BITFLD.LONG 0x00 20. " lte_mtx_s9_emc_busy ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "   lte_slv_sleep_ch8 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "   lte_slv_sleep_ch9 ," "0     ,%d..."
    BITFLD.LONG 0x00 17. " lte_pub_light_sleep ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "      lte_deep_sleep ," "0     ,%d..."
    BITFLD.LONG 0x00 14.--15. "            reserved ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "    tgdsp_icu_req_or ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "     icu_int0_tg_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "     icu_int1_tg_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "     icu_int2_tg_dsp ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "      icu_nmi_tg_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 8. "   icu_vint_r_tg_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 6.--7. "            reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 5. "     ldsp_icu_req_or ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "    icu_int0_lte_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "    icu_int1_lte_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "    icu_int2_lte_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "     icu_nmi_lte_dsp ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "  icu_vint_r_lte_dsp ," "0     ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[9]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 10(0xa)" 
    VARX 0x00 %l SWD.read(0x000A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[9] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "            stc_fc_int ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " tmr_wake_clkdsp_level ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        int_req_wdg_tg ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "       int_req_syst_tg ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "       timer0_out_r_tg ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "       timer1_out_r_tg ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "   rft_wake_clkdsp_int ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    ceva_wcdma_slp_int ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       int_req_wdg_lte ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      int_req_syst_lte ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      timer0_out_r_lte ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      timer1_out_r_lte ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "     pcp_wcdma_slp_int ," "0   ,%d..."
    BITFLD.LONG 0x00 16.--18. "              reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15. "  wtlcp_ldsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " wtlcp_tgdsp_core_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "        lte_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "  wcdma_top_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "     tg_dsp_wakeup_int ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    lte_dsp_wakeup_int ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "      pubcp_wakeup_int ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "      wakeup_xtl_en_2g ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "    wakeup_xtl_en_3g_w ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "   wakeup_xtl_en_3g_td ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "  wakeup_xtl_en_4g_lte ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " stc_tmr_autopd_xtl_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2.--3. "   wcdma_power_en[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 1. " rft_tmr_autopd_xtl_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "     rft_autopd_xtl_en ," "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[10]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 11(0xb)" 
    VARX 0x00 %l SWD.read(0x000B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[10] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. "             reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 21. "     cgm_busy_26m_rf0 ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "        cgm_busy_384m ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "      cgm_busy_307_2m ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "             reserved ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "        cgm_busy_256m ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        cgm_busy_192m ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "      cgm_busy_153_6m ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "        cgm_busy_128m ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "         cgm_busy_96m ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "       cgm_busy_76_8m ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "         cgm_busy_64m ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "       cgm_busy_51_2m ," "0     ,%d..."
    BITFLD.LONG 0x00 9. "         cgm_busy_48m ," "0     ,%d..."
    BITFLD.LONG 0x00 8. "  cgm_busy_153_6m_lte ," "0     ,%d..."
    BITFLD.LONG 0x00 7. "  cgm_busy_204_8m_lte ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "  cgm_busy_102_4m_lte ," "0     ,%d..."
    BITFLD.LONG 0x00 5. " cgm_busy_245_76m_lte ," "0     ,%d..."
    BITFLD.LONG 0x00 4. " cgm_busy_122_88m_lte ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "  cgm_busy_61_44m_lte ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "             reserved ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "      cgm_busy_102_4m ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "       cgm_busy_85_3m ," "0     ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[11]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 12(0xc)" 
    VARX 0x00 %l SWD.read(0x000C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[11] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    pmu_busmon7_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    pmu_busmon6_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "    pmu_busmon5_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    pmu_busmon4_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "    pmu_busmon3_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    pmu_busmon2_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "    pmu_busmon1_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    pmu_busmon0_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "  cgm_ldsp_core_en ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " cgm_tgdsp_core_en ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "    cgm_dsp_axi_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "    cgm_dsp_ahb_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "    cgm_dsp_apb_en ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "        clk_qbc_en ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "        clk_ecc_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    clk_lte_rft_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "     td_rft_clk_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "     gsmcal_clk_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "        clk_cdc_en ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "       clk_psk8_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "        clk_btx_en ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "        clk_lse_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      clk_gcorr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "        clk_map_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "       clk_saic_en ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "            brx_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            cdc_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "            btx_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "            lse_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "        gencorr_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "            map_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "           saic_eb ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[12]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 13(0xd)" 
    VARX 0x00 %l SWD.read(0x000D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[12] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         clk_axi_en ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "         clk_ahb_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "         clk_apb_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "     pmu_dlch_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "     pmu_ulch_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "      pmu_tsb_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      pmu_jda_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "      pmu_che_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      pmu_fir_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "         clk_jda_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "       clk_tdfir_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "         clk_che_en ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "        clk_hdec_en ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "        clk_dlch_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "        clk_ulch_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "    clk_sbi0_en_rft ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "    clk_sbi1_en_rft ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "        mdar_chk_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "       cgm_rfspi_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "       cgm_rffe0_en ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "  cgm_rfti_wcdma_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "   cgm_wcdma_top_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "        rfspi_tg_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "         clk_all_en ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " cgm_rfti_gsm_rx_en ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "     cgm_brx_gsm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "     cgm_26m_stc_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "    clk_rfti_26m_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "         cgm_dcr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "       brxd3_dvr_on ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "           brxd3_on ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[13]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 14(0xe)" 
    VARX 0x00 %l SWD.read(0x000E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[13] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 8.--31. "          reserved ," "0x0      ,%x..."
    BITFLD.LONG 0x00 7. " lte_ana_4x_clk_eb ," "0        ,%d..."
    BITFLD.LONG 0x00 6. " lte_ana_1x_clk_eb ," "0        ,%d..."
    BITFLD.LONG 0x00 5. "        cgm_lte_en ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "    lte_fec_tmr_eb ," "0        ,%d..."
    BITFLD.LONG 0x00 3. "  cgm_lte_dpfec_en ," "0        ,%d..."
    BITFLD.LONG 0x00 2. "   cgm_lte_ulch_en ," "0        ,%d..."
    BITFLD.LONG 0x00 1. "       lte_harq_eb ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   cgm_lte_dpce_en ," "0        ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[14]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 15(0xf)" 
    VARX 0x00 %l SWD.read(0x000F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[14] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "      ashb_dvfsreg_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "      tg_dsp_slave_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "      tg_axiclkdma_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "           ashb_tg_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "     lte_dsp_slave_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "   lte_axibus_arch_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     lte_axiclkdma_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "          ashb_lte_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "          axi_arch_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      ahb_bus_arch_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "          apb_arch_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "          pmu_rbuf_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "          pmu_hdec_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "        pmu_kasumi_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "       tdproc_arch_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "  accz_arch_eb_dsp_cp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--15. "             reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12. "    dsp_deep_sleep_en ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  tg_dsp_core_stop_en ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " lte_dsp_core_stop_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "  lte_peri_apb_bus_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "   tg_peri_apb_bus_en ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "           lte_tmr_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "            tg_tmr_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               wci_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "          tg_uart0_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "         lte_uart1_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "         lte_uart0_eb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "              iis1_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "              iis0_eb ," "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[15]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 16(0x10)" 
    VARX 0x00 %l SWD.read(0x00100004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[15] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    clk_rtc_td_rft_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "       lte_rft_ahb_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "      tgdsp_timer1_eb_wtl_aon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "      tgdsp_timer0_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "        tgdsp_syst_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "    clk_rtc_tg_wdg_eb_wtl_aon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "         tgdsp_wdg_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "        td_rft_ahb_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "       gsm_stc_ahb_eb_wtl_aon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "       ldsp_timer1_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "       ldsp_timer0_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "         ldsp_syst_eb_wtl_aon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "   clk_rtc_lte_wdg_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "          ldsp_wdg_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 17. " clk_rtc_wcdma_aon_eb_wtl_aon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "         accz_arch_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 9.--15. "                     reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 8. "    clk_all_en_td_rft_wtl_aon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "       clk_all_en_stc_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "       clk_26m_stc_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "   clk_rtc_gsm_stc_eb_wtl_aon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "   clk_rtc_lte_tmr_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "  clk_rtc_lte_syst_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "    clk_rtc_tg_tmr_eb_wtl_aon ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "   clk_rtc_tg_syst_eb_wtl_aon ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "   clk_rtc_lte_rft_eb_wtl_aon ," "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[16]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 17(0x11)" 
    VARX 0x00 %l SWD.read(0x00110004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[16] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "         tx_vctrl_8psk ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "            stc_apc_on ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "           stc_psk8_on ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "       clk_sbi0_en_stc ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "   dsp_cdc_no_clk_gate ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "         gsm_pll_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 25. " stc_tmr_autopd_xtl_en ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "        drf_rft_gsm_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "        drf_stc_gsm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "             tdrx_pd_a ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "             tdtx_pd_a ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "           tdrx_os_cal ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "            tg_apc_swt ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "             td_brx_on ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "             td_btx_on ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "      tdrx_filter_bp_a ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--15. "              reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9. "            cdc_active ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "         dcxo_mode_swt ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "             stc_rx_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "             stc_tx_on ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "          stc_rx_pwron ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "          stc_tx_pwron ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "              a5_state ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "           stc_qbc_int ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           gsm_brxd_on ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "               btxd_on ," "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[17]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 18(0x12)" 
    VARX 0x00 %l SWD.read(0x00120004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[17] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--31. "              reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 13. "      rft_gsm_rx_pwron ," "0       ,%d..."
    BITFLD.LONG 0x00 12. "      rft_gsm_tx_pwron ," "0       ,%d..."
    BITFLD.LONG 0x00 11. "          rft_fir_ptr0 ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "          rft_fir_ptr1 ," "0       ,%d..."
    BITFLD.LONG 0x00 9. "       rft_tx_mode_sel ," "0       ,%d..."
    BITFLD.LONG 0x00 8. "       rft_rx_mode_sel ," "0       ,%d..."
    BITFLD.LONG 0x00 7. " rft_tmr_autopd_xtl_en ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "        rft_clk_cal_en ," "0       ,%d..."
    BITFLD.LONG 0x00 5. "            rft_gsm_en ," "0       ,%d..."
    BITFLD.LONG 0x00 4. "          rft_rx_pwron ," "0       ,%d..."
    BITFLD.LONG 0x00 3. "             rft_rx_on ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "         rft_drf_rx_on ," "0       ,%d..."
    BITFLD.LONG 0x00 1. "             rft_tx_on ," "0       ,%d..."
    BITFLD.LONG 0x00 0. "         rft_drf_tx_on ," "0       ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[18]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 19(0x13)" 
    VARX 0x00 %l SWD.read(0x00130004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[18] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " int_req_busmon31 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " int_req_busmon30 ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " int_req_busmon29 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " int_req_busmon28 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " int_req_busmon27 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " int_req_busmon26 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " int_req_busmon25 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. " int_req_busmon24 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " int_req_busmon23 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " int_req_busmon22 ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " int_req_busmon21 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " int_req_busmon20 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " int_req_busmon19 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " int_req_busmon18 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " int_req_busmon17 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. " int_req_busmon16 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " int_req_busmon15 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " int_req_busmon14 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " int_req_busmon13 ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " int_req_busmon12 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " int_req_busmon11 ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " int_req_busmon10 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "  int_req_busmon9 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "  int_req_busmon8 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "  int_req_busmon7 ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "  int_req_busmon6 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "  int_req_busmon5 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "  int_req_busmon4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "  int_req_busmon3 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "  int_req_busmon2 ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "  int_req_busmon1 ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "  int_req_busmon0 ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[19]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 20(0x14)" 
    VARX 0x00 %l SWD.read(0x00140004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[19] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "         reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 24. " int_req_busmon56 ," "0    ,%d..."
    BITFLD.LONG 0x00 23. " int_req_busmon55 ," "0    ,%d..."
    BITFLD.LONG 0x00 22. " int_req_busmon54 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. " int_req_busmon53 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. " int_req_busmon52 ," "0    ,%d..."
    BITFLD.LONG 0x00 19. " int_req_busmon51 ," "0    ,%d..."
    BITFLD.LONG 0x00 18. " int_req_busmon50 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. " int_req_busmon49 ," "0    ,%d..."
    BITFLD.LONG 0x00 16. " int_req_busmon48 ," "0    ,%d..."
    BITFLD.LONG 0x00 15. " int_req_busmon47 ," "0    ,%d..."
    BITFLD.LONG 0x00 14. " int_req_busmon46 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. " int_req_busmon45 ," "0    ,%d..."
    BITFLD.LONG 0x00 12. " int_req_busmon44 ," "0    ,%d..."
    BITFLD.LONG 0x00 11. " int_req_busmon43 ," "0    ,%d..."
    BITFLD.LONG 0x00 10. " int_req_busmon42 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. " int_req_busmon41 ," "0    ,%d..."
    BITFLD.LONG 0x00 8. " int_req_busmon40 ," "0    ,%d..."
    BITFLD.LONG 0x00 7. " int_req_busmon39 ," "0    ,%d..."
    BITFLD.LONG 0x00 6. " int_req_busmon38 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. " int_req_busmon37 ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " int_req_busmon36 ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " int_req_busmon35 ," "0    ,%d..."
    BITFLD.LONG 0x00 2. " int_req_busmon34 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. " int_req_busmon33 ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " int_req_busmon32 ," "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[20]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 21(0x15)" 
    VARX 0x00 %l SWD.read(0x00150004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[20] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "                  reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 8.--15. "                  reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 7. "     pd_wtlcp_tgdsp_cgm_en ," "0      ,%d..."
    BITFLD.LONG 0x00 6. "      pd_wtlcp_ldsp_cgm_en ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "        pd_wtlcp_td_cgm_en ," "0      ,%d..."
    BITFLD.LONG 0x00 4. "   pd_wtlcp_hu3ge_a_cgm_en ," "0      ,%d..."
    BITFLD.LONG 0x00 3. "   pd_wtlcp_hu3ge_b_cgm_en ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "    pd_wtlcp_lte_ce_cgm_en ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. " pd_wtlcp_lte_dpfec_cgm_en ," "0      ,%d..."
    BITFLD.LONG 0x00 0. "   pd_wtlcp_lteproc_cgm_en ," "0      ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_nic400_wtlcp_sys_mtx_wrap @ wtl_dbg_mode_array[21]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 22(0x16)" 
    VARX 0x00 %l SWD.read(0x00160004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[21] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          trans_idle_s5 ,reserved" "0    ,%d..."
    BITFLD.LONG 0x00 26.--30. " leading_wr_cnt_s5[4:0] ,dsp_cp_mtx_leading_wr_cnt_s5[2:0]" "0    ,%d..."
    BITFLD.LONG 0x00 21.--25. "   wr_trans_cnt_s5[4:0] ,dsp_cp_mtx_wr_trans_cnt_s5[2:0]" "0    ,%d..."
    BITFLD.LONG 0x00 16.--20. "   rd_trans_cnt_s5[4:0] ,dsp_cp_mtx_rd_trans_cnt_s5[2:0]" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "          trans_idle_s7 ,dsp_cp_mtx_trans_idle_s7" "0    ,%d..."
    BITFLD.LONG 0x00 10.--14. " leading_wr_cnt_s7[4:0] ,dsp_cp_mtx_leading_wr_cnt_s7[2:0]" "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "   wr_trans_cnt_s7[4:0] ,dsp_cp_mtx_wr_trans_cnt_s7[2:0]" "0    ,%d..."
    BITFLD.LONG 0x00 0.--4. "   rd_trans_cnt_s7[4:0] ,dsp_cp_mtx_rd_trans_cnt_s7[2:0]" "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_nic400_wtlcp_sys_mtx_wrap @ wtl_dbg_mode_array[22]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 23(0x17)" 
    VARX 0x00 %l SWD.read(0x00170004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[22] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          trans_idle_m7 ," "0    ,%d..."
    BITFLD.LONG 0x00 26.--30. " leading_wr_cnt_m7[4:0] ,dsp_cp_mtx_leading_wr_cnt_m6[2:0]" "0    ,%d..."
    BITFLD.LONG 0x00 21.--25. "   wr_trans_cnt_m7[4:0] ,dsp_cp_mtx_wr_trans_cnt_m6[2:0]" "0    ,%d..."
    BITFLD.LONG 0x00 16.--20. "   rd_trans_cnt_m7[4:0] ,dsp_cp_mtx_rd_trans_cnt_m6[2:0]" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "          trans_idle_s3 ,dsp_cp_mtx_trans_idle_m7" "0    ,%d..."
    BITFLD.LONG 0x00 10.--14. " leading_wr_cnt_s3[4:0] ,dsp_cp_mtx_leading_wr_cnt_m7[3:0]" "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "   wr_trans_cnt_s3[4:0] ,dsp_cp_mtx_wr_trans_cnt_m7[3:0]" "0    ,%d..."
    BITFLD.LONG 0x00 0.--4. "   rd_trans_cnt_s3[4:0] ,dsp_cp_mtx_rd_trans_cnt_m7[3:0]" "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_nic400_wtlcp_sys_mtx_wrap @ wtl_dbg_mode_array[23]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 24(0x18)" 
    VARX 0x00 %l SWD.read(0x00180004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[23] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 26.--31. "               reserved ,dsp_cp_mtx_leading_wr_cnt_m2[3:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 25. "          trans_idle_m5 ,dsp_cp_mtx_trans_idle_m3" "0    ,%d..."
    BITFLD.LONG 0x00 22.--24. " leading_wr_cnt_m5[2:0] ,dsp_cp_mtx_leading_wr_cnt_m3[3:0]" "0    ,%d..."
    BITFLD.LONG 0x00 19.--21. "   wr_trans_cnt_m5[2:0] ,dsp_cp_mtx_wr_trans_cnt_m3[3:0]" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--18. "   rd_trans_cnt_m5[2:0] ,dsp_cp_mtx_rd_trans_cnt_m3[3:0]" "0    ,%d..."
    BITFLD.LONG 0x00 15. "          trans_idle_m6 ,dsp_cp_mtx_trans_idle_m4" "0    ,%d..."
    BITFLD.LONG 0x00 10.--14. " leading_wr_cnt_m6[4:0] ,dsp_cp_mtx_leading_wr_cnt_m4[1:0]" "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "   wr_trans_cnt_m6[4:0] ,dsp_cp_mtx_wr_trans_cnt_m4[1:0]" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--4. "   rd_trans_cnt_m6[4:0] ,dsp_cp_mtx_rd_trans_cnt_m4[1:0]" "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_nic400_wtlcp_sys_mtx_wrap @ wtl_dbg_mode_array[24]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 25(0x19)" 
    VARX 0x00 %l SWD.read(0x00190004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[24] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "               reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 10.--15. "               reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 9. "          trans_idle_m4 ,dsp_cp_mtx_trans_idle_m1" "0      ,%d..."
    BITFLD.LONG 0x00 6.--8. " leading_wr_cnt_m4[2:0] ,dsp_cp_mtx_leading_wr_cnt_m1[3:0]" "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "   wr_trans_cnt_m4[2:0] ,dsp_cp_mtx_wr_trans_cnt_m1[3:0]" "0      ,%d..."
    BITFLD.LONG 0x00 0.--2. "   rd_trans_cnt_m4[2:0] ,dsp_cp_mtx_rd_trans_cnt_m1[3:0]" "0      ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wcdma_top.u_wcdma_cp_mtx_wrap @ wtl_dbg_mode_array[25]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 26(0x1a)" 
    VARX 0x00 %l SWD.read(0x001A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[25] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "               reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "          trans_idle_m4 ,wcdma_cp_mtx_trans_idle_m4" "0   ,%d..."
    BITFLD.LONG 0x00 26.--28. " leading_wr_cnt_m4[2:0] ,wcdma_cp_mtx_leading_wr_cnt_m4[1:0]" "0   ,%d..."
    BITFLD.LONG 0x00 23.--25. "   wr_trans_cnt_m4[2:0] ,wcdma_cp_mtx_wr_trans_cnt_m4[1:0]" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--22. "   rd_trans_cnt_m4[2:0] ,wcdma_cp_mtx_rd_trans_cnt_m4[1:0]" "0   ,%d..."
    BITFLD.LONG 0x00 19. "          trans_idle_m5 ,wcdma_cp_mtx_trans_idle_m5" "0   ,%d..."
    BITFLD.LONG 0x00 16.--18. " leading_wr_cnt_m5[2:0] ,wcdma_cp_mtx_leading_wr_cnt_m5[1:0]" "0   ,%d..."
    BITFLD.LONG 0x00 13.--15. "   wr_trans_cnt_m5[2:0] ,wcdma_cp_mtx_wr_trans_cnt_m5[1:0]" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. "   rd_trans_cnt_m5[2:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "          trans_idle_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 6.--8. " leading_wr_cnt_m6[2:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 3.--5. "   wr_trans_cnt_m6[2:0] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "   rd_trans_cnt_m6[2:0] ,wcdma_cp_mtx_rd_trans_cnt_m5[1:0]" "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_nic400_cp_acc2ddr_mux4to1_mtx_wrap @ wtl_dbg_mode_array[26]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 27(0x1b)" 
    VARX 0x00 %l SWD.read(0x001B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[26] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               reserved ,acc2ddr_mtx_trans_idle_m1" "0    ,%d..."
    BITFLD.LONG 0x00 25.--30. "   wr_trans_cnt_m1[5:0] ,acc2ddr_mtx_wr_trans_cnt_m1[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 19.--24. "   rd_trans_cnt_m1[5:0] ,acc2ddr_mtx_rd_trans_cnt_m1[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 18. "          trans_idle_m4 ,acc2ddr_mtx_trans_idle_m4" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--17. " leading_wr_cnt_m4[5:4] ," "0    ,%d..."
    BITFLD.LONG 0x00 12.--15. " leading_wr_cnt_m4[3:0] ,acc2ddr_mtx_leading_wr_cnt_m4[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 6.--11. "   wr_trans_cnt_m4[5:0] ,acc2ddr_mtx_wr_trans_cnt_m4[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 0.--5. "   rd_trans_cnt_m4[5:0] ,acc2ddr_mtx_rd_trans_cnt_m4[4:0]" "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_nic400_cp_acc2ddr_mux4to1_mtx_wrap @ wtl_dbg_mode_array[27]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 28(0x1c)" 
    VARX 0x00 %l SWD.read(0x001C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[27] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 26.--31. "               reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 25. "          trans_idle_m0 ,acc2ddr_mtx_trans_idle_m0" "0    ,%d..."
    BITFLD.LONG 0x00 19.--24. " leading_wr_cnt_m0[5:0] ,acc2ddr_mtx_leading_wr_cnt_m0[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 13.--18. "   wr_trans_cnt_m0[5:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--12. "   rd_trans_cnt_m0[5:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "          trans_idle_m1 ,acc2ddr_mtx_wr_trans_cnt_m0[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 0.--5. " leading_wr_cnt_m1[5:0] ,acc2ddr_mtx_rd_trans_cnt_m0[4:0]" "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[28]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 29(0x1d)" 
    VARX 0x00 %l SWD.read(0x001D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[28] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                        reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 23. "                    boot_lte_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 22. "                lte_dsp_ext_wait ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. " mcache_invalidate_strap_lte_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "                    lte_cx_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "           icu_int1_lte_dsp_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "       tl42x_psu_core_wait_r_lte ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "        tl42x_psu_dsp_idle_r_lte ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "       tl42x_psu_core_idle_r_lte ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                    lte_cx_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "               arvalid_lte_dsp_p ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "                rvalid_lte_dsp_p ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "               epp_aps_lte_dsp_p ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--11. "          araddr_lte_dsp_p[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[29]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 30(0x1e)" 
    VARX 0x00 %l SWD.read(0x001E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[29] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           lte_cx_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "      arvalid_lte_dsp_d ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "       rvalid_lte_dsp_d ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "      edp_aps_lte_dsp_d ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--27. " araddr_lte_dsp_d[11:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 15. "           lte_cx_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "      awvalid_lte_dsp_d ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "       bvalid_lte_dsp_d ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "      edp_aps_lte_dsp_d ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--11. " awaddr_lte_dsp_d[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[30]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 31(0x1f)" 
    VARX 0x00 %l SWD.read(0x001F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[30] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                       reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 23. "                    boot_tg_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 22. "                tg_dsp_ext_wait ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. " mcache_invalidate_strap_tg_dsp ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "                    tg_cx_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "           icu_int1_tg_dsp_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "        tl42x_psu_dsp_idle_r_tg ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "       tl42x_psu_core_idle_r_tg ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "       tl42x_psu_core_wait_r_tg ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                    tg_cx_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "               arvalid_tg_dsp_p ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "                rvalid_tg_dsp_p ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "               epp_aps_tg_dsp_p ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--11. "          araddr_tg_dsp_p[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[31]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 32(0x20)" 
    VARX 0x00 %l SWD.read(0x00200004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[31] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           tg_cx_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "      arvalid_tg_dsp_d ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "       rvalid_tg_dsp_d ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "      edp_aps_tg_dsp_d ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--27. " araddr_tg_dsp_d[11:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 15. "           tg_cx_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "      awvalid_tg_dsp_d ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "       bvalid_tg_dsp_d ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "      edp_aps_tg_dsp_d ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--11. " awaddr_tg_dsp_d[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[32]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 33(0x21)" 
    VARX 0x00 %l SWD.read(0x00210004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[32] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "             reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 28. "        mdar_apt_dcm1 ," "0     ,%d..."
    BITFLD.LONG 0x00 26.--27. "         AAPC_G0[1:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 24.--25. "         AAPC_G1[1:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "         AAPC_G2[1:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 21. "            M_AAPC_PD ," "0     ,%d..."
    BITFLD.LONG 0x00 16.--20. "       M_AAPC_D[13:9] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 7.--15. "        M_AAPC_D[8:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "         M_AAPC_BPRES ," "0     ,%d..."
    BITFLD.LONG 0x00 4.--5. " M_AAPC_RESERVED[1:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 3. "           M_AAPC_SEL ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "     M_AAPC_LOW_V_CON ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--1. "     M_APCOUTSEL[1:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[33]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 34(0x22)" 
    VARX 0x00 %l SWD.read(0x00220004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[33] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "             reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 28. "        mdar_apt_dcm2 ," "0      ,%d..."
    BITFLD.LONG 0x00 26.--27. "         AAPC_G0[1:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 24.--25. "         AAPC_G1[1:0] ," "0x0    ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "         AAPC_G2[1:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 21. "            S_AAPC_PD ," "0      ,%d..."
    BITFLD.LONG 0x00 7.--20. "       S_AAPC_D[13:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 6. "         S_AAPC_BPRES ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--5. " S_AAPC_RESERVED[1:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 3. "           S_AAPC_SEL ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "     S_AAPC_LOW_V_CON ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--1. "     S_APCOUTSEL[1:0] ," "0x0    ,%x..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[34]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 35(0x23)" 
    VARX 0x00 %l SWD.read(0x00230004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[34] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "             reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 16.--19. " mdar_rfctl190[19:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  mdar_rfctl190[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[35]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 36(0x24)" 
    VARX 0x00 %l SWD.read(0x00240004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[35] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "                reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 17.--19. " rfti1_rftiscenario[2:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 16. "         rfti1_rf_dac_on ," "0      ,%d..."
    BITFLD.LONG 0x00 15. "          rfti1_rftiulen ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "       rfti1_txdataready ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "     rfti1_ulsigwritereq ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--12. "      rfti1_txsigi[12:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[36]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 37(0x25)" 
    VARX 0x00 %l SWD.read(0x00250004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[36] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. "                reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 19.--21. " rfti1_rftiscenario[2:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 18. "       rfti1_rf_adc_on_m ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "          rfti1_rftidlen ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "        rfti1_rxsigready ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--15. "      rfti1_rxsigi[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[37]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 38(0x26)" 
    VARX 0x00 %l SWD.read(0x00260004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[37] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. "                reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 19.--21. " rfti1_rftiscenario[2:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 18. "       rfti1_rf_adc_on_d ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "      rfti1_div_rftidlen ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "    rfti1_div_rxsigready ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--15. "  rfti1_div_rxsigi[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[38]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 39(0x27)" 
    VARX 0x00 %l SWD.read(0x00270004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[38] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "                reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 17.--19. " rfti2_rftiscenario[2:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 16. "         rfti2_rf_dac_on ," "0      ,%d..."
    BITFLD.LONG 0x00 15. "          rfti2_rftiulen ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "       rfti2_txdataready ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "     rfti2_ulsigwritereq ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--12. "      rfti2_txsigi[12:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[39]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 40(0x28)" 
    VARX 0x00 %l SWD.read(0x00280004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[39] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. "                reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 19.--21. " rfti2_rftiscenario[2:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 18. "       rfti2_rf_adc_on_m ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "          rfti2_rftidlen ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "        rfti2_rxsigready ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--15. "      rfti2_rxsigi[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[40]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 41(0x29)" 
    VARX 0x00 %l SWD.read(0x00290004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[40] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. "                reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 19.--21. " rfti2_rftiscenario[2:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 18. "       rfti2_rf_adc_on_d ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "      rfti2_div_rftidlen ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "    rfti2_div_rxsigready ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--15. "  rfti2_div_rxsigi[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[41]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 42(0x2a)" 
    VARX 0x00 %l SWD.read(0x002A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[41] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--31. "                reserved ," "0x0      ,%x..."
    BITFLD.LONG 0x00 0.--20. " lte_rfctrl_val_pc[20:0] ," "0x0      ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[42]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 43(0x2b)" 
    VARX 0x00 %l SWD.read(0x002B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[42] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--31. "                 reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 16.--20. " lte_rfctrl_val_sc[20:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  lte_rfctrl_val_sc[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[43]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 44(0x2c)" 
    VARX 0x00 %l SWD.read(0x002C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[43] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "               reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "  rfti_rf_dac_on_lte_pc ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "      rfti_ul_en_lte_pc ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "      rfti_ul_dr_lte_pc ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "      rfti_ul_wr_lte_pc ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--11. " rfti_ul_i_lte_pc[11:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[44]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 45(0x2d)" 
    VARX 0x00 %l SWD.read(0x002D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[44] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "               reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "  rfti_rf_dac_on_lte_sc ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "      rfti_ul_en_lte_sc ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "      rfti_ul_dr_lte_sc ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "      rfti_ul_wr_lte_sc ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--11. " rfti_ul_i_lte_sc[11:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[45]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 46(0x2e)" 
    VARX 0x00 %l SWD.read(0x002E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[45] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                   reserved ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "      rfti_rf_adc_on_lte_pc ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "          rfti_dl_en_lte_pc ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "          rfti_dl_rd_lte_pc ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--27. "     rfti_dl_i_lte_pc[11:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 15. "                   reserved ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "  rfti_rf_adc_on_lte_pc_dvr ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "      rfti_dl_en_lte_pc_dvr ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "      rfti_dl_rd_lte_pc_dvr ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--11. " rfti_dl_i_lte_dvr_pc[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[46]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 47(0x2f)" 
    VARX 0x00 %l SWD.read(0x002F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[46] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                   reserved ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "      rfti_rf_adc_on_lte_sc ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "          rfti_dl_en_lte_sc ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "          rfti_dl_rd_lte_sc ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--27. "     rfti_dl_i_lte_sc[11:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 15. "                   reserved ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "  rfti_rf_adc_on_lte_sc_dvr ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "      rfti_dl_en_lte_sc_dvr ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "      rfti_dl_rd_lte_sc_dvr ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--11. " rfti_dl_i_lte_dvr_sc[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[47]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 48(0x30)" 
    VARX 0x00 %l SWD.read(0x00300004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[47] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "            reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 23. "    w_rx_mode_sel_pc ," "0      ,%d..."
    BITFLD.LONG 0x00 22. "    w_tx_mode_sel_pc ," "0      ,%d..."
    BITFLD.LONG 0x00 21. "       wg_apc_swt_pc ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "    w_rx_mode_sel_sc ," "0      ,%d..."
    BITFLD.LONG 0x00 19. "    w_tx_mode_sel_sc ," "0      ,%d..."
    BITFLD.LONG 0x00 18. "       wg_apc_swt_sc ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "       wd_rf_cfg_sel ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "       mdar_wtg_mode ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--15. " wd_rfctrl_val[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[48]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 49(0x31)" 
    VARX 0x00 %l SWD.read(0x00310004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[48] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " wd_rf_ctl_cfg0[31:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  wd_rf_ctl_cfg0[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[49]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 50(0x32)" 
    VARX 0x00 %l SWD.read(0x00320004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[49] ,wd_rf_ctl_cfg1[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[50]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 51(0x33)" 
    VARX 0x00 %l SWD.read(0x00330004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[50] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " rfti_rf_dac_on_wd_pcc ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "     rfti_ul_en_wd_pcc ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "     rfti_ul_dr_wd_pcc ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "     rfti_ul_wr_wd_pcc ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--27. " rfti_ul_i_wd_pc[11:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 15. " rfti_rf_dac_on_wd_scc ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "     rfti_ul_en_wd_scc ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "     rfti_ul_dr_wd_scc ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "     rfti_ul_wr_wd_scc ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--11. " rfti_ul_i_wd_sc[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[51]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 52(0x34)" 
    VARX 0x00 %l SWD.read(0x00340004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[51] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "     rfti_rf_adc_on_wd_pcc_m ," "0      ,%d..."
    BITFLD.LONG 0x00 30. "         rfti_dl_en_wd_pcc_m ," "0      ,%d..."
    BITFLD.LONG 0x00 29. "         rfti_dl_rd_wd_pcc_m ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--28. " rfti_dl_i_wd_pc_m_tmp[12:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "     rfti_rf_adc_on_wd_pcc_d ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "         rfti_dl_en_wd_pcc_d ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "         rfti_dl_rd_wd_pcc_d ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--12. " rfti_dl_i_wd_pc_d_tmp[12:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[52]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 53(0x35)" 
    VARX 0x00 %l SWD.read(0x00350004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[52] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "     rfti_rf_adc_on_wd_scc_m ," "0      ,%d..."
    BITFLD.LONG 0x00 30. "         rfti_dl_en_wd_scc_m ," "0      ,%d..."
    BITFLD.LONG 0x00 29. "         rfti_dl_rd_wd_scc_m ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--28. " rfti_dl_i_wd_sc_m_tmp[12:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "     rfti_rf_adc_on_wd_scc_d ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "         rfti_dl_en_wd_scc_d ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "         rfti_dl_rd_wd_scc_d ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--12. " rfti_dl_i_wd_sc_d_tmp[12:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[53]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 54(0x36)" 
    VARX 0x00 %l SWD.read(0x00360004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[53] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " td_rfctrl_val[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "   rfti_rf_dac_on_td ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "       rfti_ul_en_td ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "       rfti_ul_dr_td ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "       rfti_ul_wr_td ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--11. "  rfti_ul_i_td[11:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[54]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 55(0x37)" 
    VARX 0x00 %l SWD.read(0x00370004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[54] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 17.--31. "           reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 16. "  rfti_rf_adc_on_td ," "0      ,%d..."
    BITFLD.LONG 0x00 15. "      rfti_dl_en_td ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "      rfti_dl_rd_td ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "      rfti_clkrx_td ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--12. " rfti_dl_i_td[12:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[55]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 56(0x38)" 
    VARX 0x00 %l SWD.read(0x00380004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[55] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " gsm_rfctrl_val[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "             reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "   rfti_rf_dac_on_gsm ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "       rfti_ul_en_gsm ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "       rfti_ul_dr_gsm ," "0      ,%d..."
    BITFLD.LONG 0x00 11. "       rfti_ul_wr_gsm ," "0      ,%d..."
    BITFLD.LONG 0x00 10. "              tx_gmsk ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--9. "   rfti_ul_i_wtg[9:0] ," "0x0    ,%x..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[56]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 57(0x39)" 
    VARX 0x00 %l SWD.read(0x00390004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[56] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "              reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 19. "  rfti_rf_adc_on_gsm_m ," "0      ,%d..."
    BITFLD.LONG 0x00 18. "      rfti_dl_en_gsm_m ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "      rfti_dl_rd_gsm_m ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "      rfti_clkrx_gsm_m ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--15. " rfti_dl_i_gsm_m[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[57]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 58(0x3a)" 
    VARX 0x00 %l SWD.read(0x003A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[57] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "              reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 19. "  rfti_rf_adc_on_gsm_d ," "0      ,%d..."
    BITFLD.LONG 0x00 18. "      rfti_dl_en_gsm_d ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "      rfti_dl_rd_gsm_d ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "      rfti_clkrx_gsm_d ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--15. " rfti_dl_i_gsm_d[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[58]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 59(0x3b)" 
    VARX 0x00 %l SWD.read(0x003B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[58] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "           reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "           reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " mode_channel[14:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[59]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 60(0x3c)" 
    VARX 0x00 %l SWD.read(0x003C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[59] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "         lte_rffe_vld_pc ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " lte_rffe_wdata_pc[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[60]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 61(0x3d)" 
    VARX 0x00 %l SWD.read(0x003D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[60] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          lte_rffe_vld_sc ," "0      ,%d..."
    BITFLD.LONG 0x00 16.--30. " lte_rffe_wdata_sc[30:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  lte_rffe_wdata_sc[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[61]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 62(0x3e)" 
    VARX 0x00 %l SWD.read(0x003E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[61] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        wd_rffe_vld ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " wd_rffe_data[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[62]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 63(0x3f)" 
    VARX 0x00 %l SWD.read(0x003F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[62] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "         td_rffe_vld ," "0      ,%d..."
    BITFLD.LONG 0x00 16.--30. " td_rffe_data[30:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  td_rffe_data[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[63]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 64(0x40)" 
    VARX 0x00 %l SWD.read(0x00400004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[63] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        wtg_rffe_vld ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " wtg_rffe_data[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[64]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 65(0x41)" 
    VARX 0x00 %l SWD.read(0x00410004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[64] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        lte_spi_req_pc ," "0      ,%d..."
    BITFLD.LONG 0x00 16.--30. " lte_spi_cmd_pc[30:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  lte_spi_cmd_pc[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[65]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 66(0x42)" 
    VARX 0x00 %l SWD.read(0x00420004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[65] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       lte_spi_ready_pc ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " lte_spi_rdata_pc[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[66]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 67(0x43)" 
    VARX 0x00 %l SWD.read(0x00430004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[66] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        lte_spi_req_sc ," "0      ,%d..."
    BITFLD.LONG 0x00 16.--30. " lte_spi_cmd_sc[30:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  lte_spi_cmd_sc[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[67]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 68(0x44)" 
    VARX 0x00 %l SWD.read(0x00440004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[67] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       lte_spi_ready_sc ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " lte_spi_rdata_sc[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[68]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 69(0x45)" 
    VARX 0x00 %l SWD.read(0x00450004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[68] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        tg_spi_req_0 ," "0      ,%d..."
    BITFLD.LONG 0x00 16.--30. " tg_spi_cmd_0[30:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  tg_spi_cmd_0[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[69]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 70(0x46)" 
    VARX 0x00 %l SWD.read(0x00460004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[69] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       tg_spi_ready_0 ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " tg_spi_rdata_0[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[70]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 71(0x47)" 
    VARX 0x00 %l SWD.read(0x00470004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[70] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        tg_spi_req_1 ," "0      ,%d..."
    BITFLD.LONG 0x00 16.--30. " tg_spi_cmd_1[30:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  tg_spi_cmd_1[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[71]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 72(0x48)" 
    VARX 0x00 %l SWD.read(0x00480004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[71] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       tg_spi_ready_1 ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " tg_spi_rdata_1[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[72]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 73(0x49)" 
    VARX 0x00 %l SWD.read(0x00490004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[72] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        wd_spi_req_0 ," "0      ,%d..."
    BITFLD.LONG 0x00 16.--30. " wd_spi_cmd_0[30:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  wd_spi_cmd_0[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[73]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 74(0x4a)" 
    VARX 0x00 %l SWD.read(0x004A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[73] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       wd_spi_ready_0 ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " wd_spi_rdata_0[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[74]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 75(0x4b)" 
    VARX 0x00 %l SWD.read(0x004B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[74] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        wd_spi_req_1 ," "0      ,%d..."
    BITFLD.LONG 0x00 16.--30. " wd_spi_cmd_1[30:16] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  wd_spi_cmd_1[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[75]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 76(0x4c)" 
    VARX 0x00 %l SWD.read(0x004C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[75] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       wd_spi_ready_1 ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " wd_spi_rdata_1[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[76]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 77(0x4d)" 
    VARX 0x00 %l SWD.read(0x004D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[76] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "          reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 5.--15. "          reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 4. "      int_req_wci2 ," "0      ,%d..."
    BITFLD.LONG 0x00 3. " pad_out_wci2_rtsn ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "  pad_in_wci2_ctsn ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "  pad_out_wci2_txd ," "0      ,%d..."
    BITFLD.LONG 0x00 0. "   pad_in_wci2_rxd ," "0      ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_ahb_reg.u_ahb_rf @ wtl_dbg_mode_array[77]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 78(0x4e)" 
    VARX 0x00 %l SWD.read(0x004E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[77] ,wtlcp_dbg_bus_chk_reg[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[78]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 79(0x4f)" 
    VARX 0x00 %l SWD.read(0x004F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[78] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                        reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 24. "            urgency_wtlcp_sys_wr ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            urgency_wtlcp_sys_rd ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "                urgency_wcdma_wr ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "                urgency_wcdma_rd ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "                urgency_wtlcp_wr ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "                urgency_wtlcp_rd ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "           urgency_wr_dsp_cp_mtx ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "           urgency_rd_dsp_cp_mtx ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "              wtl_ddr_pwr_hs_req ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "              wtl_ddr_pwr_hs_ack ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "      wtlcp_async_bridge_lp_stat ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "        lp_stat_async_bridge_acc ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "              wtlcp_ddr_wakeup_n ," "0    ,%d..."
    BITFLD.LONG 0x00 11. " wtl_acc2ddr_pwr_handshk_clk_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "      wtl_cp_cactive_slv0_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "        cactive_async_bridge_acc ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       early_wakeup_async_bridge ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cactive_acc2ddr_mtx_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     early_wakeup_acc2ddr_mtx_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "             cactive_m0_wmtx2ddr ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "          cactive_acc2ddr_mtx_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "              cactive_m1_lte2emc ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "          cactive_acc2ddr_mtx_m1 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "              cactive_m4_dsp2emc ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "          cactive_acc2ddr_mtx_m4 ," "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[79]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 80(0x50)" 
    VARX 0x00 %l SWD.read(0x00500004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[79] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "               reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "  pad_in_uart1_ctsn_lte ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "   pad_in_uart1_rxd_lte ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "  pad_out_uart1_txd_lte ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. " pad_out_uart1_rtsn_lte ," "0      ,%d..."
    BITFLD.LONG 0x00 11. "  pad_in_uart0_ctsn_lte ," "0      ,%d..."
    BITFLD.LONG 0x00 10. "   pad_in_uart0_rxd_lte ," "0      ,%d..."
    BITFLD.LONG 0x00 9. "  pad_out_uart0_txd_lte ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. " pad_out_uart0_rtsn_lte ," "0      ,%d..."
    BITFLD.LONG 0x00 7. "       pad_in_wci2_ctsn ," "0      ,%d..."
    BITFLD.LONG 0x00 6. "        pad_in_wci2_rxd ," "0      ,%d..."
    BITFLD.LONG 0x00 5. "       pad_out_wci2_txd ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "      pad_out_wci2_rtsn ," "0      ,%d..."
    BITFLD.LONG 0x00 3. "   pad_in_uart0_ctsn_tg ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "    pad_in_uart0_rxd_tg ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "   pad_out_uart0_txd_tg ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "  pad_out_uart0_rtsn_tg ," "0      ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[80]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 81(0x51)" 
    VARX 0x00 %l SWD.read(0x00510004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[80] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "          reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "  pad_in_iis1_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "          reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "    pad_in_iis1_di ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "   pad_out_iis1_do ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "    pad_oe_iis1_do ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "          reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "   pad_ie_iis1_sck ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "   pad_oe_iis1_sck ," "0    ,%d..."
    BITFLD.LONG 0x00 18. " pad_out_iis1_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "  pad_ie_iis1_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "  pad_oe_iis1_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11.--15. "          reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "  pad_in_iis0_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "          reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "    pad_in_iis0_di ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "   pad_out_iis0_do ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "    pad_oe_iis0_do ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "          reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "   pad_ie_iis0_sck ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "   pad_oe_iis0_sck ," "0    ,%d..."
    BITFLD.LONG 0x00 2. " pad_out_iis0_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "  pad_ie_iis0_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  pad_oe_iis0_sync ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[81]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 82(0x52)" 
    VARX 0x00 %l SWD.read(0x00520004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[81] ,int_src_ldsp_mask[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[82]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 83(0x53)" 
    VARX 0x00 %l SWD.read(0x00530004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[82] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " int_src_ldsp_mask[63:48] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " int_src_ldsp_mask[47:32] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[83]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 84(0x54)" 
    VARX 0x00 %l SWD.read(0x00540004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[83] ,int_src_tgdsp_mask[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[84]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 85(0x55)" 
    VARX 0x00 %l SWD.read(0x00550004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[84] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " int_src_tgdsp_mask[63:48] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " int_src_tgdsp_mask[47:32] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_mdar_wrap.u_mdar_top.u_mdar_testbus @ wtl_dbg_mode_array[85]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 86(0x56)" 
    VARX 0x00 %l SWD.read(0x00560004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[85] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "           reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " mdar_testbus[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_rfspi_wrap.u_rfspi_testbus @ wtl_dbg_mode_array[86]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 87(0x57)" 
    VARX 0x00 %l SWD.read(0x00570004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[86] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "            reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " rfspi_testbus[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[87]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 88(0x58)" 
    VARX 0x00 %l SWD.read(0x00580004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[87] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--31. "                 reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 13. " pmu_cevaxs_rst_n_aon_wtl ," "0       ,%d..."
    BITFLD.LONG 0x00 12. "        rst_por_n_aon_wtl ," "0       ,%d..."
    BITFLD.LONG 0x00 11. "       rst_wcdma_aon_glob ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        rst_wcdma_aon_rtc ," "0       ,%d..."
    BITFLD.LONG 0x00 9. "           rst_rfspi_tg_n ," "0       ,%d..."
    BITFLD.LONG 0x00 8. "       PRESETn_td_rft_rst ," "0       ,%d..."
    BITFLD.LONG 0x00 7. "                rst_btx_n ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "                rst_ecc_n ," "0       ,%d..."
    BITFLD.LONG 0x00 5. "             rst_td_rft_n ," "0       ,%d..."
    BITFLD.LONG 0x00 4. "        rst_td_rfti_rft_n ," "0       ,%d..."
    BITFLD.LONG 0x00 3. "              rst_tdcal_n ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "        rst_lte_rft_aon_n ," "0       ,%d..."
    BITFLD.LONG 0x00 1. "      PRESETn_lte_rft_aon ," "0       ,%d..."
    BITFLD.LONG 0x00 0. "    rst_lte_rft_aon_rtc_n ," "0       ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[88]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 89(0x59)" 
    VARX 0x00 %l SWD.read(0x00590004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[88] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--31. "                 reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 17. "          tg_rst_timer1_n ," "0      ,%d..."
    BITFLD.LONG 0x00 16. "          tg_rst_timer0_n ," "0      ,%d..."
    BITFLD.LONG 0x00 15. "  PRESETn_tg_timer1_rst_n ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "  PRESETn_tg_timer0_rst_n ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "      tg_timer_glob_rst_n ," "0      ,%d..."
    BITFLD.LONG 0x00 12. "         lte_rst_timer1_n ," "0      ,%d..."
    BITFLD.LONG 0x00 11. "         lte_rst_timer0_n ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. " PRESETn_lte_timer1_rst_n ," "0      ,%d..."
    BITFLD.LONG 0x00 9. " PRESETn_lte_timer0_rst_n ," "0      ,%d..."
    BITFLD.LONG 0x00 8. "     lte_timer_glob_rst_n ," "0      ,%d..."
    BITFLD.LONG 0x00 7. "        rst_rtc_n_syst_tg ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "           PRESETn_tgsyst ," "0      ,%d..."
    BITFLD.LONG 0x00 5. "       rst_rtc_n_syst_lte ," "0      ,%d..."
    BITFLD.LONG 0x00 4. "          PRESETn_ltesyst ," "0      ,%d..."
    BITFLD.LONG 0x00 3. "         rst_rtc_n_wdg_tg ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "           PRESETn_tg_wdg ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "        rst_rtc_n_wdg_lte ," "0      ,%d..."
    BITFLD.LONG 0x00 0. "          PRESETn_lte_wdg ," "0      ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[89]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 90(0x5a)" 
    VARX 0x00 %l SWD.read(0x005A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[89] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "              reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "  rst_acc2ddr_mtx_m0_n ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "  rst_acc2ddr_mtx_m1_n ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "  rst_acc2ddr_mtx_m4_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "  rst_acc2ddr_mtx_s0_n ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "   dsp_cp_mtx_m0_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   dsp_cp_mtx_m1_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "   dsp_cp_mtx_m2_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "   dsp_cp_mtx_m3_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "   dsp_cp_mtx_m4_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "   dsp_cp_mtx_m5_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "   dsp_cp_mtx_m6_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "   dsp_cp_mtx_m7_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " dsp_cp_mtx_main_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "   dsp_cp_mtx_s0_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "   dsp_cp_mtx_s1_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "   dsp_cp_mtx_s2_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   dsp_cp_mtx_s3_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "   dsp_cp_mtx_s4_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "   dsp_cp_mtx_s5_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "   dsp_cp_mtx_s6_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "   dsp_cp_mtx_s7_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "         wmtx_m2_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "         wmtx_m4_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "         wmtx_m5_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "       wmtx_main_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "         wmtx_s0_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "         wmtx_s1_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "         wmtx_s2_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "         wmtx_s4_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "         wmtx_s5_rst_n ," "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[90]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 91(0x5b)" 
    VARX 0x00 %l SWD.read(0x005B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[90] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "                  reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27. "             rst_por_n_wtl ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "       rst_mux4to1_n_wcdma ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "            wmtx_rstn_dspw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. " pd_wtlcp_hu3ge_a_rst_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 23. " pd_wtlcp_hu3ge_b_rst_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "     HRESETn_clk_top_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "    PRESETn_mmc_mon3_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "     HRESETn_dma_lte_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "      HRESETn_dma_tg_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      HRESETn_kasumi_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "     HRESETn_zbridge_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "               rst_rfspi_n ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "       PRESETn_rfspi_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   rst_rfspi_hsdl_serdes_b ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "    PRESETn_mmc_mon0_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "    PRESETn_mmc_mon1_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "    PRESETn_mmc_mon2_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "        PRESETn_mdar_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "            rst_mdar_chk_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "    rst_mdar_hsdl_serdes_b ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "   PRESETn_rffe0_dsp_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "   PRESETn_rffe1_dsp_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "   PRESETn_rffe2_dsp_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "   PRESETn_rffe3_dsp_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "            rst_rffe0_tg_n ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "            rst_rffe1_tg_n ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "            rst_rffe2_tg_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "            rst_rffe3_tg_n ," "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[91]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 92(0x5c)" 
    VARX 0x00 %l SWD.read(0x005C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[91] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "              reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19. "     PRESETn_uart0_lte ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "     PRESETn_uart1_lte ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "           PRESETn_wci ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "       rst_uart0_lte_n ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "       rst_uart1_lte_n ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "             rst_wci_n ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "      PRESETn_uart0_tg ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "          PRESETn_iis0 ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "          PRESETn_iis1 ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "        rst_uart0_tg_n ," "0     ,%d..."
    BITFLD.LONG 0x00 9. "            rst_iis0_n ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "            rst_iis1_n ," "0     ,%d..."
    BITFLD.LONG 0x00 7. "      rst_lteproc_pd_n ," "0     ,%d..."
    BITFLD.LONG 0x00 6. "             rst_ucm_n ," "0     ,%d..."
    BITFLD.LONG 0x00 5. "         rst_lte_rft_n ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "         rst_lte_ana_n ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "    rst_rftx_rft_lte_n ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "    rst_rftx_ahb_rst_n ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "         rst_rtc_lte_n ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. " HRESETn_lte_rft_rst_n ," "0     ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[92]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 93(0x5d)" 
    VARX 0x00 %l SWD.read(0x005D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[92] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "        reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. " rst_dsp_gsmpd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "       rst_btx_b ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "       rst_brx_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "      rst_brx3_b ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "        rst_ve_b ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "       rst_cdc_b ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "      rst_8psk_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "       rst_map_n ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "       rst_lse_n ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     rst_gcorr_n ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "   rst_brx_dvr_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "  rst_brx3_dvr_b ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "       rst_dcr_n ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      rst_fagc_b ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "    HRESETn_tdpd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "   pmu_fir_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   pmu_che_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "   pmu_jda_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  pmu_dlch_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "  pmu_ulch_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "  pmu_hdec_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "  pmu_rbuf_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "   pmu_tsb_rst_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "   pmu_dcs_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "       rst_fir_n ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "       rst_che_n ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "       rst_jda_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "      rst_dlch_n ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      rst_ulch_n ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "      rst_hdec_n ," "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[93]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 94(0x5e)" 
    VARX 0x00 %l SWD.read(0x005E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[93] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--31. "                     reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 14. "              lte_dma_frc_slp ," "0       ,%d..."
    BITFLD.LONG 0x00 13. "               tg_dma_frc_slp ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. " mtx_acc2pub_m0_pub0_frc_lslp ," "0       ,%d..."
    BITFLD.LONG 0x00 11. " mtx_acc2pub_m1_pub0_frc_lslp ," "0       ,%d..."
    BITFLD.LONG 0x00 10. " mtx_acc2pub_m4_pub0_frc_lslp ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. " mtx_acc2pub_s0_pub0_frc_lslp ," "0       ,%d..."
    BITFLD.LONG 0x00 8. "   lte_dsp_core_pub0_frc_lslp ," "0       ,%d..."
    BITFLD.LONG 0x00 7. "    tg_dsp_core_pub0_frc_lslp ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "    lte_dsp_dma_frc_pub0_lslp ," "0       ,%d..."
    BITFLD.LONG 0x00 5. "     tg_dsp_dma_frc_pub0_lslp ," "0       ,%d..."
    BITFLD.LONG 0x00 4. "       hu3ge_a_force_lt_sleep ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "       hu3ge_b_force_lt_sleep ," "0       ,%d..."
    BITFLD.LONG 0x00 2. "        asb_acc_pub0_frc_lslp ," "0       ,%d..."
    BITFLD.LONG 0x00 1. "            aon_frc_wsys_stop ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "         aon_frc_wsys_lt_stop ," "0       ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[94]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 95(0x5f)" 
    VARX 0x00 %l SWD.read(0x005F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[94] ,reserved"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[95]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 96(0x60)" 
    VARX 0x00 %l SWD.read(0x00600004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[95] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--31. "                 reserved ," "0x0       ,%x..."
    BITFLD.LONG 0x00 5. " dma_req_mcdt_adc_lte_dsp ," "0         ,%d..."
    BITFLD.LONG 0x00 4. " dma_req_mcdt_dac_lte_dsp ," "0         ,%d..."
    BITFLD.LONG 0x00 3. "     dma_req_uart1_tx_lte ," "0         ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "     dma_req_uart1_rx_lte ," "0         ,%d..."
    BITFLD.LONG 0x00 1. "     dma_req_uart0_tx_lte ," "0         ,%d..."
    BITFLD.LONG 0x00 0. "     dma_req_uart0_rx_lte ," "0         ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[96]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 97(0x61)" 
    VARX 0x00 %l SWD.read(0x00610004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[96] ,reserved"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[97]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 98(0x62)" 
    VARX 0x00 %l SWD.read(0x00620004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[97] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    dma_req_brx_dvr_fifo ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "        dma_req_brx_fifo ," "0    ,%d..."
    BITFLD.LONG 0x00 22.--29. "                reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21. " dma_req_mcdt_adc_tg_dsp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. " dma_req_mcdt_dac_tg_dsp ," "0    ,%d..."
    BITFLD.LONG 0x00 18.--19. "                reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17. "         dma_req_iis1_tx ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "         dma_req_iis1_rx ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "         dma_req_iis0_tx ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "         dma_req_iis0_rx ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "     dma_req_uart0_tx_tg ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "     dma_req_uart0_rx_tg ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "             jda_dma_req ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "             che_dma_req ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "            ulch_dma_req ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "             fir_dma_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "            dlch_dma_req ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "           de1st_dma_req ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "       irbuf_dma_wr0_req ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "       irbuf_dma_rd0_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "       irbuf_dma_wr1_req ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "       irbuf_dma_rd1_req ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "       irbuf_dma_wr2_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "       irbuf_dma_rd2_req ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[98]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 99(0x63)" 
    VARX 0x00 %l SWD.read(0x00630004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[98] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                   reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "     cactive_acc2ddr_mtx_m4 ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "     csysreq_acc2ddr_mtx_m4 ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "     csysack_acc2ddr_mtx_m4 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. " clk_acc2ddr_mux4to1_mtx_m4 ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--19. "                   reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--15. "                   reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11. "     cactive_acc2ddr_mtx_m1 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "     csysreq_acc2ddr_mtx_m1 ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "     csysack_acc2ddr_mtx_m1 ," "0    ,%d..."
    BITFLD.LONG 0x00 8. " clk_acc2ddr_mux4to1_mtx_m1 ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "     cactive_acc2ddr_mtx_m0 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "     csysreq_acc2ddr_mtx_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "     csysack_acc2ddr_mtx_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " clk_acc2ddr_mux4to1_mtx_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "     cactive_acc2ddr_mtx_s0 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "     csysreq_acc2ddr_mtx_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "     csysack_acc2ddr_mtx_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " clk_acc2ddr_mux4to1_mtx_s0 ," "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wcdma_top @ wtl_dbg_mode_array[99]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 100(0x64)" 
    VARX 0x00 %l SWD.read(0x00640004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[99] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "        reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. " cactive_cd_main ," "0      ,%d..."
    BITFLD.LONG 0x00 14. " csysreq_cd_main ," "0      ,%d..."
    BITFLD.LONG 0x00 13. " csysack_cd_main ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "   clk_wmtx_main ," "0      ,%d..."
    BITFLD.LONG 0x00 11. "   cactive_cd_m5 ," "0      ,%d..."
    BITFLD.LONG 0x00 10. "   csysreq_cd_m5 ," "0      ,%d..."
    BITFLD.LONG 0x00 9. "   csysack_cd_m5 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "     clk_wmtx_m5 ," "0      ,%d..."
    BITFLD.LONG 0x00 7. "   cactive_cd_m4 ," "0      ,%d..."
    BITFLD.LONG 0x00 6. "   csysreq_cd_m4 ," "0      ,%d..."
    BITFLD.LONG 0x00 5. "   csysack_cd_m4 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "     clk_wmtx_m4 ," "0      ,%d..."
    BITFLD.LONG 0x00 3. "   cactive_cd_m2 ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "   csysreq_cd_m2 ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "   csysack_cd_m2 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "     clk_wmtx_m2 ," "0      ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wcdma_top @ wtl_dbg_mode_array[100]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 101(0x65)" 
    VARX 0x00 %l SWD.read(0x00650004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[100] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "      reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19. " cactive_cd_s5 ," "0     ,%d..."
    BITFLD.LONG 0x00 18. " csysreq_cd_s5 ," "0     ,%d..."
    BITFLD.LONG 0x00 17. " csysack_cd_s5 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "   clk_wmtx_s5 ," "0     ,%d..."
    BITFLD.LONG 0x00 15. " cactive_cd_s4 ," "0     ,%d..."
    BITFLD.LONG 0x00 14. " csysreq_cd_s4 ," "0     ,%d..."
    BITFLD.LONG 0x00 13. " csysack_cd_s4 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "   clk_wmtx_s4 ," "0     ,%d..."
    BITFLD.LONG 0x00 11. " cactive_cd_s2 ," "0     ,%d..."
    BITFLD.LONG 0x00 10. " csysreq_cd_s2 ," "0     ,%d..."
    BITFLD.LONG 0x00 9. " csysack_cd_s2 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "   clk_wmtx_s2 ," "0     ,%d..."
    BITFLD.LONG 0x00 7. " cactive_cd_s1 ," "0     ,%d..."
    BITFLD.LONG 0x00 6. " csysreq_cd_s1 ," "0     ,%d..."
    BITFLD.LONG 0x00 5. " csysack_cd_s1 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "   clk_wmtx_s1 ," "0     ,%d..."
    BITFLD.LONG 0x00 3. " cactive_cd_s0 ," "0     ,%d..."
    BITFLD.LONG 0x00 2. " csysreq_cd_s0 ," "0     ,%d..."
    BITFLD.LONG 0x00 1. " csysack_cd_s0 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   clk_wmtx_s0 ," "0     ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[101]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 102(0x66)" 
    VARX 0x00 %l SWD.read(0x00660004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[101] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " cactive_dsp_cp_matrix_m7 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " csysreq_dsp_cp_matrix_m7 ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " csysack_dsp_cp_matrix_m7 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "     clk_dsp_cp_matrix_m7 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " cactive_dsp_cp_matrix_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " csysreq_dsp_cp_matrix_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " csysack_dsp_cp_matrix_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "     clk_dsp_cp_matrix_m6 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " cactive_dsp_cp_matrix_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " csysreq_dsp_cp_matrix_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " csysack_dsp_cp_matrix_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     clk_dsp_cp_matrix_m5 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " cactive_dsp_cp_matrix_m4 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " csysreq_dsp_cp_matrix_m4 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " csysack_dsp_cp_matrix_m4 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "     clk_dsp_cp_matrix_m4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " cactive_dsp_cp_matrix_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " csysreq_dsp_cp_matrix_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " csysack_dsp_cp_matrix_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "     clk_dsp_cp_matrix_m3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " cactive_dsp_cp_matrix_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " csysreq_dsp_cp_matrix_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " csysack_dsp_cp_matrix_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     clk_dsp_cp_matrix_m2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. " cactive_dsp_cp_matrix_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " csysreq_dsp_cp_matrix_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " csysack_dsp_cp_matrix_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "     clk_dsp_cp_matrix_m1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. " cactive_dsp_cp_matrix_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " csysreq_dsp_cp_matrix_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 1. " csysack_dsp_cp_matrix_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "     clk_dsp_cp_matrix_m0 ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[102]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 103(0x67)" 
    VARX 0x00 %l SWD.read(0x00670004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[102] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " cactive_dsp_cp_matrix_s7 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " csysreq_dsp_cp_matrix_s7 ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " csysack_dsp_cp_matrix_s7 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "     clk_dsp_cp_matrix_s7 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " cactive_dsp_cp_matrix_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " csysreq_dsp_cp_matrix_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " csysack_dsp_cp_matrix_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "     clk_dsp_cp_matrix_s6 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " cactive_dsp_cp_matrix_s5 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " csysreq_dsp_cp_matrix_s5 ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " csysack_dsp_cp_matrix_s5 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     clk_dsp_cp_matrix_s5 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " cactive_dsp_cp_matrix_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " csysreq_dsp_cp_matrix_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " csysack_dsp_cp_matrix_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "     clk_dsp_cp_matrix_s4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " cactive_dsp_cp_matrix_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " csysreq_dsp_cp_matrix_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " csysack_dsp_cp_matrix_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "     clk_dsp_cp_matrix_s3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " cactive_dsp_cp_matrix_s2 ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " csysreq_dsp_cp_matrix_s2 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " csysack_dsp_cp_matrix_s2 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     clk_dsp_cp_matrix_s2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. " cactive_dsp_cp_matrix_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " csysreq_dsp_cp_matrix_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " csysack_dsp_cp_matrix_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "     clk_dsp_cp_matrix_s1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. " cactive_dsp_cp_matrix_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " csysreq_dsp_cp_matrix_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 1. " csysack_dsp_cp_matrix_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "     clk_dsp_cp_matrix_s0 ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[103]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 104(0x68)" 
    VARX 0x00 %l SWD.read(0x00680004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[103] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 8.--31. "                   reserved ," "0x0      ,%x..."
    BITFLD.LONG 0x00 7. " cactive_dsp_cp_matrix_main ," "0        ,%d..."
    BITFLD.LONG 0x00 6. " csysreq_dsp_cp_matrix_main ," "0        ,%d..."
    BITFLD.LONG 0x00 5. " csysack_dsp_cp_matrix_main ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "     clk_dsp_cp_matrix_main ," "0        ,%d..."
    BITFLD.LONG 0x00 0.--3. "                   reserved ," "0x0      ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top @ wtl_dbg_mode_array[104]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 105(0x69)" 
    VARX 0x00 %l SWD.read(0x00690004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[104] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. "                     reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19.--21. "       cgm_ldsp_core_sel_dvfs ," "0x0   ,%x..."
    BITFLD.LONG 0x00 17.--18. "       cgm_ldsp_core_div_dvfs ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "   cgm_tgdsp_core_div_dvfs[2] ," "0     ,%d..."
    BITFLD.LONG 0x00 14.--15. " cgm_tgdsp_core_div_dvfs[1:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 11.--13. "         cgm_dsp_axi_div_dvfs ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8.--10. "         cgm_dsp_ahb_div_dvfs ," "0x0   ,%x..."
    BITFLD.LONG 0x00 5.--7. "         cgm_dsp_apb_div_dvfs ," "0x0   ,%x..."
    BITFLD.LONG 0x00 2.--4. "            cgm_dpce_sel_dvfs ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--1. "             cgm_fec_sel_dvfs ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top @ wtl_dbg_mode_array[105]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 106(0x6a)" 
    VARX 0x00 %l SWD.read(0x006A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[105] ,bridge_debug_signal_w_acc"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl @ wtl_dbg_mode_array[106]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 107(0x6b)" 
    VARX 0x00 %l SWD.read(0x006B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[106] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "                 reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19. "               rst_dvfs_n ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "      wtlcp_sys_dvfs_busy ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "   wtlcp_sys_dvfs_clk_req ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "       dsp_auto_freq_down ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "         cgm_ldsp_core_en ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "        cgm_tgdsp_core_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "           cgm_dsp_axi_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "           cgm_dsp_ahb_en ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "           cgm_dsp_apb_en ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "              cgm_dpce_en ," "0     ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_fec_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--8. "  dsp_dvfs_index_dfs[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 3.--5. " dpce_dvfs_index_dfs[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 0.--2. "  fec_dvfs_index_dfs[2:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl @ wtl_dbg_mode_array[107]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 108(0x6c)" 
    VARX 0x00 %l SWD.read(0x006C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[107] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                      reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27.--29. "  cgm_ldsp_core_sel_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25.--26. "  cgm_ldsp_core_div_index[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--24. " cgm_tgdsp_core_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 19.--21. "    cgm_dsp_axi_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. "    cgm_dsp_ahb_div_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--15. "    cgm_dsp_apb_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 11.--12. "        cgm_fec_sel_index[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--10. "       cgm_dpce_sel_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "     dsp_freq_upd_bypass_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    dpce_freq_upd_bypass_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "     fec_freq_upd_bypass_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "            dsp_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "           dpce_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "            fec_freq_upd_en_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "    ldsp_child_freq_change_det ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "   ldsp_child_freq_change_lock ," "0   ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl @ wtl_dbg_mode_array[108]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 109(0x6d)" 
    VARX 0x00 %l SWD.read(0x006D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[108] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "                            reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 17.--19. "                   dsp_vote_vol[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 16. "                     fec_vote_vol[2] ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "                   fec_vote_vol[1:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 11.--13. "                  dpce_vote_vol[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 8.--10. " wtlcp_internal_vote_voltage_hw[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5.--7. "             wtlcp_dvfs_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 2.--4. "          wtlcp_current_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 1. "                      wtlcp_dvfs_req ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "                      wtlcp_dvfs_ack ," "0     ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl.u_ldsp_core_freq_upd @ wtl_dbg_mode_array[109]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 110(0x6e)" 
    VARX 0x00 %l SWD.read(0x006E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[109] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ,dvfs_dsp_f_div_state_busy" "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ,dvfs_dsp_f_freq_upd_bypass" "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ,dvfs_dsp_f_freq_upd_hdsk_en" "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ,dvfs_dsp_f_freq_upd_delay_cnt_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ,dvfs_dsp_f_delay_cnt_done" "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ,dvfs_dsp_f_delay_cnt_en" "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ,dvfs_dsp_f_cfg_sample_en" "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ,dvfs_dsp_f_child_upd_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ,dvfs_dsp_f_sel_change_lock" "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ,dvfs_dsp_f_master_div_change_lock" "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ,dvfs_dsp_f_child_change_lock_local" "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ,dvfs_dsp_f_onehot_error" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ,dvfs_dsp_f_onehot_error_all_0" "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ,dvfs_dsp_f_onehot_error_two_1" "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ,dvfs_dsp_f_child_div_state" "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ,dvfs_dsp_f_child_div_state_lock" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ,dvfs_dsp_f_master_div_state" "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ,dvfs_dsp_f_master_div_state_lock" "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ,dvfs_dsp_f_div_upd_done" "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ,dvfs_dsp_f_sel_upd_done" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ,dvfs_dsp_f_cgm_master_pause_busy" "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ,dvfs_dsp_f_cgm_child_pause_busy" "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ,dvfs_dsp_f_cgm_pause" "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ,dvfs_dsp_f_change_det" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ,dvfs_dsp_f_cgm_sel_change" "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ,dvfs_dsp_f_cgm_div_change" "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ,dvfs_dsp_f_child_change" "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ,dvfs_dsp_f_freq_upd_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ,dvfs_dsp_f_current_state[3:0]" "0x0 ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl.u_ldsp_core_freq_upd @ wtl_dbg_mode_array[110]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 111(0x6f)" 
    VARX 0x00 %l SWD.read(0x006F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[110] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 26.--31. "               reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. "      cgm_sel_shdw[2:0] ,dvfs_dsp_f_cgm_sel_shdw[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 21.--22. "      cgm_div_shdw[1:0] ,dvfs_dsp_f_cgm_div_shdw[1:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--20. "           sel_ind[4:0] ,dvfs_dsp_f_sel_ind[4:0]" "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--15. "      cgm_sel_dvfs[2:0] ,dvfs_dsp_f_cgm_sel_dvfs[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--12. "      cgm_div_dvfs[1:0] ,dvfs_dsp_f_cgm_div_dvfs[1:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 8.--10. "           cgm_sel[2:0] ,dvfs_dsp_f_cgm_sel[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--7. "           cgm_div[1:0] ,dvfs_dsp_f_cgm_div[1:0]" "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ,dvfs_dsp_f_dvfs_freq_upd_busy" "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ,dvfs_dsp_f_dvfs_freq_upd_fsm_idle" "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ,dvfs_dsp_f_sel_only" "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ,dvfs_dsp_f_master_en" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ,dvfs_dsp_f_hdsk_time_out" "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ,dvfs_dsp_f_freq_upd_bypass_valid" "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl.u_fec_freq_upd @ wtl_dbg_mode_array[111]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 112(0x70)" 
    VARX 0x00 %l SWD.read(0x00700004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[111] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ,dvfs_fec_f_div_state_busy" "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ,dvfs_fec_f_freq_upd_bypass" "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ,dvfs_fec_f_freq_upd_hdsk_en" "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ,dvfs_fec_f_freq_upd_delay_cnt_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ,dvfs_fec_f_delay_cnt_done" "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ,dvfs_fec_f_delay_cnt_en" "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ,dvfs_fec_f_cfg_sample_en" "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ,dvfs_fec_f_child_upd_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ,dvfs_fec_f_sel_change_lock" "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ,dvfs_fec_f_master_div_change_lock" "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ,dvfs_fec_f_child_change_lock_local" "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ,dvfs_fec_f_onehot_error" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ,dvfs_fec_f_onehot_error_all_0" "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ,dvfs_fec_f_onehot_error_two_1" "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ,dvfs_fec_f_child_div_state" "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ,dvfs_fec_f_child_div_state_lock" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ,dvfs_fec_f_master_div_state" "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ,dvfs_fec_f_master_div_state_lock" "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ,dvfs_fec_f_div_upd_done" "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ,dvfs_fec_f_sel_upd_done" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ,dvfs_fec_f_cgm_master_pause_busy" "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ,dvfs_fec_f_cgm_child_pause_busy" "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ,dvfs_fec_f_cgm_pause" "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ,dvfs_fec_f_change_det" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ,dvfs_fec_f_cgm_sel_change" "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ,dvfs_fec_f_cgm_div_change" "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ,dvfs_fec_f_child_change" "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ,dvfs_fec_f_freq_upd_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ,dvfs_fec_f_current_state[3:0]" "0x0 ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl.u_fec_freq_upd @ wtl_dbg_mode_array[112]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 113(0x71)" 
    VARX 0x00 %l SWD.read(0x00710004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[112] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "               reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ,dvfs_fec_f_cgm_sel_shdw[1:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ,dvfs_fec_f_cgm_div_shdw[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ,dvfs_fec_f_sel_ind[3:0]" "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ,dvfs_fec_f_cgm_sel_dvfs[1:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ,dvfs_fec_f_cgm_div_dvfs[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ,dvfs_fec_f_cgm_sel[1:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ,dvfs_fec_f_cgm_div[2:0]" "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ,dvfs_fec_f_dvfs_freq_upd_busy" "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ,dvfs_fec_f_dvfs_freq_upd_fsm_idle" "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ,dvfs_fec_f_sel_only" "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ,dvfs_fec_f_master_en" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ,dvfs_fec_f_hdsk_time_out" "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ,dvfs_fec_f_freq_upd_bypass_valid" "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl.u_dpce_freq_upd @ wtl_dbg_mode_array[113]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 114(0x72)" 
    VARX 0x00 %l SWD.read(0x00720004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[113] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ,dvfs_dpce_f_div_state_busy" "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ,dvfs_dpce_f_freq_upd_bypass" "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ,dvfs_dpce_f_freq_upd_hdsk_en" "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ,dvfs_dpce_f_freq_upd_delay_cnt_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ,dvfs_dpce_f_delay_cnt_done" "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ,dvfs_dpce_f_delay_cnt_en" "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ,dvfs_dpce_f_cfg_sample_en" "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ,dvfs_dpce_f_child_upd_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ,dvfs_dpce_f_sel_change_lock" "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ,dvfs_dpce_f_master_div_change_lock" "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ,dvfs_dpce_f_child_change_lock_local" "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ,dvfs_dpce_f_onehot_error" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ,dvfs_dpce_f_onehot_error_all_0" "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ,dvfs_dpce_f_onehot_error_two_1" "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ,dvfs_dpce_f_child_div_state" "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ,dvfs_dpce_f_child_div_state_lock" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ,dvfs_dpce_f_master_div_state" "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ,dvfs_dpce_f_master_div_state_lock" "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ,dvfs_dpce_f_div_upd_done" "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ,dvfs_dpce_f_sel_upd_done" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ,dvfs_dpce_f_cgm_master_pause_busy" "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ,dvfs_dpce_f_cgm_child_pause_busy" "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ,dvfs_dpce_f_cgm_pause" "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ,dvfs_dpce_f_change_det" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ,dvfs_dpce_f_cgm_sel_change" "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ,dvfs_dpce_f_cgm_div_change" "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ,dvfs_dpce_f_child_change" "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ,dvfs_dpce_f_freq_upd_en" "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ,dvfs_dpce_f_current_state[3:0]" "0x0 ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl.u_dpce_freq_upd @ wtl_dbg_mode_array[114]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 115(0x73)" 
    VARX 0x00 %l SWD.read(0x00730004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[114] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "               reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26.--28. "      cgm_sel_shdw[2:0] ,dvfs_dpce_f_cgm_sel_shdw[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. "      cgm_div_shdw[2:0] ,dvfs_dpce_f_cgm_div_shdw[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 18.--22. "           sel_ind[4:0] ,dvfs_dpce_f_sel_ind[4:0]" "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--17. "      cgm_sel_dvfs[2:1] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15. "        cgm_sel_dvfs[0] ,dvfs_dpce_f_cgm_sel_dvfs[2:0]" "0    ,%d..."
    BITFLD.LONG 0x00 12.--14. "      cgm_div_dvfs[2:0] ,dvfs_dpce_f_cgm_div_dvfs[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--11. "           cgm_sel[2:0] ,dvfs_dpce_f_cgm_sel[2:0]" "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ,dvfs_dpce_f_cgm_div[2:0]" "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ,dvfs_dpce_f_dvfs_freq_upd_busy" "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ,dvfs_dpce_f_dvfs_freq_upd_fsm_idle" "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ,dvfs_dpce_f_sel_only" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "              master_en ,dvfs_dpce_f_master_en" "0    ,%d..."
    BITFLD.LONG 0x00 1. "          hdsk_time_out ,dvfs_dpce_f_hdsk_time_out" "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ,dvfs_dpce_f_freq_upd_bypass_valid" "0    ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wtl_cp_clk_top.u_wtlcp_dvfs_top.u_wtlcp_dvfs_ctrl.u_wtlcp_dvfs_fsm @ wtl_dbg_mode_array[115]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 116(0x74)" 
    VARX 0x00 %l SWD.read(0x00740004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[115] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        dvfs_busy_fsm ,wtlcp_dvfs_busy_fsm" "0     ,%d..."
    BITFLD.LONG 0x00 30. "       freq_update_en ,wtlcp_freq_update_en" "0     ,%d..."
    BITFLD.LONG 0x00 20.--29. " dvfs_window_cnt[9:0] ,wtlcp_dvfs_window_cnt[9:0]" "0     ,%d..."
    BITFLD.LONG 0x00 19. "    vote_voltage_hold ,wtlcp_vote_voltage_hold" "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         window_close ,wtlcp_window_close" "0     ,%d..."
    BITFLD.LONG 0x00 17. "       window_cnt_clr ,wtlcp_window_cnt_clr" "0     ,%d..."
    BITFLD.LONG 0x00 16. "        window_cnt_en ,wtlcp_window_cnt_en" "0     ,%d..."
    BITFLD.LONG 0x00 13.--15. "   current_state[2:0] ,wtlcp_current_state[2:0]" "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. " current_voltage[2:0] ,wtlcp_current_voltage[2:0]" "0x0   ,%x..."
    BITFLD.LONG 0x00 7.--9. "    vote_voltage[2:0] ,wtlcp_vote_voltage[2:0]" "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "       dvfs_hold_comb ,wtlcp_dvfs_hold_comb" "0     ,%d..."
    BITFLD.LONG 0x00 5. "        dvfs_ack_sync ,wtlcp_dvfs_ack_sync" "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--4. "    dvfs_voltage[2:0] ,wtlcp_dvfs_voltage[2:0]" "0x0   ,%x..."
    BITFLD.LONG 0x00 1. "             dvfs_req ,wtlcp_dvfs_req" "0     ,%d..."
    BITFLD.LONG 0x00 0. "             dvfs_ack ,wtlcp_dvfs_ack" "0     ,%d..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[116]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 117(0x75)" 
    VARX 0x00 %l SWD.read(0x00750004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[116] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " araddr_lte_dsp_p[31:16] ,ldsp_dbg_bus" "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  araddr_lte_dsp_p[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[117]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 118(0x76)" 
    VARX 0x00 %l SWD.read(0x00760004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[117] ,araddr_lte_dsp_d[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[118]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 119(0x77)" 
    VARX 0x00 %l SWD.read(0x00770004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[118] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " awaddr_lte_dsp_d[31:16] ,ldsp_dbg_bus" "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  awaddr_lte_dsp_d[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[119]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 120(0x78)" 
    VARX 0x00 %l SWD.read(0x00780004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[119] ,araddr_tg_dsp_p[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[120]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 121(0x79)" 
    VARX 0x00 %l SWD.read(0x00790004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[120] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " awaddr_tg_dsp_d[31:16] ,tgdsp_dbg_bus" "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  awaddr_tg_dsp_d[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[121]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 122(0x7a)" 
    VARX 0x00 %l SWD.read(0x007A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[121] ,araddr_tg_dsp_d[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_nic400_wtlcp_sys_mtx_wrap @ wtl_dbg_mode_array[122]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 123(0x7b)" 
    VARX 0x00 %l SWD.read(0x007B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[122] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          trans_idle_m2 ,dsp_cp_mtx_trans_idle_m2" "0    ,%d..."
    BITFLD.LONG 0x00 26.--30. " leading_wr_cnt_m2[4:0] ,dsp_cp_mtx_leading_wr_cnt_m2[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 21.--25. "   wr_trans_cnt_m2[4:0] ,dsp_cp_mtx_wr_trans_cnt_m2[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 16.--20. "   rd_trans_cnt_m2[4:0] ,dsp_cp_mtx_rd_trans_cnt_m2[4:0]" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "          trans_idle_m3 ,dsp_cp_mtx_trans_idle_m3" "0    ,%d..."
    BITFLD.LONG 0x00 10.--14. " leading_wr_cnt_m3[4:0] ,dsp_cp_mtx_leading_wr_cnt_m3[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "   wr_trans_cnt_m3[4:0] ,dsp_cp_mtx_wr_trans_cnt_m3[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 0.--4. "   rd_trans_cnt_m3[4:0] ,dsp_cp_mtx_rd_trans_cnt_m3[4:0]" "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_nic400_wtlcp_sys_mtx_wrap @ wtl_dbg_mode_array[123]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 124(0x7c)" 
    VARX 0x00 %l SWD.read(0x007C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[123] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          trans_idle_m0 ,dsp_cp_mtx_trans_idle_m0" "0    ,%d..."
    BITFLD.LONG 0x00 26.--30. " leading_wr_cnt_m0[4:0] ,dsp_cp_mtx_leading_wr_cnt_m0[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 21.--25. "   wr_trans_cnt_m0[4:0] ,dsp_cp_mtx_wr_trans_cnt_m0[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 16.--20. "   rd_trans_cnt_m0[4:0] ,dsp_cp_mtx_rd_trans_cnt_m0[4:0]" "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "          trans_idle_m1 ,dsp_cp_mtx_trans_idle_m1" "0    ,%d..."
    BITFLD.LONG 0x00 10.--14. " leading_wr_cnt_m1[4:0] ,dsp_cp_mtx_leading_wr_cnt_m1[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "   wr_trans_cnt_m1[4:0] ,dsp_cp_mtx_wr_trans_cnt_m1[4:0]" "0    ,%d..."
    BITFLD.LONG 0x00 0.--4. "   rd_trans_cnt_m1[4:0] ,dsp_cp_mtx_rd_trans_cnt_m1[4:0]" "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wcdma_top.u_async_bridge_top_r @ wtl_dbg_mode_array[124]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 125(0x7d)" 
    VARX 0x00 %l SWD.read(0x007D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[124] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " bridge_debug_signal_r[31:16] ,bridge_debug_signal_r" "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. "  bridge_debug_signal_r[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_wcdma_top.u_wcdma_cp_mtx_wrap @ wtl_dbg_mode_array[125]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 126(0x7e)" 
    VARX 0x00 %l SWD.read(0x007E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[125] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                  trans_idle_m2 ," "0      ,%d..."
    BITFLD.LONG 0x00 28.--30. "         leading_wr_cnt_m2[2:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 25.--27. "           wr_trans_cnt_m2[2:0] ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--24. "           rd_trans_cnt_m2[2:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 8.--21. "                       reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 7. "              cgm_busy_cwmtx_m6 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "                 cgm_busy_cwmtx ," "0      ,%d..."
    BITFLD.LONG 0x00 5. "          cgm_busy_mmc_mon3_apb ," "0      ,%d..."
    BITFLD.LONG 0x00 3.--4. "         cdma2000_power_en[1:0] ," "0x0    ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "       pcp_cdma2000_slp_int_buf ," "0      ,%d..."
    BITFLD.LONG 0x00 1. " pubcp_c2k_wakeup_wtlcp_int_buf ," "0      ,%d..."
    BITFLD.LONG 0x00 0. "             wakeup_xtl_en_3g_c ," "0      ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[126]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 127(0x7f)" 
    VARX 0x00 %l SWD.read(0x007F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[126] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "             reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 23. "           wd_sel_req ," "0      ,%d..."
    BITFLD.LONG 0x00 22. "          c2k_sel_req ," "0      ,%d..."
    BITFLD.LONG 0x00 21. " c2k_rx_mode_sel_grp1 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. " c2k_tx_mode_sel_grp1 ," "0      ,%d..."
    BITFLD.LONG 0x00 19. "          c2k_apt_dcm ," "0      ,%d..."
    BITFLD.LONG 0x00 18. "       c2k_rf_cfg_sel ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "     c2k_apc_swt_grp1 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "     c2k_apc_swt_grp2 ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--15. "      c2k_rfctl[15:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[127]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00800004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[127] ,c2k_rf_ctl_cfg0[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[128]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 129(0x81)" 
    VARX 0x00 %l SWD.read(0x00810004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[128] ,c2k_rf_ctl_cfg1[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[129]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 130(0x82)" 
    VARX 0x00 %l SWD.read(0x00820004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[129] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 28. "      rfti_rf_dac_on_c2k ," "0     ,%d..."
    BITFLD.LONG 0x00 27. "          rfti_ul_en_c2k ," "0     ,%d..."
    BITFLD.LONG 0x00 26. "          rfti_ul_dr_c2k ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "          rfti_ul_wr_c2k ," "0     ,%d..."
    BITFLD.LONG 0x00 13.--24. " c2k_dfe_tx_dout_i[11:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 1.--12. " c2k_dfe_tx_dout_q[11:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 0. "    rfti_rf_adc_on_c2k_m ," "0     ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[130]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 131(0x83)" 
    VARX 0x00 %l SWD.read(0x00830004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[130] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "                reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 27. "      rfti_rf_dac_on_c2k ," "0     ,%d..."
    BITFLD.LONG 0x00 26. "          rfti_ul_en_c2k ," "0     ,%d..."
    BITFLD.LONG 0x00 25. "          rfti_ul_dr_c2k ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "          rfti_ul_wr_c2k ," "0     ,%d..."
    BITFLD.LONG 0x00 12.--23. " c2k_dfe_tx_dout_i[11:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 0.--11. " c2k_dfe_tx_dout_q[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[131]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00840004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[131] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                    reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 28. "        rfti_rf_adc_on_c2k_m ," "0      ,%d..."
    BITFLD.LONG 0x00 27. "            rfti_dl_en_c2k_m ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "            rfti_dl_rd_c2k_m ," "0      ,%d..."
    BITFLD.LONG 0x00 13.--25. " c2k_dfe_rx0_din_i_tmp[12:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--12. " c2k_dfe_rx0_din_q_tmp[12:0] ," "0x0    ,%x..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[132]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 133(0x85)" 
    VARX 0x00 %l SWD.read(0x00850004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[132] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                    reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 28. "        rfti_rf_adc_on_c2k_d ," "0      ,%d..."
    BITFLD.LONG 0x00 27. "            rfti_dl_en_c2k_d ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "            rfti_dl_rd_c2k_d ," "0      ,%d..."
    BITFLD.LONG 0x00 13.--25. " c2k_dfe_rx1_din_i_tmp[12:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--12. " c2k_dfe_rx1_din_q_tmp[12:0] ," "0x0    ,%x..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[133]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 134(0x86)" 
    VARX 0x00 %l SWD.read(0x00860004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[133] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   c2k_rffe_data_out_vld ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " c2k_rffe_data_out[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[134]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 135(0x87)" 
    VARX 0x00 %l SWD.read(0x00870004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[134] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       c2k_spi1_req ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " c2k_spi1_cmd[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[135]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 136(0x88)" 
    VARX 0x00 %l SWD.read(0x00880004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[135] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       c2k_spi1_ready ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " c2k_spi1_rdata[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[136]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 137(0x89)" 
    VARX 0x00 %l SWD.read(0x00890004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[136] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       c2k_spi2_req ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " c2k_spi2_cmd[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[137]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 138(0x8a)" 
    VARX 0x00 %l SWD.read(0x008A0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[137] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       c2k_spi2_ready ," "0          ,%d..."
    BITFLD.LONG 0x00 0.--30. " c2k_spi2_rdata[30:0] ," "0x0        ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[138]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 139(0x8b)" 
    VARX 0x00 %l SWD.read(0x008B0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[138] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 29. "  rfti_rf_dac_on_cw_grp1 ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "              wd_sel_req ," "0     ,%d..."
    BITFLD.LONG 0x00 27. "             c2k_sel_req ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "      rfti_ul_en_cw_grp1 ," "0     ,%d..."
    BITFLD.LONG 0x00 25. "      rfti_ul_dr_cw_grp1 ," "0     ,%d..."
    BITFLD.LONG 0x00 24. "      rfti_ul_wr_cw_grp1 ," "0     ,%d..."
    BITFLD.LONG 0x00 12.--23. " rfti_ul_i_cw_grp1[11:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--11. " rfti_ul_q_cw_grp1[11:0] ," "0x0   ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[139]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 140(0x8c)" 
    VARX 0x00 %l SWD.read(0x008C0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[139] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                  reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 28. "  rfti_rf_adc_on_cw_m_grp1 ," "0      ,%d..."
    BITFLD.LONG 0x00 27. "      rfti_dl_en_cw_m_grp1 ," "0      ,%d..."
    BITFLD.LONG 0x00 26. "      rfti_dl_rd_cw_m_grp1 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--25. " rfti_dl_i_cw_m_grp1[12:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--12. " rfti_dl_q_cw_m_grp1[12:0] ," "0x0    ,%x..."
    SGROUP " @ wtl_dbg_mode_array[140]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 141(0x8d)" 
    VARX 0x00 %l SWD.read(0x008D0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[140] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                  reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 29. "             cw_rf_cfg_sel ," "0      ,%d..."
    BITFLD.LONG 0x00 28. "  rfti_rf_adc_on_cw_d_grp1 ," "0      ,%d..."
    BITFLD.LONG 0x00 27. "      rfti_dl_en_cw_d_grp1 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "      rfti_dl_rd_cw_d_grp1 ," "0      ,%d..."
    BITFLD.LONG 0x00 13.--25. " rfti_dl_i_cw_d_grp1[12:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--12. " rfti_dl_q_cw_d_grp1[12:0] ," "0x0    ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[141]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 142(0x8e)" 
    VARX 0x00 %l SWD.read(0x008E0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[141] ,cw_rf_ctl_cfg0[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top @ wtl_dbg_mode_array[142]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 143(0x8f)" 
    VARX 0x00 %l SWD.read(0x008F0004)
    TEXTLINE ""
    LINE.LONG 0x00 " wtl_dbg_mode_array[142] ,cw_rf_ctl_cfg1[31:0]"
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_lte_proc_top_pwr_wrap.u_lte_proc_top_wrap @ lte_dbg_sig_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 240(0xf0)" 
    VARX 0x00 %l SWD.read(0x00F00004)
    TEXTLINE ""
    LINE.LONG 0x00 " lte_dbg_sig_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "     mtx_ce_m1_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. "     mtx_ce_m0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. "  brg_ulch_ahb_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. "  brg_dpfec_s1_c_stat ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--14. "  brg_dpfec_s0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. "  brg_dpfec_m0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. " brg_csdfe_ahb_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 21.--23. "     brg_ce_s1_c_stat ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--26. "     brg_ce_s0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27.--29. "     brg_ce_m0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 30.--31. "             reserved ," "0x0 ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_lte_proc_top_pwr_wrap.u_lte_proc_top_wrap @ lte_dbg_sig_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 241(0xf1)" 
    VARX 0x00 %l SWD.read(0x00F10004)
    TEXTLINE ""
    LINE.LONG 0x00 " lte_dbg_sig_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "        mtx_top_m3_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. "        mtx_top_m2_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. "        mtx_top_m1_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. "        mtx_top_m0_c_stat ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--14. "      mtx_csdfe_s0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15. "   mtx_csdfe_m2_c_stat[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 16.--17. " mtx_csdfe_m2_c_stat[2:1] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. "      mtx_csdfe_m1_c_stat ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. "      mtx_csdfe_m0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 24.--26. "         mtx_ce_s0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27.--29. "         mtx_ce_m3_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 30.--31. "                 reserved ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_lte_proc_top_pwr_wrap.u_lte_proc_top_wrap @ lte_dbg_sig_bus2"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 242(0xf2)" 
    VARX 0x00 %l SWD.read(0x00F20004)
    TEXTLINE ""
    LINE.LONG 0x00 " lte_dbg_sig_bus2 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "   mtx_top_s8_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. "   mtx_top_s6_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. "   mtx_top_s2_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. "   mtx_top_s7_c_stat ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--14. "   mtx_top_s4_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. "   mtx_top_s1_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. "   mtx_top_s0_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 21.--23. " mtx_top_main_c_stat ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--26. "   mtx_top_m5_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27.--29. "   mtx_top_m4_c_stat ," "0x0 ,%x..."
    BITFLD.LONG 0x00 30.--31. "            reserved ," "0x0 ,%x..."
    SGROUP "u_sys_cp_wtl.u_wtl_cp_top_wrap.u_wtl_cp_top_pwr_wrap.u_wtl_cp_top.u_dsp_cp_top.u_lte_proc_top_pwr_wrap.u_lte_proc_top_wrap @ lte_dbg_sig_bus3"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 2(0x2) mod 0(0x0) sig 243(0xf3)" 
    VARX 0x00 %l SWD.read(0x00F30004)
    TEXTLINE ""
    LINE.LONG 0x00 " lte_dbg_sig_bus3 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. " mtx_top_s9_c_stat ," "0x0    ,%x..."
    BITFLD.LONG 0x00 3.--15. "          reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 16.--31. "          reserved ," "0x0    ,%x..."
TREE.END
