var annotated_dup =
[
    [ "__DMA_HandleTypeDef", "struct_____d_m_a___handle_type_def.html", "struct_____d_m_a___handle_type_def" ],
    [ "DMA_Base_Registers", "struct_d_m_a___base___registers.html", "struct_d_m_a___base___registers" ],
    [ "DMA_InitTypeDef", "struct_d_m_a___init_type_def.html", "struct_d_m_a___init_type_def" ],
    [ "EXTI_ConfigTypeDef", "struct_e_x_t_i___config_type_def.html", "struct_e_x_t_i___config_type_def" ],
    [ "EXTI_HandleTypeDef", "struct_e_x_t_i___handle_type_def.html", "struct_e_x_t_i___handle_type_def" ],
    [ "FLASH_EraseInitTypeDef", "struct_f_l_a_s_h___erase_init_type_def.html", "struct_f_l_a_s_h___erase_init_type_def" ],
    [ "FLASH_OBProgramInitTypeDef", "struct_f_l_a_s_h___o_b_program_init_type_def.html", "struct_f_l_a_s_h___o_b_program_init_type_def" ],
    [ "FLASH_ProcessTypeDef", "struct_f_l_a_s_h___process_type_def.html", "struct_f_l_a_s_h___process_type_def" ],
    [ "GPIO_InitTypeDef", "struct_g_p_i_o___init_type_def.html", "struct_g_p_i_o___init_type_def" ],
    [ "LL_UTILS_ClkInitTypeDef", "struct_l_l___u_t_i_l_s___clk_init_type_def.html", "struct_l_l___u_t_i_l_s___clk_init_type_def" ],
    [ "LL_UTILS_PLLInitTypeDef", "struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html", "struct_l_l___u_t_i_l_s___p_l_l_init_type_def" ],
    [ "OS_CONTEXT", "union_o_s___c_o_n_t_e_x_t.html", "union_o_s___c_o_n_t_e_x_t" ],
    [ "OS_CORE", "struct_o_s___c_o_r_e.html", "struct_o_s___c_o_r_e" ],
    [ "OS_CORTEX_EXCEPTION_BEHAVIOR", "union_o_s___c_o_r_t_e_x___e_x_c_e_p_t_i_o_n___b_e_h_a_v_i_o_r.html", "union_o_s___c_o_r_t_e_x___e_x_c_e_p_t_i_o_n___b_e_h_a_v_i_o_r" ],
    [ "OS_HASH_TABLE", "struct_o_s___h_a_s_h___t_a_b_l_e.html", "struct_o_s___h_a_s_h___t_a_b_l_e" ],
    [ "OS_ISR_CONTEXT", "union_o_s___i_s_r___c_o_n_t_e_x_t.html", "union_o_s___i_s_r___c_o_n_t_e_x_t" ],
    [ "OS_ISR_EXTENDED_CONTEXT", "union_o_s___i_s_r___e_x_t_e_n_d_e_d___c_o_n_t_e_x_t.html", "union_o_s___i_s_r___e_x_t_e_n_d_e_d___c_o_n_t_e_x_t" ],
    [ "OS_RTOS2_EXCEPTION", "struct_o_s___r_t_o_s2___e_x_c_e_p_t_i_o_n.html", "struct_o_s___r_t_o_s2___e_x_c_e_p_t_i_o_n" ],
    [ "OS_RTOS2_EXTENDED_DATA", "struct_o_s___r_t_o_s2___e_x_t_e_n_d_e_d___d_a_t_a.html", "struct_o_s___r_t_o_s2___e_x_t_e_n_d_e_d___d_a_t_a" ],
    [ "OS_RTOS2_TRY_TREE", "struct_o_s___r_t_o_s2___t_r_y___t_r_e_e.html", "struct_o_s___r_t_o_s2___t_r_y___t_r_e_e" ],
    [ "OS_STANDART_RESOURCE_DESC", "struct_o_s___s_t_a_n_d_a_r_t___r_e_s_o_u_r_c_e___d_e_s_c.html", "struct_o_s___s_t_a_n_d_a_r_t___r_e_s_o_u_r_c_e___d_e_s_c" ],
    [ "OS_THREAD_CONTEXT", "union_o_s___t_h_r_e_a_d___c_o_n_t_e_x_t.html", "union_o_s___t_h_r_e_a_d___c_o_n_t_e_x_t" ],
    [ "OS_THREAD_EXTENDED_CONTEXT", "union_o_s___t_h_r_e_a_d___e_x_t_e_n_d_e_d___c_o_n_t_e_x_t.html", "union_o_s___t_h_r_e_a_d___e_x_t_e_n_d_e_d___c_o_n_t_e_x_t" ],
    [ "OS_VARIANT16", "union_o_s___v_a_r_i_a_n_t16.html", "union_o_s___v_a_r_i_a_n_t16" ],
    [ "OS_VARIANT32", "union_o_s___v_a_r_i_a_n_t32.html", "union_o_s___v_a_r_i_a_n_t32" ],
    [ "OS_XPSR", "union_o_s___x_p_s_r.html", "union_o_s___x_p_s_r" ],
    [ "PWR_PVDTypeDef", "struct_p_w_r___p_v_d_type_def.html", "struct_p_w_r___p_v_d_type_def" ],
    [ "RCC_ClkInitTypeDef", "struct_r_c_c___clk_init_type_def.html", "struct_r_c_c___clk_init_type_def" ],
    [ "RCC_OscInitTypeDef", "struct_r_c_c___osc_init_type_def.html", "struct_r_c_c___osc_init_type_def" ],
    [ "RCC_PLLInitTypeDef", "struct_r_c_c___p_l_l_init_type_def.html", "struct_r_c_c___p_l_l_init_type_def" ],
    [ "TIM_Base_InitTypeDef", "struct_t_i_m___base___init_type_def.html", "struct_t_i_m___base___init_type_def" ],
    [ "TIM_BreakDeadTimeConfigTypeDef", "struct_t_i_m___break_dead_time_config_type_def.html", "struct_t_i_m___break_dead_time_config_type_def" ],
    [ "TIM_ClearInputConfigTypeDef", "struct_t_i_m___clear_input_config_type_def.html", "struct_t_i_m___clear_input_config_type_def" ],
    [ "TIM_ClockConfigTypeDef", "struct_t_i_m___clock_config_type_def.html", "struct_t_i_m___clock_config_type_def" ],
    [ "TIM_Encoder_InitTypeDef", "struct_t_i_m___encoder___init_type_def.html", "struct_t_i_m___encoder___init_type_def" ],
    [ "TIM_HallSensor_InitTypeDef", "struct_t_i_m___hall_sensor___init_type_def.html", "struct_t_i_m___hall_sensor___init_type_def" ],
    [ "TIM_HandleTypeDef", "struct_t_i_m___handle_type_def.html", "struct_t_i_m___handle_type_def" ],
    [ "TIM_IC_InitTypeDef", "struct_t_i_m___i_c___init_type_def.html", "struct_t_i_m___i_c___init_type_def" ],
    [ "TIM_MasterConfigTypeDef", "struct_t_i_m___master_config_type_def.html", "struct_t_i_m___master_config_type_def" ],
    [ "TIM_OC_InitTypeDef", "struct_t_i_m___o_c___init_type_def.html", "struct_t_i_m___o_c___init_type_def" ],
    [ "TIM_OnePulse_InitTypeDef", "struct_t_i_m___one_pulse___init_type_def.html", "struct_t_i_m___one_pulse___init_type_def" ],
    [ "TIM_SlaveConfigTypeDef", "struct_t_i_m___slave_config_type_def.html", "struct_t_i_m___slave_config_type_def" ],
    [ "VAR", "struct_v_a_r.html", "struct_v_a_r" ]
];