
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.90000000000000000000;
1.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:18  406680.7      1.05   20170.9   89417.5                          
    0:01:18  406680.7      1.05   20170.9   89417.5                          
    0:01:19  407282.4      1.05   20167.8   88998.0                          
    0:01:19  407876.1      1.05   20164.7   88578.5                          
    0:01:20  408469.9      1.05   20161.6   88159.0                          
    0:01:20  409063.6      1.05   20158.6   87739.5                          
    0:01:20  409657.3      1.05   20155.5   87320.0                          
    0:01:21  410251.0      1.05   20152.4   86900.6                          
    0:01:21  410844.7      1.05   20149.3   86481.1                          
    0:01:22  411438.4      1.05   20146.2   86061.6                          
    0:01:23  412177.4      1.05   15571.5   67842.8                          
    0:01:24  412925.9      1.05   10686.9   48909.7                          
    0:01:24  413675.0      1.05    5802.3   29863.7                          
    0:01:25  414402.5      1.05    1223.5   11465.4                          
    0:01:59  407236.4      0.52     203.3     140.3                          
    0:02:00  407236.4      0.52     203.3     140.3                          
    0:02:00  407236.4      0.52     203.3     140.3                          
    0:02:00  407236.7      0.52     203.3     140.3                          
    0:02:02  407236.7      0.52     203.3     140.3                          
    0:02:32  349157.2      0.51     139.9       0.0                          
    0:02:36  349080.8      0.51     139.6       0.0                          
    0:02:41  349079.5      0.51     139.5       0.0                          
    0:02:42  349080.3      0.51     138.9       0.0                          
    0:02:53  349081.1      0.50     137.4       0.0                          
    0:02:55  349086.7      0.50     135.6       0.0                          
    0:02:57  349093.3      0.50     135.4       0.0                          
    0:02:59  349099.5      0.50     135.1       0.0                          
    0:03:01  349104.8      0.49     134.4       0.0                          
    0:03:02  349102.9      0.49     134.4       0.0                          
    0:03:03  349109.3      0.49     134.0       0.0                          
    0:03:04  349112.5      0.49     131.2       0.0                          
    0:03:05  349116.7      0.49     129.8       0.0                          
    0:03:06  349117.5      0.49     128.7       0.0                          
    0:03:07  349123.1      0.48     128.2       0.0                          
    0:03:09  349122.9      0.48     128.2       0.0                          
    0:03:09  349122.9      0.48     128.2       0.0                          
    0:03:09  349122.9      0.48     128.2       0.0                          
    0:03:09  349122.9      0.48     128.2       0.0                          
    0:03:09  349122.9      0.48     128.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:09  349122.9      0.48     128.2       0.0                          
    0:03:10  349144.4      0.46     127.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349161.4      0.45     126.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349191.2      0.44     125.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349209.8      0.44     125.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349228.2      0.44     124.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349253.5      0.44     123.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349263.0      0.43     122.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349290.2      0.43     121.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349307.7      0.42     121.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349335.7      0.42     120.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349345.8      0.41     120.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349355.9      0.41     120.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349385.9      0.40     119.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349391.5      0.40     118.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349404.3      0.40     117.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349420.5      0.39     117.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349437.3      0.39     117.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349488.1      0.39     116.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349501.7      0.38     115.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349511.0      0.38     115.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349530.6      0.38     114.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349550.6      0.38     114.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:12  349564.7      0.37     113.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:12  349580.1      0.37     113.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349582.8      0.37     112.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:12  349597.7      0.37     112.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:13  349605.9      0.37     111.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:13  349625.3      0.36     110.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349645.6      0.36     109.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349659.7      0.36     108.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349682.3      0.36     106.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349698.0      0.36     105.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349714.5      0.36     104.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349730.9      0.36     102.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349749.6      0.36     101.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:13  349766.6      0.36     100.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349788.9      0.36      98.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349815.3      0.36      98.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349834.4      0.35      97.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349848.0      0.35      97.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349864.5      0.35      96.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349869.8      0.35      96.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349882.3      0.35      95.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349887.4      0.34      95.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349902.5      0.34      95.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349908.9      0.34      95.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:14  349925.9      0.34      94.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  349937.6      0.34      93.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  349952.8      0.34      93.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:14  349972.7      0.34      91.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  349991.4      0.34      90.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350011.6      0.34      88.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350029.9      0.33      87.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350050.4      0.33      87.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350065.3      0.33      86.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350077.5      0.33      86.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350087.6      0.33      85.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350094.8      0.33      85.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350105.7      0.33      85.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350120.6      0.32      84.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350131.8      0.32      83.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350140.1      0.32      83.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350151.5      0.32      82.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350171.4      0.32      82.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350182.3      0.32      82.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350188.5      0.31      81.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350205.8      0.31      81.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350215.1      0.31      81.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350221.2      0.31      80.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350231.3      0.31      80.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350244.6      0.31      80.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350264.8      0.31      79.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350277.3      0.30      78.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350293.8      0.30      78.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350314.0      0.30      77.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350325.7      0.30      77.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350339.0      0.30      77.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350352.6      0.30      76.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350367.2      0.30      76.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350368.3      0.30      76.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350382.4      0.29      75.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350398.6      0.29      75.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350410.0      0.29      75.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350421.2      0.29      74.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350424.4      0.29      74.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350428.4      0.29      74.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350431.1      0.29      74.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350438.0      0.29      74.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350457.9      0.29      73.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350469.1      0.29      73.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350478.1      0.29      72.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350497.0      0.29      71.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350523.9      0.29      70.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350544.1      0.28      70.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350554.5      0.28      70.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350573.1      0.28      69.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350579.7      0.28      69.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350589.9      0.28      68.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350595.2      0.28      68.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350608.5      0.28      67.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350616.2      0.28      67.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350627.4      0.28      67.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350635.9      0.28      66.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350642.0      0.28      66.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350651.8      0.28      66.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350660.1      0.27      66.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350682.7      0.27      65.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350696.8      0.27      64.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350703.2      0.27      64.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350711.7      0.27      63.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350718.3      0.27      63.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350730.6      0.27      62.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350734.6      0.27      62.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350752.9      0.27      61.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350771.3      0.27      60.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  350791.5      0.26      60.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  350800.5      0.26      60.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350806.9      0.26      59.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350816.0      0.26      59.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350831.9      0.26      59.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350838.6      0.26      58.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350852.9      0.26      58.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350869.7      0.26      58.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350875.5      0.26      58.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350881.1      0.26      57.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350894.7      0.26      57.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350901.1      0.25      57.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350906.7      0.25      56.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350908.5      0.25      56.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350919.7      0.25      56.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350922.4      0.25      56.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350936.2      0.25      55.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  350944.2      0.25      55.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350951.9      0.25      55.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:22  350959.6      0.25      54.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350964.1      0.25      54.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350972.4      0.25      54.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350986.5      0.24      54.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351012.3      0.24      53.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351022.9      0.24      53.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351027.4      0.24      53.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351029.8      0.24      53.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351044.2      0.24      52.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351054.8      0.24      52.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351074.8      0.24      51.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351084.6      0.24      51.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351097.7      0.24      51.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351103.5      0.24      51.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351112.0      0.24      50.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351123.5      0.24      50.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351142.1      0.24      49.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351149.0      0.24      49.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351159.6      0.23      48.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351172.1      0.23      48.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351182.2      0.23      48.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351186.0      0.23      47.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351195.8      0.23      47.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351208.6      0.23      47.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351212.0      0.23      47.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351214.2      0.23      46.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351220.8      0.23      46.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351227.7      0.23      46.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351230.1      0.23      46.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351239.2      0.22      46.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351245.0      0.22      46.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351248.2      0.22      46.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351257.5      0.22      45.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351265.2      0.22      45.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351271.9      0.22      45.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351275.9      0.22      45.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351287.6      0.22      45.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351291.3      0.22      45.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351305.1      0.22      44.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351310.5      0.22      44.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351325.1      0.22      43.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351338.9      0.22      43.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351346.1      0.22      43.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351361.5      0.22      42.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351370.0      0.21      42.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351374.6      0.21      42.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351386.5      0.21      42.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351397.2      0.21      41.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351397.2      0.21      41.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351414.7      0.21      41.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351418.4      0.21      41.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351427.8      0.21      41.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351432.8      0.21      41.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351440.0      0.21      41.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351450.1      0.21      40.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351457.0      0.21      40.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351462.6      0.21      40.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351467.7      0.20      40.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351472.2      0.20      40.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351478.0      0.20      40.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:27  351481.0      0.20      40.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351488.1      0.20      39.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351496.4      0.20      39.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351503.0      0.20      39.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351519.3      0.20      39.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351532.0      0.20      39.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351537.3      0.20      39.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351540.0      0.20      39.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351550.6      0.20      38.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351558.4      0.20      38.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351565.8      0.20      38.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351575.1      0.20      38.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351582.3      0.19      38.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351583.1      0.19      38.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351592.1      0.19      38.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351601.7      0.19      37.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351607.0      0.19      37.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351606.8      0.19      37.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351614.2      0.19      37.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351616.4      0.19      37.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351620.3      0.19      37.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351622.2      0.19      37.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351632.6      0.19      36.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351639.5      0.19      36.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351647.5      0.19      36.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351657.3      0.19      36.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351657.8      0.19      36.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351663.7      0.19      36.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351670.6      0.19      35.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351676.5      0.19      35.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351679.1      0.19      35.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351689.0      0.18      35.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351692.2      0.18      35.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351702.5      0.18      35.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351708.9      0.18      35.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351715.0      0.18      35.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351719.3      0.18      35.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351724.9      0.18      35.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351737.9      0.18      34.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351749.1      0.18      34.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351758.4      0.18      34.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351760.0      0.18      34.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351772.5      0.18      34.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351777.5      0.18      33.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351779.1      0.18      33.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351788.5      0.18      33.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351798.8      0.18      33.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351810.8      0.18      33.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351817.7      0.18      33.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351828.9      0.18      33.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351841.4      0.18      33.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351847.5      0.17      33.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351855.2      0.17      32.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351860.5      0.17      32.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351869.8      0.17      32.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351874.1      0.17      32.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351878.1      0.17      32.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351880.5      0.17      32.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351894.3      0.17      32.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351903.9      0.17      31.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351914.3      0.17      31.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351919.1      0.17      31.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351922.5      0.17      31.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351928.9      0.17      31.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351932.4      0.17      31.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351937.9      0.17      31.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351939.8      0.17      31.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351947.0      0.17      30.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351952.0      0.17      30.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351961.1      0.17      30.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  351975.7      0.17      30.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351983.2      0.17      30.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351989.8      0.17      29.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351999.4      0.17      29.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352005.0      0.16      29.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352019.1      0.16      29.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352030.0      0.16      29.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352035.3      0.16      29.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352039.8      0.16      29.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352047.0      0.16      29.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352057.4      0.16      28.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352061.1      0.16      28.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352071.5      0.16      28.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352080.0      0.16      28.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352095.2      0.16      28.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352103.1      0.16      28.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352109.2      0.16      27.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352116.2      0.16      27.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352119.9      0.16      27.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352125.7      0.16      27.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352128.1      0.16      27.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352130.0      0.16      27.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352136.4      0.16      27.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352148.6      0.16      27.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352156.9      0.16      27.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352159.8      0.15      27.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352163.8      0.15      26.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352172.8      0.15      26.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352179.7      0.15      26.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352187.2      0.15      26.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352188.0      0.15      26.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352196.8      0.15      26.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352200.2      0.15      26.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352205.0      0.15      26.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352211.7      0.15      26.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352222.8      0.15      26.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352229.2      0.15      26.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352229.7      0.15      26.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352234.8      0.15      26.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352243.3      0.15      25.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352249.2      0.15      25.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352262.7      0.15      25.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352269.4      0.15      25.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352272.3      0.15      25.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352275.5      0.15      25.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352276.0      0.15      25.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352282.9      0.15      25.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352288.3      0.15      25.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352293.6      0.15      25.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352300.0      0.15      25.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352304.5      0.15      25.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352309.8      0.15      25.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352317.0      0.15      25.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352318.3      0.15      25.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352330.3      0.15      25.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352333.8      0.15      25.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352341.5      0.14      25.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352344.4      0.14      25.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352349.7      0.14      24.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352354.0      0.14      24.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352360.9      0.14      24.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352373.7      0.14      24.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352381.4      0.14      24.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352384.8      0.14      24.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352389.1      0.14      24.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:39  352390.9      0.14      23.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352396.5      0.14      23.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352403.4      0.14      23.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352406.1      0.14      23.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352418.6      0.14      23.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352422.3      0.14      23.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352425.3      0.14      23.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352430.8      0.14      23.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352432.4      0.14      23.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352437.0      0.14      23.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352437.0      0.14      23.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352443.1      0.14      23.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352451.6      0.14      22.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352459.0      0.14      22.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352469.1      0.14      22.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352475.3      0.14      22.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352479.5      0.14      22.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352487.5      0.14      22.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352492.8      0.13      22.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352501.3      0.13      22.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352506.4      0.13      22.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352509.0      0.13      21.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352514.1      0.13      21.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352518.9      0.13      21.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352521.5      0.13      21.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352521.8      0.13      21.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352531.1      0.13      21.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352533.8      0.13      21.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352543.6      0.13      21.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352547.6      0.13      21.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352553.7      0.13      20.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352560.9      0.12      20.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352566.5      0.12      20.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352573.7      0.12      20.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352579.0      0.12      20.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352584.9      0.12      20.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352589.6      0.12      20.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:42  352595.0      0.12      20.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352599.8      0.12      20.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352605.6      0.12      20.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352608.5      0.12      20.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352615.2      0.12      19.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352618.4      0.12      19.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352625.8      0.12      19.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352629.8      0.12      19.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352634.6      0.12      19.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352641.0      0.12      19.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352647.1      0.12      19.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352653.5      0.12      19.2       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352657.2      0.12      19.1       2.1 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352663.1      0.12      19.0       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352668.1      0.12      18.9       2.1 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352670.8      0.12      18.8       2.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352675.3      0.11      18.7       2.1 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352676.4      0.11      18.7       2.1 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352682.2      0.11      18.6       2.1 path/path/path/genblk1.add_in_reg[31]/D
    0:03:43  352684.9      0.11      18.6       2.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352695.8      0.11      18.5       2.1 path/path/path/genblk1.add_in_reg[31]/D
    0:03:43  352698.2      0.11      18.4       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352700.8      0.11      18.3       2.1 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352707.0      0.11      18.2       2.1 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352713.3      0.11      18.1       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352715.2      0.11      18.1       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352718.9      0.11      18.1       2.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352725.6      0.11      17.9       2.1 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352729.3      0.11      17.9       2.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352735.9      0.11      17.8       2.1 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352738.1      0.11      17.8       2.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352740.5      0.11      17.7       2.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352743.9      0.11      17.7       2.1 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352747.9      0.11      17.6       2.1 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352758.0      0.11      17.6       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352759.6      0.11      17.5       2.1 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352763.3      0.11      17.5       2.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352769.2      0.11      17.5       2.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352772.9      0.11      17.4       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352777.7      0.11      17.3       2.1 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352785.7      0.11      17.3       2.1 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352791.0      0.11      17.2       2.1 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352796.6      0.11      17.0       2.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352802.7      0.11      17.0       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352807.0      0.11      16.9       2.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352809.6      0.11      16.8       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352812.6      0.11      16.8       2.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352816.0      0.10      16.8       2.1 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352821.6      0.10      16.6       2.1 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352826.9      0.10      16.6       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352833.3      0.10      16.5       2.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352837.8      0.10      16.4       2.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352844.5      0.10      16.3       2.1 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352850.9      0.10      16.2       2.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352854.8      0.10      16.2       2.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352860.2      0.10      16.2       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352862.6      0.10      16.0       2.1 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352867.6      0.10      16.0       2.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352875.3      0.10      15.9       2.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352877.7      0.10      15.9       2.1 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352881.7      0.10      15.8       2.1 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352882.2      0.10      15.8       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352888.6      0.10      15.7       2.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352891.8      0.10      15.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352898.7      0.10      15.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352903.5      0.10      15.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352909.1      0.10      15.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352912.0      0.10      15.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352919.0      0.10      15.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352925.6      0.10      15.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352929.6      0.10      15.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352936.2      0.10      15.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352942.1      0.10      14.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352946.9      0.10      14.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352955.4      0.10      14.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352962.8      0.10      14.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352969.0      0.09      14.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352971.1      0.09      14.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352975.9      0.09      14.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352980.4      0.09      14.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352988.1      0.09      14.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352996.1      0.09      14.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353003.0      0.09      14.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:47  353012.3      0.09      14.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  353019.2      0.09      14.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:47  353024.0      0.09      14.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:48  353029.3      0.09      13.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353034.7      0.09      13.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  353038.9      0.09      13.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353041.8      0.09      13.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:48  353046.1      0.09      13.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353049.3      0.09      13.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  353053.5      0.09      13.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  353061.0      0.09      13.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353065.0      0.09      13.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:48  353072.7      0.09      13.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353078.3      0.09      13.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:48  353082.5      0.09      13.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:48  353090.8      0.09      13.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  353099.6      0.09      13.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  353106.0      0.09      13.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353110.2      0.09      13.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353113.1      0.09      13.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353118.7      0.09      13.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353125.9      0.09      13.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353131.5      0.09      12.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353138.7      0.09      12.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353142.1      0.09      12.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353146.6      0.09      12.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353152.2      0.08      12.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353157.3      0.08      12.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353161.3      0.08      12.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353165.5      0.08      12.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353169.3      0.08      12.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353175.6      0.08      12.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353182.8      0.08      12.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353188.4      0.08      12.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353192.9      0.08      12.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  353195.3      0.08      12.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353200.4      0.08      12.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353207.3      0.08      12.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353208.9      0.08      12.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353215.3      0.08      12.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  353218.2      0.08      12.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  353224.9      0.08      12.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353232.8      0.08      12.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353240.0      0.08      11.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  353245.3      0.08      11.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353250.9      0.08      11.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353256.2      0.08      11.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  353264.2      0.08      11.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353269.0      0.08      11.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353271.1      0.08      11.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353274.9      0.08      11.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353278.9      0.08      11.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353285.8      0.08      11.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353297.7      0.08      11.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353299.1      0.08      11.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353301.5      0.08      11.3      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353307.0      0.08      11.3      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353310.5      0.08      11.3      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353312.4      0.08      11.2      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353316.6      0.08      11.2      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353319.3      0.07      11.2      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353324.9      0.07      11.1      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353328.9      0.07      11.1      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353334.2      0.07      11.2      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353338.7      0.07      11.2      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353348.8      0.07      11.1      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353354.1      0.07      11.1      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353360.5      0.07      11.1      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353368.0      0.07      11.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353369.6      0.07      11.1      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353375.9      0.07      11.0      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353378.9      0.07      11.0      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353381.8      0.07      11.0      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353385.5      0.07      10.9      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353393.0      0.07      10.9      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353396.2      0.07      10.8      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353400.7      0.07      10.7      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353406.0      0.07      10.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353408.1      0.07      10.7      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353411.6      0.07      10.6      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353412.4      0.07      10.6      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353415.6      0.07      10.6      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353420.1      0.07      10.6      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353420.9      0.07      10.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353425.2      0.07      10.5      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353426.2      0.07      10.5      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353428.6      0.07      10.4      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353431.5      0.07      10.4      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353438.5      0.07      10.3      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353441.4      0.07      10.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353442.2      0.07      10.2      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353445.4      0.07      10.2      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:53  353449.6      0.07      10.0      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353452.0      0.07      10.0      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353453.6      0.07      10.0      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353457.1      0.07      10.0      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353463.5      0.07      10.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353467.4      0.07       9.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353470.9      0.07       9.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353474.1      0.07       9.8      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353475.2      0.07       9.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353477.3      0.07       9.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353479.9      0.07       9.8      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353482.3      0.07       9.7      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353484.7      0.07       9.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353485.5      0.07       9.7      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353487.9      0.07       9.7      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353489.0      0.07       9.6      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353492.2      0.07       9.7      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353495.4      0.07       9.6      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353499.6      0.07       9.6      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353502.8      0.07       9.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353507.1      0.06       9.6      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353508.9      0.06       9.5      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353511.3      0.06       9.5      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:54  353515.9      0.06       9.5      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353522.0      0.06       9.5      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353525.4      0.06       9.5      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353527.6      0.06       9.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353533.4      0.06       9.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353534.5      0.06       9.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353535.5      0.06       9.4      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353539.0      0.06       9.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353540.3      0.06       9.4      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353542.7      0.06       9.3      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353544.6      0.06       9.3      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353547.8      0.06       9.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353551.2      0.06       9.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353555.2      0.06       9.1      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:55  353556.3      0.06       9.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353558.4      0.06       9.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353559.2      0.06       9.1      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353561.6      0.06       9.1      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353562.4      0.06       9.1      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353563.2      0.06       9.1      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353566.7      0.06       9.0      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353567.5      0.06       9.0      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353569.3      0.06       8.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353571.7      0.06       8.9      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353571.7      0.06       8.9      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353572.5      0.06       8.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353574.9      0.06       8.9      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353574.4      0.06       8.9      24.2                          
    0:04:01  353585.0      0.06       8.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353586.3      0.06       8.8      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353590.6      0.06       8.7      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353595.9      0.06       8.7      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:01  353605.5      0.06       8.7      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353614.0      0.06       8.6      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353618.3      0.06       8.5      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:01  353629.2      0.06       8.4      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353634.8      0.06       8.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353643.3      0.06       8.3      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353648.6      0.06       8.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353654.7      0.06       8.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353660.3      0.06       8.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353666.1      0.06       8.2      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353669.3      0.06       8.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353678.6      0.06       8.0      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353687.4      0.06       7.9      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353688.8      0.06       7.9      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353697.5      0.06       7.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353707.6      0.06       7.8      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353711.6      0.06       7.8      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353717.2      0.06       7.7      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353725.2      0.06       7.7      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353727.3      0.06       7.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353732.9      0.06       7.5      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353736.4      0.06       7.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353736.4      0.06       7.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353740.1      0.06       7.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353744.1      0.06       7.4      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:03  353745.9      0.06       7.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353755.0      0.06       7.4      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353758.7      0.06       7.4      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353762.7      0.06       7.4      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:04:03  353763.8      0.06       7.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353769.1      0.06       7.3      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353769.9      0.06       7.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353775.2      0.06       7.3      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:03  353786.9      0.06       7.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353791.4      0.06       7.2      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:03  353795.4      0.06       7.1      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353803.4      0.06       7.1      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353808.5      0.06       7.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353814.0      0.05       6.9      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353821.2      0.05       6.9      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353828.4      0.05       6.8      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353834.0      0.05       6.7      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353838.5      0.05       6.7      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353843.3      0.05       6.7      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353844.9      0.05       6.6      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353847.8      0.05       6.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353850.2      0.05       6.6      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353855.3      0.05       6.6      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353859.5      0.05       6.6      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353861.4      0.05       6.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353864.8      0.05       6.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353869.6      0.05       6.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353876.0      0.05       6.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353883.5      0.05       6.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353885.6      0.05       6.4      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353891.2      0.05       6.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353894.9      0.05       6.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353898.9      0.05       6.4      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353906.3      0.05       6.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353912.7      0.05       6.2      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353919.4      0.05       6.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353924.2      0.05       6.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353930.0      0.05       6.1      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353932.7      0.05       6.1      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353935.3      0.05       6.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353938.3      0.05       6.1      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353942.8      0.05       6.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353944.1      0.05       6.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353949.2      0.05       6.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353954.0      0.05       6.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353960.3      0.05       6.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353961.7      0.05       6.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353965.9      0.05       6.0      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353973.4      0.05       5.9      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353975.0      0.05       5.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353975.0      0.05       5.9      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353977.1      0.05       5.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353980.0      0.05       5.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353982.2      0.05       5.8      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353985.9      0.05       5.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353989.9      0.05       5.7      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353992.3      0.05       5.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353995.2      0.05       5.7      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353998.6      0.05       5.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:07  354003.2      0.05       5.7      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  354004.5      0.05       5.6      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:07  354010.4      0.05       5.6      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  354015.7      0.05       5.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354023.9      0.05       5.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354029.2      0.05       5.5      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:04:07  354040.4      0.05       5.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  354043.9      0.05       5.4      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  354050.3      0.05       5.4      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354057.2      0.04       5.4      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354058.0      0.04       5.4      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354063.8      0.04       5.4      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354067.8      0.04       5.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354075.3      0.04       5.4      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354077.9      0.04       5.3      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354081.1      0.04       5.3      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  354081.6      0.04       5.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  354087.0      0.04       5.3      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354098.9      0.04       5.2      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354111.4      0.04       5.2      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354113.6      0.04       5.2      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354115.4      0.04       5.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354121.0      0.04       5.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354122.3      0.04       5.1      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354128.7      0.04       5.0      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  354129.8      0.04       5.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354130.6      0.04       5.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354130.3      0.04       5.0      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354137.0      0.04       4.9      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354141.0      0.04       4.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  354144.4      0.04       4.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354146.8      0.04       4.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354150.3      0.04       4.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354155.3      0.04       4.8      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  354159.6      0.04       4.8      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  354167.0      0.04       4.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354170.5      0.04       4.7      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  354174.7      0.04       4.6      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:10  354178.7      0.04       4.6      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354181.9      0.04       4.6      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354187.2      0.04       4.6      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:10  354192.0      0.04       4.6      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:10  354200.0      0.04       4.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354200.8      0.04       4.5      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354204.8      0.04       4.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354209.9      0.04       4.5      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:10  354208.8      0.04       4.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354208.8      0.04       4.5      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:04:10  354209.3      0.04       4.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354209.1      0.04       4.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:10  354211.7      0.04       4.4      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354216.8      0.04       4.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:11  354220.0      0.04       4.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354220.0      0.04       4.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354225.5      0.04       4.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354229.0      0.04       4.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:11  354228.2      0.04       4.4      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  354229.8      0.04       4.4      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354237.8      0.04       4.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:11  354242.8      0.04       4.3      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  354242.3      0.04       4.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  354242.3      0.04       4.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:11  354242.3      0.04       4.2      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  354251.9      0.04       4.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354255.3      0.04       4.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354256.4      0.04       4.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354263.1      0.04       4.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354266.5      0.04       4.2      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:12  354269.2      0.04       4.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354272.6      0.04       4.1      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:12  354274.2      0.04       4.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354280.9      0.04       4.1      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:12  354287.0      0.04       4.0      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:12  354291.0      0.04       4.0      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354297.9      0.04       3.9      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:12  354300.3      0.04       3.9      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354303.0      0.04       3.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354303.2      0.04       3.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354302.7      0.04       3.9      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354304.8      0.04       3.9      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:12  354308.0      0.04       3.8      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354317.3      0.04       3.8      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354320.8      0.04       3.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354325.8      0.04       3.8      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354338.9      0.03       3.7      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354342.3      0.03       3.7      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354346.8      0.03       3.6      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354346.6      0.03       3.6      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354346.6      0.03       3.6      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354347.9      0.03       3.6      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:13  354350.6      0.03       3.6      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354353.2      0.03       3.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354354.3      0.03       3.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354354.8      0.03       3.6      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354357.5      0.03       3.6      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354361.2      0.03       3.5      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354362.5      0.03       3.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:14  354365.5      0.03       3.5      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:14  354368.4      0.03       3.5      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354367.6      0.03       3.5      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354374.5      0.03       3.4      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354377.2      0.03       3.4      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354376.4      0.03       3.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354380.9      0.03       3.4      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:14  354381.7      0.03       3.4      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  354389.4      0.03       3.3      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354389.4      0.03       3.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354393.4      0.03       3.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:15  354395.3      0.03       3.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354397.9      0.03       3.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354401.9      0.03       3.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354401.9      0.03       3.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354404.3      0.03       3.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354407.0      0.03       3.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354409.4      0.03       3.2      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354415.2      0.03       3.2      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354417.3      0.03       3.2      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354419.7      0.03       3.2      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354420.5      0.03       3.2      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354423.2      0.03       3.2      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  354426.1      0.03       3.1      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354426.9      0.03       3.1      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354430.6      0.03       3.1      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354432.2      0.03       3.1      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354433.0      0.03       3.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354436.2      0.03       3.1      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354437.0      0.03       3.1      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354437.0      0.03       3.1      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  354440.7      0.03       3.1      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:04:16  354443.4      0.03       3.1      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  354448.5      0.03       3.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354451.4      0.03       3.0      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354454.8      0.03       3.0      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  354456.4      0.03       3.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354461.8      0.03       2.9      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  354463.3      0.03       2.9      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354466.0      0.03       2.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:17  354467.9      0.03       2.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354468.7      0.03       2.9      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354470.8      0.03       2.9      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354472.7      0.03       2.9      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354478.8      0.03       2.9      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354488.6      0.03       2.8      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  354491.0      0.03       2.8      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  354492.9      0.03       2.8      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354492.9      0.03       2.8      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  354493.9      0.03       2.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:17  354495.8      0.03       2.7      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  354510.4      0.03       2.7      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  354514.4      0.03       2.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354515.2      0.03       2.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354515.8      0.03       2.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354518.1      0.03       2.6      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  354518.9      0.03       2.6      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354520.3      0.03       2.6      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354522.7      0.03       2.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354523.7      0.03       2.6      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354525.6      0.03       2.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:18  354526.7      0.03       2.6      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  354529.8      0.03       2.6      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354532.2      0.03       2.6      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  354534.4      0.03       2.5      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  354536.5      0.03       2.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354539.7      0.03       2.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  354540.2      0.03       2.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:19  354542.4      0.03       2.5      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  354543.9      0.03       2.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:19  354550.9      0.03       2.4      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  354552.2      0.03       2.4      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354557.0      0.03       2.4      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:19  354558.3      0.02       2.4      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  354563.4      0.02       2.4      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  354566.3      0.02       2.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354566.8      0.02       2.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354572.4      0.02       2.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354575.1      0.02       2.3      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  354575.9      0.02       2.3      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:20  354577.5      0.02       2.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354578.8      0.02       2.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:20  354579.9      0.02       2.3      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354583.3      0.02       2.2      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354586.8      0.02       2.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:20  354587.8      0.02       2.2      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354591.8      0.02       2.2      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354594.0      0.02       2.2      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354595.0      0.02       2.2      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:20  354597.4      0.02       2.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354602.5      0.02       2.1      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:20  354604.3      0.02       2.1      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:20  354608.1      0.02       2.1      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354611.2      0.02       2.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354613.1      0.02       2.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:20  354617.6      0.02       2.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354619.0      0.02       2.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354621.4      0.02       2.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354625.9      0.02       2.0      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354631.5      0.02       2.0      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354633.3      0.02       2.0      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354637.3      0.02       2.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:21  354642.9      0.02       1.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354646.9      0.02       1.9      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354650.9      0.02       1.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354654.9      0.02       1.9      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354656.2      0.02       1.8      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354661.5      0.02       1.8      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:04:21  354665.2      0.02       1.8      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354669.8      0.02       1.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354671.1      0.02       1.7      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354672.7      0.02       1.7      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354676.7      0.02       1.7      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:22  354680.9      0.02       1.7      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:22  354682.0      0.02       1.7      24.2 path/path/path/genblk1.add_in_reg[30]/D
    0:04:22  354684.9      0.02       1.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354687.6      0.02       1.7      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:22  354693.4      0.02       1.6      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:22  354698.0      0.02       1.6      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354699.8      0.02       1.6      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354704.6      0.02       1.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354705.7      0.02       1.6      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:22  354707.3      0.02       1.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:22  354709.9      0.02       1.6      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354712.9      0.02       1.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354715.0      0.02       1.6      24.2 path/path/path/genblk1.add_in_reg[30]/D
    0:04:22  354718.4      0.02       1.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:22  354721.1      0.02       1.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354724.6      0.02       1.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354725.6      0.02       1.5      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  354729.6      0.02       1.5      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:23  354733.3      0.02       1.5      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354736.0      0.02       1.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354739.5      0.02       1.5      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  354737.6      0.02       1.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354742.4      0.02       1.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354748.5      0.02       1.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:23  354752.2      0.02       1.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:23  354758.3      0.02       1.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354765.0      0.02       1.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354769.0      0.02       1.3      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:04:23  354772.2      0.02       1.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354776.7      0.02       1.3      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354783.9      0.01       1.3      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354786.3      0.01       1.2      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354796.6      0.01       1.2      48.4 path/path/path/genblk1.add_in_reg[30]/D
    0:04:24  354798.5      0.01       1.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354800.6      0.01       1.2      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354802.2      0.01       1.2      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354806.0      0.01       1.2      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354805.2      0.01       1.2      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354807.0      0.01       1.2      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354809.1      0.01       1.2      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354810.5      0.01       1.2      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354811.8      0.01       1.2      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354813.4      0.01       1.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354814.2      0.01       1.2      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354815.0      0.01       1.2      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354818.5      0.01       1.2      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:24  354821.7      0.01       1.1      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:24  354823.2      0.01       1.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354824.3      0.01       1.1      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354826.7      0.01       1.1      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354827.5      0.01       1.1      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354829.6      0.01       1.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354831.0      0.01       1.1      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354832.6      0.01       1.1      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354835.0      0.01       1.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354836.0      0.01       1.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354838.1      0.01       1.1      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354841.3      0.01       1.1      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354843.5      0.01       1.1      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354847.5      0.01       1.1      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354850.4      0.01       1.0      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354851.7      0.01       1.0      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354852.0      0.01       1.0      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354861.3      0.01       1.0      72.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354862.9      0.01       1.0      72.7 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354863.7      0.01       1.0      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:25  354865.8      0.01       1.0      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354869.5      0.01       1.0      72.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  354874.3      0.01       1.0      72.7 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354876.4      0.01       1.0      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:26  354877.2      0.01       0.9      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  354880.4      0.01       0.9      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  354883.4      0.01       0.9      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:26  354886.3      0.01       0.9      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354888.2      0.01       0.9      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  354889.5      0.01       0.9      72.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  354892.4      0.01       0.9      72.7 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354894.5      0.01       0.9      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354895.3      0.01       0.9      72.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  354900.4      0.01       0.8      72.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354903.6      0.01       0.8      72.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354907.0      0.01       0.8      72.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354909.7      0.01       0.8      72.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  354911.6      0.01       0.8      72.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  354912.4      0.01       0.8      72.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:27  354913.2      0.01       0.8      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:27  354914.8      0.01       0.8      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:27  354929.4      0.01       0.8      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:27  354931.8      0.01       0.8      96.9 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:27  354932.0      0.01       0.7      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  354937.4      0.01       0.7      96.9 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:27  354939.8      0.01       0.7      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:27  354941.9      0.01       0.7      96.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  354942.7      0.01       0.7      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  354946.7      0.01       0.7      96.9 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:27  354948.3      0.01       0.7      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:27  354949.6      0.01       0.7      96.9 path/path/path/genblk1.add_in_reg[31]/D
    0:04:27  354952.5      0.01       0.7      96.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  354957.8      0.01       0.7      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  354966.9      0.01       0.7      96.9 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:28  354969.0      0.01       0.7      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:28  354971.7      0.01       0.7      96.9 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:28  354972.5      0.01       0.6      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:28  354974.9      0.01       0.6      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:28  354978.1      0.01       0.6      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:28  354980.2      0.01       0.6      96.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:28  354982.8      0.01       0.6      96.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:28  354985.2      0.01       0.6      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:28  354988.4      0.01       0.6      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:28  354998.0      0.01       0.6     121.1 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:28  354999.6      0.01       0.6     121.1 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:28  355004.4      0.01       0.6     121.1 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:28  355008.6      0.01       0.5     121.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  355010.8      0.01       0.5     121.1                          
    0:04:30  354989.0      0.01       0.5     121.1                          
    0:04:30  354989.8      0.01       0.5     121.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:30  354989.8      0.01       0.5     121.1                          
    0:04:31  354948.5      0.01       0.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:31  354948.5      0.01       0.5       0.0                          
    0:04:32  354948.5      0.01       0.5       0.0                          
    0:04:40  353895.4      0.07       0.7       0.0                          
    0:04:44  353791.4      0.07       0.7       0.0                          
    0:04:47  353733.7      0.07       0.8       0.0                          
    0:04:48  353716.2      0.07       0.8       0.0                          
    0:04:49  353709.8      0.07       0.8       0.0                          
    0:04:49  353709.8      0.07       0.8       0.0                          
    0:04:49  353716.7      0.01       0.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:49  353719.1      0.01       0.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:49  353738.0      0.01       0.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353739.0      0.01       0.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353739.0      0.01       0.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353742.2      0.01       0.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353746.7      0.01       0.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:50  353748.3      0.01       0.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353751.8      0.01       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:50  353752.6      0.01       0.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353753.7      0.01       0.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:50  353755.0      0.01       0.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:50  353755.8      0.01       0.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353755.8      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:50  353758.4      0.01       0.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353759.8      0.01       0.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  353764.0      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:50  353765.9      0.01       0.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:50  353765.4      0.01       0.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:51  353767.8      0.01       0.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:51  353769.1      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:51  353777.6      0.01       0.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:51  353777.3      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:51  353776.8      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  353777.6      0.01       0.3       0.0                          
    0:04:53  353591.4      0.07       1.2       0.0                          
    0:04:53  353574.6      0.07       1.2       0.0                          
    0:04:54  353574.6      0.07       1.2       0.0                          
    0:04:54  353574.6      0.07       1.2       0.0                          
    0:04:54  353574.6      0.07       1.2       0.0                          
    0:04:54  353574.6      0.07       1.2       0.0                          
    0:04:54  353574.6      0.07       1.2       0.0                          
    0:04:54  353588.5      0.01       0.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:54  353590.9      0.01       0.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:55  353591.4      0.01       0.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:55  353597.0      0.01       0.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:04:55  353597.5      0.01       0.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:55  353601.5      0.01       0.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:55  353606.3      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:55  353610.8      0.01       0.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:55  353611.4      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:55  353616.1      0.01       0.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:55  353617.2      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:56  353626.2      0.01       0.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  353626.2      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:56  353626.2      0.01       0.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:56  353630.0      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:56  353631.3      0.01       0.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:56  353631.8      0.01       0.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:56  353632.1      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:56  353632.9      0.01       0.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  353632.9      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:56  353636.6      0.01       0.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:56  353636.6      0.01       0.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  353641.9      0.01       0.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:56  353644.1      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:57  353645.1      0.01       0.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  353645.9      0.01       0.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:57  353645.7      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:57  353649.1      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:57  353650.2      0.01       0.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:57  353652.8      0.01       0.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  353653.1      0.00       0.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:57  353654.7      0.00       0.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  353659.5      0.00       0.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  353659.8      0.00       0.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:57  353660.6      0.00       0.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  353666.9      0.00       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  353668.3      0.00       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  353672.5      0.00       0.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  353675.5      0.00       0.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:58  353678.4      0.00       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  353678.4      0.00       0.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  353678.9      0.00       0.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:58  353681.6      0.00       0.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  353687.7      0.00       0.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:58  353689.0      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  353697.8      0.00       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  353698.6      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:58  353705.8      0.00       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:58  353709.5      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:58  353712.2      0.00       0.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  353713.0      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:59  353715.6      0.00       0.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:59  353716.2      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:59  353721.7      0.00       0.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  353724.7      0.00       0.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  353728.1      0.00       0.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  353729.7      0.00       0.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  353734.5      0.00       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:59  353737.7      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:59  353741.2      0.00       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:59  353742.2      0.00       0.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  353749.1      0.00       0.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:59  353752.3      0.00       0.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  353752.3      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:59  353753.1      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:00  353754.7      0.00       0.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:00  353755.5      0.00       0.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  353756.3      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:01  353756.1      0.00       0.0       0.0                          
    0:05:10  353715.9      0.00       0.0       0.0                          
    0:05:11  353674.7      0.00       0.0       0.0                          
    0:05:11  353640.1      0.00       0.0       0.0                          
    0:05:11  353586.9      0.00       0.0       0.0                          
    0:05:12  353552.6      0.00       0.0       0.0                          
    0:05:12  353519.0      0.00       0.0       0.0                          
    0:05:12  353468.8      0.00       0.0       0.0                          
    0:05:13  353357.1      0.00       0.0       0.0                          
    0:05:13  353246.1      0.00       0.0       0.0                          
    0:05:14  353135.2      0.00       0.0       0.0                          
    0:05:14  353079.6      0.00       0.0       0.0                          
    0:05:14  352968.7      0.00       0.0       0.0                          
    0:05:15  352857.8      0.00       0.0       0.0                          
    0:05:15  352746.1      0.00       0.0       0.0                          
    0:05:16  352635.9      0.00       0.0       0.0                          
    0:05:16  352524.2      0.00       0.0       0.0                          
    0:05:17  352414.1      0.00       0.0       0.0                          
    0:05:17  352302.4      0.00       0.0       0.0                          
    0:05:18  352192.2      0.00       0.0       0.0                          
    0:05:18  352080.5      0.00       0.0       0.0                          
    0:05:19  351968.8      0.00       0.0       0.0                          
    0:05:19  351858.7      0.00       0.0       0.0                          
    0:05:20  351747.0      0.00       0.0       0.0                          
    0:05:20  351682.6      0.00       0.0       0.0                          
    0:05:20  351641.1      0.00       0.0       0.0                          
    0:05:20  351604.6      0.00       0.0       0.0                          
    0:05:21  351567.4      0.00       0.0       0.0                          
    0:05:21  351517.7      0.00       0.0       0.0                          
    0:05:21  351473.2      0.00       0.0       0.0                          
    0:05:22  351432.8      0.00       0.0       0.0                          
    0:05:22  351389.7      0.00       0.0       0.0                          
    0:05:22  351335.2      0.00       0.0       0.0                          
    0:05:23  351300.3      0.00       0.0       0.0                          
    0:05:23  351247.4      0.00       0.0       0.0                          
    0:05:23  351211.0      0.00       0.0       0.0                          
    0:05:24  351155.4      0.00       0.0       0.0                          
    0:05:24  351117.6      0.00       0.0       0.0                          
    0:05:24  351070.8      0.00       0.0       0.0                          
    0:05:25  351027.2      0.00       0.0       0.0                          
    0:05:25  350950.8      0.00       0.0       0.0                          
    0:05:25  350856.7      0.00       0.0       0.0                          
    0:05:26  350778.5      0.00       0.0       0.0                          
    0:05:27  350687.5      0.00       0.0       0.0                          
    0:05:28  350593.3      0.00       0.0       0.0                          
    0:05:28  350515.1      0.00       0.0       0.0                          
    0:05:29  350424.1      0.00       0.0       0.0                          
    0:05:29  350330.0      0.00       0.0       0.0                          
    0:05:30  350251.8      0.00       0.0       0.0                          
    0:05:31  350161.3      0.00       0.0       0.0                          
    0:05:31  350140.3      0.00       0.0       0.0                          
    0:05:31  350061.3      0.00       0.0       0.0                          
    0:05:31  349938.4      0.00       0.0       0.0                          
    0:05:31  349906.5      0.00       0.0       0.0                          
    0:05:31  349867.1      0.00       0.0       0.0                          
    0:05:33  349850.9      0.00       0.0       0.0                          
    0:05:33  349847.5      0.00       0.0       0.0                          
    0:05:33  349846.1      0.00       0.0       0.0                          
    0:05:34  349843.2      0.00       0.0       0.0                          
    0:05:34  349841.3      0.00       0.0       0.0                          
    0:05:34  349839.7      0.00       0.0       0.0                          
    0:05:34  349838.9      0.00       0.0       0.0                          
    0:05:34  349835.5      0.00       0.0       0.0                          
    0:05:35  349834.2      0.00       0.0       0.0                          
    0:05:35  349830.4      0.00       0.0       0.0                          
    0:05:35  349828.3      0.00       0.0       0.0                          
    0:05:36  349824.6      0.00       0.0       0.0                          
    0:05:40  349823.0      0.00       0.0       0.0                          
    0:05:42  349815.0      0.00       0.0       0.0                          
    0:05:42  349811.8      0.00       0.0       0.0                          
    0:05:43  349808.3      0.00       0.0       0.0                          
    0:05:44  349805.2      0.00       0.0       0.0                          
    0:05:45  349739.2      0.07       1.5       0.0                          
    0:05:45  349738.4      0.07       1.5       0.0                          
    0:05:45  349738.4      0.07       1.5       0.0                          
    0:05:45  349738.4      0.07       1.5       0.0                          
    0:05:46  349738.4      0.07       1.5       0.0                          
    0:05:46  349738.4      0.07       1.5       0.0                          
    0:05:46  349738.4      0.07       1.5       0.0                          
    0:05:46  349767.1      0.01       0.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349780.2      0.01       0.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349788.1      0.01       0.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349791.3      0.01       0.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:47  349798.8      0.00       0.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:05:47  349801.2      0.00       0.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:47  349804.1      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349804.1      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349808.6      0.00       0.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:05:47  349811.5      0.00       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349812.9      0.00       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349819.8      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349823.0      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349825.4      0.00       0.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:47  349827.8      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:48  349831.0      0.00       0.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:48  349833.6      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349837.6      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:48  349841.1      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349844.0      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:48  349844.5      0.00       0.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349846.1      0.00       0.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:48  349846.4      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349848.2      0.00       0.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349848.2      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349848.8      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349851.2      0.00       0.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:49  349853.8      0.00       0.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349854.1      0.00       0.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349855.4      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1578 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:23:43 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             161093.058928
Buf/Inv area:                     8220.463962
Noncombinational area:          188762.371411
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349855.430339
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:23:58 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 110.9644 mW   (89%)
  Net Switching Power  =  13.7006 mW   (11%)
                         ---------
Total Dynamic Power    = 124.6650 mW  (100%)

Cell Leakage Power     =   7.2333 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.0535e+05        1.3670e+03        3.2083e+06        1.0992e+05  (  83.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.6180e+03        1.2332e+04        4.0251e+06        2.1976e+04  (  16.66%)
--------------------------------------------------------------------------------------------------
Total          1.1097e+05 uW     1.3700e+04 uW     7.2333e+06 nW     1.3190e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:23:58 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/U659/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[10] (memory_b16_SIZE32_LOGSIZE5_54)
                                                          0.00       0.23 f
  path/genblk1[5].path/Mat_a_Mem/data_out[10] (seqMemory_b16_SIZE32_54)
                                                          0.00       0.23 f
  path/genblk1[5].path/path/in0[10] (mac_b16_g1_27)       0.00       0.23 f
  path/genblk1[5].path/path/mult_21/a[10] (mac_b16_g1_27_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[5].path/path/mult_21/U719/Z (XOR2_X1)      0.09       0.32 f
  path/genblk1[5].path/path/mult_21/U826/ZN (NAND2_X1)
                                                          0.04       0.36 r
  path/genblk1[5].path/path/mult_21/U1212/ZN (OAI22_X1)
                                                          0.04       0.40 f
  path/genblk1[5].path/path/mult_21/U315/S (HA_X1)        0.08       0.48 f
  path/genblk1[5].path/path/mult_21/U313/CO (FA_X1)       0.09       0.57 f
  path/genblk1[5].path/path/mult_21/U307/S (FA_X1)        0.13       0.71 r
  path/genblk1[5].path/path/mult_21/U306/S (FA_X1)        0.11       0.82 f
  path/genblk1[5].path/path/mult_21/U709/ZN (AND2_X1)     0.05       0.86 f
  path/genblk1[5].path/path/mult_21/U882/ZN (AOI21_X1)
                                                          0.05       0.91 r
  path/genblk1[5].path/path/mult_21/U1144/ZN (OAI21_X1)
                                                          0.03       0.94 f
  path/genblk1[5].path/path/mult_21/U825/ZN (AOI21_X1)
                                                          0.06       1.00 r
  path/genblk1[5].path/path/mult_21/U1296/ZN (OAI21_X1)
                                                          0.03       1.03 f
  path/genblk1[5].path/path/mult_21/U789/ZN (AOI21_X1)
                                                          0.04       1.07 r
  path/genblk1[5].path/path/mult_21/U1295/ZN (OAI21_X1)
                                                          0.03       1.11 f
  path/genblk1[5].path/path/mult_21/U834/ZN (AOI21_X1)
                                                          0.04       1.15 r
  path/genblk1[5].path/path/mult_21/U1216/ZN (OAI21_X1)
                                                          0.03       1.18 f
  path/genblk1[5].path/path/mult_21/U1194/ZN (AOI21_X1)
                                                          0.04       1.22 r
  path/genblk1[5].path/path/mult_21/U1255/ZN (OAI21_X1)
                                                          0.03       1.25 f
  path/genblk1[5].path/path/mult_21/U1215/ZN (AOI21_X1)
                                                          0.04       1.30 r
  path/genblk1[5].path/path/mult_21/U1294/ZN (OAI21_X1)
                                                          0.04       1.33 f
  path/genblk1[5].path/path/mult_21/U855/ZN (NAND2_X1)
                                                          0.04       1.37 r
  path/genblk1[5].path/path/mult_21/U822/ZN (NAND3_X1)
                                                          0.05       1.42 f
  path/genblk1[5].path/path/mult_21/U741/ZN (NAND2_X1)
                                                          0.04       1.45 r
  path/genblk1[5].path/path/mult_21/U748/ZN (NAND3_X1)
                                                          0.03       1.49 f
  path/genblk1[5].path/path/mult_21/U776/ZN (NAND2_X1)
                                                          0.03       1.52 r
  path/genblk1[5].path/path/mult_21/U779/ZN (NAND3_X1)
                                                          0.04       1.56 f
  path/genblk1[5].path/path/mult_21/U1097/ZN (NAND2_X1)
                                                          0.04       1.60 r
  path/genblk1[5].path/path/mult_21/U814/ZN (NAND3_X1)
                                                          0.04       1.63 f
  path/genblk1[5].path/path/mult_21/U1103/ZN (NAND2_X1)
                                                          0.03       1.67 r
  path/genblk1[5].path/path/mult_21/U1105/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[5].path/path/mult_21/U839/ZN (NAND2_X1)
                                                          0.04       1.74 r
  path/genblk1[5].path/path/mult_21/U840/ZN (NAND3_X1)
                                                          0.04       1.78 f
  path/genblk1[5].path/path/mult_21/U842/ZN (NAND2_X1)
                                                          0.03       1.81 r
  path/genblk1[5].path/path/mult_21/U714/ZN (AND3_X1)     0.05       1.86 r
  path/genblk1[5].path/path/mult_21/product[31] (mac_b16_g1_27_DW_mult_tc_1)
                                                          0.00       1.86 r
  path/genblk1[5].path/path/genblk1.add_in_reg[31]/D (DFF_X1)
                                                          0.01       1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  path/genblk1[5].path/path/genblk1.add_in_reg[31]/CK (DFF_X1)
                                                          0.00       1.90 r
  library setup time                                     -0.03       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
