module audio #(
        parameter  L1 = 340136, // D è°ƒä½ï¿?? 1
                    L2 = 321046, // D è°ƒä½ï¿?? 2
                    L3 = 303027, // D è°ƒä½ï¿?? 3
                    L4 = 286019, // D è°ƒä½ï¿?? 4
                    L5 = 269966, // D è°ƒä½ï¿?? 5
                    L6 = 254814, // D è°ƒä½ï¿?? 6
                    L7 = 240512, // D è°ƒä½ï¿?? 7
                    L8 = 227014,
                    L9 = 214272,
                    L10 = 202246,
                    L11 = 190895,
                    L12 = 180181,
                    M1 = 170068, // D è°ƒéŸ³ 1
                    M2 = 160523,
                    M3 = 151513, // D è°ƒéŸ³ 2
                    M4 = 143010,
                    M5 = 134983, // D è°ƒéŸ³ 3
                    M6 = 127407, // D è°ƒéŸ³ 4
                    M7 = 120256,
                    M8 = 113507, // D è°ƒéŸ³ 5
                    M9 = 107136,
                    M10 = 101123, // D è°ƒéŸ³ 6
                    M11 = 95447,
                    M12 = 90090,  // D è°ƒéŸ³ 7
                    H1 = 85034,  // D è°ƒé«˜ï¿?? 1
                    H2 = 80261,
                    H3 = 75757,  // D è°ƒé«˜ï¿?? 2
                    H4 = 71505,
                    H5 = 67492,  // D è°ƒé«˜ï¿?? 3
                    H6 = 63704,  // D è°ƒé«˜ï¿?? 4
                    H7 = 60128,
                    H8 = 56753,  // D è°ƒé«˜ï¿?? 5
                    H9 = 53568,
                    H10 = 50562,  // D è°ƒé«˜ï¿?? 6
                    H11 = 47724,
                    H12 = 45045  // D è°ƒé«˜ï¿?? 7
    )
    (
        input  wire clk,
        input  wire rst,
        output reg  audio_out
    );

    reg  [31:0] ctr_arr;    // é¢„é‡è£…ï¿½??
    wire [31:0] ctr_crr;    // æ¯”è¾ƒï¿??
    wire [8:0]  pitch_num;  // éŸ³ä¹çš„éŸ³è°ƒç¼–ï¿??
    wire [6:0]  pitch;      // éŸ³ä¹çš„éŸ³ï¿??
        
    //æ ¹æ® rom å­˜å‚¨è¾“å‡ºä¸åŒçš„éŸ³è°ƒè¾“å‡ºä¸åŒçš„é¢„ç½®ï¿??
    always @(posedge clk) begin
        if(rst) begin
            ctr_arr <= 1;
        end else begin
            case(pitch[5:0])
                6'b01_0001:ctr_arr = L1; // D è°ƒä½ï¿??? 1
                6'b01_0010:ctr_arr = L2; // D è°ƒä½ï¿??? 2
                6'b01_0011:ctr_arr = L3; // D è°ƒä½ï¿??? 3
                6'b01_0100:ctr_arr = L4; // D è°ƒä½ï¿??? 4
                6'b01_0101:ctr_arr = L5; // D è°ƒä½ï¿??? 5
                6'b01_0110:ctr_arr = L6; // D è°ƒä½ï¿??? 6
                6'b01_0111:ctr_arr = L7; // D è°ƒä½ï¿??? 7
                6'b01_1000:ctr_arr = L8; // D è°ƒä½ï¿?? 8
                6'b01_1001:ctr_arr = L9; // D è°ƒä½ï¿?? 9
                6'b01_1010:ctr_arr = L10; // D è°ƒä½ï¿?? 10
                6'b01_1011:ctr_arr = L11; // D è°ƒä½ï¿?? 11
                6'b01_1100:ctr_arr = L12; // D è°ƒä½ï¿?? 12

                6'b10_0001:ctr_arr = M1; // D è°ƒéŸ³ 1
                6'b10_0010:ctr_arr = M2; // D è°ƒéŸ³ 2
                6'b10_0011:ctr_arr = M3; // D è°ƒéŸ³ 3
                6'b10_0100:ctr_arr = M4; // D è°ƒéŸ³ 4
                6'b10_0101:ctr_arr = M5; // D è°ƒéŸ³ 5
                6'b10_0110:ctr_arr = M6; // D è°ƒéŸ³ 6
                6'b10_0111:ctr_arr = M7; // D è°ƒéŸ³ 7
                6'b10_1000:ctr_arr = M8; // D è°ƒéŸ³ï¿?? 8
                6'b10_1001:ctr_arr = M9; // D è°ƒéŸ³ï¿?? 9
                6'b10_1010:ctr_arr = M10; // D è°ƒéŸ³ï¿?? 10
                6'b10_1011:ctr_arr = M11; // D è°ƒéŸ³ï¿?? 11
                6'b10_1100:ctr_arr = M12; // D è°ƒéŸ³ï¿?? 12

                6'b11_0001:ctr_arr = H1; // D è°ƒé«˜ï¿??? 1
                6'b11_0010:ctr_arr = H2; // D è°ƒé«˜ï¿??? 2
                6'b11_0011:ctr_arr = H3; // D è°ƒé«˜ï¿??? 3
                6'b11_0100:ctr_arr = H4; // D è°ƒé«˜ï¿??? 4
                6'b11_0101:ctr_arr = H5; // D è°ƒé«˜ï¿??? 5
                6'b11_0110:ctr_arr = H6; // D è°ƒé«˜ï¿??? 6
                6'b11_0111:ctr_arr = H7; // D è°ƒé«˜ï¿??? 7
                6'b11_1000:ctr_arr = H8; // D è°ƒé«˜ï¿?? 8
                6'b11_1001:ctr_arr = H9; // D è°ƒé«˜ï¿?? 9
                6'b11_1010:ctr_arr = H10; // D è°ƒé«˜ï¿?? 10
                6'b11_1011:ctr_arr = H11; // D è°ƒé«˜ï¿?? 11
                6'b11_1100:ctr_arr = H12; // D è°ƒé«˜ï¿?? 12
                default: ctr_arr = 64'd1;// ä¼‘æ­¢ï¿???
            endcase
        end
    end

    // å®ä¾‹ï¿?? rom
    blk_mem_gen_3 music (
        .clka(clk),        // input  wire clka
        .addra(pitch_num), // input  wire [8:0] addra
        .douta(pitch)      // output wire [6:0] douta
    );

    // å®ä¾‹åŒ–éŸ³è°ƒå¾ªç¯å™¨ get_pitch
    get_pitch get_pitch(
        .clk(clk),            // input  wire clk               æ—¶é’Ÿä¿¡å·
        .rst(rst),            // input  wire rst               å¤ä½ä¿¡å·
        .pitch_num(pitch_num) // output reg  [8:0] pitch_num   éŸ³è°ƒç¼–å·
    );

    // å®ä¾‹ï¿?? pwm ç”Ÿæˆï¿?? pwm_gen
    pwm_gen pwm_gen(
        .clk(clk),          // input  wire clk               æ—¶é’Ÿä¿¡å·
        .rst(rst),          // input  wire rst               å¤ä½ä¿¡å·
        .pwm_gen_en(1),     // input  wire pwm_gen_en        ä½¿èƒ½ä¿¡å·
        .ctr_arr(ctr_arr),  // input  wire [31:0] ctr_arr    é¢„é‡è£…ï¿½?ï¿½ï¼Œç”¨äºè®¾å®šé¢‘ç‡
        .ctr_crr(ctr_crr),  // input  wire [31:0] ctr_crr    æ¯”è¾ƒå€¼ï¼Œç”¨äºè°ƒèŠ‚å ç©ºï¿??
        .pwm_out(audio_out) // output reg  ctr_arr           è¾“å‡º pwm ï¿??
    );

    assign ctr_crr = ctr_arr >> 1; // è®¾ç½®è¾“å‡ºæ¯”è¾ƒå€¼ä¸ºé¢„é‡è£…ï¿½?ï¿½ä¸€ï¿??
endmodule