/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL2
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL2
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK2
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK2
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST2
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK3
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST3
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set SPIM_BSPIM_sR16_Dp_u0__A0_REG, CYREG_UDB_W8_A02
.set SPIM_BSPIM_sR16_Dp_u0__A1_REG, CYREG_UDB_W8_A12
.set SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set SPIM_BSPIM_sR16_Dp_u0__D0_REG, CYREG_UDB_W8_D02
.set SPIM_BSPIM_sR16_Dp_u0__D1_REG, CYREG_UDB_W8_D12
.set SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set SPIM_BSPIM_sR16_Dp_u0__F0_REG, CYREG_UDB_W8_F02
.set SPIM_BSPIM_sR16_Dp_u0__F1_REG, CYREG_UDB_W8_F12
.set SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_UDB_CAT16_A3
.set SPIM_BSPIM_sR16_Dp_u1__A0_REG, CYREG_UDB_W8_A03
.set SPIM_BSPIM_sR16_Dp_u1__A1_REG, CYREG_UDB_W8_A13
.set SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_UDB_CAT16_D3
.set SPIM_BSPIM_sR16_Dp_u1__D0_REG, CYREG_UDB_W8_D03
.set SPIM_BSPIM_sR16_Dp_u1__D1_REG, CYREG_UDB_W8_D13
.set SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_UDB_CAT16_F3
.set SPIM_BSPIM_sR16_Dp_u1__F0_REG, CYREG_UDB_W8_F03
.set SPIM_BSPIM_sR16_Dp_u1__F1_REG, CYREG_UDB_W8_F13
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK1
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST1
.set SPIM_IntClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set SPIM_IntClock__DIV_ID, 0x00000040
.set SPIM_IntClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set SPIM_IntClock__PA_DIV_ID, 0x000000FF

/* Pin_A */
.set Pin_A__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_A__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_A__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_A__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_A__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_A__0__HSIOM_MASK, 0x00000F00
.set Pin_A__0__HSIOM_SHIFT, 8
.set Pin_A__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_A__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_A__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_A__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_A__0__MASK, 0x04
.set Pin_A__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_A__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_A__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_A__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_A__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_A__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_A__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_A__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_A__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_A__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_A__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_A__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_A__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_A__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_A__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_A__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_A__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_A__0__PORT, 1
.set Pin_A__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_A__0__SHIFT, 2
.set Pin_A__DR, CYREG_GPIO_PRT1_DR
.set Pin_A__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_A__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_A__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_A__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_A__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_A__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_A__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_A__MASK, 0x04
.set Pin_A__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_A__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_A__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_A__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_A__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_A__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_A__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_A__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_A__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_A__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_A__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_A__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_A__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_A__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_A__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_A__PC, CYREG_GPIO_PRT1_PC
.set Pin_A__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_A__PORT, 1
.set Pin_A__PS, CYREG_GPIO_PRT1_PS
.set Pin_A__SHIFT, 2

/* Pin_B */
.set Pin_B__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_B__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_B__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_B__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_B__0__HSIOM_MASK, 0x000000F0
.set Pin_B__0__HSIOM_SHIFT, 4
.set Pin_B__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_B__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_B__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_B__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_B__0__MASK, 0x02
.set Pin_B__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_B__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_B__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_B__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_B__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_B__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_B__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_B__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_B__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_B__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_B__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_B__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_B__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_B__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_B__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_B__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_B__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_B__0__PORT, 1
.set Pin_B__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_B__0__SHIFT, 1
.set Pin_B__DR, CYREG_GPIO_PRT1_DR
.set Pin_B__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_B__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_B__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_B__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_B__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_B__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_B__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_B__MASK, 0x02
.set Pin_B__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_B__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_B__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_B__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_B__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_B__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_B__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_B__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_B__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_B__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_B__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_B__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_B__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_B__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_B__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_B__PC, CYREG_GPIO_PRT1_PC
.set Pin_B__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_B__PORT, 1
.set Pin_B__PS, CYREG_GPIO_PRT1_PS
.set Pin_B__SHIFT, 1

/* Pin_C */
.set Pin_C__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_C__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_C__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_C__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_C__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_C__0__HSIOM_MASK, 0x000F0000
.set Pin_C__0__HSIOM_SHIFT, 16
.set Pin_C__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_C__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_C__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_C__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_C__0__MASK, 0x10
.set Pin_C__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_C__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_C__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_C__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_C__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_C__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_C__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_C__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_C__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_C__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_C__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_C__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_C__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_C__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_C__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_C__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_C__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_C__0__PORT, 0
.set Pin_C__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_C__0__SHIFT, 4
.set Pin_C__DR, CYREG_GPIO_PRT0_DR
.set Pin_C__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_C__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_C__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_C__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_C__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_C__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_C__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_C__MASK, 0x10
.set Pin_C__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_C__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_C__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_C__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_C__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_C__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_C__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_C__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_C__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_C__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_C__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_C__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_C__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_C__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_C__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_C__PC, CYREG_GPIO_PRT0_PC
.set Pin_C__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_C__PORT, 0
.set Pin_C__PS, CYREG_GPIO_PRT0_PS
.set Pin_C__SHIFT, 4

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL14
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* isr_100Hz */
.set isr_100Hz__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_100Hz__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_100Hz__INTC_MASK, 0x02
.set isr_100Hz__INTC_NUMBER, 1
.set isr_100Hz__INTC_PRIOR_MASK, 0xC000
.set isr_100Hz__INTC_PRIOR_NUM, 3
.set isr_100Hz__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_100Hz__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_100Hz__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_SPI_SS */
.set Pin_SPI_SS__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_SPI_SS__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_SPI_SS__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_SPI_SS__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_SPI_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_SPI_SS__0__HSIOM_MASK, 0x0000F000
.set Pin_SPI_SS__0__HSIOM_SHIFT, 12
.set Pin_SPI_SS__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SS__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SS__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SS__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SS__0__MASK, 0x08
.set Pin_SPI_SS__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SS__0__OUT_SEL_SHIFT, 6
.set Pin_SPI_SS__0__OUT_SEL_VAL, 0
.set Pin_SPI_SS__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_SPI_SS__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_SPI_SS__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SS__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_SPI_SS__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_SPI_SS__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_SPI_SS__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_SPI_SS__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_SPI_SS__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_SPI_SS__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_SPI_SS__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_SPI_SS__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_SPI_SS__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_SPI_SS__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_SPI_SS__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_SPI_SS__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_SPI_SS__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_SPI_SS__0__PORT, 1
.set Pin_SPI_SS__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_SPI_SS__0__SHIFT, 3
.set Pin_SPI_SS__DR, CYREG_GPIO_PRT1_DR
.set Pin_SPI_SS__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_SPI_SS__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_SPI_SS__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_SPI_SS__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SS__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SS__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SS__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SS__MASK, 0x08
.set Pin_SPI_SS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_SPI_SS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_SPI_SS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_SPI_SS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_SPI_SS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_SPI_SS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_SPI_SS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_SPI_SS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_SPI_SS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_SPI_SS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_SPI_SS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_SPI_SS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_SPI_SS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_SPI_SS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_SPI_SS__PC, CYREG_GPIO_PRT1_PC
.set Pin_SPI_SS__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_SPI_SS__PORT, 1
.set Pin_SPI_SS__PS, CYREG_GPIO_PRT1_PS
.set Pin_SPI_SS__SHIFT, 3

/* Pin_SPI_MOSI */
.set Pin_SPI_MOSI__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_SPI_MOSI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_SPI_MOSI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_SPI_MOSI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_SPI_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_SPI_MOSI__0__HSIOM_MASK, 0x00F00000
.set Pin_SPI_MOSI__0__HSIOM_SHIFT, 20
.set Pin_SPI_MOSI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_SPI_MOSI__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_SPI_MOSI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_SPI_MOSI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_SPI_MOSI__0__MASK, 0x20
.set Pin_SPI_MOSI__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_SPI_MOSI__0__OUT_SEL_SHIFT, 10
.set Pin_SPI_MOSI__0__OUT_SEL_VAL, 2
.set Pin_SPI_MOSI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_SPI_MOSI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_SPI_MOSI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_SPI_MOSI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_SPI_MOSI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_SPI_MOSI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_SPI_MOSI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_SPI_MOSI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_SPI_MOSI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_SPI_MOSI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_SPI_MOSI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_SPI_MOSI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_SPI_MOSI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_SPI_MOSI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_SPI_MOSI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_SPI_MOSI__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_SPI_MOSI__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_SPI_MOSI__0__PORT, 0
.set Pin_SPI_MOSI__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_SPI_MOSI__0__SHIFT, 5
.set Pin_SPI_MOSI__DR, CYREG_GPIO_PRT0_DR
.set Pin_SPI_MOSI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_SPI_MOSI__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_SPI_MOSI__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_SPI_MOSI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_SPI_MOSI__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_SPI_MOSI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_SPI_MOSI__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_SPI_MOSI__MASK, 0x20
.set Pin_SPI_MOSI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_SPI_MOSI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_SPI_MOSI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_SPI_MOSI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_SPI_MOSI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_SPI_MOSI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_SPI_MOSI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_SPI_MOSI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_SPI_MOSI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_SPI_MOSI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_SPI_MOSI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_SPI_MOSI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_SPI_MOSI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_SPI_MOSI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_SPI_MOSI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_SPI_MOSI__PC, CYREG_GPIO_PRT0_PC
.set Pin_SPI_MOSI__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_SPI_MOSI__PORT, 0
.set Pin_SPI_MOSI__PS, CYREG_GPIO_PRT0_PS
.set Pin_SPI_MOSI__SHIFT, 5

/* Pin_SPI_SCLK */
.set Pin_SPI_SCLK__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_SPI_SCLK__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_SPI_SCLK__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_SPI_SCLK__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_SPI_SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_SPI_SCLK__0__HSIOM_MASK, 0x0000000F
.set Pin_SPI_SCLK__0__HSIOM_SHIFT, 0
.set Pin_SPI_SCLK__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SCLK__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SCLK__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SCLK__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SCLK__0__MASK, 0x01
.set Pin_SPI_SCLK__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SCLK__0__OUT_SEL_SHIFT, 0
.set Pin_SPI_SCLK__0__OUT_SEL_VAL, 1
.set Pin_SPI_SCLK__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_SPI_SCLK__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_SPI_SCLK__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SCLK__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_SPI_SCLK__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_SPI_SCLK__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_SPI_SCLK__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_SPI_SCLK__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_SPI_SCLK__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_SPI_SCLK__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_SPI_SCLK__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_SPI_SCLK__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_SPI_SCLK__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_SPI_SCLK__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_SPI_SCLK__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_SPI_SCLK__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_SPI_SCLK__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_SPI_SCLK__0__PORT, 1
.set Pin_SPI_SCLK__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_SPI_SCLK__0__SHIFT, 0
.set Pin_SPI_SCLK__DR, CYREG_GPIO_PRT1_DR
.set Pin_SPI_SCLK__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_SPI_SCLK__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_SPI_SCLK__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_SPI_SCLK__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SCLK__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SCLK__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SCLK__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SCLK__MASK, 0x01
.set Pin_SPI_SCLK__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_SPI_SCLK__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_SPI_SCLK__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SCLK__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_SPI_SCLK__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_SPI_SCLK__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_SPI_SCLK__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_SPI_SCLK__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_SPI_SCLK__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_SPI_SCLK__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_SPI_SCLK__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_SPI_SCLK__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_SPI_SCLK__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_SPI_SCLK__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_SPI_SCLK__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_SPI_SCLK__PC, CYREG_GPIO_PRT1_PC
.set Pin_SPI_SCLK__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_SPI_SCLK__PORT, 1
.set Pin_SPI_SCLK__PS, CYREG_GPIO_PRT1_PS
.set Pin_SPI_SCLK__SHIFT, 0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYDEV_WDT1_DIV, 512
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
