{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699657468204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699657468204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 15:04:28 2023 " "Processing started: Fri Nov 10 15:04:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699657468204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657468204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657468204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699657468329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699657468329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/shihling/git/cpen211-labs/lab6/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471779 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699657471798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"regfile:REGFILE\"" {  } { { "../datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699657471799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "../datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699657471800 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry1 alu.sv(14) " "Verilog HDL Always Construct warning at alu.sv(14): inferring latch(es) for variable \"carry1\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.sv(14) " "Verilog HDL Always Construct warning at alu.sv(14): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry2 alu.sv(14) " "Verilog HDL Always Construct warning at alu.sv(14): inferring latch(es) for variable \"carry2\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "alu.sv(14) " "SystemVerilog RTL Coding error at alu.sv(14): always_comb construct does not infer purely combinational logic." {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 14 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1699657471801 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry2 alu.sv(19) " "Inferred latch for \"carry2\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.sv(19) " "Inferred latch for \"out\[0\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.sv(19) " "Inferred latch for \"out\[1\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.sv(19) " "Inferred latch for \"out\[2\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.sv(19) " "Inferred latch for \"out\[3\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.sv(19) " "Inferred latch for \"out\[4\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.sv(19) " "Inferred latch for \"out\[5\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.sv(19) " "Inferred latch for \"out\[6\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.sv(19) " "Inferred latch for \"out\[7\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu.sv(19) " "Inferred latch for \"out\[8\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu.sv(19) " "Inferred latch for \"out\[9\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu.sv(19) " "Inferred latch for \"out\[10\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu.sv(19) " "Inferred latch for \"out\[11\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu.sv(19) " "Inferred latch for \"out\[12\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu.sv(19) " "Inferred latch for \"out\[13\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu.sv(19) " "Inferred latch for \"out\[14\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu.sv(19) " "Inferred latch for \"out\[15\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry1 alu.sv(19) " "Inferred latch for \"carry1\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:alu " "Can't elaborate user hierarchy \"ALU:alu\"" {  } { { "../datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 32 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699657471821 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 10 15:04:31 2023 " "Processing ended: Fri Nov 10 15:04:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699657471821 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699657471821 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699657471821 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699657468204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699657468204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 15:04:28 2023 " "Processing started: Fri Nov 10 15:04:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699657468204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657468204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657468204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699657468329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699657468329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/shihling/git/cpen211-labs/lab6/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471779 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699657471780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699657471798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"regfile:REGFILE\"" {  } { { "../datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699657471799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "../datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699657471800 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry1 alu.sv(14) " "Verilog HDL Always Construct warning at alu.sv(14): inferring latch(es) for variable \"carry1\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.sv(14) " "Verilog HDL Always Construct warning at alu.sv(14): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry2 alu.sv(14) " "Verilog HDL Always Construct warning at alu.sv(14): inferring latch(es) for variable \"carry2\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "alu.sv(14) " "SystemVerilog RTL Coding error at alu.sv(14): always_comb construct does not infer purely combinational logic." {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 14 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1699657471801 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry2 alu.sv(19) " "Inferred latch for \"carry2\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.sv(19) " "Inferred latch for \"out\[0\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.sv(19) " "Inferred latch for \"out\[1\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.sv(19) " "Inferred latch for \"out\[2\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.sv(19) " "Inferred latch for \"out\[3\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.sv(19) " "Inferred latch for \"out\[4\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471801 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.sv(19) " "Inferred latch for \"out\[5\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.sv(19) " "Inferred latch for \"out\[6\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.sv(19) " "Inferred latch for \"out\[7\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu.sv(19) " "Inferred latch for \"out\[8\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu.sv(19) " "Inferred latch for \"out\[9\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu.sv(19) " "Inferred latch for \"out\[10\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu.sv(19) " "Inferred latch for \"out\[11\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu.sv(19) " "Inferred latch for \"out\[12\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu.sv(19) " "Inferred latch for \"out\[13\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu.sv(19) " "Inferred latch for \"out\[14\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu.sv(19) " "Inferred latch for \"out\[15\]\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry1 alu.sv(19) " "Inferred latch for \"carry1\" at alu.sv(19)" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 "|datapath|ALU:alu"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:alu " "Can't elaborate user hierarchy \"ALU:alu\"" {  } { { "../datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 32 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699657471802 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699657471821 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 10 15:04:31 2023 " "Processing ended: Fri Nov 10 15:04:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699657471821 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699657471821 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699657471821 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699657471821 ""}
