Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date              : Tue Jun 28 10:59:33 2016
| Host              : maicuong running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file xillydemo_clock_utilization_routed.rpt
| Design            : xillydemo
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. List of Nets using CMT BACKBONE routing
8. Clock Regions : Key Resource Utilization
9. Net wise resources used in clock region X0Y0
10. Net wise resources used in clock region X1Y0
11. Net wise resources used in clock region X0Y1
12. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    1 |         8 |         0 |
| MMCM  |    1 |         2 |         1 |
| PLL   |    1 |         2 |         1 |
| BUFR  |    1 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                   |                                                                                 |   Num Loads  |       |
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                                                                         | Net Name                                                                        | BELs | Sites | Fixed |
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------+-------+
|     1 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |  211 |    84 |    no |
|     2 | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | 5065 |  1608 |    no |
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------+-------+


+-------+--------------------------+--------------------------+---------------------------+--------------+-------+
|       |                          |          BUFHCE          |                           |   Num Loads  |       |
+-------+--------------------------+------------+-------------+---------------------------+------+-------+-------+
| Index | Src of Rt-thru BUFHCE    | Clk-Region | Site        | Net Name                  | BELs | Sites | Fixed |
+-------+--------------------------+------------+-------------+---------------------------+------+-------+-------+
|     1 | audio_ins/plle2_adv_inst | X1Y0       | BUFHCE_X1Y0 | audio_ins/audio_mclk_OBUF |    1 |     1 |   yes |
+-------+--------------------------+------------+-------------+---------------------------+------+-------+-------+


+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                              |                                                                                             |   Num Loads  |       |
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                                                                    | Net Name                                                                                    | BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clk_fb  |    1 |     1 |   yes |
|     2 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0 |    1 |     1 |   yes |
|     3 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1 |    1 |     1 |   yes |
|     4 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2 |    1 |     1 |   yes |
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------+-------+-------+


+-------+--------------------------+---------------------------+--------------+-------+
|       |                          |                           |   Num Loads  |       |
+-------+--------------------------+---------------------------+------+-------+-------+
| Index | PLL Cell                 | Net Name                  | BELs | Sites | Fixed |
+-------+--------------------------+---------------------------+------+-------+-------+
|     1 | audio_ins/plle2_adv_inst | audio_ins/audio_mclk_OBUF |    1 |     1 |   yes |
|     2 | audio_ins/plle2_adv_inst | audio_ins/clk_fb          |    1 |     1 |   yes |
+-------+--------------------------+---------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                 |                                                                                   |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFR Cell                                                                                       | Net Name                                                                          | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------+-------+
|     1 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w |  193 |    91 |    no |
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------+-------+


4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                    |                                                                                      |   Num Loads  |       |
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFIO Cell                                                                                         | Net Name                                                                             | BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------+-------+
|     1 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/serdes_clk_buf | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/serdes_clk_w |    8 |     8 |    no |
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------+-------+


6. Details of Local Clocks
--------------------------

+-------+-------------------+--------------+--------------+-------+
|       |                   |              |   Num Loads  |       |
+-------+-------------------+--------------+------+-------+-------+
| Index | Local Clk Src     | Net Name     | BELs | Sites | Fixed |
+-------+-------------------+--------------+------+-------+-------+
|     1 | clk_100_IBUF_inst | clk_100_IBUF |    2 |     2 |   yes |
+-------+-------------------+--------------+------+-------+-------+


7. List of Nets using CMT BACKBONE routing
------------------------------------------

+-------+--------------+-----------------------------------------------+------------+-----------------+-------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+
| Index | Net Name     | Sample Node Name                              | CMT Column | Source LIB_CELL | Destination LIB_CELL(s) | Source Clock Region | Destination Clock Region(s) | Clock Region Used | Clock Region Req. | CDR Constraint | CMT Backbone Route |
+-------+--------------+-----------------------------------------------+------------+-----------------+-------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+
|     1 | clk_100_IBUF | CMT_TOP_L_UPPER_T_X119Y96/PLL_CLK_FREQ_BB1_NS |    Right   | IBUF            | PLLE2_ADV MMCME2_ADV    | X1Y1                | X1Y0 X1Y1                   | X1Y1 X1Y0         |  X1Y0 X1Y1        |                | All Backbone       |
+-------+--------------+-----------------------------------------------+------------+-----------------+-------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+


8. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1866 |  8800 |  166 |  1600 |    2 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    4 |    50 | 1691 |  8800 |  197 |  1400 |    8 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  701 |  8800 |   35 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    1 |     4 |    0 |     2 |    1 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    4 |    50 |   23 |    50 |  766 |  8800 |    3 |  1400 |    1 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


9. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                  Clock Net Name                                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y9 |   no  |         0 |        0 |       0 |         1 |       0 |       0 |   64 |     0 |        0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         3 |       0 |       0 | 1802 |   166 |        0 | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------+


10. Net wise resources used in clock region X1Y0
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                  Clock Net Name                                 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y11 |   no  |         0 |        0 |       0 |         0 |       0 |       4 |    0 |     0 |        0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |
| BUFG        | BUFHCE_X1Y8  |   no  |         0 |        0 |       0 |        16 |       0 |       0 | 1691 |   197 |        0 | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------------------------------------+


11. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                               Clock Net Name                              |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 701 |    35 |        0 | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------+


12. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                    Clock Net Name                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------+
| BUFIO       |      ---     |   no  |         0 |        0 |       0 |         0 |       0 |       8 |   0 |     0 |        0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/serdes_clk_w |
| BUFG        | BUFHCE_X1Y22 |   no  |         0 |        0 |       0 |         1 |       0 |      14 | 127 |     0 |        0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk      |
| BUFR        |      ---     |   no  |         0 |        0 |       0 |         0 |       0 |       8 | 182 |     3 |        0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w    |
| BUFG        | BUFHCE_X1Y23 |   no  |         0 |        0 |       0 |         0 |       4 |       1 | 457 |     0 |        0 | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1            |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG]
set_property LOC BUFGCTRL_X0Y16 [get_cells xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf]

# Location of IO Clock Primitives
set_property LOC BUFIO_X0Y5 [get_cells xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/serdes_clk_buf]

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y1 [get_cells xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives
set_property LOC BUFR_X0Y5 [get_cells xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf]

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y0 [get_cells audio_ins/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y0 [get_cells audio_mclk_OBUF_inst]
set_property LOC IOB_X0Y0 [get_cells audio_mclk_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports clk_100]

# Clock net "xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1" driven by instance "xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1}
add_cells_to_pblock [get_pblocks  {CLKAG_xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1"}]]]
resize_pblock [get_pblocks {CLKAG_xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w" driven by instance "xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf" located at site "BUFR_X0Y5"
#startgroup
create_pblock {CLKAG_xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w}
add_cells_to_pblock [get_pblocks  {CLKAG_xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w"}]]]
resize_pblock [get_pblocks {CLKAG_xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk" driven by instance "xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk"}]]]
resize_pblock [get_pblocks {CLKAG_xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
