// Seed: 3118328447
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output wand id_6,
    input supply0 id_7,
    input tri1 id_8
);
  id_10(
      id_6, id_5, 1 ^ id_5, id_4 & id_2, id_6, 1, -1
  );
  assign module_1.type_1 = 0;
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    input tri0 id_5,
    output wand id_6
);
  always
    if (id_0)
      assert (-1) begin : LABEL_0
        id_6 += -1'b0;
      end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_0,
      id_5,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
