
build/lora328.elf:     формат файла elf32-avr

Розділи:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001d2  00800100  00006920  000069b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006920  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000029b  008002d2  008002d2  00006b86  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00006b86  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00006b98  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000598  00000000  00000000  00006bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a0ec  00000000  00000000  00007170  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b56  00000000  00000000  0001125c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003697  00000000  00000000  00012db2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000121c  00000000  00000000  0001644c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001ea1  00000000  00000000  00017668  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006f0e  00000000  00000000  00019509  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000658  00000000  00000000  00020417  2**0
                  CONTENTS, READONLY, DEBUGGING

Дизасемблювання розділу .text:

00000000 <__vectors>:
       0:	0c 94 d9 08 	jmp	0x11b2	; 0x11b2 <__ctors_end>
       4:	0c 94 e0 0e 	jmp	0x1dc0	; 0x1dc0 <__vector_1>
       8:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
       c:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      10:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      14:	0c 94 05 0f 	jmp	0x1e0a	; 0x1e0a <__vector_5>
      18:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      1c:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      20:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      24:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      28:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      2c:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      30:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      34:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      38:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      3c:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      40:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <__vector_16>
      44:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      48:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      4c:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      50:	0c 94 b4 0e 	jmp	0x1d68	; 0x1d68 <__vector_20>
      54:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      58:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      5c:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      60:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      64:	0c 94 f6 08 	jmp	0x11ec	; 0x11ec <__bad_interrupt>
      68:	18 1c       	adc	r1, r8
      6a:	1e 1c       	adc	r1, r14
      6c:	ce 1c       	adc	r12, r14
      6e:	9b 1c       	adc	r9, r11
      70:	92 1c       	adc	r9, r2
      72:	f4 1c       	adc	r15, r4
      74:	cd 1d       	adc	r28, r13
      76:	cd 1d       	adc	r28, r13
      78:	cd 1d       	adc	r28, r13
      7a:	cd 1d       	adc	r28, r13
      7c:	cd 1d       	adc	r28, r13
      7e:	cd 1d       	adc	r28, r13
      80:	cd 1d       	adc	r28, r13
      82:	cd 1d       	adc	r28, r13
      84:	cd 1d       	adc	r28, r13
      86:	38 1d       	adc	r19, r8
      88:	56 1d       	adc	r21, r6

0000008a <__trampolines_end>:
      8a:	c6 a5       	ldd	r28, Z+46	; 0x2e
      8c:	63 63       	ori	r22, 0x33	; 51
      8e:	f8 84       	ldd	r15, Y+8	; 0x08
      90:	7c 7c       	andi	r23, 0xCC	; 204
      92:	ee 99       	sbic	0x1d, 6	; 29
      94:	77 77       	andi	r23, 0x77	; 119
      96:	f6 8d       	ldd	r31, Z+30	; 0x1e
      98:	7b 7b       	andi	r23, 0xBB	; 187
      9a:	ff 0d       	add	r31, r15
      9c:	f2 f2       	brmi	.-68     	; 0x5a <__SREG__+0x1b>
      9e:	d6 bd       	out	0x26, r29	; 38
      a0:	6b 6b       	ori	r22, 0xBB	; 187
      a2:	de b1       	in	r29, 0x0e	; 14
      a4:	6f 6f       	ori	r22, 0xFF	; 255
      a6:	91 54       	subi	r25, 0x41	; 65
      a8:	c5 c5       	rjmp	.+2954   	; 0xc34 <__stack+0x335>
      aa:	60 50       	subi	r22, 0x00	; 0
      ac:	30 30       	cpi	r19, 0x00	; 0
      ae:	02 03       	mulsu	r16, r18
      b0:	01 01       	movw	r0, r2
      b2:	ce a9       	ldd	r28, Y+54	; 0x36
      b4:	67 67       	ori	r22, 0x77	; 119
      b6:	56 7d       	andi	r21, 0xD6	; 214
      b8:	2b 2b       	or	r18, r27
      ba:	e7 19       	sub	r30, r7
      bc:	fe fe       	.word	0xfefe	; ????
      be:	b5 62       	ori	r27, 0x25	; 37
      c0:	d7 d7       	rcall	.+4014   	; 0x1070 <constant_table_AES_E1+0x3e6>
      c2:	4d e6       	ldi	r20, 0x6D	; 109
      c4:	ab ab       	std	Y+51, r26	; 0x33
      c6:	ec 9a       	sbi	0x1d, 4	; 29
      c8:	76 76       	andi	r23, 0x66	; 102
      ca:	8f 45       	sbci	r24, 0x5F	; 95
      cc:	ca ca       	rjmp	.-2668   	; 0xfffff662 <__eeprom_end+0xff7ef662>
      ce:	1f 9d       	mul	r17, r15
      d0:	82 82       	std	Z+2, r8	; 0x02
      d2:	89 40       	sbci	r24, 0x09	; 9
      d4:	c9 c9       	rjmp	.-3182   	; 0xfffff468 <__eeprom_end+0xff7ef468>
      d6:	fa 87       	std	Y+10, r31	; 0x0a
      d8:	7d 7d       	andi	r23, 0xDD	; 221
      da:	ef 15       	cp	r30, r15
      dc:	fa fa       	.word	0xfafa	; ????
      de:	b2 eb       	ldi	r27, 0xB2	; 178
      e0:	59 59       	subi	r21, 0x99	; 153
      e2:	8e c9       	rjmp	.-3300   	; 0xfffff400 <__eeprom_end+0xff7ef400>
      e4:	47 47       	sbci	r20, 0x77	; 119
      e6:	fb 0b       	sbc	r31, r27
      e8:	f0 f0       	brcs	.+60     	; 0x126 <__trampolines_end+0x9c>
      ea:	41 ec       	ldi	r20, 0xC1	; 193
      ec:	ad ad       	ldd	r26, Y+61	; 0x3d
      ee:	b3 67       	ori	r27, 0x73	; 115
      f0:	d4 d4       	rcall	.+2472   	; 0xa9a <__stack+0x19b>
      f2:	5f fd       	.word	0xfd5f	; ????
      f4:	a2 a2       	std	Z+34, r10	; 0x22
      f6:	45 ea       	ldi	r20, 0xA5	; 165
      f8:	af af       	std	Y+63, r26	; 0x3f
      fa:	23 bf       	out	0x33, r18	; 51
      fc:	9c 9c       	mul	r9, r12
      fe:	53 f7       	brvc	.-44     	; 0xd4 <__trampolines_end+0x4a>
     100:	a4 a4       	ldd	r10, Z+44	; 0x2c
     102:	e4 96       	adiw	r28, 0x34	; 52
     104:	72 72       	andi	r23, 0x22	; 34
     106:	9b 5b       	subi	r25, 0xBB	; 187
     108:	c0 c0       	rjmp	.+384    	; 0x28a <__trampolines_end+0x200>
     10a:	75 c2       	rjmp	.+1258   	; 0x5f6 <constant_table_AES_E3+0x16c>
     10c:	b7 b7       	in	r27, 0x37	; 55
     10e:	e1 1c       	adc	r14, r1
     110:	fd fd       	.word	0xfdfd	; ????
     112:	3d ae       	std	Y+61, r3	; 0x3d
     114:	93 93       	.word	0x9393	; ????
     116:	4c 6a       	ori	r20, 0xAC	; 172
     118:	26 26       	eor	r2, r22
     11a:	6c 5a       	subi	r22, 0xAC	; 172
     11c:	36 36       	cpi	r19, 0x66	; 102
     11e:	7e 41       	sbci	r23, 0x1E	; 30
     120:	3f 3f       	cpi	r19, 0xFF	; 255
     122:	f5 02       	muls	r31, r21
     124:	f7 f7       	brid	.-4      	; 0x122 <__trampolines_end+0x98>
     126:	83 4f       	sbci	r24, 0xF3	; 243
     128:	cc cc       	rjmp	.-1640   	; 0xfffffac2 <__eeprom_end+0xff7efac2>
     12a:	68 5c       	subi	r22, 0xC8	; 200
     12c:	34 34       	cpi	r19, 0x44	; 68
     12e:	51 f4       	brne	.+20     	; 0x144 <__trampolines_end+0xba>
     130:	a5 a5       	ldd	r26, Z+45	; 0x2d
     132:	d1 34       	cpi	r29, 0x41	; 65
     134:	e5 e5       	ldi	r30, 0x55	; 85
     136:	f9 08       	sbc	r15, r9
     138:	f1 f1       	breq	.+124    	; 0x1b6 <__trampolines_end+0x12c>
     13a:	e2 93       	st	-Z, r30	; не визначено
     13c:	71 71       	andi	r23, 0x11	; 17
     13e:	ab 73       	andi	r26, 0x3B	; 59
     140:	d8 d8       	rcall	.-3664   	; 0xfffff2f2 <__eeprom_end+0xff7ef2f2>
     142:	62 53       	subi	r22, 0x32	; 50
     144:	31 31       	cpi	r19, 0x11	; 17
     146:	2a 3f       	cpi	r18, 0xFA	; 250
     148:	15 15       	cp	r17, r5
     14a:	08 0c       	add	r0, r8
     14c:	04 04       	cpc	r0, r4
     14e:	95 52       	subi	r25, 0x25	; 37
     150:	c7 c7       	rjmp	.+3982   	; 0x10e0 <constant_table_AES_S+0x56>
     152:	46 65       	ori	r20, 0x56	; 86
     154:	23 23       	and	r18, r19
     156:	9d 5e       	subi	r25, 0xED	; 237
     158:	c3 c3       	rjmp	.+1926   	; 0x8e0 <constant_table_AES_E2+0x56>
     15a:	30 28       	or	r3, r0
     15c:	18 18       	sub	r1, r8
     15e:	37 a1       	ldd	r19, Z+39	; 0x27
     160:	96 96       	adiw	r26, 0x26	; 38
     162:	0a 0f       	add	r16, r26
     164:	05 05       	cpc	r16, r5
     166:	2f b5       	in	r18, 0x2f	; 47
     168:	9a 9a       	sbi	0x13, 2	; 19
     16a:	0e 09       	sbc	r16, r14
     16c:	07 07       	cpc	r16, r23
     16e:	24 36       	cpi	r18, 0x64	; 100
     170:	12 12       	cpse	r1, r18
     172:	1b 9b       	sbis	0x03, 3	; 3
     174:	80 80       	ld	r8, Z
     176:	df 3d       	cpi	r29, 0xDF	; 223
     178:	e2 e2       	ldi	r30, 0x22	; 34
     17a:	cd 26       	eor	r12, r29
     17c:	eb eb       	ldi	r30, 0xBB	; 187
     17e:	4e 69       	ori	r20, 0x9E	; 158
     180:	27 27       	eor	r18, r23
     182:	7f cd       	rjmp	.-1282   	; 0xfffffc82 <__eeprom_end+0xff7efc82>
     184:	b2 b2       	in	r11, 0x12	; 18
     186:	ea 9f       	mul	r30, r26
     188:	75 75       	andi	r23, 0x55	; 85
     18a:	12 1b       	sub	r17, r18
     18c:	09 09       	sbc	r16, r9
     18e:	1d 9e       	mul	r1, r29
     190:	83 83       	std	Z+3, r24	; 0x03
     192:	58 74       	andi	r21, 0x48	; 72
     194:	2c 2c       	mov	r2, r12
     196:	34 2e       	mov	r3, r20
     198:	1a 1a       	sub	r1, r26
     19a:	36 2d       	mov	r19, r6
     19c:	1b 1b       	sub	r17, r27
     19e:	dc b2       	in	r13, 0x1c	; 28
     1a0:	6e 6e       	ori	r22, 0xEE	; 238
     1a2:	b4 ee       	ldi	r27, 0xE4	; 228
     1a4:	5a 5a       	subi	r21, 0xAA	; 170
     1a6:	5b fb       	.word	0xfb5b	; ????
     1a8:	a0 a0       	ldd	r10, Z+32	; 0x20
     1aa:	a4 f6       	brge	.-88     	; 0x154 <__trampolines_end+0xca>
     1ac:	52 52       	subi	r21, 0x22	; 34
     1ae:	76 4d       	sbci	r23, 0xD6	; 214
     1b0:	3b 3b       	cpi	r19, 0xBB	; 187
     1b2:	b7 61       	ori	r27, 0x17	; 23
     1b4:	d6 d6       	rcall	.+3500   	; 0xf62 <constant_table_AES_E1+0x2d8>
     1b6:	7d ce       	rjmp	.-774    	; 0xfffffeb2 <__eeprom_end+0xff7efeb2>
     1b8:	b3 b3       	in	r27, 0x13	; 19
     1ba:	52 7b       	andi	r21, 0xB2	; 178
     1bc:	29 29       	or	r18, r9
     1be:	dd 3e       	cpi	r29, 0xED	; 237
     1c0:	e3 e3       	ldi	r30, 0x33	; 51
     1c2:	5e 71       	andi	r21, 0x1E	; 30
     1c4:	2f 2f       	mov	r18, r31
     1c6:	13 97       	sbiw	r26, 0x03	; 3
     1c8:	84 84       	ldd	r8, Z+12	; 0x0c
     1ca:	a6 f5       	brtc	.+104    	; 0x234 <__trampolines_end+0x1aa>
     1cc:	53 53       	subi	r21, 0x33	; 51
     1ce:	b9 68       	ori	r27, 0x89	; 137
     1d0:	d1 d1       	rcall	.+930    	; 0x574 <constant_table_AES_E3+0xea>
     1d2:	00 00       	nop
     1d4:	00 00       	nop
     1d6:	c1 2c       	mov	r12, r1
     1d8:	ed ed       	ldi	r30, 0xDD	; 221
     1da:	40 60       	ori	r20, 0x00	; 0
     1dc:	20 20       	and	r2, r0
     1de:	e3 1f       	adc	r30, r19
     1e0:	fc fc       	.word	0xfcfc	; ????
     1e2:	79 c8       	rjmp	.-3854   	; 0xfffff2d6 <__eeprom_end+0xff7ef2d6>
     1e4:	b1 b1       	in	r27, 0x01	; 1
     1e6:	b6 ed       	ldi	r27, 0xD6	; 214
     1e8:	5b 5b       	subi	r21, 0xBB	; 187
     1ea:	d4 be       	out	0x34, r13	; 52
     1ec:	6a 6a       	ori	r22, 0xAA	; 170
     1ee:	8d 46       	sbci	r24, 0x6D	; 109
     1f0:	cb cb       	rjmp	.-2154   	; 0xfffff988 <__eeprom_end+0xff7ef988>
     1f2:	67 d9       	rcall	.-3378   	; 0xfffff4c2 <__eeprom_end+0xff7ef4c2>
     1f4:	be be       	out	0x3e, r11	; 62
     1f6:	72 4b       	sbci	r23, 0xB2	; 178
     1f8:	39 39       	cpi	r19, 0x99	; 153
     1fa:	94 de       	rcall	.-728    	; 0xffffff24 <__eeprom_end+0xff7eff24>
     1fc:	4a 4a       	sbci	r20, 0xAA	; 170
     1fe:	98 d4       	rcall	.+2352   	; 0xb30 <__stack+0x231>
     200:	4c 4c       	sbci	r20, 0xCC	; 204
     202:	b0 e8       	ldi	r27, 0x80	; 128
     204:	58 58       	subi	r21, 0x88	; 136
     206:	85 4a       	sbci	r24, 0xA5	; 165
     208:	cf cf       	rjmp	.-98     	; 0x1a8 <__trampolines_end+0x11e>
     20a:	bb 6b       	ori	r27, 0xBB	; 187
     20c:	d0 d0       	rcall	.+416    	; 0x3ae <__trampolines_end+0x324>
     20e:	c5 2a       	or	r12, r21
     210:	ef ef       	ldi	r30, 0xFF	; 255
     212:	4f e5       	ldi	r20, 0x5F	; 95
     214:	aa aa       	std	Y+50, r10	; 0x32
     216:	ed 16       	cp	r14, r29
     218:	fb fb       	.word	0xfbfb	; ????
     21a:	86 c5       	rjmp	.+2828   	; 0xd28 <constant_table_AES_E1+0x9e>
     21c:	43 43       	sbci	r20, 0x33	; 51
     21e:	9a d7       	rcall	.+3892   	; 0x1154 <constant_table_AES_S+0xca>
     220:	4d 4d       	sbci	r20, 0xDD	; 221
     222:	66 55       	subi	r22, 0x56	; 86
     224:	33 33       	cpi	r19, 0x33	; 51
     226:	11 94       	neg	r1
     228:	85 85       	ldd	r24, Z+13	; 0x0d
     22a:	8a cf       	rjmp	.-236    	; 0x140 <__trampolines_end+0xb6>
     22c:	45 45       	sbci	r20, 0x55	; 85
     22e:	e9 10       	cpse	r14, r9
     230:	f9 f9       	.word	0xf9f9	; ????
     232:	04 06       	cpc	r0, r20
     234:	02 02       	muls	r16, r18
     236:	fe 81       	ldd	r31, Y+6	; 0x06
     238:	7f 7f       	andi	r23, 0xFF	; 255
     23a:	a0 f0       	brcs	.+40     	; 0x264 <__trampolines_end+0x1da>
     23c:	50 50       	subi	r21, 0x00	; 0
     23e:	78 44       	sbci	r23, 0x48	; 72
     240:	3c 3c       	cpi	r19, 0xCC	; 204
     242:	25 ba       	out	0x15, r2	; 21
     244:	9f 9f       	mul	r25, r31
     246:	4b e3       	ldi	r20, 0x3B	; 59
     248:	a8 a8       	ldd	r10, Y+48	; 0x30
     24a:	a2 f3       	brmi	.-24     	; 0x234 <__trampolines_end+0x1aa>
     24c:	51 51       	subi	r21, 0x11	; 17
     24e:	5d fe       	.word	0xfe5d	; ????
     250:	a3 a3       	std	Z+35, r26	; 0x23
     252:	80 c0       	rjmp	.+256    	; 0x354 <__trampolines_end+0x2ca>
     254:	40 40       	sbci	r20, 0x00	; 0
     256:	05 8a       	std	Z+21, r0	; 0x15
     258:	8f 8f       	std	Y+31, r24	; 0x1f
     25a:	3f ad       	ldd	r19, Y+63	; 0x3f
     25c:	92 92       	st	-Z, r9
     25e:	21 bc       	out	0x21, r2	; 33
     260:	9d 9d       	mul	r25, r13
     262:	70 48       	sbci	r23, 0x80	; 128
     264:	38 38       	cpi	r19, 0x88	; 136
     266:	f1 04       	cpc	r15, r1
     268:	f5 f5       	brhc	.+124    	; 0x2e6 <__trampolines_end+0x25c>
     26a:	63 df       	rcall	.-314    	; 0x132 <__trampolines_end+0xa8>
     26c:	bc bc       	out	0x2c, r11	; 44
     26e:	77 c1       	rjmp	.+750    	; 0x55e <constant_table_AES_E3+0xd4>
     270:	b6 b6       	in	r11, 0x36	; 54
     272:	af 75       	andi	r26, 0x5F	; 95
     274:	da da       	rcall	.-2636   	; 0xfffff82a <__eeprom_end+0xff7ef82a>
     276:	42 63       	ori	r20, 0x32	; 50
     278:	21 21       	and	r18, r1
     27a:	20 30       	cpi	r18, 0x00	; 0
     27c:	10 10       	cpse	r1, r0
     27e:	e5 1a       	sub	r14, r21
     280:	ff ff       	.word	0xffff	; ????
     282:	fd 0e       	add	r15, r29
     284:	f3 f3       	brvs	.-4      	; 0x282 <__trampolines_end+0x1f8>
     286:	bf 6d       	ori	r27, 0xDF	; 223
     288:	d2 d2       	rcall	.+1444   	; 0x82e <constant_table_AES_E3+0x3a4>
     28a:	81 4c       	sbci	r24, 0xC1	; 193
     28c:	cd cd       	rjmp	.-1126   	; 0xfffffe28 <__eeprom_end+0xff7efe28>
     28e:	18 14       	cp	r1, r8
     290:	0c 0c       	add	r0, r12
     292:	26 35       	cpi	r18, 0x56	; 86
     294:	13 13       	cpse	r17, r19
     296:	c3 2f       	mov	r28, r19
     298:	ec ec       	ldi	r30, 0xCC	; 204
     29a:	be e1       	ldi	r27, 0x1E	; 30
     29c:	5f 5f       	subi	r21, 0xFF	; 255
     29e:	35 a2       	std	Z+37, r3	; 0x25
     2a0:	97 97       	sbiw	r26, 0x27	; 39
     2a2:	88 cc       	rjmp	.-1776   	; 0xfffffbb4 <__eeprom_end+0xff7efbb4>
     2a4:	44 44       	sbci	r20, 0x44	; 68
     2a6:	2e 39       	cpi	r18, 0x9E	; 158
     2a8:	17 17       	cp	r17, r23
     2aa:	93 57       	subi	r25, 0x73	; 115
     2ac:	c4 c4       	rjmp	.+2440   	; 0xc36 <__stack+0x337>
     2ae:	55 f2       	brhs	.-108    	; 0x244 <__trampolines_end+0x1ba>
     2b0:	a7 a7       	std	Z+47, r26	; 0x2f
     2b2:	fc 82       	std	Y+4, r15	; 0x04
     2b4:	7e 7e       	andi	r23, 0xEE	; 238
     2b6:	7a 47       	sbci	r23, 0x7A	; 122
     2b8:	3d 3d       	cpi	r19, 0xDD	; 221
     2ba:	c8 ac       	ldd	r12, Y+56	; 0x38
     2bc:	64 64       	ori	r22, 0x44	; 68
     2be:	ba e7       	ldi	r27, 0x7A	; 122
     2c0:	5d 5d       	subi	r21, 0xDD	; 221
     2c2:	32 2b       	or	r19, r18
     2c4:	19 19       	sub	r17, r9
     2c6:	e6 95       	lsr	r30
     2c8:	73 73       	andi	r23, 0x33	; 51
     2ca:	c0 a0       	ldd	r12, Z+32	; 0x20
     2cc:	60 60       	ori	r22, 0x00	; 0
     2ce:	19 98       	cbi	0x03, 1	; 3
     2d0:	81 81       	ldd	r24, Z+1	; 0x01
     2d2:	9e d1       	rcall	.+828    	; 0x610 <constant_table_AES_E3+0x186>
     2d4:	4f 4f       	sbci	r20, 0xFF	; 255
     2d6:	a3 7f       	andi	r26, 0xF3	; 243
     2d8:	dc dc       	rcall	.-1608   	; 0xfffffc92 <__eeprom_end+0xff7efc92>
     2da:	44 66       	ori	r20, 0x64	; 100
     2dc:	22 22       	and	r2, r18
     2de:	54 7e       	andi	r21, 0xE4	; 228
     2e0:	2a 2a       	or	r2, r26
     2e2:	3b ab       	std	Y+51, r19	; 0x33
     2e4:	90 90 0b 83 	lds	r9, 0x830B	; 0x80830b <__bss_end+0x7d9e>
     2e8:	88 88       	ldd	r8, Y+16	; 0x10
     2ea:	8c ca       	rjmp	.-2792   	; 0xfffff804 <__eeprom_end+0xff7ef804>
     2ec:	46 46       	sbci	r20, 0x66	; 102
     2ee:	c7 29       	or	r28, r7
     2f0:	ee ee       	ldi	r30, 0xEE	; 238
     2f2:	6b d3       	rcall	.+1750   	; 0x9ca <__stack+0xcb>
     2f4:	b8 b8       	out	0x08, r11	; 8
     2f6:	28 3c       	cpi	r18, 0xC8	; 200
     2f8:	14 14       	cp	r1, r4
     2fa:	a7 79       	andi	r26, 0x97	; 151
     2fc:	de de       	rcall	.-580    	; 0xba <__trampolines_end+0x30>
     2fe:	bc e2       	ldi	r27, 0x2C	; 44
     300:	5e 5e       	subi	r21, 0xEE	; 238
     302:	16 1d       	adc	r17, r6
     304:	0b 0b       	sbc	r16, r27
     306:	ad 76       	andi	r26, 0x6D	; 109
     308:	db db       	rcall	.-2122   	; 0xfffffac0 <__eeprom_end+0xff7efac0>
     30a:	db 3b       	cpi	r29, 0xBB	; 187
     30c:	e0 e0       	ldi	r30, 0x00	; 0
     30e:	64 56       	subi	r22, 0x64	; 100
     310:	32 32       	cpi	r19, 0x22	; 34
     312:	74 4e       	sbci	r23, 0xE4	; 228
     314:	3a 3a       	cpi	r19, 0xAA	; 170
     316:	14 1e       	adc	r1, r20
     318:	0a 0a       	sbc	r0, r26
     31a:	92 db       	rcall	.-2268   	; 0xfffffa40 <__eeprom_end+0xff7efa40>
     31c:	49 49       	sbci	r20, 0x99	; 153
     31e:	0c 0a       	sbc	r0, r28
     320:	06 06       	cpc	r0, r22
     322:	48 6c       	ori	r20, 0xC8	; 200
     324:	24 24       	eor	r2, r4
     326:	b8 e4       	ldi	r27, 0x48	; 72
     328:	5c 5c       	subi	r21, 0xCC	; 204
     32a:	9f 5d       	subi	r25, 0xDF	; 223
     32c:	c2 c2       	rjmp	.+1412   	; 0x8b2 <constant_table_AES_E2+0x28>
     32e:	bd 6e       	ori	r27, 0xED	; 237
     330:	d3 d3       	rcall	.+1958   	; 0xad8 <__stack+0x1d9>
     332:	43 ef       	ldi	r20, 0xF3	; 243
     334:	ac ac       	ldd	r10, Y+60	; 0x3c
     336:	c4 a6       	std	Z+44, r12	; 0x2c
     338:	62 62       	ori	r22, 0x22	; 34
     33a:	39 a8       	ldd	r3, Y+49	; 0x31
     33c:	91 91       	ld	r25, Z+
     33e:	31 a4       	ldd	r3, Z+41	; 0x29
     340:	95 95       	asr	r25
     342:	d3 37       	cpi	r29, 0x73	; 115
     344:	e4 e4       	ldi	r30, 0x44	; 68
     346:	f2 8b       	std	Z+18, r31	; 0x12
     348:	79 79       	andi	r23, 0x99	; 153
     34a:	d5 32       	cpi	r29, 0x25	; 37
     34c:	e7 e7       	ldi	r30, 0x77	; 119
     34e:	8b 43       	sbci	r24, 0x3B	; 59
     350:	c8 c8       	rjmp	.-3696   	; 0xfffff4e2 <__eeprom_end+0xff7ef4e2>
     352:	6e 59       	subi	r22, 0x9E	; 158
     354:	37 37       	cpi	r19, 0x77	; 119
     356:	da b7       	in	r29, 0x3a	; 58
     358:	6d 6d       	ori	r22, 0xDD	; 221
     35a:	01 8c       	ldd	r0, Z+25	; 0x19
     35c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     35e:	b1 64       	ori	r27, 0x41	; 65
     360:	d5 d5       	rcall	.+2986   	; 0xf0c <constant_table_AES_E1+0x282>
     362:	9c d2       	rcall	.+1336   	; 0x89c <constant_table_AES_E2+0x12>
     364:	4e 4e       	sbci	r20, 0xEE	; 238
     366:	49 e0       	ldi	r20, 0x09	; 9
     368:	a9 a9       	ldd	r26, Y+49	; 0x31
     36a:	d8 b4       	in	r13, 0x28	; 40
     36c:	6c 6c       	ori	r22, 0xCC	; 204
     36e:	ac fa       	.word	0xfaac	; ????
     370:	56 56       	subi	r21, 0x66	; 102
     372:	f3 07       	cpc	r31, r19
     374:	f4 f4       	brge	.+60     	; 0x3b2 <__trampolines_end+0x328>
     376:	cf 25       	eor	r28, r15
     378:	ea ea       	ldi	r30, 0xAA	; 170
     37a:	ca af       	std	Y+58, r28	; 0x3a
     37c:	65 65       	ori	r22, 0x55	; 85
     37e:	f4 8e       	std	Z+28, r15	; 0x1c
     380:	7a 7a       	andi	r23, 0xAA	; 170
     382:	47 e9       	ldi	r20, 0x97	; 151
     384:	ae ae       	std	Y+62, r10	; 0x3e
     386:	10 18       	sub	r1, r0
     388:	08 08       	sbc	r0, r8
     38a:	6f d5       	rcall	.+2782   	; 0xe6a <constant_table_AES_E1+0x1e0>
     38c:	ba ba       	out	0x1a, r11	; 26
     38e:	f0 88       	ldd	r15, Z+16	; 0x10
     390:	78 78       	andi	r23, 0x88	; 136
     392:	4a 6f       	ori	r20, 0xFA	; 250
     394:	25 25       	eor	r18, r5
     396:	5c 72       	andi	r21, 0x2C	; 44
     398:	2e 2e       	mov	r2, r30
     39a:	38 24       	eor	r3, r8
     39c:	1c 1c       	adc	r1, r12
     39e:	57 f1       	brie	.+84     	; 0x3f4 <__trampolines_end+0x36a>
     3a0:	a6 a6       	std	Z+46, r10	; 0x2e
     3a2:	73 c7       	rjmp	.+3814   	; 0x128a <initfunc+0x38>
     3a4:	b4 b4       	in	r11, 0x24	; 36
     3a6:	97 51       	subi	r25, 0x17	; 23
     3a8:	c6 c6       	rjmp	.+3468   	; 0x1136 <constant_table_AES_S+0xac>
     3aa:	cb 23       	and	r28, r27
     3ac:	e8 e8       	ldi	r30, 0x88	; 136
     3ae:	a1 7c       	andi	r26, 0xC1	; 193
     3b0:	dd dd       	rcall	.-1094   	; 0xffffff6c <__eeprom_end+0xff7eff6c>
     3b2:	e8 9c       	mul	r14, r8
     3b4:	74 74       	andi	r23, 0x44	; 68
     3b6:	3e 21       	and	r19, r14
     3b8:	1f 1f       	adc	r17, r31
     3ba:	96 dd       	rcall	.-1236   	; 0xfffffee8 <__eeprom_end+0xff7efee8>
     3bc:	4b 4b       	sbci	r20, 0xBB	; 187
     3be:	61 dc       	rcall	.-1854   	; 0xfffffc82 <__eeprom_end+0xff7efc82>
     3c0:	bd bd       	out	0x2d, r27	; 45
     3c2:	0d 86       	std	Y+13, r0	; 0x0d
     3c4:	8b 8b       	std	Y+19, r24	; 0x13
     3c6:	0f 85       	ldd	r16, Y+15	; 0x0f
     3c8:	8a 8a       	std	Y+18, r8	; 0x12
     3ca:	e0 90 70 70 	lds	r14, 0x7070	; 0x807070 <__bss_end+0x6b03>
     3ce:	7c 42       	sbci	r23, 0x2C	; 44
     3d0:	3e 3e       	cpi	r19, 0xEE	; 238
     3d2:	71 c4       	rjmp	.+2274   	; 0xcb6 <constant_table_AES_E1+0x2c>
     3d4:	b5 b5       	in	r27, 0x25	; 37
     3d6:	cc aa       	std	Y+52, r12	; 0x34
     3d8:	66 66       	ori	r22, 0x66	; 102
     3da:	90 d8       	rcall	.-3808   	; 0xfffff4fc <__eeprom_end+0xff7ef4fc>
     3dc:	48 48       	sbci	r20, 0x88	; 136
     3de:	06 05       	cpc	r16, r6
     3e0:	03 03       	mulsu	r16, r19
     3e2:	f7 01       	movw	r30, r14
     3e4:	f6 f6       	brtc	.-68     	; 0x3a2 <__trampolines_end+0x318>
     3e6:	1c 12       	cpse	r1, r28
     3e8:	0e 0e       	add	r0, r30
     3ea:	c2 a3       	std	Z+34, r28	; 0x22
     3ec:	61 61       	ori	r22, 0x11	; 17
     3ee:	6a 5f       	subi	r22, 0xFA	; 250
     3f0:	35 35       	cpi	r19, 0x55	; 85
     3f2:	ae f9       	.word	0xf9ae	; ????
     3f4:	57 57       	subi	r21, 0x77	; 119
     3f6:	69 d0       	rcall	.+210    	; 0x4ca <constant_table_AES_E3+0x40>
     3f8:	b9 b9       	out	0x09, r27	; 9
     3fa:	17 91       	elpm	r17, Z+
     3fc:	86 86       	std	Z+14, r8	; 0x0e
     3fe:	99 58       	subi	r25, 0x89	; 137
     400:	c1 c1       	rjmp	.+898    	; 0x784 <constant_table_AES_E3+0x2fa>
     402:	3a 27       	eor	r19, r26
     404:	1d 1d       	adc	r17, r13
     406:	27 b9       	out	0x07, r18	; 7
     408:	9e 9e       	mul	r9, r30
     40a:	d9 38       	cpi	r29, 0x89	; 137
     40c:	e1 e1       	ldi	r30, 0x11	; 17
     40e:	eb 13       	cpse	r30, r27
     410:	f8 f8       	.word	0xf8f8	; ????
     412:	2b b3       	in	r18, 0x1b	; 27
     414:	98 98       	cbi	0x13, 0	; 19
     416:	22 33       	cpi	r18, 0x32	; 50
     418:	11 11       	cpse	r17, r1
     41a:	d2 bb       	out	0x12, r29	; 18
     41c:	69 69       	ori	r22, 0x99	; 153
     41e:	a9 70       	andi	r26, 0x09	; 9
     420:	d9 d9       	rcall	.-3150   	; 0xfffff7d4 <__eeprom_end+0xff7ef7d4>
     422:	07 89       	ldd	r16, Z+23	; 0x17
     424:	8e 8e       	std	Y+30, r8	; 0x1e
     426:	33 a7       	std	Z+43, r19	; 0x2b
     428:	94 94       	.word	0x9494	; ????
     42a:	2d b6       	in	r2, 0x3d	; 61
     42c:	9b 9b       	sbis	0x13, 3	; 19
     42e:	3c 22       	and	r3, r28
     430:	1e 1e       	adc	r1, r30
     432:	15 92       	las	Z, r1
     434:	87 87       	std	Z+15, r24	; 0x0f
     436:	c9 20       	and	r12, r9
     438:	e9 e9       	ldi	r30, 0x99	; 153
     43a:	87 49       	sbci	r24, 0x97	; 151
     43c:	ce ce       	rjmp	.-612    	; 0x1da <__trampolines_end+0x150>
     43e:	aa ff       	.word	0xffaa	; ????
     440:	55 55       	subi	r21, 0x55	; 85
     442:	50 78       	andi	r21, 0x80	; 128
     444:	28 28       	or	r2, r8
     446:	a5 7a       	andi	r26, 0xA5	; 165
     448:	df df       	rcall	.-66     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     44a:	03 8f       	std	Z+27, r16	; 0x1b
     44c:	8c 8c       	ldd	r8, Y+28	; 0x1c
     44e:	59 f8       	.word	0xf859	; ????
     450:	a1 a1       	ldd	r26, Z+33	; 0x21
     452:	09 80       	ldd	r0, Y+1	; 0x01
     454:	89 89       	ldd	r24, Y+17	; 0x11
     456:	1a 17       	cp	r17, r26
     458:	0d 0d       	add	r16, r13
     45a:	65 da       	rcall	.-2870   	; 0xfffff926 <__eeprom_end+0xff7ef926>
     45c:	bf bf       	out	0x3f, r27	; 63
     45e:	d7 31       	cpi	r29, 0x17	; 23
     460:	e6 e6       	ldi	r30, 0x66	; 102
     462:	84 c6       	rjmp	.+3336   	; 0x116c <constant_table_AES_S+0xe2>
     464:	42 42       	sbci	r20, 0x22	; 34
     466:	d0 b8       	out	0x00, r13	; 0
     468:	68 68       	ori	r22, 0x88	; 136
     46a:	82 c3       	rjmp	.+1796   	; 0xb70 <__stack+0x271>
     46c:	41 41       	sbci	r20, 0x11	; 17
     46e:	29 b0       	in	r2, 0x09	; 9
     470:	99 99       	sbic	0x13, 1	; 19
     472:	5a 77       	andi	r21, 0x7A	; 122
     474:	2d 2d       	mov	r18, r13
     476:	1e 11       	cpse	r17, r14
     478:	0f 0f       	add	r16, r31
     47a:	7b cb       	rjmp	.-2314   	; 0xfffffb72 <__eeprom_end+0xff7efb72>
     47c:	b0 b0       	in	r11, 0x00	; 0
     47e:	a8 fc       	.word	0xfca8	; ????
     480:	54 54       	subi	r21, 0x44	; 68
     482:	6d d6       	rcall	.+3290   	; 0x115e <constant_table_AES_S+0xd4>
     484:	bb bb       	out	0x1b, r27	; 27
     486:	2c 3a       	cpi	r18, 0xAC	; 172
     488:	16 16       	cp	r1, r22

0000048a <constant_table_AES_E3>:
     48a:	63 c6 a5 63 7c f8 84 7c 77 ee 99 77 7b f6 8d 7b     c..c|..|w..w{..{
     49a:	f2 ff 0d f2 6b d6 bd 6b 6f de b1 6f c5 91 54 c5     ....k..ko..o..T.
     4aa:	30 60 50 30 01 02 03 01 67 ce a9 67 2b 56 7d 2b     0`P0....g..g+V}+
     4ba:	fe e7 19 fe d7 b5 62 d7 ab 4d e6 ab 76 ec 9a 76     ......b..M..v..v
     4ca:	ca 8f 45 ca 82 1f 9d 82 c9 89 40 c9 7d fa 87 7d     ..E.......@.}..}
     4da:	fa ef 15 fa 59 b2 eb 59 47 8e c9 47 f0 fb 0b f0     ....Y..YG..G....
     4ea:	ad 41 ec ad d4 b3 67 d4 a2 5f fd a2 af 45 ea af     .A....g.._...E..
     4fa:	9c 23 bf 9c a4 53 f7 a4 72 e4 96 72 c0 9b 5b c0     .#...S..r..r..[.
     50a:	b7 75 c2 b7 fd e1 1c fd 93 3d ae 93 26 4c 6a 26     .u.......=..&Lj&
     51a:	36 6c 5a 36 3f 7e 41 3f f7 f5 02 f7 cc 83 4f cc     6lZ6?~A?......O.
     52a:	34 68 5c 34 a5 51 f4 a5 e5 d1 34 e5 f1 f9 08 f1     4h\4.Q....4.....
     53a:	71 e2 93 71 d8 ab 73 d8 31 62 53 31 15 2a 3f 15     q..q..s.1bS1.*?.
     54a:	04 08 0c 04 c7 95 52 c7 23 46 65 23 c3 9d 5e c3     ......R.#Fe#..^.
     55a:	18 30 28 18 96 37 a1 96 05 0a 0f 05 9a 2f b5 9a     .0(..7......./..
     56a:	07 0e 09 07 12 24 36 12 80 1b 9b 80 e2 df 3d e2     .....$6.......=.
     57a:	eb cd 26 eb 27 4e 69 27 b2 7f cd b2 75 ea 9f 75     ..&.'Ni'....u..u
     58a:	09 12 1b 09 83 1d 9e 83 2c 58 74 2c 1a 34 2e 1a     ........,Xt,.4..
     59a:	1b 36 2d 1b 6e dc b2 6e 5a b4 ee 5a a0 5b fb a0     .6-.n..nZ..Z.[..
     5aa:	52 a4 f6 52 3b 76 4d 3b d6 b7 61 d6 b3 7d ce b3     R..R;vM;..a..}..
     5ba:	29 52 7b 29 e3 dd 3e e3 2f 5e 71 2f 84 13 97 84     )R{)..>./^q/....
     5ca:	53 a6 f5 53 d1 b9 68 d1 00 00 00 00 ed c1 2c ed     S..S..h.......,.
     5da:	20 40 60 20 fc e3 1f fc b1 79 c8 b1 5b b6 ed 5b      @` .....y..[..[
     5ea:	6a d4 be 6a cb 8d 46 cb be 67 d9 be 39 72 4b 39     j..j..F..g..9rK9
     5fa:	4a 94 de 4a 4c 98 d4 4c 58 b0 e8 58 cf 85 4a cf     J..JL..LX..X..J.
     60a:	d0 bb 6b d0 ef c5 2a ef aa 4f e5 aa fb ed 16 fb     ..k...*..O......
     61a:	43 86 c5 43 4d 9a d7 4d 33 66 55 33 85 11 94 85     C..CM..M3fU3....
     62a:	45 8a cf 45 f9 e9 10 f9 02 04 06 02 7f fe 81 7f     E..E............
     63a:	50 a0 f0 50 3c 78 44 3c 9f 25 ba 9f a8 4b e3 a8     P..P<xD<.%...K..
     64a:	51 a2 f3 51 a3 5d fe a3 40 80 c0 40 8f 05 8a 8f     Q..Q.]..@..@....
     65a:	92 3f ad 92 9d 21 bc 9d 38 70 48 38 f5 f1 04 f5     .?...!..8pH8....
     66a:	bc 63 df bc b6 77 c1 b6 da af 75 da 21 42 63 21     .c...w....u.!Bc!
     67a:	10 20 30 10 ff e5 1a ff f3 fd 0e f3 d2 bf 6d d2     . 0...........m.
     68a:	cd 81 4c cd 0c 18 14 0c 13 26 35 13 ec c3 2f ec     ..L......&5.../.
     69a:	5f be e1 5f 97 35 a2 97 44 88 cc 44 17 2e 39 17     _.._.5..D..D..9.
     6aa:	c4 93 57 c4 a7 55 f2 a7 7e fc 82 7e 3d 7a 47 3d     ..W..U..~..~=zG=
     6ba:	64 c8 ac 64 5d ba e7 5d 19 32 2b 19 73 e6 95 73     d..d]..].2+.s..s
     6ca:	60 c0 a0 60 81 19 98 81 4f 9e d1 4f dc a3 7f dc     `..`....O..O....
     6da:	22 44 66 22 2a 54 7e 2a 90 3b ab 90 88 0b 83 88     "Df"*T~*.;......
     6ea:	46 8c ca 46 ee c7 29 ee b8 6b d3 b8 14 28 3c 14     F..F..)..k...(<.
     6fa:	de a7 79 de 5e bc e2 5e 0b 16 1d 0b db ad 76 db     ..y.^..^......v.
     70a:	e0 db 3b e0 32 64 56 32 3a 74 4e 3a 0a 14 1e 0a     ..;.2dV2:tN:....
     71a:	49 92 db 49 06 0c 0a 06 24 48 6c 24 5c b8 e4 5c     I..I....$Hl$\..\
     72a:	c2 9f 5d c2 d3 bd 6e d3 ac 43 ef ac 62 c4 a6 62     ..]...n..C..b..b
     73a:	91 39 a8 91 95 31 a4 95 e4 d3 37 e4 79 f2 8b 79     .9...1....7.y..y
     74a:	e7 d5 32 e7 c8 8b 43 c8 37 6e 59 37 6d da b7 6d     ..2...C.7nY7m..m
     75a:	8d 01 8c 8d d5 b1 64 d5 4e 9c d2 4e a9 49 e0 a9     ......d.N..N.I..
     76a:	6c d8 b4 6c 56 ac fa 56 f4 f3 07 f4 ea cf 25 ea     l..lV..V......%.
     77a:	65 ca af 65 7a f4 8e 7a ae 47 e9 ae 08 10 18 08     e..ez..z.G......
     78a:	ba 6f d5 ba 78 f0 88 78 25 4a 6f 25 2e 5c 72 2e     .o..x..x%Jo%.\r.
     79a:	1c 38 24 1c a6 57 f1 a6 b4 73 c7 b4 c6 97 51 c6     .8$..W...s....Q.
     7aa:	e8 cb 23 e8 dd a1 7c dd 74 e8 9c 74 1f 3e 21 1f     ..#...|.t..t.>!.
     7ba:	4b 96 dd 4b bd 61 dc bd 8b 0d 86 8b 8a 0f 85 8a     K..K.a..........
     7ca:	70 e0 90 70 3e 7c 42 3e b5 71 c4 b5 66 cc aa 66     p..p>|B>.q..f..f
     7da:	48 90 d8 48 03 06 05 03 f6 f7 01 f6 0e 1c 12 0e     H..H............
     7ea:	61 c2 a3 61 35 6a 5f 35 57 ae f9 57 b9 69 d0 b9     a..a5j_5W..W.i..
     7fa:	86 17 91 86 c1 99 58 c1 1d 3a 27 1d 9e 27 b9 9e     ......X..:'..'..
     80a:	e1 d9 38 e1 f8 eb 13 f8 98 2b b3 98 11 22 33 11     ..8......+..."3.
     81a:	69 d2 bb 69 d9 a9 70 d9 8e 07 89 8e 94 33 a7 94     i..i..p......3..
     82a:	9b 2d b6 9b 1e 3c 22 1e 87 15 92 87 e9 c9 20 e9     .-...<"....... .
     83a:	ce 87 49 ce 55 aa ff 55 28 50 78 28 df a5 7a df     ..I.U..U(Px(..z.
     84a:	8c 03 8f 8c a1 59 f8 a1 89 09 80 89 0d 1a 17 0d     .....Y..........
     85a:	bf 65 da bf e6 d7 31 e6 42 84 c6 42 68 d0 b8 68     .e....1.B..Bh..h
     86a:	41 82 c3 41 99 29 b0 99 2d 5a 77 2d 0f 1e 11 0f     A..A.)..-Zw-....
     87a:	b0 7b cb b0 54 a8 fc 54 bb 6d d6 bb 16 2c 3a 16     .{..T..T.m...,:.

0000088a <constant_table_AES_E2>:
     88a:	63 63 c6 a5 7c 7c f8 84 77 77 ee 99 7b 7b f6 8d     cc..||..ww..{{..
     89a:	f2 f2 ff 0d 6b 6b d6 bd 6f 6f de b1 c5 c5 91 54     ....kk..oo.....T
     8aa:	30 30 60 50 01 01 02 03 67 67 ce a9 2b 2b 56 7d     00`P....gg..++V}
     8ba:	fe fe e7 19 d7 d7 b5 62 ab ab 4d e6 76 76 ec 9a     .......b..M.vv..
     8ca:	ca ca 8f 45 82 82 1f 9d c9 c9 89 40 7d 7d fa 87     ...E.......@}}..
     8da:	fa fa ef 15 59 59 b2 eb 47 47 8e c9 f0 f0 fb 0b     ....YY..GG......
     8ea:	ad ad 41 ec d4 d4 b3 67 a2 a2 5f fd af af 45 ea     ..A....g.._...E.
     8fa:	9c 9c 23 bf a4 a4 53 f7 72 72 e4 96 c0 c0 9b 5b     ..#...S.rr.....[
     90a:	b7 b7 75 c2 fd fd e1 1c 93 93 3d ae 26 26 4c 6a     ..u.......=.&&Lj
     91a:	36 36 6c 5a 3f 3f 7e 41 f7 f7 f5 02 cc cc 83 4f     66lZ??~A.......O
     92a:	34 34 68 5c a5 a5 51 f4 e5 e5 d1 34 f1 f1 f9 08     44h\..Q....4....
     93a:	71 71 e2 93 d8 d8 ab 73 31 31 62 53 15 15 2a 3f     qq.....s11bS..*?
     94a:	04 04 08 0c c7 c7 95 52 23 23 46 65 c3 c3 9d 5e     .......R##Fe...^
     95a:	18 18 30 28 96 96 37 a1 05 05 0a 0f 9a 9a 2f b5     ..0(..7......./.
     96a:	07 07 0e 09 12 12 24 36 80 80 1b 9b e2 e2 df 3d     ......$6.......=
     97a:	eb eb cd 26 27 27 4e 69 b2 b2 7f cd 75 75 ea 9f     ...&''Ni....uu..
     98a:	09 09 12 1b 83 83 1d 9e 2c 2c 58 74 1a 1a 34 2e     ........,,Xt..4.
     99a:	1b 1b 36 2d 6e 6e dc b2 5a 5a b4 ee a0 a0 5b fb     ..6-nn..ZZ....[.
     9aa:	52 52 a4 f6 3b 3b 76 4d d6 d6 b7 61 b3 b3 7d ce     RR..;;vM...a..}.
     9ba:	29 29 52 7b e3 e3 dd 3e 2f 2f 5e 71 84 84 13 97     ))R{...>//^q....
     9ca:	53 53 a6 f5 d1 d1 b9 68 00 00 00 00 ed ed c1 2c     SS.....h.......,
     9da:	20 20 40 60 fc fc e3 1f b1 b1 79 c8 5b 5b b6 ed       @`......y.[[..
     9ea:	6a 6a d4 be cb cb 8d 46 be be 67 d9 39 39 72 4b     jj.....F..g.99rK
     9fa:	4a 4a 94 de 4c 4c 98 d4 58 58 b0 e8 cf cf 85 4a     JJ..LL..XX.....J
     a0a:	d0 d0 bb 6b ef ef c5 2a aa aa 4f e5 fb fb ed 16     ...k...*..O.....
     a1a:	43 43 86 c5 4d 4d 9a d7 33 33 66 55 85 85 11 94     CC..MM..33fU....
     a2a:	45 45 8a cf f9 f9 e9 10 02 02 04 06 7f 7f fe 81     EE..............
     a3a:	50 50 a0 f0 3c 3c 78 44 9f 9f 25 ba a8 a8 4b e3     PP..<<xD..%...K.
     a4a:	51 51 a2 f3 a3 a3 5d fe 40 40 80 c0 8f 8f 05 8a     QQ....].@@......
     a5a:	92 92 3f ad 9d 9d 21 bc 38 38 70 48 f5 f5 f1 04     ..?...!.88pH....
     a6a:	bc bc 63 df b6 b6 77 c1 da da af 75 21 21 42 63     ..c...w....u!!Bc
     a7a:	10 10 20 30 ff ff e5 1a f3 f3 fd 0e d2 d2 bf 6d     .. 0...........m
     a8a:	cd cd 81 4c 0c 0c 18 14 13 13 26 35 ec ec c3 2f     ...L......&5.../
     a9a:	5f 5f be e1 97 97 35 a2 44 44 88 cc 17 17 2e 39     __....5.DD.....9
     aaa:	c4 c4 93 57 a7 a7 55 f2 7e 7e fc 82 3d 3d 7a 47     ...W..U.~~..==zG
     aba:	64 64 c8 ac 5d 5d ba e7 19 19 32 2b 73 73 e6 95     dd..]]....2+ss..
     aca:	60 60 c0 a0 81 81 19 98 4f 4f 9e d1 dc dc a3 7f     ``......OO......
     ada:	22 22 44 66 2a 2a 54 7e 90 90 3b ab 88 88 0b 83     ""Df**T~..;.....
     aea:	46 46 8c ca ee ee c7 29 b8 b8 6b d3 14 14 28 3c     FF.....)..k...(<
     afa:	de de a7 79 5e 5e bc e2 0b 0b 16 1d db db ad 76     ...y^^.........v
     b0a:	e0 e0 db 3b 32 32 64 56 3a 3a 74 4e 0a 0a 14 1e     ...;22dV::tN....
     b1a:	49 49 92 db 06 06 0c 0a 24 24 48 6c 5c 5c b8 e4     II......$$Hl\\..
     b2a:	c2 c2 9f 5d d3 d3 bd 6e ac ac 43 ef 62 62 c4 a6     ...]...n..C.bb..
     b3a:	91 91 39 a8 95 95 31 a4 e4 e4 d3 37 79 79 f2 8b     ..9...1....7yy..
     b4a:	e7 e7 d5 32 c8 c8 8b 43 37 37 6e 59 6d 6d da b7     ...2...C77nYmm..
     b5a:	8d 8d 01 8c d5 d5 b1 64 4e 4e 9c d2 a9 a9 49 e0     .......dNN....I.
     b6a:	6c 6c d8 b4 56 56 ac fa f4 f4 f3 07 ea ea cf 25     ll..VV.........%
     b7a:	65 65 ca af 7a 7a f4 8e ae ae 47 e9 08 08 10 18     ee..zz....G.....
     b8a:	ba ba 6f d5 78 78 f0 88 25 25 4a 6f 2e 2e 5c 72     ..o.xx..%%Jo..\r
     b9a:	1c 1c 38 24 a6 a6 57 f1 b4 b4 73 c7 c6 c6 97 51     ..8$..W...s....Q
     baa:	e8 e8 cb 23 dd dd a1 7c 74 74 e8 9c 1f 1f 3e 21     ...#...|tt....>!
     bba:	4b 4b 96 dd bd bd 61 dc 8b 8b 0d 86 8a 8a 0f 85     KK....a.........
     bca:	70 70 e0 90 3e 3e 7c 42 b5 b5 71 c4 66 66 cc aa     pp..>>|B..q.ff..
     bda:	48 48 90 d8 03 03 06 05 f6 f6 f7 01 0e 0e 1c 12     HH..............
     bea:	61 61 c2 a3 35 35 6a 5f 57 57 ae f9 b9 b9 69 d0     aa..55j_WW....i.
     bfa:	86 86 17 91 c1 c1 99 58 1d 1d 3a 27 9e 9e 27 b9     .......X..:'..'.
     c0a:	e1 e1 d9 38 f8 f8 eb 13 98 98 2b b3 11 11 22 33     ...8......+..."3
     c1a:	69 69 d2 bb d9 d9 a9 70 8e 8e 07 89 94 94 33 a7     ii.....p......3.
     c2a:	9b 9b 2d b6 1e 1e 3c 22 87 87 15 92 e9 e9 c9 20     ..-...<"....... 
     c3a:	ce ce 87 49 55 55 aa ff 28 28 50 78 df df a5 7a     ...IUU..((Px...z
     c4a:	8c 8c 03 8f a1 a1 59 f8 89 89 09 80 0d 0d 1a 17     ......Y.........
     c5a:	bf bf 65 da e6 e6 d7 31 42 42 84 c6 68 68 d0 b8     ..e....1BB..hh..
     c6a:	41 41 82 c3 99 99 29 b0 2d 2d 5a 77 0f 0f 1e 11     AA....).--Zw....
     c7a:	b0 b0 7b cb 54 54 a8 fc bb bb 6d d6 16 16 2c 3a     ..{.TT....m...,:

00000c8a <constant_table_AES_E1>:
     c8a:	a5 63 63 c6 84 7c 7c f8 99 77 77 ee 8d 7b 7b f6     .cc..||..ww..{{.
     c9a:	0d f2 f2 ff bd 6b 6b d6 b1 6f 6f de 54 c5 c5 91     .....kk..oo.T...
     caa:	50 30 30 60 03 01 01 02 a9 67 67 ce 7d 2b 2b 56     P00`.....gg.}++V
     cba:	19 fe fe e7 62 d7 d7 b5 e6 ab ab 4d 9a 76 76 ec     ....b......M.vv.
     cca:	45 ca ca 8f 9d 82 82 1f 40 c9 c9 89 87 7d 7d fa     E.......@....}}.
     cda:	15 fa fa ef eb 59 59 b2 c9 47 47 8e 0b f0 f0 fb     .....YY..GG.....
     cea:	ec ad ad 41 67 d4 d4 b3 fd a2 a2 5f ea af af 45     ...Ag......_...E
     cfa:	bf 9c 9c 23 f7 a4 a4 53 96 72 72 e4 5b c0 c0 9b     ...#...S.rr.[...
     d0a:	c2 b7 b7 75 1c fd fd e1 ae 93 93 3d 6a 26 26 4c     ...u.......=j&&L
     d1a:	5a 36 36 6c 41 3f 3f 7e 02 f7 f7 f5 4f cc cc 83     Z66lA??~....O...
     d2a:	5c 34 34 68 f4 a5 a5 51 34 e5 e5 d1 08 f1 f1 f9     \44h...Q4.......
     d3a:	93 71 71 e2 73 d8 d8 ab 53 31 31 62 3f 15 15 2a     .qq.s...S11b?..*
     d4a:	0c 04 04 08 52 c7 c7 95 65 23 23 46 5e c3 c3 9d     ....R...e##F^...
     d5a:	28 18 18 30 a1 96 96 37 0f 05 05 0a b5 9a 9a 2f     (..0...7......./
     d6a:	09 07 07 0e 36 12 12 24 9b 80 80 1b 3d e2 e2 df     ....6..$....=...
     d7a:	26 eb eb cd 69 27 27 4e cd b2 b2 7f 9f 75 75 ea     &...i''N.....uu.
     d8a:	1b 09 09 12 9e 83 83 1d 74 2c 2c 58 2e 1a 1a 34     ........t,,X...4
     d9a:	2d 1b 1b 36 b2 6e 6e dc ee 5a 5a b4 fb a0 a0 5b     -..6.nn..ZZ....[
     daa:	f6 52 52 a4 4d 3b 3b 76 61 d6 d6 b7 ce b3 b3 7d     .RR.M;;va......}
     dba:	7b 29 29 52 3e e3 e3 dd 71 2f 2f 5e 97 84 84 13     {))R>...q//^....
     dca:	f5 53 53 a6 68 d1 d1 b9 00 00 00 00 2c ed ed c1     .SS.h.......,...
     dda:	60 20 20 40 1f fc fc e3 c8 b1 b1 79 ed 5b 5b b6     `  @.......y.[[.
     dea:	be 6a 6a d4 46 cb cb 8d d9 be be 67 4b 39 39 72     .jj.F......gK99r
     dfa:	de 4a 4a 94 d4 4c 4c 98 e8 58 58 b0 4a cf cf 85     .JJ..LL..XX.J...
     e0a:	6b d0 d0 bb 2a ef ef c5 e5 aa aa 4f 16 fb fb ed     k...*......O....
     e1a:	c5 43 43 86 d7 4d 4d 9a 55 33 33 66 94 85 85 11     .CC..MM.U33f....
     e2a:	cf 45 45 8a 10 f9 f9 e9 06 02 02 04 81 7f 7f fe     .EE.............
     e3a:	f0 50 50 a0 44 3c 3c 78 ba 9f 9f 25 e3 a8 a8 4b     .PP.D<<x...%...K
     e4a:	f3 51 51 a2 fe a3 a3 5d c0 40 40 80 8a 8f 8f 05     .QQ....].@@.....
     e5a:	ad 92 92 3f bc 9d 9d 21 48 38 38 70 04 f5 f5 f1     ...?...!H88p....
     e6a:	df bc bc 63 c1 b6 b6 77 75 da da af 63 21 21 42     ...c...wu...c!!B
     e7a:	30 10 10 20 1a ff ff e5 0e f3 f3 fd 6d d2 d2 bf     0.. ........m...
     e8a:	4c cd cd 81 14 0c 0c 18 35 13 13 26 2f ec ec c3     L.......5..&/...
     e9a:	e1 5f 5f be a2 97 97 35 cc 44 44 88 39 17 17 2e     .__....5.DD.9...
     eaa:	57 c4 c4 93 f2 a7 a7 55 82 7e 7e fc 47 3d 3d 7a     W......U.~~.G==z
     eba:	ac 64 64 c8 e7 5d 5d ba 2b 19 19 32 95 73 73 e6     .dd..]].+..2.ss.
     eca:	a0 60 60 c0 98 81 81 19 d1 4f 4f 9e 7f dc dc a3     .``......OO.....
     eda:	66 22 22 44 7e 2a 2a 54 ab 90 90 3b 83 88 88 0b     f""D~**T...;....
     eea:	ca 46 46 8c 29 ee ee c7 d3 b8 b8 6b 3c 14 14 28     .FF.)......k<..(
     efa:	79 de de a7 e2 5e 5e bc 1d 0b 0b 16 76 db db ad     y....^^.....v...
     f0a:	3b e0 e0 db 56 32 32 64 4e 3a 3a 74 1e 0a 0a 14     ;...V22dN::t....
     f1a:	db 49 49 92 0a 06 06 0c 6c 24 24 48 e4 5c 5c b8     .II.....l$$H.\\.
     f2a:	5d c2 c2 9f 6e d3 d3 bd ef ac ac 43 a6 62 62 c4     ]...n......C.bb.
     f3a:	a8 91 91 39 a4 95 95 31 37 e4 e4 d3 8b 79 79 f2     ...9...17....yy.
     f4a:	32 e7 e7 d5 43 c8 c8 8b 59 37 37 6e b7 6d 6d da     2...C...Y77n.mm.
     f5a:	8c 8d 8d 01 64 d5 d5 b1 d2 4e 4e 9c e0 a9 a9 49     ....d....NN....I
     f6a:	b4 6c 6c d8 fa 56 56 ac 07 f4 f4 f3 25 ea ea cf     .ll..VV.....%...
     f7a:	af 65 65 ca 8e 7a 7a f4 e9 ae ae 47 18 08 08 10     .ee..zz....G....
     f8a:	d5 ba ba 6f 88 78 78 f0 6f 25 25 4a 72 2e 2e 5c     ...o.xx.o%%Jr..\
     f9a:	24 1c 1c 38 f1 a6 a6 57 c7 b4 b4 73 51 c6 c6 97     $..8...W...sQ...
     faa:	23 e8 e8 cb 7c dd dd a1 9c 74 74 e8 21 1f 1f 3e     #...|....tt.!..>
     fba:	dd 4b 4b 96 dc bd bd 61 86 8b 8b 0d 85 8a 8a 0f     .KK....a........
     fca:	90 70 70 e0 42 3e 3e 7c c4 b5 b5 71 aa 66 66 cc     .pp.B>>|...q.ff.
     fda:	d8 48 48 90 05 03 03 06 01 f6 f6 f7 12 0e 0e 1c     .HH.............
     fea:	a3 61 61 c2 5f 35 35 6a f9 57 57 ae d0 b9 b9 69     .aa._55j.WW....i
     ffa:	91 86 86 17 58 c1 c1 99 27 1d 1d 3a b9 9e 9e 27     ....X...'..:...'
    100a:	38 e1 e1 d9 13 f8 f8 eb b3 98 98 2b 33 11 11 22     8..........+3.."
    101a:	bb 69 69 d2 70 d9 d9 a9 89 8e 8e 07 a7 94 94 33     .ii.p..........3
    102a:	b6 9b 9b 2d 22 1e 1e 3c 92 87 87 15 20 e9 e9 c9     ...-"..<.... ...
    103a:	49 ce ce 87 ff 55 55 aa 78 28 28 50 7a df df a5     I....UU.x((Pz...
    104a:	8f 8c 8c 03 f8 a1 a1 59 80 89 89 09 17 0d 0d 1a     .......Y........
    105a:	da bf bf 65 31 e6 e6 d7 c6 42 42 84 b8 68 68 d0     ...e1....BB..hh.
    106a:	c3 41 41 82 b0 99 99 29 77 2d 2d 5a 11 0f 0f 1e     .AA....)w--Z....
    107a:	cb b0 b0 7b fc 54 54 a8 d6 bb bb 6d 3a 16 16 2c     ...{.TT....m:..,

0000108a <constant_table_AES_S>:
    108a:	63 7c 77 7b f2 6b 6f c5 30 01 67 2b fe d7 ab 76     c|w{.ko.0.g+...v
    109a:	ca 82 c9 7d fa 59 47 f0 ad d4 a2 af 9c a4 72 c0     ...}.YG.......r.
    10aa:	b7 fd 93 26 36 3f f7 cc 34 a5 e5 f1 71 d8 31 15     ...&6?..4...q.1.
    10ba:	04 c7 23 c3 18 96 05 9a 07 12 80 e2 eb 27 b2 75     ..#..........'.u
    10ca:	09 83 2c 1a 1b 6e 5a a0 52 3b d6 b3 29 e3 2f 84     ..,..nZ.R;..)./.
    10da:	53 d1 00 ed 20 fc b1 5b 6a cb be 39 4a 4c 58 cf     S... ..[j..9JLX.
    10ea:	d0 ef aa fb 43 4d 33 85 45 f9 02 7f 50 3c 9f a8     ....CM3.E...P<..
    10fa:	51 a3 40 8f 92 9d 38 f5 bc b6 da 21 10 ff f3 d2     Q.@...8....!....
    110a:	cd 0c 13 ec 5f 97 44 17 c4 a7 7e 3d 64 5d 19 73     ...._.D...~=d].s
    111a:	60 81 4f dc 22 2a 90 88 46 ee b8 14 de 5e 0b db     `.O."*..F....^..
    112a:	e0 32 3a 0a 49 06 24 5c c2 d3 ac 62 91 95 e4 79     .2:.I.$\...b...y
    113a:	e7 c8 37 6d 8d d5 4e a9 6c 56 f4 ea 65 7a ae 08     ..7m..N.lV..ez..
    114a:	ba 78 25 2e 1c a6 b4 c6 e8 dd 74 1f 4b bd 8b 8a     .x%.......t.K...
    115a:	70 3e b5 66 48 03 f6 0e 61 35 57 b9 86 c1 1d 9e     p>.fH...a5W.....
    116a:	e1 f8 98 11 69 d9 8e 94 9b 1e 87 e9 ce 55 28 df     ....i........U(.
    117a:	8c a1 89 0d bf e6 42 68 41 99 2d 0f b0 54 bb 16     ......BhA.-..T..

0000118a <constant_table_AES_RCON>:
    118a:	00 00 00 01 00 00 00 02 00 00 00 04 00 00 00 08     ................
    119a:	00 00 00 10 00 00 00 20 00 00 00 40 00 00 00 80     ....... ...@....
    11aa:	00 00 00 1b 00 00 00 36                             .......6

000011b2 <__ctors_end>:
    11b2:	11 24       	eor	r1, r1
    11b4:	1f be       	out	0x3f, r1	; 63
    11b6:	cf ef       	ldi	r28, 0xFF	; 255
    11b8:	d8 e0       	ldi	r29, 0x08	; 8
    11ba:	de bf       	out	0x3e, r29	; 62
    11bc:	cd bf       	out	0x3d, r28	; 61

000011be <__do_copy_data>:
    11be:	12 e0       	ldi	r17, 0x02	; 2
    11c0:	a0 e0       	ldi	r26, 0x00	; 0
    11c2:	b1 e0       	ldi	r27, 0x01	; 1
    11c4:	e0 e2       	ldi	r30, 0x20	; 32
    11c6:	f9 e6       	ldi	r31, 0x69	; 105
    11c8:	02 c0       	rjmp	.+4      	; 0x11ce <__do_copy_data+0x10>
    11ca:	05 90       	lpm	r0, Z+
    11cc:	0d 92       	st	X+, r0
    11ce:	a2 3d       	cpi	r26, 0xD2	; 210
    11d0:	b1 07       	cpc	r27, r17
    11d2:	d9 f7       	brne	.-10     	; 0x11ca <__do_copy_data+0xc>

000011d4 <__do_clear_bss>:
    11d4:	25 e0       	ldi	r18, 0x05	; 5
    11d6:	a2 ed       	ldi	r26, 0xD2	; 210
    11d8:	b2 e0       	ldi	r27, 0x02	; 2
    11da:	01 c0       	rjmp	.+2      	; 0x11de <.do_clear_bss_start>

000011dc <.do_clear_bss_loop>:
    11dc:	1d 92       	st	X+, r1

000011de <.do_clear_bss_start>:
    11de:	ad 36       	cpi	r26, 0x6D	; 109
    11e0:	b2 07       	cpc	r27, r18
    11e2:	e1 f7       	brne	.-8      	; 0x11dc <.do_clear_bss_loop>
    11e4:	0e 94 16 0a 	call	0x142c	; 0x142c <main>
    11e8:	0c 94 8e 34 	jmp	0x691c	; 0x691c <_exit>

000011ec <__bad_interrupt>:
    11ec:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000011f0 <tikfunc>:

osjob_t tikjob;

static void tikfunc(osjob_t* j)
{
	if (LED_PORT & (1 << LED_PIN)) 
    11f0:	41 9b       	sbis	0x08, 1	; 8
    11f2:	02 c0       	rjmp	.+4      	; 0x11f8 <tikfunc+0x8>
	{
		LED_PORT &= ~(1 << LED_PIN);
    11f4:	41 98       	cbi	0x08, 1	; 8
    11f6:	01 c0       	rjmp	.+2      	; 0x11fa <tikfunc+0xa>
	}
	else LED_PORT |= (1 << LED_PIN);
    11f8:	41 9a       	sbi	0x08, 1	; 8
	/* _delay_ms(1000); */
	/* os_setCallback(&tikjob, tikfunc); */
	/* printf("Ticks: %lu\r\n", hal_ticks()); */
	os_setTimedCallback(&tikjob, os_getTime() + sec2osticks(1), tikfunc);
    11fa:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    11fe:	ab 01       	movw	r20, r22
    1200:	bc 01       	movw	r22, r24
    1202:	4e 5e       	subi	r20, 0xEE	; 238
    1204:	55 48       	sbci	r21, 0x85	; 133
    1206:	6f 4f       	sbci	r22, 0xFF	; 255
    1208:	7f 4f       	sbci	r23, 0xFF	; 255
    120a:	28 ef       	ldi	r18, 0xF8	; 248
    120c:	38 e0       	ldi	r19, 0x08	; 8
    120e:	85 e0       	ldi	r24, 0x05	; 5
    1210:	93 e0       	ldi	r25, 0x03	; 3
    1212:	0c 94 dc 0c 	jmp	0x19b8	; 0x19b8 <os_setTimedCallback>

00001216 <reportfunc>:
}

static osjob_t reportjob;

// report sensor value every minute
static void reportfunc (osjob_t* j) {
    1216:	cf 93       	push	r28
    1218:	df 93       	push	r29
    121a:	ec 01       	movw	r28, r24
	  // read sensor
	    u2_t val = readsensor();
	    // prepare and schedule data for transmission
	    LMIC.frame[0] = val << 8;
    121c:	10 92 52 04 	sts	0x0452, r1	; 0x800452 <LMIC+0x141>
	    LMIC.frame[1] = val;
    1220:	8a ea       	ldi	r24, 0xAA	; 170
    1222:	80 93 53 04 	sts	0x0453, r24	; 0x800453 <LMIC+0x142>
	    LMIC_setTxData2(1, LMIC.frame, 2, 0); // (port 1, 2 bytes, unconfirmed)
    1226:	20 e0       	ldi	r18, 0x00	; 0
    1228:	42 e0       	ldi	r20, 0x02	; 2
    122a:	62 e5       	ldi	r22, 0x52	; 82
    122c:	74 e0       	ldi	r23, 0x04	; 4
    122e:	81 e0       	ldi	r24, 0x01	; 1
    1230:	0e 94 a6 29 	call	0x534c	; 0x534c <LMIC_setTxData2>
		/* usart_putstr("Report.\r\n"); */
	    os_setTimedCallback(j, os_getTime()+sec2osticks(5), reportfunc);
    1234:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    1238:	ab 01       	movw	r20, r22
    123a:	bc 01       	movw	r22, r24
    123c:	46 5a       	subi	r20, 0xA6	; 166
    123e:	5d 49       	sbci	r21, 0x9D	; 157
    1240:	6d 4f       	sbci	r22, 0xFD	; 253
    1242:	7f 4f       	sbci	r23, 0xFF	; 255
    1244:	2b e0       	ldi	r18, 0x0B	; 11
    1246:	39 e0       	ldi	r19, 0x09	; 9
    1248:	ce 01       	movw	r24, r28
}
    124a:	df 91       	pop	r29
    124c:	cf 91       	pop	r28
	    // prepare and schedule data for transmission
	    LMIC.frame[0] = val << 8;
	    LMIC.frame[1] = val;
	    LMIC_setTxData2(1, LMIC.frame, 2, 0); // (port 1, 2 bytes, unconfirmed)
		/* usart_putstr("Report.\r\n"); */
	    os_setTimedCallback(j, os_getTime()+sec2osticks(5), reportfunc);
    124e:	0c 94 dc 0c 	jmp	0x19b8	; 0x19b8 <os_setTimedCallback>

00001252 <initfunc>:
}

static void initfunc (osjob_t* j) {
    1252:	cf 92       	push	r12
    1254:	df 92       	push	r13
    1256:	ef 92       	push	r14
    1258:	ff 92       	push	r15
    125a:	0f 93       	push	r16
    125c:	1f 93       	push	r17
    125e:	cf 93       	push	r28
    1260:	df 93       	push	r29
    1262:	cd b7       	in	r28, 0x3d	; 61
    1264:	de b7       	in	r29, 0x3e	; 62
    1266:	a0 97       	sbiw	r28, 0x20	; 32
    1268:	0f b6       	in	r0, 0x3f	; 63
    126a:	f8 94       	cli
    126c:	de bf       	out	0x3e, r29	; 62
    126e:	0f be       	out	0x3f, r0	; 63
    1270:	cd bf       	out	0x3d, r28	; 61
    1272:	6c 01       	movw	r12, r24
	LMIC_reset();
    1274:	0e 94 25 29 	call	0x524a	; 0x524a <LMIC_reset>
	// start joining
	LMIC_startJoining();
    1278:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <LMIC_startJoining>
	// init done - onEvent() callback will be invoked...

	//   ABP
	uint8_t appskey[sizeof(APPSKEY)];
	uint8_t nwkskey[sizeof(NWKSKEY)];
	memcpy(appskey, APPSKEY, sizeof(APPSKEY));
    127c:	80 e1       	ldi	r24, 0x10	; 16
    127e:	ed ee       	ldi	r30, 0xED	; 237
    1280:	f1 e0       	ldi	r31, 0x01	; 1
    1282:	de 01       	movw	r26, r28
    1284:	51 96       	adiw	r26, 0x11	; 17
    1286:	01 90       	ld	r0, Z+
    1288:	0d 92       	st	X+, r0
    128a:	8a 95       	dec	r24
    128c:	e1 f7       	brne	.-8      	; 0x1286 <initfunc+0x34>
	memcpy(nwkskey, NWKSKEY, sizeof(NWKSKEY));
    128e:	80 e1       	ldi	r24, 0x10	; 16
    1290:	ed ef       	ldi	r30, 0xFD	; 253
    1292:	f1 e0       	ldi	r31, 0x01	; 1
    1294:	de 01       	movw	r26, r28
    1296:	11 96       	adiw	r26, 0x01	; 1
    1298:	01 90       	ld	r0, Z+
    129a:	0d 92       	st	X+, r0
    129c:	8a 95       	dec	r24
    129e:	e1 f7       	brne	.-8      	; 0x1298 <initfunc+0x46>
	LMIC_setSession (0x1, DEVADDR, nwkskey, appskey);
    12a0:	ce 01       	movw	r24, r28
    12a2:	41 96       	adiw	r24, 0x11	; 17
    12a4:	7c 01       	movw	r14, r24
    12a6:	8e 01       	movw	r16, r28
    12a8:	0f 5f       	subi	r16, 0xFF	; 255
    12aa:	1f 4f       	sbci	r17, 0xFF	; 255
    12ac:	2f ed       	ldi	r18, 0xDF	; 223
    12ae:	31 e1       	ldi	r19, 0x11	; 17
    12b0:	41 e0       	ldi	r20, 0x01	; 1
    12b2:	56 e2       	ldi	r21, 0x26	; 38
    12b4:	61 e0       	ldi	r22, 0x01	; 1
    12b6:	70 e0       	ldi	r23, 0x00	; 0
    12b8:	80 e0       	ldi	r24, 0x00	; 0
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	0e 94 d9 29 	call	0x53b2	; 0x53b2 <LMIC_setSession>

	LMIC_setupChannel(0, 868100000, DR_RANGE_MAP(DR_SF12, DR_SF7),  BAND_CENTI);      // g-band
    12c0:	01 e0       	ldi	r16, 0x01	; 1
    12c2:	2f e3       	ldi	r18, 0x3F	; 63
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	40 ea       	ldi	r20, 0xA0	; 160
    12c8:	57 e2       	ldi	r21, 0x27	; 39
    12ca:	6e eb       	ldi	r22, 0xBE	; 190
    12cc:	73 e3       	ldi	r23, 0x33	; 51
    12ce:	80 e0       	ldi	r24, 0x00	; 0
    12d0:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
	LMIC_setupChannel(1, 868100000, DR_RANGE_MAP(DR_SF12, DR_SF7B), BAND_CENTI);      // g-band
    12d4:	2f e7       	ldi	r18, 0x7F	; 127
    12d6:	30 e0       	ldi	r19, 0x00	; 0
    12d8:	40 ea       	ldi	r20, 0xA0	; 160
    12da:	57 e2       	ldi	r21, 0x27	; 39
    12dc:	6e eb       	ldi	r22, 0xBE	; 190
    12de:	73 e3       	ldi	r23, 0x33	; 51
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
	LMIC_setupChannel(2, 868100000, DR_RANGE_MAP(DR_SF12, DR_SF7),  BAND_CENTI);      // g-band
    12e6:	2f e3       	ldi	r18, 0x3F	; 63
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	40 ea       	ldi	r20, 0xA0	; 160
    12ec:	57 e2       	ldi	r21, 0x27	; 39
    12ee:	6e eb       	ldi	r22, 0xBE	; 190
    12f0:	73 e3       	ldi	r23, 0x33	; 51
    12f2:	82 e0       	ldi	r24, 0x02	; 2
    12f4:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
	LMIC_setupChannel(3, 868100000, DR_RANGE_MAP(DR_SF12, DR_SF7),  BAND_CENTI);      // g-band
    12f8:	2f e3       	ldi	r18, 0x3F	; 63
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	40 ea       	ldi	r20, 0xA0	; 160
    12fe:	57 e2       	ldi	r21, 0x27	; 39
    1300:	6e eb       	ldi	r22, 0xBE	; 190
    1302:	73 e3       	ldi	r23, 0x33	; 51
    1304:	83 e0       	ldi	r24, 0x03	; 3
    1306:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
	LMIC_setupChannel(4, 868100000, DR_RANGE_MAP(DR_SF12, DR_SF7),  BAND_CENTI);      // g-band
    130a:	2f e3       	ldi	r18, 0x3F	; 63
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	40 ea       	ldi	r20, 0xA0	; 160
    1310:	57 e2       	ldi	r21, 0x27	; 39
    1312:	6e eb       	ldi	r22, 0xBE	; 190
    1314:	73 e3       	ldi	r23, 0x33	; 51
    1316:	84 e0       	ldi	r24, 0x04	; 4
    1318:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
	LMIC_setupChannel(5, 868100000, DR_RANGE_MAP(DR_SF12, DR_SF7),  BAND_CENTI);      // g-band
    131c:	2f e3       	ldi	r18, 0x3F	; 63
    131e:	30 e0       	ldi	r19, 0x00	; 0
    1320:	40 ea       	ldi	r20, 0xA0	; 160
    1322:	57 e2       	ldi	r21, 0x27	; 39
    1324:	6e eb       	ldi	r22, 0xBE	; 190
    1326:	73 e3       	ldi	r23, 0x33	; 51
    1328:	85 e0       	ldi	r24, 0x05	; 5
    132a:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
	LMIC_setupChannel(6, 868100000, DR_RANGE_MAP(DR_SF12, DR_SF7),  BAND_CENTI);      // g-band
    132e:	2f e3       	ldi	r18, 0x3F	; 63
    1330:	30 e0       	ldi	r19, 0x00	; 0
    1332:	40 ea       	ldi	r20, 0xA0	; 160
    1334:	57 e2       	ldi	r21, 0x27	; 39
    1336:	6e eb       	ldi	r22, 0xBE	; 190
    1338:	73 e3       	ldi	r23, 0x33	; 51
    133a:	86 e0       	ldi	r24, 0x06	; 6
    133c:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
	LMIC_setupChannel(7, 868100000, DR_RANGE_MAP(DR_SF12, DR_SF7),  BAND_CENTI);      // g-band
    1340:	2f e3       	ldi	r18, 0x3F	; 63
    1342:	30 e0       	ldi	r19, 0x00	; 0
    1344:	40 ea       	ldi	r20, 0xA0	; 160
    1346:	57 e2       	ldi	r21, 0x27	; 39
    1348:	6e eb       	ldi	r22, 0xBE	; 190
    134a:	73 e3       	ldi	r23, 0x33	; 51
    134c:	87 e0       	ldi	r24, 0x07	; 7
    134e:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
	LMIC_setupChannel(8, 868100000, DR_RANGE_MAP(DR_FSK,  DR_FSK),  BAND_MILLI);      // g2-band
    1352:	00 e0       	ldi	r16, 0x00	; 0
    1354:	20 e8       	ldi	r18, 0x80	; 128
    1356:	30 e0       	ldi	r19, 0x00	; 0
    1358:	40 ea       	ldi	r20, 0xA0	; 160
    135a:	57 e2       	ldi	r21, 0x27	; 39
    135c:	6e eb       	ldi	r22, 0xBE	; 190
    135e:	73 e3       	ldi	r23, 0x33	; 51
    1360:	88 e0       	ldi	r24, 0x08	; 8
    1362:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>

	// Disable link check validation
	LMIC_setLinkCheckMode(0);
    1366:	80 e0       	ldi	r24, 0x00	; 0
    1368:	0e 94 17 2a 	call	0x542e	; 0x542e <LMIC_setLinkCheckMode>
	// TTN uses SF9 for its RX2 window.
	LMIC.dn2Dr = DR_SF9;
    136c:	83 e0       	ldi	r24, 0x03	; 3
    136e:	80 93 35 04 	sts	0x0435, r24	; 0x800435 <LMIC+0x124>
	// Set data rate and transmit power for uplink (note: txpow seems to be ignored by the library)
	LMIC_setDrTxpow(DR_SF7,14);
    1372:	6e e0       	ldi	r22, 0x0E	; 14
    1374:	85 e0       	ldi	r24, 0x05	; 5
    1376:	0e 94 14 29 	call	0x5228	; 0x5228 <LMIC_setDrTxpow>

	os_setTimedCallback(j, os_getTime(), reportfunc);
    137a:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    137e:	ab 01       	movw	r20, r22
    1380:	bc 01       	movw	r22, r24
    1382:	2b e0       	ldi	r18, 0x0B	; 11
    1384:	39 e0       	ldi	r19, 0x09	; 9
    1386:	c6 01       	movw	r24, r12
    1388:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <os_setTimedCallback>
}
    138c:	a0 96       	adiw	r28, 0x20	; 32
    138e:	0f b6       	in	r0, 0x3f	; 63
    1390:	f8 94       	cli
    1392:	de bf       	out	0x3e, r29	; 62
    1394:	0f be       	out	0x3f, r0	; 63
    1396:	cd bf       	out	0x3d, r28	; 61
    1398:	df 91       	pop	r29
    139a:	cf 91       	pop	r28
    139c:	1f 91       	pop	r17
    139e:	0f 91       	pop	r16
    13a0:	ff 90       	pop	r15
    13a2:	ef 90       	pop	r14
    13a4:	df 90       	pop	r13
    13a6:	cf 90       	pop	r12
    13a8:	08 95       	ret

000013aa <os_getArtEui>:
static  u1_t NWKSKEY[16] = { 0x70, 0x9A, 0x66, 0x6B, 0x26, 0x11, 0x1E, 0x90, 0xDD, 0xD3, 0x7F, 0x4E, 0x59, 0x69, 0x73, 0xB2 };
static  u1_t APPSKEY[16] = { 0x9E, 0x3B, 0x6E, 0x84, 0x0D, 0xCE, 0xCA, 0x5E, 0x68, 0x85, 0x9B, 0xB9, 0xD0, 0x00, 0x10, 0xEB };
static  u4_t DEVADDR = 0x260111DF;

// provide application router ID (8 bytes, LSBF)
void os_getArtEui (u1_t* buf) {
    13aa:	dc 01       	movw	r26, r24
    memcpy(buf, APPEUI, 8);
    13ac:	98 e0       	ldi	r25, 0x08	; 8
    13ae:	e5 e2       	ldi	r30, 0x25	; 37
    13b0:	f2 e0       	ldi	r31, 0x02	; 2
    13b2:	01 90       	ld	r0, Z+
    13b4:	0d 92       	st	X+, r0
    13b6:	9a 95       	dec	r25
    13b8:	e1 f7       	brne	.-8      	; 0x13b2 <os_getArtEui+0x8>
    13ba:	08 95       	ret

000013bc <os_getDevEui>:
}

// provide device ID (8 bytes, LSBF)
void os_getDevEui (u1_t* buf) {
    13bc:	dc 01       	movw	r26, r24
    memcpy(buf, DEVEUI, 8);
    13be:	98 e0       	ldi	r25, 0x08	; 8
    13c0:	ed e1       	ldi	r30, 0x1D	; 29
    13c2:	f2 e0       	ldi	r31, 0x02	; 2
    13c4:	01 90       	ld	r0, Z+
    13c6:	0d 92       	st	X+, r0
    13c8:	9a 95       	dec	r25
    13ca:	e1 f7       	brne	.-8      	; 0x13c4 <os_getDevEui+0x8>
    13cc:	08 95       	ret

000013ce <os_getDevKey>:
}

// provide device key (16 bytes)
void os_getDevKey (u1_t* buf) {
    13ce:	dc 01       	movw	r26, r24
    memcpy(buf, DEVKEY, 16);
    13d0:	90 e1       	ldi	r25, 0x10	; 16
    13d2:	ed e0       	ldi	r30, 0x0D	; 13
    13d4:	f2 e0       	ldi	r31, 0x02	; 2
    13d6:	01 90       	ld	r0, Z+
    13d8:	0d 92       	st	X+, r0
    13da:	9a 95       	dec	r25
    13dc:	e1 f7       	brne	.-8      	; 0x13d6 <os_getDevKey+0x8>
    13de:	08 95       	ret

000013e0 <readsensor>:
}

u2_t readsensor(){
	u2_t value = 0xAA;    /// read from evrything ...make your own sensor
	return value;
}
    13e0:	8a ea       	ldi	r24, 0xAA	; 170
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	08 95       	ret

000013e6 <debug_event>:
        [EV_LINK_DEAD]      = "LINK_DEAD",
        [EV_LINK_ALIVE]     = "LINK_ALIVE",
        [EV_SCAN_FOUND]     = "SCAN_FOUND",
        [EV_TXSTART]        = "EV_TXSTART",
    };
    usart_putstr((ev < sizeof(evnames)/sizeof(evnames[0])) ? evnames[ev] : "EV_UNKNOWN" );
    13e6:	82 31       	cpi	r24, 0x12	; 18
    13e8:	91 05       	cpc	r25, r1
    13ea:	40 f4       	brcc	.+16     	; 0x13fc <debug_event+0x16>
    13ec:	88 0f       	add	r24, r24
    13ee:	99 1f       	adc	r25, r25
    13f0:	fc 01       	movw	r30, r24
    13f2:	e7 53       	subi	r30, 0x37	; 55
    13f4:	fe 4f       	sbci	r31, 0xFE	; 254
    13f6:	80 81       	ld	r24, Z
    13f8:	91 81       	ldd	r25, Z+1	; 0x01
    13fa:	02 c0       	rjmp	.+4      	; 0x1400 <debug_event+0x1a>
    13fc:	80 e0       	ldi	r24, 0x00	; 0
    13fe:	91 e0       	ldi	r25, 0x01	; 1
    1400:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <usart_putstr>
    usart_putchar('\r');
    1404:	8d e0       	ldi	r24, 0x0D	; 13
    1406:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <usart_putchar>
    usart_putchar('\n');
    140a:	8a e0       	ldi	r24, 0x0A	; 10
    140c:	0c 94 6c 0d 	jmp	0x1ad8	; 0x1ad8 <usart_putchar>

00001410 <onEvent>:
}

void onEvent(ev_t ev)
{
    1410:	cf 93       	push	r28
    1412:	c8 2f       	mov	r28, r24
	debug_event(ev);
    1414:	90 e0       	ldi	r25, 0x00	; 0
    1416:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <debug_event>
	switch(ev) {
    141a:	c6 30       	cpi	r28, 0x06	; 6
    141c:	29 f4       	brne	.+10     	; 0x1428 <onEvent+0x18>
			/* usart_putstr("try joining\r\n"); */
			break;
		case EV_JOINED:
			/* debug_led(1); */
			// kick-off periodic sensor job
			reportfunc(&reportjob);
    141e:	82 ed       	ldi	r24, 0xD2	; 210
    1420:	92 e0       	ldi	r25, 0x02	; 2
			break;
		default:
			/* usart_putstr("Unknown event\r\n"); */
			break;
	}
}
    1422:	cf 91       	pop	r28
			/* usart_putstr("try joining\r\n"); */
			break;
		case EV_JOINED:
			/* debug_led(1); */
			// kick-off periodic sensor job
			reportfunc(&reportjob);
    1424:	0c 94 0b 09 	jmp	0x1216	; 0x1216 <reportfunc>
			break;
		default:
			/* usart_putstr("Unknown event\r\n"); */
			break;
	}
}
    1428:	cf 91       	pop	r28
    142a:	08 95       	ret

0000142c <main>:



int main(void)
{
    142c:	cf 93       	push	r28
    142e:	df 93       	push	r29
    1430:	cd b7       	in	r28, 0x3d	; 61
    1432:	de b7       	in	r29, 0x3e	; 62
    1434:	28 97       	sbiw	r28, 0x08	; 8
    1436:	0f b6       	in	r0, 0x3f	; 63
    1438:	f8 94       	cli
    143a:	de bf       	out	0x3e, r29	; 62
    143c:	0f be       	out	0x3f, r0	; 63
    143e:	cd bf       	out	0x3d, r28	; 61
	osjob_t initjob;
	os_init();
    1440:	0e 94 94 0c 	call	0x1928	; 0x1928 <os_init>
	usart_putstr("Hello from node.\r\n");
    1444:	8b e0       	ldi	r24, 0x0B	; 11
    1446:	91 e0       	ldi	r25, 0x01	; 1
    1448:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <usart_putstr>
	os_setCallback(&tikjob, tikfunc);
    144c:	68 ef       	ldi	r22, 0xF8	; 248
    144e:	78 e0       	ldi	r23, 0x08	; 8
    1450:	85 e0       	ldi	r24, 0x05	; 5
    1452:	93 e0       	ldi	r25, 0x03	; 3
    1454:	0e 94 b6 0c 	call	0x196c	; 0x196c <os_setCallback>
	os_setCallback(&initjob, initfunc);
    1458:	69 e2       	ldi	r22, 0x29	; 41
    145a:	79 e0       	ldi	r23, 0x09	; 9
    145c:	ce 01       	movw	r24, r28
    145e:	01 96       	adiw	r24, 0x01	; 1
    1460:	0e 94 b6 0c 	call	0x196c	; 0x196c <os_setCallback>
	os_runloop();
    1464:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <os_runloop>
    1468:	ff cf       	rjmp	.-2      	; 0x1468 <main+0x3c>

0000146a <printchar>:
	}
	return 0;
}

static void printchar(char **str, int c)
{
    146a:	fc 01       	movw	r30, r24
    146c:	86 2f       	mov	r24, r22
	/* extern int putchar(int c); */
	
	if (str) {
    146e:	30 97       	sbiw	r30, 0x00	; 0
    1470:	49 f0       	breq	.+18     	; 0x1484 <printchar+0x1a>
		**str = c;
    1472:	a0 81       	ld	r26, Z
    1474:	b1 81       	ldd	r27, Z+1	; 0x01
    1476:	6c 93       	st	X, r22
		++(*str);
    1478:	80 81       	ld	r24, Z
    147a:	91 81       	ldd	r25, Z+1	; 0x01
    147c:	01 96       	adiw	r24, 0x01	; 1
    147e:	91 83       	std	Z+1, r25	; 0x01
    1480:	80 83       	st	Z, r24
    1482:	08 95       	ret
#include <stdarg.h>
#include "printf-stdarg.h"

int __io_putchar(int ch)
{
	usart_putchar(ch);
    1484:	0c 94 6c 0d 	jmp	0x1ad8	; 0x1ad8 <usart_putchar>

00001488 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
    1488:	8f 92       	push	r8
    148a:	9f 92       	push	r9
    148c:	af 92       	push	r10
    148e:	bf 92       	push	r11
    1490:	cf 92       	push	r12
    1492:	df 92       	push	r13
    1494:	ef 92       	push	r14
    1496:	ff 92       	push	r15
    1498:	0f 93       	push	r16
    149a:	1f 93       	push	r17
    149c:	cf 93       	push	r28
    149e:	df 93       	push	r29
    14a0:	4c 01       	movw	r8, r24
    14a2:	8b 01       	movw	r16, r22
    14a4:	ea 01       	movw	r28, r20
	register int pc = 0, padchar = ' ';

	if (width > 0) {
    14a6:	1c 16       	cp	r1, r28
    14a8:	1d 06       	cpc	r1, r29
    14aa:	ac f4       	brge	.+42     	; 0x14d6 <prints+0x4e>
    14ac:	fb 01       	movw	r30, r22
    14ae:	cf 01       	movw	r24, r30
    14b0:	80 1b       	sub	r24, r16
    14b2:	91 0b       	sbc	r25, r17
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
    14b4:	31 91       	ld	r19, Z+
    14b6:	31 11       	cpse	r19, r1
    14b8:	fa cf       	rjmp	.-12     	; 0x14ae <prints+0x26>
		if (len >= width) width = 0;
    14ba:	8c 17       	cp	r24, r28
    14bc:	9d 07       	cpc	r25, r29
    14be:	1c f4       	brge	.+6      	; 0x14c6 <prints+0x3e>
		else width -= len;
    14c0:	c8 1b       	sub	r28, r24
    14c2:	d9 0b       	sbc	r29, r25
    14c4:	02 c0       	rjmp	.+4      	; 0x14ca <prints+0x42>

	if (width > 0) {
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
    14c6:	c0 e0       	ldi	r28, 0x00	; 0
    14c8:	d0 e0       	ldi	r29, 0x00	; 0
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
    14ca:	21 ff       	sbrs	r18, 1
    14cc:	04 c0       	rjmp	.+8      	; 0x14d6 <prints+0x4e>
    14ce:	90 e3       	ldi	r25, 0x30	; 48
    14d0:	a9 2e       	mov	r10, r25
    14d2:	b1 2c       	mov	r11, r1
    14d4:	03 c0       	rjmp	.+6      	; 0x14dc <prints+0x54>
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
    14d6:	80 e2       	ldi	r24, 0x20	; 32
    14d8:	a8 2e       	mov	r10, r24
    14da:	b1 2c       	mov	r11, r1
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
    14dc:	20 fd       	sbrc	r18, 0
    14de:	14 c0       	rjmp	.+40     	; 0x1508 <prints+0x80>
    14e0:	7e 01       	movw	r14, r28
		for ( ; width > 0; --width) {
    14e2:	1e 14       	cp	r1, r14
    14e4:	1f 04       	cpc	r1, r15
    14e6:	44 f4       	brge	.+16     	; 0x14f8 <prints+0x70>
			printchar (out, padchar);
    14e8:	b5 01       	movw	r22, r10
    14ea:	c4 01       	movw	r24, r8
    14ec:	0e 94 35 0a 	call	0x146a	; 0x146a <printchar>
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
    14f0:	81 e0       	ldi	r24, 0x01	; 1
    14f2:	e8 1a       	sub	r14, r24
    14f4:	f1 08       	sbc	r15, r1
    14f6:	f5 cf       	rjmp	.-22     	; 0x14e2 <prints+0x5a>
    14f8:	7e 01       	movw	r14, r28
    14fa:	d7 ff       	sbrs	r29, 7
    14fc:	02 c0       	rjmp	.+4      	; 0x1502 <prints+0x7a>
    14fe:	e1 2c       	mov	r14, r1
    1500:	f1 2c       	mov	r15, r1
    1502:	ce 19       	sub	r28, r14
    1504:	df 09       	sbc	r29, r15
    1506:	02 c0       	rjmp	.+4      	; 0x150c <prints+0x84>
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
    1508:	e1 2c       	mov	r14, r1
    150a:	f1 2c       	mov	r15, r1
    150c:	e0 1a       	sub	r14, r16
    150e:	f1 0a       	sbc	r15, r17
    1510:	67 01       	movw	r12, r14
    1512:	c0 0e       	add	r12, r16
    1514:	d1 1e       	adc	r13, r17
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
    1516:	f8 01       	movw	r30, r16
    1518:	61 91       	ld	r22, Z+
    151a:	8f 01       	movw	r16, r30
    151c:	66 23       	and	r22, r22
    151e:	39 f0       	breq	.+14     	; 0x152e <prints+0xa6>
		printchar (out, *string);
    1520:	06 2e       	mov	r0, r22
    1522:	00 0c       	add	r0, r0
    1524:	77 0b       	sbc	r23, r23
    1526:	c4 01       	movw	r24, r8
    1528:	0e 94 35 0a 	call	0x146a	; 0x146a <printchar>
    152c:	f1 cf       	rjmp	.-30     	; 0x1510 <prints+0x88>
    152e:	8e 01       	movw	r16, r28
		++pc;
	}
	for ( ; width > 0; --width) {
    1530:	10 16       	cp	r1, r16
    1532:	11 06       	cpc	r1, r17
    1534:	3c f4       	brge	.+14     	; 0x1544 <prints+0xbc>
		printchar (out, padchar);
    1536:	b5 01       	movw	r22, r10
    1538:	c4 01       	movw	r24, r8
    153a:	0e 94 35 0a 	call	0x146a	; 0x146a <printchar>
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
    153e:	01 50       	subi	r16, 0x01	; 1
    1540:	11 09       	sbc	r17, r1
    1542:	f6 cf       	rjmp	.-20     	; 0x1530 <prints+0xa8>
		printchar (out, padchar);
		++pc;
	}

	return pc;
    1544:	ce 01       	movw	r24, r28
    1546:	d7 ff       	sbrs	r29, 7
    1548:	02 c0       	rjmp	.+4      	; 0x154e <prints+0xc6>
    154a:	80 e0       	ldi	r24, 0x00	; 0
    154c:	90 e0       	ldi	r25, 0x00	; 0
}
    154e:	8c 0d       	add	r24, r12
    1550:	9d 1d       	adc	r25, r13
    1552:	df 91       	pop	r29
    1554:	cf 91       	pop	r28
    1556:	1f 91       	pop	r17
    1558:	0f 91       	pop	r16
    155a:	ff 90       	pop	r15
    155c:	ef 90       	pop	r14
    155e:	df 90       	pop	r13
    1560:	cf 90       	pop	r12
    1562:	bf 90       	pop	r11
    1564:	af 90       	pop	r10
    1566:	9f 90       	pop	r9
    1568:	8f 90       	pop	r8
    156a:	08 95       	ret

0000156c <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
    156c:	6f 92       	push	r6
    156e:	7f 92       	push	r7
    1570:	8f 92       	push	r8
    1572:	9f 92       	push	r9
    1574:	af 92       	push	r10
    1576:	bf 92       	push	r11
    1578:	cf 92       	push	r12
    157a:	df 92       	push	r13
    157c:	ef 92       	push	r14
    157e:	ff 92       	push	r15
    1580:	0f 93       	push	r16
    1582:	1f 93       	push	r17
    1584:	cf 93       	push	r28
    1586:	df 93       	push	r29
    1588:	cd b7       	in	r28, 0x3d	; 61
    158a:	de b7       	in	r29, 0x3e	; 62
    158c:	2c 97       	sbiw	r28, 0x0c	; 12
    158e:	0f b6       	in	r0, 0x3f	; 63
    1590:	f8 94       	cli
    1592:	de bf       	out	0x3e, r29	; 62
    1594:	0f be       	out	0x3f, r0	; 63
    1596:	cd bf       	out	0x3d, r28	; 61
    1598:	5c 01       	movw	r10, r24
    159a:	4a 01       	movw	r8, r20
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;
    159c:	fb 01       	movw	r30, r22

	if (i == 0) {
    159e:	30 97       	sbiw	r30, 0x00	; 0
    15a0:	61 f4       	brne	.+24     	; 0x15ba <printi+0x4e>
		print_buf[0] = '0';
    15a2:	80 e3       	ldi	r24, 0x30	; 48
    15a4:	89 83       	std	Y+1, r24	; 0x01
		print_buf[1] = '\0';
    15a6:	1a 82       	std	Y+2, r1	; 0x02
		return prints (out, print_buf, width, pad);
    15a8:	97 01       	movw	r18, r14
    15aa:	a8 01       	movw	r20, r16
    15ac:	be 01       	movw	r22, r28
    15ae:	6f 5f       	subi	r22, 0xFF	; 255
    15b0:	7f 4f       	sbci	r23, 0xFF	; 255
    15b2:	c5 01       	movw	r24, r10
    15b4:	0e 94 44 0a 	call	0x1488	; 0x1488 <prints>
    15b8:	4c c0       	rjmp	.+152    	; 0x1652 <printi+0xe6>
	}

	if (sg && b == 10 && i < 0) {
    15ba:	23 2b       	or	r18, r19
    15bc:	59 f0       	breq	.+22     	; 0x15d4 <printi+0x68>
    15be:	4a 30       	cpi	r20, 0x0A	; 10
    15c0:	51 05       	cpc	r21, r1
    15c2:	41 f4       	brne	.+16     	; 0x15d4 <printi+0x68>
    15c4:	77 ff       	sbrs	r23, 7
    15c6:	06 c0       	rjmp	.+12     	; 0x15d4 <printi+0x68>
		neg = 1;
		u = -i;
    15c8:	f1 95       	neg	r31
    15ca:	e1 95       	neg	r30
    15cc:	f1 09       	sbc	r31, r1
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
		neg = 1;
    15ce:	21 e0       	ldi	r18, 0x01	; 1
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	02 c0       	rjmp	.+4      	; 0x15d8 <printi+0x6c>

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
    15d4:	20 e0       	ldi	r18, 0x00	; 0
    15d6:	30 e0       	ldi	r19, 0x00	; 0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
    15d8:	1c 86       	std	Y+12, r1	; 0x0c
	if (sg && b == 10 && i < 0) {
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
    15da:	3e 01       	movw	r6, r28
    15dc:	ac e0       	ldi	r26, 0x0C	; 12
    15de:	6a 0e       	add	r6, r26
    15e0:	71 1c       	adc	r7, r1
	*s = '\0';

	while (u) {
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
    15e2:	ba e3       	ldi	r27, 0x3A	; 58
    15e4:	cb 1a       	sub	r12, r27
    15e6:	d1 08       	sbc	r13, r1
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';

	while (u) {
    15e8:	30 97       	sbiw	r30, 0x00	; 0
    15ea:	99 f0       	breq	.+38     	; 0x1612 <printi+0xa6>
		t = u % b;
    15ec:	cf 01       	movw	r24, r30
    15ee:	b4 01       	movw	r22, r8
    15f0:	0e 94 54 32 	call	0x64a8	; 0x64a8 <__udivmodhi4>
		if( t >= 10 )
    15f4:	8a 30       	cpi	r24, 0x0A	; 10
    15f6:	91 05       	cpc	r25, r1
    15f8:	14 f0       	brlt	.+4      	; 0x15fe <printi+0x92>
			t += letbase - '0' - 10;
    15fa:	8c 0d       	add	r24, r12
    15fc:	9d 1d       	adc	r25, r13
		*--s = t + '0';
    15fe:	80 5d       	subi	r24, 0xD0	; 208
    1600:	d3 01       	movw	r26, r6
    1602:	8e 93       	st	-X, r24
    1604:	3d 01       	movw	r6, r26
		u /= b;
    1606:	cf 01       	movw	r24, r30
    1608:	b4 01       	movw	r22, r8
    160a:	0e 94 54 32 	call	0x64a8	; 0x64a8 <__udivmodhi4>
    160e:	fb 01       	movw	r30, r22
    1610:	eb cf       	rjmp	.-42     	; 0x15e8 <printi+0x7c>
	}

	if (neg) {
    1612:	23 2b       	or	r18, r19
    1614:	a1 f0       	breq	.+40     	; 0x163e <printi+0xd2>
		if( width && (pad & PAD_ZERO) ) {
    1616:	01 15       	cp	r16, r1
    1618:	11 05       	cpc	r17, r1
    161a:	69 f0       	breq	.+26     	; 0x1636 <printi+0xca>
    161c:	e1 fe       	sbrs	r14, 1
    161e:	0b c0       	rjmp	.+22     	; 0x1636 <printi+0xca>
			printchar (out, '-');
    1620:	6d e2       	ldi	r22, 0x2D	; 45
    1622:	70 e0       	ldi	r23, 0x00	; 0
    1624:	c5 01       	movw	r24, r10
    1626:	0e 94 35 0a 	call	0x146a	; 0x146a <printchar>
			++pc;
			--width;
    162a:	01 50       	subi	r16, 0x01	; 1
    162c:	11 09       	sbc	r17, r1
	}

	if (neg) {
		if( width && (pad & PAD_ZERO) ) {
			printchar (out, '-');
			++pc;
    162e:	cc 24       	eor	r12, r12
    1630:	c3 94       	inc	r12
    1632:	d1 2c       	mov	r13, r1
			--width;
    1634:	06 c0       	rjmp	.+12     	; 0x1642 <printi+0xd6>
		}
		else {
			*--s = '-';
    1636:	f3 01       	movw	r30, r6
    1638:	8d e2       	ldi	r24, 0x2D	; 45
    163a:	82 93       	st	-Z, r24
    163c:	3f 01       	movw	r6, r30

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
    163e:	c1 2c       	mov	r12, r1
    1640:	d1 2c       	mov	r13, r1
		else {
			*--s = '-';
		}
	}

	return pc + prints (out, s, width, pad);
    1642:	97 01       	movw	r18, r14
    1644:	a8 01       	movw	r20, r16
    1646:	b3 01       	movw	r22, r6
    1648:	c5 01       	movw	r24, r10
    164a:	0e 94 44 0a 	call	0x1488	; 0x1488 <prints>
    164e:	8c 0d       	add	r24, r12
    1650:	9d 1d       	adc	r25, r13
}
    1652:	2c 96       	adiw	r28, 0x0c	; 12
    1654:	0f b6       	in	r0, 0x3f	; 63
    1656:	f8 94       	cli
    1658:	de bf       	out	0x3e, r29	; 62
    165a:	0f be       	out	0x3f, r0	; 63
    165c:	cd bf       	out	0x3d, r28	; 61
    165e:	df 91       	pop	r29
    1660:	cf 91       	pop	r28
    1662:	1f 91       	pop	r17
    1664:	0f 91       	pop	r16
    1666:	ff 90       	pop	r15
    1668:	ef 90       	pop	r14
    166a:	df 90       	pop	r13
    166c:	cf 90       	pop	r12
    166e:	bf 90       	pop	r11
    1670:	af 90       	pop	r10
    1672:	9f 90       	pop	r9
    1674:	8f 90       	pop	r8
    1676:	7f 90       	pop	r7
    1678:	6f 90       	pop	r6
    167a:	08 95       	ret

0000167c <print>:

static int print( char **out, const char *format, va_list args )
{
    167c:	3f 92       	push	r3
    167e:	4f 92       	push	r4
    1680:	5f 92       	push	r5
    1682:	6f 92       	push	r6
    1684:	7f 92       	push	r7
    1686:	8f 92       	push	r8
    1688:	9f 92       	push	r9
    168a:	af 92       	push	r10
    168c:	bf 92       	push	r11
    168e:	cf 92       	push	r12
    1690:	df 92       	push	r13
    1692:	ef 92       	push	r14
    1694:	ff 92       	push	r15
    1696:	0f 93       	push	r16
    1698:	1f 93       	push	r17
    169a:	cf 93       	push	r28
    169c:	df 93       	push	r29
    169e:	00 d0       	rcall	.+0      	; 0x16a0 <print+0x24>
    16a0:	cd b7       	in	r28, 0x3d	; 61
    16a2:	de b7       	in	r29, 0x3e	; 62
    16a4:	3c 01       	movw	r6, r24
    16a6:	4b 01       	movw	r8, r22
    16a8:	6a 01       	movw	r12, r20
	register int width, pad;
	register int pc = 0;
    16aa:	a1 2c       	mov	r10, r1
    16ac:	b1 2c       	mov	r11, r1
			while (*format == '0') {
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
    16ae:	5a e0       	ldi	r21, 0x0A	; 10
    16b0:	35 2e       	mov	r3, r21
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
    16b2:	d4 01       	movw	r26, r8
    16b4:	8c 91       	ld	r24, X
    16b6:	88 23       	and	r24, r24
    16b8:	51 f0       	breq	.+20     	; 0x16ce <print+0x52>
		if (*format == '%') {
    16ba:	85 32       	cpi	r24, 0x25	; 37
    16bc:	09 f0       	breq	.+2      	; 0x16c0 <print+0x44>
    16be:	a6 c0       	rjmp	.+332    	; 0x180c <print+0x190>
			++format;
    16c0:	f4 01       	movw	r30, r8
    16c2:	31 96       	adiw	r30, 0x01	; 1
			width = pad = 0;
			if (*format == '\0') break;
    16c4:	d4 01       	movw	r26, r8
    16c6:	11 96       	adiw	r26, 0x01	; 1
    16c8:	8c 91       	ld	r24, X
    16ca:	81 11       	cpse	r24, r1
    16cc:	09 c0       	rjmp	.+18     	; 0x16e0 <print+0x64>
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
    16ce:	61 14       	cp	r6, r1
    16d0:	71 04       	cpc	r7, r1
    16d2:	09 f4       	brne	.+2      	; 0x16d6 <print+0x5a>
    16d4:	aa c0       	rjmp	.+340    	; 0x182a <print+0x1ae>
    16d6:	d3 01       	movw	r26, r6
    16d8:	ed 91       	ld	r30, X+
    16da:	fc 91       	ld	r31, X
    16dc:	10 82       	st	Z, r1
    16de:	a5 c0       	rjmp	.+330    	; 0x182a <print+0x1ae>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
    16e0:	85 32       	cpi	r24, 0x25	; 37
    16e2:	09 f4       	brne	.+2      	; 0x16e6 <print+0x6a>
    16e4:	92 c0       	rjmp	.+292    	; 0x180a <print+0x18e>
			if (*format == '-') {
    16e6:	8d 32       	cpi	r24, 0x2D	; 45
    16e8:	31 f4       	brne	.+12     	; 0x16f6 <print+0x7a>
				++format;
    16ea:	f4 01       	movw	r30, r8
    16ec:	32 96       	adiw	r30, 0x02	; 2
				pad = PAD_RIGHT;
    16ee:	ee 24       	eor	r14, r14
    16f0:	e3 94       	inc	r14
    16f2:	f1 2c       	mov	r15, r1
    16f4:	02 c0       	rjmp	.+4      	; 0x16fa <print+0x7e>
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
    16f6:	e1 2c       	mov	r14, r1
    16f8:	f1 2c       	mov	r15, r1
    16fa:	9f 01       	movw	r18, r30
    16fc:	2f 5f       	subi	r18, 0xFF	; 255
    16fe:	3f 4f       	sbci	r19, 0xFF	; 255
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
    1700:	80 81       	ld	r24, Z
    1702:	80 33       	cpi	r24, 0x30	; 48
    1704:	21 f4       	brne	.+8      	; 0x170e <print+0x92>
				++format;
				pad |= PAD_ZERO;
    1706:	68 94       	set
    1708:	e1 f8       	bld	r14, 1
    170a:	f9 01       	movw	r30, r18
    170c:	f6 cf       	rjmp	.-20     	; 0x16fa <print+0x7e>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
    170e:	00 e0       	ldi	r16, 0x00	; 0
    1710:	10 e0       	ldi	r17, 0x00	; 0
    1712:	4f 01       	movw	r8, r30
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
    1714:	40 81       	ld	r20, Z
    1716:	31 96       	adiw	r30, 0x01	; 1
    1718:	80 ed       	ldi	r24, 0xD0	; 208
    171a:	84 0f       	add	r24, r20
    171c:	8a 30       	cpi	r24, 0x0A	; 10
    171e:	68 f4       	brcc	.+26     	; 0x173a <print+0xbe>
				width *= 10;
    1720:	30 9e       	mul	r3, r16
    1722:	c0 01       	movw	r24, r0
    1724:	31 9e       	mul	r3, r17
    1726:	90 0d       	add	r25, r0
    1728:	11 24       	eor	r1, r1
				width += *format - '0';
    172a:	04 2f       	mov	r16, r20
    172c:	44 0f       	add	r20, r20
    172e:	11 0b       	sbc	r17, r17
    1730:	00 53       	subi	r16, 0x30	; 48
    1732:	11 09       	sbc	r17, r1
    1734:	08 0f       	add	r16, r24
    1736:	19 1f       	adc	r17, r25
    1738:	ec cf       	rjmp	.-40     	; 0x1712 <print+0x96>
			}
			if( *format == 's' ) {
    173a:	43 37       	cpi	r20, 0x73	; 115
    173c:	79 f4       	brne	.+30     	; 0x175c <print+0xe0>
				register char *s = (char *)va_arg( args, int );
    173e:	26 01       	movw	r4, r12
    1740:	b2 e0       	ldi	r27, 0x02	; 2
    1742:	4b 0e       	add	r4, r27
    1744:	51 1c       	adc	r5, r1
    1746:	f6 01       	movw	r30, r12
    1748:	60 81       	ld	r22, Z
    174a:	71 81       	ldd	r23, Z+1	; 0x01
				pc += prints (out, s?s:"(null)", width, pad);
    174c:	61 15       	cp	r22, r1
    174e:	71 05       	cpc	r23, r1
    1750:	11 f4       	brne	.+4      	; 0x1756 <print+0xda>
    1752:	6d e2       	ldi	r22, 0x2D	; 45
    1754:	72 e0       	ldi	r23, 0x02	; 2
    1756:	97 01       	movw	r18, r14
    1758:	a8 01       	movw	r20, r16
    175a:	53 c0       	rjmp	.+166    	; 0x1802 <print+0x186>
				continue;
			}
			if( *format == 'd' ) {
    175c:	44 36       	cpi	r20, 0x64	; 100
    175e:	a9 f4       	brne	.+42     	; 0x178a <print+0x10e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
    1760:	26 01       	movw	r4, r12
    1762:	f2 e0       	ldi	r31, 0x02	; 2
    1764:	4f 0e       	add	r4, r31
    1766:	51 1c       	adc	r5, r1
    1768:	d6 01       	movw	r26, r12
    176a:	6d 91       	ld	r22, X+
    176c:	7c 91       	ld	r23, X
    176e:	31 e6       	ldi	r19, 0x61	; 97
    1770:	c3 2e       	mov	r12, r19
    1772:	d1 2c       	mov	r13, r1
    1774:	21 e0       	ldi	r18, 0x01	; 1
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	4a e0       	ldi	r20, 0x0A	; 10
    177a:	50 e0       	ldi	r21, 0x00	; 0
    177c:	c3 01       	movw	r24, r6
    177e:	0e 94 b6 0a 	call	0x156c	; 0x156c <printi>
    1782:	a8 0e       	add	r10, r24
    1784:	b9 1e       	adc	r11, r25
    1786:	62 01       	movw	r12, r4
				continue;
    1788:	4c c0       	rjmp	.+152    	; 0x1822 <print+0x1a6>
			}
			if( *format == 'x' ) {
    178a:	48 37       	cpi	r20, 0x78	; 120
    178c:	59 f4       	brne	.+22     	; 0x17a4 <print+0x128>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
    178e:	26 01       	movw	r4, r12
    1790:	b2 e0       	ldi	r27, 0x02	; 2
    1792:	4b 0e       	add	r4, r27
    1794:	51 1c       	adc	r5, r1
    1796:	f6 01       	movw	r30, r12
    1798:	60 81       	ld	r22, Z
    179a:	71 81       	ldd	r23, Z+1	; 0x01
    179c:	21 e6       	ldi	r18, 0x61	; 97
    179e:	c2 2e       	mov	r12, r18
    17a0:	d1 2c       	mov	r13, r1
    17a2:	0c c0       	rjmp	.+24     	; 0x17bc <print+0x140>
				continue;
			}
			if( *format == 'X' ) {
    17a4:	48 35       	cpi	r20, 0x58	; 88
    17a6:	79 f4       	brne	.+30     	; 0x17c6 <print+0x14a>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
    17a8:	26 01       	movw	r4, r12
    17aa:	f2 e0       	ldi	r31, 0x02	; 2
    17ac:	4f 0e       	add	r4, r31
    17ae:	51 1c       	adc	r5, r1
    17b0:	d6 01       	movw	r26, r12
    17b2:	6d 91       	ld	r22, X+
    17b4:	7c 91       	ld	r23, X
    17b6:	91 e4       	ldi	r25, 0x41	; 65
    17b8:	c9 2e       	mov	r12, r25
    17ba:	d1 2c       	mov	r13, r1
    17bc:	20 e0       	ldi	r18, 0x00	; 0
    17be:	30 e0       	ldi	r19, 0x00	; 0
    17c0:	40 e1       	ldi	r20, 0x10	; 16
    17c2:	50 e0       	ldi	r21, 0x00	; 0
    17c4:	db cf       	rjmp	.-74     	; 0x177c <print+0x100>
				continue;
			}
			if( *format == 'u' ) {
    17c6:	45 37       	cpi	r20, 0x75	; 117
    17c8:	69 f4       	brne	.+26     	; 0x17e4 <print+0x168>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
    17ca:	26 01       	movw	r4, r12
    17cc:	b2 e0       	ldi	r27, 0x02	; 2
    17ce:	4b 0e       	add	r4, r27
    17d0:	51 1c       	adc	r5, r1
    17d2:	f6 01       	movw	r30, r12
    17d4:	60 81       	ld	r22, Z
    17d6:	71 81       	ldd	r23, Z+1	; 0x01
    17d8:	81 e6       	ldi	r24, 0x61	; 97
    17da:	c8 2e       	mov	r12, r24
    17dc:	d1 2c       	mov	r13, r1
    17de:	20 e0       	ldi	r18, 0x00	; 0
    17e0:	30 e0       	ldi	r19, 0x00	; 0
    17e2:	ca cf       	rjmp	.-108    	; 0x1778 <print+0xfc>
				continue;
			}
			if( *format == 'c' ) {
    17e4:	43 36       	cpi	r20, 0x63	; 99
    17e6:	e9 f4       	brne	.+58     	; 0x1822 <print+0x1a6>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
    17e8:	26 01       	movw	r4, r12
    17ea:	f2 e0       	ldi	r31, 0x02	; 2
    17ec:	4f 0e       	add	r4, r31
    17ee:	51 1c       	adc	r5, r1
    17f0:	d6 01       	movw	r26, r12
    17f2:	8c 91       	ld	r24, X
    17f4:	89 83       	std	Y+1, r24	; 0x01
				scr[1] = '\0';
    17f6:	1a 82       	std	Y+2, r1	; 0x02
				pc += prints (out, scr, width, pad);
    17f8:	97 01       	movw	r18, r14
    17fa:	a8 01       	movw	r20, r16
    17fc:	be 01       	movw	r22, r28
    17fe:	6f 5f       	subi	r22, 0xFF	; 255
    1800:	7f 4f       	sbci	r23, 0xFF	; 255
    1802:	c3 01       	movw	r24, r6
    1804:	0e 94 44 0a 	call	0x1488	; 0x1488 <prints>
    1808:	bc cf       	rjmp	.-136    	; 0x1782 <print+0x106>
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
    180a:	4f 01       	movw	r8, r30
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
    180c:	f4 01       	movw	r30, r8
    180e:	60 81       	ld	r22, Z
    1810:	06 2e       	mov	r0, r22
    1812:	00 0c       	add	r0, r0
    1814:	77 0b       	sbc	r23, r23
    1816:	c3 01       	movw	r24, r6
    1818:	0e 94 35 0a 	call	0x146a	; 0x146a <printchar>
			++pc;
    181c:	ff ef       	ldi	r31, 0xFF	; 255
    181e:	af 1a       	sub	r10, r31
    1820:	bf 0a       	sbc	r11, r31
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
    1822:	8f ef       	ldi	r24, 0xFF	; 255
    1824:	88 1a       	sub	r8, r24
    1826:	98 0a       	sbc	r9, r24
    1828:	44 cf       	rjmp	.-376    	; 0x16b2 <print+0x36>
		}
	}
	if (out) **out = '\0';
	va_end( args );
	return pc;
}
    182a:	c5 01       	movw	r24, r10
    182c:	0f 90       	pop	r0
    182e:	0f 90       	pop	r0
    1830:	df 91       	pop	r29
    1832:	cf 91       	pop	r28
    1834:	1f 91       	pop	r17
    1836:	0f 91       	pop	r16
    1838:	ff 90       	pop	r15
    183a:	ef 90       	pop	r14
    183c:	df 90       	pop	r13
    183e:	cf 90       	pop	r12
    1840:	bf 90       	pop	r11
    1842:	af 90       	pop	r10
    1844:	9f 90       	pop	r9
    1846:	8f 90       	pop	r8
    1848:	7f 90       	pop	r7
    184a:	6f 90       	pop	r6
    184c:	5f 90       	pop	r5
    184e:	4f 90       	pop	r4
    1850:	3f 90       	pop	r3
    1852:	08 95       	ret

00001854 <__io_putchar>:
#include <stdarg.h>
#include "printf-stdarg.h"

int __io_putchar(int ch)
{
	usart_putchar(ch);
    1854:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <usart_putchar>
	return 0;
}
    1858:	80 e0       	ldi	r24, 0x00	; 0
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	08 95       	ret

0000185e <_write>:

int _write(int file, char *ptr, int len)
{
    185e:	ef 92       	push	r14
    1860:	ff 92       	push	r15
    1862:	0f 93       	push	r16
    1864:	1f 93       	push	r17
    1866:	cf 93       	push	r28
    1868:	df 93       	push	r29
    186a:	8b 01       	movw	r16, r22
    186c:	7a 01       	movw	r14, r20
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
    186e:	eb 01       	movw	r28, r22
    1870:	ce 01       	movw	r24, r28
    1872:	80 1b       	sub	r24, r16
    1874:	91 0b       	sbc	r25, r17
    1876:	8e 15       	cp	r24, r14
    1878:	9f 05       	cpc	r25, r15
    187a:	24 f4       	brge	.+8      	; 0x1884 <_write+0x26>
#include <stdarg.h>
#include "printf-stdarg.h"

int __io_putchar(int ch)
{
	usart_putchar(ch);
    187c:	89 91       	ld	r24, Y+
    187e:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <usart_putchar>
    1882:	f6 cf       	rjmp	.-20     	; 0x1870 <_write+0x12>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
	{
		__io_putchar(*ptr++);
	}
	return 0;
}
    1884:	80 e0       	ldi	r24, 0x00	; 0
    1886:	90 e0       	ldi	r25, 0x00	; 0
    1888:	df 91       	pop	r29
    188a:	cf 91       	pop	r28
    188c:	1f 91       	pop	r17
    188e:	0f 91       	pop	r16
    1890:	ff 90       	pop	r15
    1892:	ef 90       	pop	r14
    1894:	08 95       	ret

00001896 <printf>:
	va_end( args );
	return pc;
}

int printf(const char *format, ...)
{
    1896:	cf 93       	push	r28
    1898:	df 93       	push	r29
    189a:	cd b7       	in	r28, 0x3d	; 61
    189c:	de b7       	in	r29, 0x3e	; 62
    189e:	ae 01       	movw	r20, r28
    18a0:	4b 5f       	subi	r20, 0xFB	; 251
    18a2:	5f 4f       	sbci	r21, 0xFF	; 255
    18a4:	fa 01       	movw	r30, r20
    18a6:	61 91       	ld	r22, Z+
    18a8:	71 91       	ld	r23, Z+
    18aa:	af 01       	movw	r20, r30
        va_list args;
        
        va_start( args, format );
        return print( 0, format, args );
    18ac:	80 e0       	ldi	r24, 0x00	; 0
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	0e 94 3e 0b 	call	0x167c	; 0x167c <print>
}
    18b4:	df 91       	pop	r29
    18b6:	cf 91       	pop	r28
    18b8:	08 95       	ret

000018ba <sprintf>:

int sprintf(char *out, const char *format, ...)
{
    18ba:	cf 93       	push	r28
    18bc:	df 93       	push	r29
    18be:	cd b7       	in	r28, 0x3d	; 61
    18c0:	de b7       	in	r29, 0x3e	; 62
        va_list args;
        
        va_start( args, format );
        return print( &out, format, args );
    18c2:	ae 01       	movw	r20, r28
    18c4:	47 5f       	subi	r20, 0xF7	; 247
    18c6:	5f 4f       	sbci	r21, 0xFF	; 255
    18c8:	6f 81       	ldd	r22, Y+7	; 0x07
    18ca:	78 85       	ldd	r23, Y+8	; 0x08
    18cc:	ce 01       	movw	r24, r28
    18ce:	05 96       	adiw	r24, 0x05	; 5
    18d0:	0e 94 3e 0b 	call	0x167c	; 0x167c <print>
}
    18d4:	df 91       	pop	r29
    18d6:	cf 91       	pop	r28
    18d8:	08 95       	ret

000018da <snprintf>:


int snprintf( char *buf, unsigned int count, const char *format, ... )
{
    18da:	cf 93       	push	r28
    18dc:	df 93       	push	r29
    18de:	cd b7       	in	r28, 0x3d	; 61
    18e0:	de b7       	in	r29, 0x3e	; 62
        va_list args;
        
        ( void ) count;
        
        va_start( args, format );
        return print( &buf, format, args );
    18e2:	ae 01       	movw	r20, r28
    18e4:	45 5f       	subi	r20, 0xF5	; 245
    18e6:	5f 4f       	sbci	r21, 0xFF	; 255
    18e8:	69 85       	ldd	r22, Y+9	; 0x09
    18ea:	7a 85       	ldd	r23, Y+10	; 0x0a
    18ec:	ce 01       	movw	r24, r28
    18ee:	05 96       	adiw	r24, 0x05	; 5
    18f0:	0e 94 3e 0b 	call	0x167c	; 0x167c <print>
}
    18f4:	df 91       	pop	r29
    18f6:	cf 91       	pop	r28
    18f8:	08 95       	ret

000018fa <unlinkjob>:
    return hal_ticks();
}

// unlink job from queue, return if removed
static int unlinkjob (osjob_t** pnext, osjob_t* job) {
    for( ; *pnext; pnext = &((*pnext)->next)) {
    18fa:	fc 01       	movw	r30, r24
    18fc:	20 81       	ld	r18, Z
    18fe:	31 81       	ldd	r19, Z+1	; 0x01
    1900:	21 15       	cp	r18, r1
    1902:	31 05       	cpc	r19, r1
    1904:	71 f0       	breq	.+28     	; 0x1922 <unlinkjob+0x28>
        if(*pnext == job) { // unlink
    1906:	26 17       	cp	r18, r22
    1908:	37 07       	cpc	r19, r23
    190a:	49 f4       	brne	.+18     	; 0x191e <unlinkjob+0x24>
            *pnext = job->next;
    190c:	fb 01       	movw	r30, r22
    190e:	20 81       	ld	r18, Z
    1910:	31 81       	ldd	r19, Z+1	; 0x01
    1912:	fc 01       	movw	r30, r24
    1914:	31 83       	std	Z+1, r19	; 0x01
    1916:	20 83       	st	Z, r18
            return 1;
    1918:	81 e0       	ldi	r24, 0x01	; 1
    191a:	90 e0       	ldi	r25, 0x00	; 0
    191c:	08 95       	ret
    return hal_ticks();
}

// unlink job from queue, return if removed
static int unlinkjob (osjob_t** pnext, osjob_t* job) {
    for( ; *pnext; pnext = &((*pnext)->next)) {
    191e:	c9 01       	movw	r24, r18
    1920:	ec cf       	rjmp	.-40     	; 0x18fa <unlinkjob>
        if(*pnext == job) { // unlink
            *pnext = job->next;
            return 1;
        }
    }
    return 0;
    1922:	80 e0       	ldi	r24, 0x00	; 0
    1924:	90 e0       	ldi	r25, 0x00	; 0
}
    1926:	08 95       	ret

00001928 <os_init>:
    osjob_t* scheduledjobs;
    osjob_t* runnablejobs;
} OS;

void os_init () {
    memset(&OS, 0x00, sizeof(OS));
    1928:	84 e0       	ldi	r24, 0x04	; 4
    192a:	ea ed       	ldi	r30, 0xDA	; 218
    192c:	f2 e0       	ldi	r31, 0x02	; 2
    192e:	df 01       	movw	r26, r30
    1930:	1d 92       	st	X+, r1
    1932:	8a 95       	dec	r24
    1934:	e9 f7       	brne	.-6      	; 0x1930 <os_init+0x8>
    hal_init();
    1936:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <hal_init>
    radio_init();
    193a:	0e 94 44 11 	call	0x2288	; 0x2288 <radio_init>
    LMIC_init();
    193e:	0c 94 76 29 	jmp	0x52ec	; 0x52ec <LMIC_init>

00001942 <os_getTime>:
}

ostime_t os_getTime () {
    return hal_ticks();
    1942:	0c 94 24 0e 	jmp	0x1c48	; 0x1c48 <hal_ticks>

00001946 <os_clearCallback>:
    }
    return 0;
}

// clear scheduled job
void os_clearCallback (osjob_t* job) {
    1946:	cf 93       	push	r28
    1948:	df 93       	push	r29
    194a:	ec 01       	movw	r28, r24
    hal_disableIRQs();
    194c:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <hal_disableIRQs>
    unlinkjob(&OS.scheduledjobs, job); 
    1950:	be 01       	movw	r22, r28
    1952:	8a ed       	ldi	r24, 0xDA	; 218
    1954:	92 e0       	ldi	r25, 0x02	; 2
    1956:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <unlinkjob>
	unlinkjob(&OS.runnablejobs, job);
    195a:	be 01       	movw	r22, r28
    195c:	8c ed       	ldi	r24, 0xDC	; 220
    195e:	92 e0       	ldi	r25, 0x02	; 2
    1960:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <unlinkjob>
    hal_enableIRQs();
}
    1964:	df 91       	pop	r29
    1966:	cf 91       	pop	r28
// clear scheduled job
void os_clearCallback (osjob_t* job) {
    hal_disableIRQs();
    unlinkjob(&OS.scheduledjobs, job); 
	unlinkjob(&OS.runnablejobs, job);
    hal_enableIRQs();
    1968:	0c 94 20 0e 	jmp	0x1c40	; 0x1c40 <hal_enableIRQs>

0000196c <os_setCallback>:
}

// schedule immediately runnable job
void os_setCallback (osjob_t* job, osjobcb_t cb) {
    196c:	0f 93       	push	r16
    196e:	1f 93       	push	r17
    1970:	cf 93       	push	r28
    1972:	df 93       	push	r29
    1974:	ec 01       	movw	r28, r24
    1976:	8b 01       	movw	r16, r22
    osjob_t** pnext;
    hal_disableIRQs();
    1978:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.runnablejobs, job);
    197c:	be 01       	movw	r22, r28
    197e:	8c ed       	ldi	r24, 0xDC	; 220
    1980:	92 e0       	ldi	r25, 0x02	; 2
    1982:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <unlinkjob>
    // fill-in job
    job->func = cb;
    1986:	1f 83       	std	Y+7, r17	; 0x07
    1988:	0e 83       	std	Y+6, r16	; 0x06
    job->next = NULL;
    198a:	19 82       	std	Y+1, r1	; 0x01
    198c:	18 82       	st	Y, r1
    // add to end of run queue
    for(pnext=&OS.runnablejobs; *pnext; pnext=&((*pnext)->next));
    198e:	e0 91 dc 02 	lds	r30, 0x02DC	; 0x8002dc <OS+0x2>
    1992:	f0 91 dd 02 	lds	r31, 0x02DD	; 0x8002dd <OS+0x3>
    1996:	ac ed       	ldi	r26, 0xDC	; 220
    1998:	b2 e0       	ldi	r27, 0x02	; 2
    199a:	30 97       	sbiw	r30, 0x00	; 0
    199c:	29 f0       	breq	.+10     	; 0x19a8 <os_setCallback+0x3c>
    199e:	df 01       	movw	r26, r30
    19a0:	01 90       	ld	r0, Z+
    19a2:	f0 81       	ld	r31, Z
    19a4:	e0 2d       	mov	r30, r0
    19a6:	f9 cf       	rjmp	.-14     	; 0x199a <os_setCallback+0x2e>
    *pnext = job;
    19a8:	cd 93       	st	X+, r28
    19aa:	dc 93       	st	X, r29
    hal_enableIRQs();
}
    19ac:	df 91       	pop	r29
    19ae:	cf 91       	pop	r28
    19b0:	1f 91       	pop	r17
    19b2:	0f 91       	pop	r16
    job->func = cb;
    job->next = NULL;
    // add to end of run queue
    for(pnext=&OS.runnablejobs; *pnext; pnext=&((*pnext)->next));
    *pnext = job;
    hal_enableIRQs();
    19b4:	0c 94 20 0e 	jmp	0x1c40	; 0x1c40 <hal_enableIRQs>

000019b8 <os_setTimedCallback>:
}

// schedule timed job
void os_setTimedCallback (osjob_t* job, ostime_t time, osjobcb_t cb) {
    19b8:	cf 92       	push	r12
    19ba:	df 92       	push	r13
    19bc:	ef 92       	push	r14
    19be:	ff 92       	push	r15
    19c0:	0f 93       	push	r16
    19c2:	1f 93       	push	r17
    19c4:	cf 93       	push	r28
    19c6:	df 93       	push	r29
    19c8:	ec 01       	movw	r28, r24
    19ca:	6a 01       	movw	r12, r20
    19cc:	7b 01       	movw	r14, r22
    19ce:	89 01       	movw	r16, r18
    osjob_t** pnext;
    hal_disableIRQs();
    19d0:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.scheduledjobs, job);
    19d4:	be 01       	movw	r22, r28
    19d6:	8a ed       	ldi	r24, 0xDA	; 218
    19d8:	92 e0       	ldi	r25, 0x02	; 2
    19da:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <unlinkjob>
    // fill-in job
    job->deadline = time;
    19de:	ca 82       	std	Y+2, r12	; 0x02
    19e0:	db 82       	std	Y+3, r13	; 0x03
    19e2:	ec 82       	std	Y+4, r14	; 0x04
    19e4:	fd 82       	std	Y+5, r15	; 0x05
    job->func = cb;
    19e6:	1f 83       	std	Y+7, r17	; 0x07
    19e8:	0e 83       	std	Y+6, r16	; 0x06
    job->next = NULL;
    19ea:	19 82       	std	Y+1, r1	; 0x01
    19ec:	18 82       	st	Y, r1
    // insert into schedule
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
    19ee:	e0 91 da 02 	lds	r30, 0x02DA	; 0x8002da <OS>
    19f2:	f0 91 db 02 	lds	r31, 0x02DB	; 0x8002db <OS+0x1>
    19f6:	2a ed       	ldi	r18, 0xDA	; 218
    19f8:	32 e0       	ldi	r19, 0x02	; 2
    19fa:	30 97       	sbiw	r30, 0x00	; 0
    19fc:	a9 f0       	breq	.+42     	; 0x1a28 <os_setTimedCallback+0x70>
        if((*pnext)->deadline - time > 0) { // (cmp diff, not abs!)
    19fe:	82 81       	ldd	r24, Z+2	; 0x02
    1a00:	93 81       	ldd	r25, Z+3	; 0x03
    1a02:	a4 81       	ldd	r26, Z+4	; 0x04
    1a04:	b5 81       	ldd	r27, Z+5	; 0x05
    1a06:	8c 19       	sub	r24, r12
    1a08:	9d 09       	sbc	r25, r13
    1a0a:	ae 09       	sbc	r26, r14
    1a0c:	bf 09       	sbc	r27, r15
    1a0e:	18 16       	cp	r1, r24
    1a10:	19 06       	cpc	r1, r25
    1a12:	1a 06       	cpc	r1, r26
    1a14:	1b 06       	cpc	r1, r27
    1a16:	1c f4       	brge	.+6      	; 0x1a1e <os_setTimedCallback+0x66>
            // enqueue before next element and stop
            job->next = *pnext;
    1a18:	f9 83       	std	Y+1, r31	; 0x01
    1a1a:	e8 83       	st	Y, r30
            break;
    1a1c:	05 c0       	rjmp	.+10     	; 0x1a28 <os_setTimedCallback+0x70>
    // fill-in job
    job->deadline = time;
    job->func = cb;
    job->next = NULL;
    // insert into schedule
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
    1a1e:	9f 01       	movw	r18, r30
    1a20:	01 90       	ld	r0, Z+
    1a22:	f0 81       	ld	r31, Z
    1a24:	e0 2d       	mov	r30, r0
    1a26:	e9 cf       	rjmp	.-46     	; 0x19fa <os_setTimedCallback+0x42>
            // enqueue before next element and stop
            job->next = *pnext;
            break;
        }
    }
    *pnext = job;
    1a28:	f9 01       	movw	r30, r18
    1a2a:	d1 83       	std	Z+1, r29	; 0x01
    1a2c:	c0 83       	st	Z, r28
    hal_enableIRQs();
}
    1a2e:	df 91       	pop	r29
    1a30:	cf 91       	pop	r28
    1a32:	1f 91       	pop	r17
    1a34:	0f 91       	pop	r16
    1a36:	ff 90       	pop	r15
    1a38:	ef 90       	pop	r14
    1a3a:	df 90       	pop	r13
    1a3c:	cf 90       	pop	r12
            job->next = *pnext;
            break;
        }
    }
    *pnext = job;
    hal_enableIRQs();
    1a3e:	0c 94 20 0e 	jmp	0x1c40	; 0x1c40 <hal_enableIRQs>

00001a42 <os_runloop>:

// execute jobs from timer and from run queue
void os_runloop () {
	while(1) {
        osjob_t* j = NULL;
        hal_disableIRQs();
    1a42:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <hal_disableIRQs>
        // check for runnable jobs
        if(OS.runnablejobs) {
    1a46:	c0 91 dc 02 	lds	r28, 0x02DC	; 0x8002dc <OS+0x2>
    1a4a:	d0 91 dd 02 	lds	r29, 0x02DD	; 0x8002dd <OS+0x3>
    1a4e:	20 97       	sbiw	r28, 0x00	; 0
    1a50:	39 f0       	breq	.+14     	; 0x1a60 <os_runloop+0x1e>
            j = OS.runnablejobs;
            OS.runnablejobs = j->next;
    1a52:	88 81       	ld	r24, Y
    1a54:	99 81       	ldd	r25, Y+1	; 0x01
    1a56:	90 93 dd 02 	sts	0x02DD, r25	; 0x8002dd <OS+0x3>
    1a5a:	80 93 dc 02 	sts	0x02DC, r24	; 0x8002dc <OS+0x2>
    1a5e:	1b c0       	rjmp	.+54     	; 0x1a96 <os_runloop+0x54>
        } else if(OS.scheduledjobs && hal_checkTimer(OS.scheduledjobs->deadline)) { // check for expired timed jobs
    1a60:	e0 91 da 02 	lds	r30, 0x02DA	; 0x8002da <OS>
    1a64:	f0 91 db 02 	lds	r31, 0x02DB	; 0x8002db <OS+0x1>
    1a68:	30 97       	sbiw	r30, 0x00	; 0
    1a6a:	99 f0       	breq	.+38     	; 0x1a92 <os_runloop+0x50>
    1a6c:	62 81       	ldd	r22, Z+2	; 0x02
    1a6e:	73 81       	ldd	r23, Z+3	; 0x03
    1a70:	84 81       	ldd	r24, Z+4	; 0x04
    1a72:	95 81       	ldd	r25, Z+5	; 0x05
    1a74:	0e 94 5c 0e 	call	0x1cb8	; 0x1cb8 <hal_checkTimer>
    1a78:	89 2b       	or	r24, r25
    1a7a:	59 f0       	breq	.+22     	; 0x1a92 <os_runloop+0x50>
            j = OS.scheduledjobs;
    1a7c:	c0 91 da 02 	lds	r28, 0x02DA	; 0x8002da <OS>
    1a80:	d0 91 db 02 	lds	r29, 0x02DB	; 0x8002db <OS+0x1>
            OS.scheduledjobs = j->next;
    1a84:	88 81       	ld	r24, Y
    1a86:	99 81       	ldd	r25, Y+1	; 0x01
    1a88:	90 93 db 02 	sts	0x02DB, r25	; 0x8002db <OS+0x1>
    1a8c:	80 93 da 02 	sts	0x02DA, r24	; 0x8002da <OS>
    1a90:	02 c0       	rjmp	.+4      	; 0x1a96 <os_runloop+0x54>
        } else { // nothing pending
            hal_sleep(); // wake by irq (timer already restarted)
    1a92:	0e 94 22 0e 	call	0x1c44	; 0x1c44 <hal_sleep>
        }
        hal_enableIRQs();
    1a96:	0e 94 20 0e 	call	0x1c40	; 0x1c40 <hal_enableIRQs>
        if(j) { // run job callback
    1a9a:	20 97       	sbiw	r28, 0x00	; 0
    1a9c:	91 f2       	breq	.-92     	; 0x1a42 <os_runloop>
            j->func(j);
    1a9e:	ee 81       	ldd	r30, Y+6	; 0x06
    1aa0:	ff 81       	ldd	r31, Y+7	; 0x07
    1aa2:	ce 01       	movw	r24, r28
    1aa4:	09 95       	icall
    1aa6:	cd cf       	rjmp	.-102    	; 0x1a42 <os_runloop>

00001aa8 <usart_init>:
/* 	return 0; */
/* } */

void usart_init(void)
{
	cli();
    1aa8:	f8 94       	cli
	//Set baudrate
	UBRR0L = (uint8_t)(BAUD_PRESCALLE & 0xFF);
    1aaa:	8c e0       	ldi	r24, 0x0C	; 12
    1aac:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
	UBRR0H = (uint8_t)(BAUD_PRESCALLE >> 8);
    1ab0:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
	//Enable TX
	UCSR0B |= (1 << TXEN0);
    1ab4:	e1 ec       	ldi	r30, 0xC1	; 193
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	80 81       	ld	r24, Z
    1aba:	88 60       	ori	r24, 0x08	; 8
    1abc:	80 83       	st	Z, r24
	//Enable RX
	UCSR0B |= (1 << RXEN0);
    1abe:	80 81       	ld	r24, Z
    1ac0:	80 61       	ori	r24, 0x10	; 16
    1ac2:	80 83       	st	Z, r24
	//Enable TX interrupt
	UCSR0B |= (1 << TXCIE0);
    1ac4:	80 81       	ld	r24, Z
    1ac6:	80 64       	ori	r24, 0x40	; 64
    1ac8:	80 83       	st	Z, r24
	//Set frame format to 8 data bits, no parity, 1 stop bit
	UCSR0C |= (1 << UCSZ01) | (1 << UCSZ00);
    1aca:	e2 ec       	ldi	r30, 0xC2	; 194
    1acc:	f0 e0       	ldi	r31, 0x00	; 0
    1ace:	80 81       	ld	r24, Z
    1ad0:	86 60       	ori	r24, 0x06	; 6
    1ad2:	80 83       	st	Z, r24
	/* stdout = &mystdout; */
	sei();
    1ad4:	78 94       	sei
    1ad6:	08 95       	ret

00001ad8 <usart_putchar>:
}

void usart_putchar(uint8_t ch)
{
	if (bit_is_set(UCSR0A, UDRE0) && tx_countbuffer == 0) 
    1ad8:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
    1adc:	95 ff       	sbrs	r25, 5
    1ade:	07 c0       	rjmp	.+14     	; 0x1aee <usart_putchar+0x16>
    1ae0:	90 91 de 02 	lds	r25, 0x02DE	; 0x8002de <tx_countbuffer>
    1ae4:	91 11       	cpse	r25, r1
    1ae6:	03 c0       	rjmp	.+6      	; 0x1aee <usart_putchar+0x16>
		UDR0 = ch;
    1ae8:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
    1aec:	08 95       	ret
	else if (tx_countbuffer < USART_RX_BUFFER_SIZE) 
    1aee:	90 91 de 02 	lds	r25, 0x02DE	; 0x8002de <tx_countbuffer>
    1af2:	94 31       	cpi	r25, 0x14	; 20
    1af4:	b0 f4       	brcc	.+44     	; 0x1b22 <usart_putchar+0x4a>
	{
		tx_countbuffer++;
    1af6:	90 91 de 02 	lds	r25, 0x02DE	; 0x8002de <tx_countbuffer>
    1afa:	9f 5f       	subi	r25, 0xFF	; 255
    1afc:	90 93 de 02 	sts	0x02DE, r25	; 0x8002de <tx_countbuffer>
		usart_tx_buffer[tx_headbuffer] = ch;
    1b00:	e0 91 df 02 	lds	r30, 0x02DF	; 0x8002df <tx_headbuffer>
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	ef 51       	subi	r30, 0x1F	; 31
    1b08:	fd 4f       	sbci	r31, 0xFD	; 253
    1b0a:	80 83       	st	Z, r24
		tx_headbuffer++;
    1b0c:	80 91 df 02 	lds	r24, 0x02DF	; 0x8002df <tx_headbuffer>
    1b10:	8f 5f       	subi	r24, 0xFF	; 255
    1b12:	80 93 df 02 	sts	0x02DF, r24	; 0x8002df <tx_headbuffer>
		if(tx_headbuffer == USART_TX_BUFFER_SIZE)
    1b16:	80 91 df 02 	lds	r24, 0x02DF	; 0x8002df <tx_headbuffer>
    1b1a:	84 31       	cpi	r24, 0x14	; 20
    1b1c:	11 f4       	brne	.+4      	; 0x1b22 <usart_putchar+0x4a>
			tx_headbuffer = 0;
    1b1e:	10 92 df 02 	sts	0x02DF, r1	; 0x8002df <tx_headbuffer>
    1b22:	08 95       	ret

00001b24 <usart_putstr>:
	}
}

void usart_putstr(char* str)
{
    1b24:	cf 93       	push	r28
    1b26:	df 93       	push	r29
    1b28:	ec 01       	movw	r28, r24
	while (*str) 
    1b2a:	89 91       	ld	r24, Y+
    1b2c:	88 23       	and	r24, r24
    1b2e:	19 f0       	breq	.+6      	; 0x1b36 <usart_putstr+0x12>
	{
		usart_putchar(*str);
    1b30:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <usart_putchar>
    1b34:	fa cf       	rjmp	.-12     	; 0x1b2a <usart_putstr+0x6>
		str++;
	}
}
    1b36:	df 91       	pop	r29
    1b38:	cf 91       	pop	r28
    1b3a:	08 95       	ret

00001b3c <spi_init>:

void spi_init(void)
{
	NSS_DDR |= (1 << NSS_PIN);//Port out
    1b3c:	22 9a       	sbi	0x04, 2	; 4
	SPI_DDR |= (1 << SPI_MOSI) | (1 << SPI_SCK);
    1b3e:	84 b1       	in	r24, 0x04	; 4
    1b40:	88 62       	ori	r24, 0x28	; 40
    1b42:	84 b9       	out	0x04, r24	; 4
	SPI_DDR &= ~(1 << SPI_MISO);
    1b44:	24 98       	cbi	0x04, 4	; 4
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0); // Enable SPI, mode master, boud f_osc/16
    1b46:	8c b5       	in	r24, 0x2c	; 44
    1b48:	81 65       	ori	r24, 0x51	; 81
    1b4a:	8c bd       	out	0x2c, r24	; 44
    1b4c:	08 95       	ret

00001b4e <hal_init>:
}

void hal_init (void)
{
	LED_DDR |= (1 << LED_PIN);
    1b4e:	39 9a       	sbi	0x07, 1	; 7
	LED_PORT &= ~(1 << LED_PIN);
    1b50:	41 98       	cbi	0x08, 1	; 8
	usart_init();
    1b52:	0e 94 54 0d 	call	0x1aa8	; 0x1aa8 <usart_init>
	spi_init();
    1b56:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <spi_init>
	//Set timer1 
	TCCR0B = (1 << CS02); //Set clock source clkio/256
    1b5a:	84 e0       	ldi	r24, 0x04	; 4
    1b5c:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1 << TOIE0); //Enable overflow interrupt
    1b5e:	81 e0       	ldi	r24, 0x01	; 1
    1b60:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__DATA_REGION_ORIGIN__+0xe>
	//Int0
	EICRA |= (1 << ISC01) | ( 1 << ISC00);// Int0 rising edge
    1b64:	e9 e6       	ldi	r30, 0x69	; 105
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	80 81       	ld	r24, Z
    1b6a:	83 60       	ori	r24, 0x03	; 3
    1b6c:	80 83       	st	Z, r24
	EIMSK |= (1 << INT0); //Enable interrupt int0
    1b6e:	e8 9a       	sbi	0x1d, 0	; 29
	//Int PCI
	DDRD &= ~(1 << PORTD5);
    1b70:	55 98       	cbi	0x0a, 5	; 10
	PORTD &= ~(1 << PORTD5);
    1b72:	5d 98       	cbi	0x0b, 5	; 11
	PCICR |= (1 << PCIE2);
    1b74:	e8 e6       	ldi	r30, 0x68	; 104
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	80 81       	ld	r24, Z
    1b7a:	84 60       	ori	r24, 0x04	; 4
    1b7c:	80 83       	st	Z, r24
	PCMSK2 |= (1 << PCINT21);
    1b7e:	ed e6       	ldi	r30, 0x6D	; 109
    1b80:	f0 e0       	ldi	r31, 0x00	; 0
    1b82:	80 81       	ld	r24, Z
    1b84:	80 62       	ori	r24, 0x20	; 32
    1b86:	80 83       	st	Z, r24
	set_sleep_mode(SLEEP_MODE_IDLE);
    1b88:	83 b7       	in	r24, 0x33	; 51
    1b8a:	81 7f       	andi	r24, 0xF1	; 241
    1b8c:	83 bf       	out	0x33, r24	; 51
	sei();
    1b8e:	78 94       	sei
    1b90:	08 95       	ret

00001b92 <hal_pin_nss>:
/*
 * drive radio NSS pin (0=low, 1=high).
 */
void hal_pin_nss (u1_t val)
{
	if(val ==1)
    1b92:	81 30       	cpi	r24, 0x01	; 1
    1b94:	11 f4       	brne	.+4      	; 0x1b9a <hal_pin_nss+0x8>
		NSS_PORT |= (1 << NSS_PIN);
    1b96:	2a 9a       	sbi	0x05, 2	; 5
    1b98:	08 95       	ret
	else NSS_PORT &= ~(1 << NSS_PIN);
    1b9a:	2a 98       	cbi	0x05, 2	; 5
    1b9c:	08 95       	ret

00001b9e <hal_pin_rxtx>:
}

// val ==1  => tx 1, rx 0 ; val == 0 => tx 0, rx 1
void hal_pin_rxtx (u1_t val)
{
    1b9e:	08 95       	ret

00001ba0 <hal_pin_rst>:
/*
 * control radio RST pin (0=low, 1=high, 2=floating)
 */
void hal_pin_rst (u1_t val)
{
	if (val == 0 || val == 1) 
    1ba0:	82 30       	cpi	r24, 0x02	; 2
    1ba2:	38 f4       	brcc	.+14     	; 0x1bb2 <hal_pin_rst+0x12>
	{
		RST_DDR |= (1 << RST_PIN);//Port out
    1ba4:	21 9a       	sbi	0x04, 1	; 4
		if (val == 1) 
    1ba6:	81 30       	cpi	r24, 0x01	; 1
    1ba8:	11 f4       	brne	.+4      	; 0x1bae <hal_pin_rst+0xe>
			RST_PORT |= (1 << RST_PIN);
    1baa:	29 9a       	sbi	0x05, 1	; 5
    1bac:	08 95       	ret
		else RST_PORT &= ~(1 << RST_PIN);
    1bae:	29 98       	cbi	0x05, 1	; 5
    1bb0:	08 95       	ret
	}
	else RST_DDR &= ~(1 << RST_PIN);//floating
    1bb2:	21 98       	cbi	0x04, 1	; 4
    1bb4:	08 95       	ret

00001bb6 <hal_spi>:
 *   - read byte and return value
 */
u1_t hal_spi (u1_t outval)
{
	u1_t ret;
	SPDR = outval;
    1bb6:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
    1bb8:	0d b4       	in	r0, 0x2d	; 45
    1bba:	07 fe       	sbrs	r0, 7
    1bbc:	fd cf       	rjmp	.-6      	; 0x1bb8 <hal_spi+0x2>
		ret = SPDR;
    1bbe:	8e b5       	in	r24, 0x2e	; 46
	return ret;
}
    1bc0:	08 95       	ret

00001bc2 <hal_spi_write>:
    }
	hal_pin_nss(1);
}

void hal_spi_write(u1_t cmd, const u1_t* buf, size_t len)
{
    1bc2:	ff 92       	push	r15
    1bc4:	0f 93       	push	r16
    1bc6:	1f 93       	push	r17
    1bc8:	cf 93       	push	r28
    1bca:	df 93       	push	r29
    1bcc:	f8 2e       	mov	r15, r24
    1bce:	eb 01       	movw	r28, r22
    1bd0:	8a 01       	movw	r16, r20
		ret = SPDR;
	return ret;
}
static void hal_spi_trx(u1_t cmd, u1_t* buf, size_t len, bit_t is_read) 
{
	hal_pin_nss(0);
    1bd2:	80 e0       	ldi	r24, 0x00	; 0
    1bd4:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <hal_pin_nss>
	hal_spi(cmd);
    1bd8:	8f 2d       	mov	r24, r15
    1bda:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    1bde:	0c 0f       	add	r16, r28
    1be0:	1d 1f       	adc	r17, r29
    for (; len > 0; --len, ++buf) {
    1be2:	c0 17       	cp	r28, r16
    1be4:	d1 07       	cpc	r29, r17
    1be6:	21 f0       	breq	.+8      	; 0x1bf0 <hal_spi_write+0x2e>
        u1_t data = is_read ? 0x00 : *buf;
        data = hal_spi(data);
    1be8:	89 91       	ld	r24, Y+
    1bea:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    1bee:	f9 cf       	rjmp	.-14     	; 0x1be2 <hal_spi_write+0x20>
 * drive radio NSS pin (0=low, 1=high).
 */
void hal_pin_nss (u1_t val)
{
	if(val ==1)
		NSS_PORT |= (1 << NSS_PIN);
    1bf0:	2a 9a       	sbi	0x05, 2	; 5
}

void hal_spi_write(u1_t cmd, const u1_t* buf, size_t len)
{
	hal_spi_trx(cmd, (u1_t*)buf, len, 0);
}
    1bf2:	df 91       	pop	r29
    1bf4:	cf 91       	pop	r28
    1bf6:	1f 91       	pop	r17
    1bf8:	0f 91       	pop	r16
    1bfa:	ff 90       	pop	r15
    1bfc:	08 95       	ret

00001bfe <hal_spi_read>:

void hal_spi_read(u1_t cmd, u1_t* buf, size_t len)
{
    1bfe:	ff 92       	push	r15
    1c00:	0f 93       	push	r16
    1c02:	1f 93       	push	r17
    1c04:	cf 93       	push	r28
    1c06:	df 93       	push	r29
    1c08:	f8 2e       	mov	r15, r24
    1c0a:	eb 01       	movw	r28, r22
    1c0c:	8a 01       	movw	r16, r20
		ret = SPDR;
	return ret;
}
static void hal_spi_trx(u1_t cmd, u1_t* buf, size_t len, bit_t is_read) 
{
	hal_pin_nss(0);
    1c0e:	80 e0       	ldi	r24, 0x00	; 0
    1c10:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <hal_pin_nss>
	hal_spi(cmd);
    1c14:	8f 2d       	mov	r24, r15
    1c16:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    1c1a:	0c 0f       	add	r16, r28
    1c1c:	1d 1f       	adc	r17, r29
    for (; len > 0; --len, ++buf) {
    1c1e:	c0 17       	cp	r28, r16
    1c20:	d1 07       	cpc	r29, r17
    1c22:	29 f0       	breq	.+10     	; 0x1c2e <hal_spi_read+0x30>
        u1_t data = is_read ? 0x00 : *buf;
        data = hal_spi(data);
    1c24:	80 e0       	ldi	r24, 0x00	; 0
    1c26:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
        if (is_read)
            *buf = data;
    1c2a:	89 93       	st	Y+, r24
    1c2c:	f8 cf       	rjmp	.-16     	; 0x1c1e <hal_spi_read+0x20>
 * drive radio NSS pin (0=low, 1=high).
 */
void hal_pin_nss (u1_t val)
{
	if(val ==1)
		NSS_PORT |= (1 << NSS_PIN);
    1c2e:	2a 9a       	sbi	0x05, 2	; 5
}

void hal_spi_read(u1_t cmd, u1_t* buf, size_t len)
{
	hal_spi_trx(cmd, buf, len, 1);
}
    1c30:	df 91       	pop	r29
    1c32:	cf 91       	pop	r28
    1c34:	1f 91       	pop	r17
    1c36:	0f 91       	pop	r16
    1c38:	ff 90       	pop	r15
    1c3a:	08 95       	ret

00001c3c <hal_disableIRQs>:

void hal_disableIRQs (void)
{
	cli();
    1c3c:	f8 94       	cli
    1c3e:	08 95       	ret

00001c40 <hal_enableIRQs>:
}

void hal_enableIRQs (void)
{
	sei();
    1c40:	78 94       	sei
    1c42:	08 95       	ret

00001c44 <hal_sleep>:
}

void hal_sleep (void)
{
	asm("sleep");
    1c44:	88 95       	sleep
    1c46:	08 95       	ret

00001c48 <hal_ticks>:
}

u4_t hal_ticks (void)
{
	cli();
    1c48:	f8 94       	cli
	u4_t t = hal_time;
    1c4a:	80 91 0d 03 	lds	r24, 0x030D	; 0x80030d <hal_time>
    1c4e:	90 91 0e 03 	lds	r25, 0x030E	; 0x80030e <hal_time+0x1>
    1c52:	a0 91 0f 03 	lds	r26, 0x030F	; 0x80030f <hal_time+0x2>
    1c56:	b0 91 10 03 	lds	r27, 0x0310	; 0x800310 <hal_time+0x3>
	u1_t cnt = TCNT0;
    1c5a:	26 b5       	in	r18, 0x26	; 38
	sei();
    1c5c:	78 94       	sei
	return (t << 8) | cnt;
    1c5e:	ba 2f       	mov	r27, r26
    1c60:	a9 2f       	mov	r26, r25
    1c62:	98 2f       	mov	r25, r24
    1c64:	88 27       	eor	r24, r24
    1c66:	bc 01       	movw	r22, r24
    1c68:	cd 01       	movw	r24, r26
    1c6a:	62 2b       	or	r22, r18
}
    1c6c:	08 95       	ret

00001c6e <hal_waitUntil>:
    if( (d>>16)!=0 ) return 0xFFFF; // far ahead
    return (u2_t)d;
}

void hal_waitUntil (u4_t time)
{
    1c6e:	cf 92       	push	r12
    1c70:	df 92       	push	r13
    1c72:	ef 92       	push	r14
    1c74:	ff 92       	push	r15
    1c76:	6b 01       	movw	r12, r22
    1c78:	7c 01       	movw	r14, r24
}


// return modified delta ticks from now to specified ticktime (0 for past, FFFF for far future)
static u2_t deltaticks (u4_t time) {
    u4_t t = hal_ticks();
    1c7a:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <hal_ticks>
    s4_t d = time - t;
    1c7e:	a7 01       	movw	r20, r14
    1c80:	96 01       	movw	r18, r12
    1c82:	26 1b       	sub	r18, r22
    1c84:	37 0b       	sbc	r19, r23
    1c86:	48 0b       	sbc	r20, r24
    1c88:	59 0b       	sbc	r21, r25
    1c8a:	da 01       	movw	r26, r20
    1c8c:	c9 01       	movw	r24, r18
    if( d<=0 ) return 0;    // in the past
    1c8e:	12 16       	cp	r1, r18
    1c90:	13 06       	cpc	r1, r19
    1c92:	14 06       	cpc	r1, r20
    1c94:	15 06       	cpc	r1, r21
    1c96:	5c f4       	brge	.+22     	; 0x1cae <hal_waitUntil+0x40>
    if( (d>>16)!=0 ) return 0xFFFF; // far ahead
    1c98:	ad 01       	movw	r20, r26
    1c9a:	77 27       	eor	r23, r23
    1c9c:	57 fd       	sbrc	r21, 7
    1c9e:	70 95       	com	r23
    1ca0:	67 2f       	mov	r22, r23
    1ca2:	45 2b       	or	r20, r21
    1ca4:	46 2b       	or	r20, r22
    1ca6:	47 2b       	or	r20, r23
    1ca8:	41 f7       	brne	.-48     	; 0x1c7a <hal_waitUntil+0xc>
    return (u2_t)d;
}

void hal_waitUntil (u4_t time)
{
    while( deltaticks(time) != 0 ); // busy wait until timestamp is reached
    1caa:	89 2b       	or	r24, r25
    1cac:	31 f7       	brne	.-52     	; 0x1c7a <hal_waitUntil+0xc>
}
    1cae:	ff 90       	pop	r15
    1cb0:	ef 90       	pop	r14
    1cb2:	df 90       	pop	r13
    1cb4:	cf 90       	pop	r12
    1cb6:	08 95       	ret

00001cb8 <hal_checkTimer>:

u2_t hal_checkTimer (u4_t targettime)
{
    1cb8:	cf 92       	push	r12
    1cba:	df 92       	push	r13
    1cbc:	ef 92       	push	r14
    1cbe:	ff 92       	push	r15
    1cc0:	0f 93       	push	r16
    1cc2:	1f 93       	push	r17
    1cc4:	6b 01       	movw	r12, r22
    1cc6:	7c 01       	movw	r14, r24
}


// return modified delta ticks from now to specified ticktime (0 for past, FFFF for far future)
static u2_t deltaticks (u4_t time) {
    u4_t t = hal_ticks();
    1cc8:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <hal_ticks>
    s4_t d = time - t;
    1ccc:	97 01       	movw	r18, r14
    1cce:	86 01       	movw	r16, r12
    1cd0:	06 1b       	sub	r16, r22
    1cd2:	17 0b       	sbc	r17, r23
    1cd4:	28 0b       	sbc	r18, r24
    1cd6:	39 0b       	sbc	r19, r25
    if( d<=0 ) return 0;    // in the past
    1cd8:	10 16       	cp	r1, r16
    1cda:	11 06       	cpc	r1, r17
    1cdc:	12 06       	cpc	r1, r18
    1cde:	13 06       	cpc	r1, r19
    1ce0:	84 f4       	brge	.+32     	; 0x1d02 <hal_checkTimer+0x4a>
    if( (d>>16)!=0 ) return 0xFFFF; // far ahead
    1ce2:	c9 01       	movw	r24, r18
    1ce4:	bb 27       	eor	r27, r27
    1ce6:	97 fd       	sbrc	r25, 7
    1ce8:	b0 95       	com	r27
    1cea:	ab 2f       	mov	r26, r27
    1cec:	89 2b       	or	r24, r25
    1cee:	8a 2b       	or	r24, r26
    1cf0:	8b 2b       	or	r24, r27
    1cf2:	49 f4       	brne	.+18     	; 0x1d06 <hal_checkTimer+0x4e>

u2_t hal_checkTimer (u4_t targettime)
{
	u2_t dt;
	if((dt = deltaticks(targettime)) < 5)
		return 1;
    1cf4:	81 e0       	ldi	r24, 0x01	; 1
    1cf6:	90 e0       	ldi	r25, 0x00	; 0
    1cf8:	05 30       	cpi	r16, 0x05	; 5
    1cfa:	11 05       	cpc	r17, r1
    1cfc:	30 f0       	brcs	.+12     	; 0x1d0a <hal_checkTimer+0x52>
    1cfe:	80 e0       	ldi	r24, 0x00	; 0
    1d00:	04 c0       	rjmp	.+8      	; 0x1d0a <hal_checkTimer+0x52>
    1d02:	81 e0       	ldi	r24, 0x01	; 1
    1d04:	01 c0       	rjmp	.+2      	; 0x1d08 <hal_checkTimer+0x50>
	else return 0;
    1d06:	80 e0       	ldi	r24, 0x00	; 0
    1d08:	90 e0       	ldi	r25, 0x00	; 0
}
    1d0a:	1f 91       	pop	r17
    1d0c:	0f 91       	pop	r16
    1d0e:	ff 90       	pop	r15
    1d10:	ef 90       	pop	r14
    1d12:	df 90       	pop	r13
    1d14:	cf 90       	pop	r12
    1d16:	08 95       	ret

00001d18 <hal_failed>:
    1d18:	08 95       	ret

00001d1a <hal_deep_sleep>:
{

}

void hal_deep_sleep (u2_t ticks)
{
    1d1a:	08 95       	ret

00001d1c <hal_deep_sleep4ever>:

}

void hal_deep_sleep4ever (void)
{
    1d1c:	08 95       	ret

00001d1e <__vector_16>:

}

ISR(TIMER0_OVF_vect)
{
    1d1e:	1f 92       	push	r1
    1d20:	0f 92       	push	r0
    1d22:	0f b6       	in	r0, 0x3f	; 63
    1d24:	0f 92       	push	r0
    1d26:	11 24       	eor	r1, r1
    1d28:	8f 93       	push	r24
    1d2a:	9f 93       	push	r25
    1d2c:	af 93       	push	r26
    1d2e:	bf 93       	push	r27
	hal_time++;
    1d30:	80 91 0d 03 	lds	r24, 0x030D	; 0x80030d <hal_time>
    1d34:	90 91 0e 03 	lds	r25, 0x030E	; 0x80030e <hal_time+0x1>
    1d38:	a0 91 0f 03 	lds	r26, 0x030F	; 0x80030f <hal_time+0x2>
    1d3c:	b0 91 10 03 	lds	r27, 0x0310	; 0x800310 <hal_time+0x3>
    1d40:	01 96       	adiw	r24, 0x01	; 1
    1d42:	a1 1d       	adc	r26, r1
    1d44:	b1 1d       	adc	r27, r1
    1d46:	80 93 0d 03 	sts	0x030D, r24	; 0x80030d <hal_time>
    1d4a:	90 93 0e 03 	sts	0x030E, r25	; 0x80030e <hal_time+0x1>
    1d4e:	a0 93 0f 03 	sts	0x030F, r26	; 0x80030f <hal_time+0x2>
    1d52:	b0 93 10 03 	sts	0x0310, r27	; 0x800310 <hal_time+0x3>
}
    1d56:	bf 91       	pop	r27
    1d58:	af 91       	pop	r26
    1d5a:	9f 91       	pop	r25
    1d5c:	8f 91       	pop	r24
    1d5e:	0f 90       	pop	r0
    1d60:	0f be       	out	0x3f, r0	; 63
    1d62:	0f 90       	pop	r0
    1d64:	1f 90       	pop	r1
    1d66:	18 95       	reti

00001d68 <__vector_20>:

ISR(USART_TX_vect)
{
    1d68:	1f 92       	push	r1
    1d6a:	0f 92       	push	r0
    1d6c:	0f b6       	in	r0, 0x3f	; 63
    1d6e:	0f 92       	push	r0
    1d70:	11 24       	eor	r1, r1
    1d72:	8f 93       	push	r24
    1d74:	ef 93       	push	r30
    1d76:	ff 93       	push	r31
	if (tx_countbuffer) 
    1d78:	80 91 de 02 	lds	r24, 0x02DE	; 0x8002de <tx_countbuffer>
    1d7c:	88 23       	and	r24, r24
    1d7e:	c1 f0       	breq	.+48     	; 0x1db0 <__vector_20+0x48>
	{
		UDR0 = usart_tx_buffer[tx_tailbuffer];
    1d80:	e0 91 e0 02 	lds	r30, 0x02E0	; 0x8002e0 <tx_tailbuffer>
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	ef 51       	subi	r30, 0x1F	; 31
    1d88:	fd 4f       	sbci	r31, 0xFD	; 253
    1d8a:	80 81       	ld	r24, Z
    1d8c:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
		tx_countbuffer--;
    1d90:	80 91 de 02 	lds	r24, 0x02DE	; 0x8002de <tx_countbuffer>
    1d94:	81 50       	subi	r24, 0x01	; 1
    1d96:	80 93 de 02 	sts	0x02DE, r24	; 0x8002de <tx_countbuffer>
		tx_tailbuffer++;
    1d9a:	80 91 e0 02 	lds	r24, 0x02E0	; 0x8002e0 <tx_tailbuffer>
    1d9e:	8f 5f       	subi	r24, 0xFF	; 255
    1da0:	80 93 e0 02 	sts	0x02E0, r24	; 0x8002e0 <tx_tailbuffer>
		if(tx_tailbuffer == USART_TX_BUFFER_SIZE)
    1da4:	80 91 e0 02 	lds	r24, 0x02E0	; 0x8002e0 <tx_tailbuffer>
    1da8:	84 31       	cpi	r24, 0x14	; 20
    1daa:	11 f4       	brne	.+4      	; 0x1db0 <__vector_20+0x48>
			tx_tailbuffer = 0;
    1dac:	10 92 e0 02 	sts	0x02E0, r1	; 0x8002e0 <tx_tailbuffer>
	}
}
    1db0:	ff 91       	pop	r31
    1db2:	ef 91       	pop	r30
    1db4:	8f 91       	pop	r24
    1db6:	0f 90       	pop	r0
    1db8:	0f be       	out	0x3f, r0	; 63
    1dba:	0f 90       	pop	r0
    1dbc:	1f 90       	pop	r1
    1dbe:	18 95       	reti

00001dc0 <__vector_1>:

extern void radio_irq_handler(u1_t dio);

ISR(INT0_vect)
{
    1dc0:	1f 92       	push	r1
    1dc2:	0f 92       	push	r0
    1dc4:	0f b6       	in	r0, 0x3f	; 63
    1dc6:	0f 92       	push	r0
    1dc8:	11 24       	eor	r1, r1
    1dca:	2f 93       	push	r18
    1dcc:	3f 93       	push	r19
    1dce:	4f 93       	push	r20
    1dd0:	5f 93       	push	r21
    1dd2:	6f 93       	push	r22
    1dd4:	7f 93       	push	r23
    1dd6:	8f 93       	push	r24
    1dd8:	9f 93       	push	r25
    1dda:	af 93       	push	r26
    1ddc:	bf 93       	push	r27
    1dde:	ef 93       	push	r30
    1de0:	ff 93       	push	r31
	/* usart_putstr("Int0\r\n"); */
	radio_irq_handler(0);
    1de2:	80 e0       	ldi	r24, 0x00	; 0
    1de4:	0e 94 d7 11 	call	0x23ae	; 0x23ae <radio_irq_handler>
}
    1de8:	ff 91       	pop	r31
    1dea:	ef 91       	pop	r30
    1dec:	bf 91       	pop	r27
    1dee:	af 91       	pop	r26
    1df0:	9f 91       	pop	r25
    1df2:	8f 91       	pop	r24
    1df4:	7f 91       	pop	r23
    1df6:	6f 91       	pop	r22
    1df8:	5f 91       	pop	r21
    1dfa:	4f 91       	pop	r20
    1dfc:	3f 91       	pop	r19
    1dfe:	2f 91       	pop	r18
    1e00:	0f 90       	pop	r0
    1e02:	0f be       	out	0x3f, r0	; 63
    1e04:	0f 90       	pop	r0
    1e06:	1f 90       	pop	r1
    1e08:	18 95       	reti

00001e0a <__vector_5>:

ISR(PCINT2_vect)
{
    1e0a:	1f 92       	push	r1
    1e0c:	0f 92       	push	r0
    1e0e:	0f b6       	in	r0, 0x3f	; 63
    1e10:	0f 92       	push	r0
    1e12:	11 24       	eor	r1, r1
    1e14:	2f 93       	push	r18
    1e16:	3f 93       	push	r19
    1e18:	4f 93       	push	r20
    1e1a:	5f 93       	push	r21
    1e1c:	6f 93       	push	r22
    1e1e:	7f 93       	push	r23
    1e20:	8f 93       	push	r24
    1e22:	9f 93       	push	r25
    1e24:	af 93       	push	r26
    1e26:	bf 93       	push	r27
    1e28:	ef 93       	push	r30
    1e2a:	ff 93       	push	r31
	if(PIND & (1 << PORTD5))
    1e2c:	4d 9b       	sbis	0x09, 5	; 9
    1e2e:	03 c0       	rjmp	.+6      	; 0x1e36 <__vector_5+0x2c>
		radio_irq_handler(1);
    1e30:	81 e0       	ldi	r24, 0x01	; 1
    1e32:	0e 94 d7 11 	call	0x23ae	; 0x23ae <radio_irq_handler>
}
    1e36:	ff 91       	pop	r31
    1e38:	ef 91       	pop	r30
    1e3a:	bf 91       	pop	r27
    1e3c:	af 91       	pop	r26
    1e3e:	9f 91       	pop	r25
    1e40:	8f 91       	pop	r24
    1e42:	7f 91       	pop	r23
    1e44:	6f 91       	pop	r22
    1e46:	5f 91       	pop	r21
    1e48:	4f 91       	pop	r20
    1e4a:	3f 91       	pop	r19
    1e4c:	2f 91       	pop	r18
    1e4e:	0f 90       	pop	r0
    1e50:	0f be       	out	0x3f, r0	; 63
    1e52:	0f 90       	pop	r0
    1e54:	1f 90       	pop	r1
    1e56:	18 95       	reti

00001e58 <writeReg>:
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif


static void writeReg (u1_t addr, u1_t data ) {
    1e58:	cf 93       	push	r28
    1e5a:	df 93       	push	r29
    1e5c:	d8 2f       	mov	r29, r24
    1e5e:	c6 2f       	mov	r28, r22
    hal_pin_nss(0);
    1e60:	80 e0       	ldi	r24, 0x00	; 0
    1e62:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <hal_pin_nss>
    hal_spi(addr | 0x80);
    1e66:	8d 2f       	mov	r24, r29
    1e68:	80 68       	ori	r24, 0x80	; 128
    1e6a:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    hal_spi(data);
    1e6e:	8c 2f       	mov	r24, r28
    1e70:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    hal_pin_nss(1);
    1e74:	81 e0       	ldi	r24, 0x01	; 1
}
    1e76:	df 91       	pop	r29
    1e78:	cf 91       	pop	r28

static void writeReg (u1_t addr, u1_t data ) {
    hal_pin_nss(0);
    hal_spi(addr | 0x80);
    hal_spi(data);
    hal_pin_nss(1);
    1e7a:	0c 94 c9 0d 	jmp	0x1b92	; 0x1b92 <hal_pin_nss>

00001e7e <configLoraModem>:
#endif
    writeReg(RegOpMode, u);
}

// configure LoRa modem (cfg1, cfg2)
static void configLoraModem () {
    1e7e:	cf 93       	push	r28
    1e80:	df 93       	push	r29
    sf_t sf = getSf(LMIC.rps);
    1e82:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <LMIC+0xe>
    1e86:	90 91 20 03 	lds	r25, 0x0320	; 0x800320 <LMIC+0xf>
typedef u4_t devaddr_t;

// RX quality (device)
enum { RSSI_OFF=64, SNR_SCALEUP=4 };

inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
    1e8a:	d8 2f       	mov	r29, r24
    1e8c:	d7 70       	andi	r29, 0x07	; 7

#ifdef CFG_sx1276_radio
        u1_t mc1 = 0, mc2 = 0, mc3 = 0;

        switch (getBw(LMIC.rps)) {
    1e8e:	53 e0       	ldi	r21, 0x03	; 3
    1e90:	96 95       	lsr	r25
    1e92:	87 95       	ror	r24
    1e94:	5a 95       	dec	r21
    1e96:	e1 f7       	brne	.-8      	; 0x1e90 <configLoraModem+0x12>
    1e98:	83 70       	andi	r24, 0x03	; 3
    1e9a:	81 30       	cpi	r24, 0x01	; 1
    1e9c:	29 f0       	breq	.+10     	; 0x1ea8 <configLoraModem+0x2a>
    1e9e:	50 f0       	brcs	.+20     	; 0x1eb4 <configLoraModem+0x36>
    1ea0:	82 30       	cpi	r24, 0x02	; 2
    1ea2:	21 f4       	brne	.+8      	; 0x1eac <configLoraModem+0x2e>
        case BW125: mc1 |= SX1276_MC1_BW_125; break;
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
    1ea4:	80 e9       	ldi	r24, 0x90	; 144
    1ea6:	07 c0       	rjmp	.+14     	; 0x1eb6 <configLoraModem+0x38>
#ifdef CFG_sx1276_radio
        u1_t mc1 = 0, mc2 = 0, mc3 = 0;

        switch (getBw(LMIC.rps)) {
        case BW125: mc1 |= SX1276_MC1_BW_125; break;
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
    1ea8:	80 e8       	ldi	r24, 0x80	; 128
    1eaa:	05 c0       	rjmp	.+10     	; 0x1eb6 <configLoraModem+0x38>
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
        default:
            ASSERT(0);
    1eac:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
// configure LoRa modem (cfg1, cfg2)
static void configLoraModem () {
    sf_t sf = getSf(LMIC.rps);

#ifdef CFG_sx1276_radio
        u1_t mc1 = 0, mc2 = 0, mc3 = 0;
    1eb0:	80 e0       	ldi	r24, 0x00	; 0
    1eb2:	01 c0       	rjmp	.+2      	; 0x1eb6 <configLoraModem+0x38>

        switch (getBw(LMIC.rps)) {
        case BW125: mc1 |= SX1276_MC1_BW_125; break;
    1eb4:	80 e7       	ldi	r24, 0x70	; 112
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
        default:
            ASSERT(0);
        }
        switch( getCr(LMIC.rps) ) {
    1eb6:	60 91 1f 03 	lds	r22, 0x031F	; 0x80031f <LMIC+0xe>
    1eba:	70 91 20 03 	lds	r23, 0x0320	; 0x800320 <LMIC+0xf>
    1ebe:	9b 01       	movw	r18, r22
    1ec0:	45 e0       	ldi	r20, 0x05	; 5
    1ec2:	36 95       	lsr	r19
    1ec4:	27 95       	ror	r18
    1ec6:	4a 95       	dec	r20
    1ec8:	e1 f7       	brne	.-8      	; 0x1ec2 <configLoraModem+0x44>
    1eca:	23 70       	andi	r18, 0x03	; 3
        case CR_4_5: mc1 |= SX1276_MC1_CR_4_5; break;
        case CR_4_6: mc1 |= SX1276_MC1_CR_4_6; break;
        case CR_4_7: mc1 |= SX1276_MC1_CR_4_7; break;
    1ecc:	c8 2f       	mov	r28, r24
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
        default:
            ASSERT(0);
        }
        switch( getCr(LMIC.rps) ) {
    1ece:	22 30       	cpi	r18, 0x02	; 2
    1ed0:	41 f0       	breq	.+16     	; 0x1ee2 <configLoraModem+0x64>
    1ed2:	23 30       	cpi	r18, 0x03	; 3
    1ed4:	41 f0       	breq	.+16     	; 0x1ee6 <configLoraModem+0x68>
    1ed6:	21 30       	cpi	r18, 0x01	; 1
    1ed8:	11 f0       	breq	.+4      	; 0x1ede <configLoraModem+0x60>
        case CR_4_5: mc1 |= SX1276_MC1_CR_4_5; break;
    1eda:	c2 60       	ori	r28, 0x02	; 2
    1edc:	05 c0       	rjmp	.+10     	; 0x1ee8 <configLoraModem+0x6a>
        case CR_4_6: mc1 |= SX1276_MC1_CR_4_6; break;
    1ede:	c4 60       	ori	r28, 0x04	; 4
    1ee0:	03 c0       	rjmp	.+6      	; 0x1ee8 <configLoraModem+0x6a>
        case CR_4_7: mc1 |= SX1276_MC1_CR_4_7; break;
    1ee2:	c6 60       	ori	r28, 0x06	; 6
    1ee4:	01 c0       	rjmp	.+2      	; 0x1ee8 <configLoraModem+0x6a>
        case CR_4_8: mc1 |= SX1276_MC1_CR_4_8; break;
    1ee6:	c8 60       	ori	r28, 0x08	; 8
inline rps_t setBw   (rps_t params, bw_t cr)   { return (rps_t)((params & ~0x18) | (cr<<3)); }
inline cr_t  getCr   (rps_t params)            { return  (cr_t)((params >> 5) & 0x3); }
inline rps_t setCr   (rps_t params, cr_t cr)   { return (rps_t)((params & ~0x60) | (cr<<5)); }
inline int   getNocrc(rps_t params)            { return        ((params >> 7) & 0x1); }
inline rps_t setNocrc(rps_t params, int nocrc) { return (rps_t)((params & ~0x80) | (nocrc<<7)); }
inline int   getIh   (rps_t params)            { return        ((params >> 8) & 0xFF); }
    1ee8:	67 2f       	mov	r22, r23
    1eea:	77 27       	eor	r23, r23
        default:
            ASSERT(0);
        }

        if (getIh(LMIC.rps)) {
    1eec:	61 15       	cp	r22, r1
    1eee:	71 05       	cpc	r23, r1
    1ef0:	21 f0       	breq	.+8      	; 0x1efa <configLoraModem+0x7c>
            mc1 |= SX1276_MC1_IMPLICIT_HEADER_MODE_ON;
    1ef2:	c1 60       	ori	r28, 0x01	; 1
            writeReg(LORARegPayloadLength, getIh(LMIC.rps)); // required length
    1ef4:	82 e2       	ldi	r24, 0x22	; 34
    1ef6:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
        }
        // set ModemConfig1
        writeReg(LORARegModemConfig1, mc1);
    1efa:	6c 2f       	mov	r22, r28
    1efc:	8d e1       	ldi	r24, 0x1D	; 29
    1efe:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>

        mc2 = (SX1272_MC2_SF7 + ((sf-1)<<4));
    1f02:	6d 2f       	mov	r22, r29
    1f04:	62 95       	swap	r22
    1f06:	60 7f       	andi	r22, 0xF0	; 240
    1f08:	60 5a       	subi	r22, 0xA0	; 160
        if (getNocrc(LMIC.rps) == 0) {
    1f0a:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <LMIC+0xe>
    1f0e:	87 ff       	sbrs	r24, 7
            mc2 |= SX1276_MC2_RX_PAYLOAD_CRCON;
    1f10:	64 60       	ori	r22, 0x04	; 4
        }
        writeReg(LORARegModemConfig2, mc2);
    1f12:	8e e1       	ldi	r24, 0x1E	; 30
    1f14:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
        
        mc3 = SX1276_MC3_AGCAUTO;
        if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
    1f18:	d5 50       	subi	r29, 0x05	; 5
    1f1a:	d2 30       	cpi	r29, 0x02	; 2
    1f1c:	68 f4       	brcc	.+26     	; 0x1f38 <configLoraModem+0xba>
    1f1e:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <LMIC+0xe>
    1f22:	90 91 20 03 	lds	r25, 0x0320	; 0x800320 <LMIC+0xf>
    1f26:	23 e0       	ldi	r18, 0x03	; 3
    1f28:	96 95       	lsr	r25
    1f2a:	87 95       	ror	r24
    1f2c:	2a 95       	dec	r18
    1f2e:	e1 f7       	brne	.-8      	; 0x1f28 <configLoraModem+0xaa>
    1f30:	83 70       	andi	r24, 0x03	; 3
    1f32:	11 f4       	brne	.+4      	; 0x1f38 <configLoraModem+0xba>
            mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
    1f34:	6c e0       	ldi	r22, 0x0C	; 12
    1f36:	01 c0       	rjmp	.+2      	; 0x1f3a <configLoraModem+0xbc>
        if (getNocrc(LMIC.rps) == 0) {
            mc2 |= SX1276_MC2_RX_PAYLOAD_CRCON;
        }
        writeReg(LORARegModemConfig2, mc2);
        
        mc3 = SX1276_MC3_AGCAUTO;
    1f38:	64 e0       	ldi	r22, 0x04	; 4
        if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
            mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
        }
        writeReg(LORARegModemConfig3, mc3);
    1f3a:	86 e2       	ldi	r24, 0x26	; 38
#endif

#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
    1f3c:	df 91       	pop	r29
    1f3e:	cf 91       	pop	r28
        
        mc3 = SX1276_MC3_AGCAUTO;
        if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
            mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
        }
        writeReg(LORARegModemConfig3, mc3);
    1f40:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <writeReg>

00001f44 <configChannel>:
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}

static void configChannel () {
    1f44:	af 92       	push	r10
    1f46:	bf 92       	push	r11
    1f48:	cf 92       	push	r12
    1f4a:	df 92       	push	r13
    1f4c:	ef 92       	push	r14
    1f4e:	ff 92       	push	r15
    1f50:	0f 93       	push	r16
    1f52:	1f 93       	push	r17
    1f54:	cf 93       	push	r28
    1f56:	df 93       	push	r29
    // set frequency: FQ = (FRF * 32 Mhz) / (2 ^ 19)
    uint64_t frf = ((uint64_t)LMIC.freq << 19) / 32000000;
    1f58:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <LMIC+0x8>
    1f5c:	90 91 1a 03 	lds	r25, 0x031A	; 0x80031a <LMIC+0x9>
    1f60:	a0 91 1b 03 	lds	r26, 0x031B	; 0x80031b <LMIC+0xa>
    1f64:	b0 91 1c 03 	lds	r27, 0x031C	; 0x80031c <LMIC+0xb>
    1f68:	9c 01       	movw	r18, r24
    1f6a:	ad 01       	movw	r20, r26
    1f6c:	60 e0       	ldi	r22, 0x00	; 0
    1f6e:	70 e0       	ldi	r23, 0x00	; 0
    1f70:	80 e0       	ldi	r24, 0x00	; 0
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	03 e1       	ldi	r16, 0x13	; 19
    1f76:	0e 94 2c 34 	call	0x6858	; 0x6858 <__ashldi3>
    1f7a:	a1 2c       	mov	r10, r1
    1f7c:	e8 e4       	ldi	r30, 0x48	; 72
    1f7e:	be 2e       	mov	r11, r30
    1f80:	f8 ee       	ldi	r31, 0xE8	; 232
    1f82:	cf 2e       	mov	r12, r31
    1f84:	dd 24       	eor	r13, r13
    1f86:	d3 94       	inc	r13
    1f88:	e1 2c       	mov	r14, r1
    1f8a:	f1 2c       	mov	r15, r1
    1f8c:	00 e0       	ldi	r16, 0x00	; 0
    1f8e:	10 e0       	ldi	r17, 0x00	; 0
    1f90:	0e 94 88 33 	call	0x6710	; 0x6710 <__udivdi3>
    1f94:	c2 2f       	mov	r28, r18
    1f96:	b3 2e       	mov	r11, r19
    1f98:	6a 01       	movw	r12, r20
    1f9a:	7b 01       	movw	r14, r22
    1f9c:	18 2f       	mov	r17, r24
    1f9e:	d9 2f       	mov	r29, r25
    writeReg(RegFrfMsb, (u1_t)(frf>>16));
    1fa0:	00 e1       	ldi	r16, 0x10	; 16
    1fa2:	0e 94 47 34 	call	0x688e	; 0x688e <__lshrdi3>
    1fa6:	62 2f       	mov	r22, r18
    1fa8:	86 e0       	ldi	r24, 0x06	; 6
    1faa:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(RegFrfMid, (u1_t)(frf>> 8));
    1fae:	2c 2f       	mov	r18, r28
    1fb0:	3b 2d       	mov	r19, r11
    1fb2:	a6 01       	movw	r20, r12
    1fb4:	b7 01       	movw	r22, r14
    1fb6:	81 2f       	mov	r24, r17
    1fb8:	9d 2f       	mov	r25, r29
    1fba:	08 e0       	ldi	r16, 0x08	; 8
    1fbc:	0e 94 47 34 	call	0x688e	; 0x688e <__lshrdi3>
    1fc0:	62 2f       	mov	r22, r18
    1fc2:	87 e0       	ldi	r24, 0x07	; 7
    1fc4:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(RegFrfLsb, (u1_t)(frf>> 0));
    1fc8:	6c 2f       	mov	r22, r28
    1fca:	88 e0       	ldi	r24, 0x08	; 8
}
    1fcc:	df 91       	pop	r29
    1fce:	cf 91       	pop	r28
    1fd0:	1f 91       	pop	r17
    1fd2:	0f 91       	pop	r16
    1fd4:	ff 90       	pop	r15
    1fd6:	ef 90       	pop	r14
    1fd8:	df 90       	pop	r13
    1fda:	cf 90       	pop	r12
    1fdc:	bf 90       	pop	r11
    1fde:	af 90       	pop	r10
static void configChannel () {
    // set frequency: FQ = (FRF * 32 Mhz) / (2 ^ 19)
    uint64_t frf = ((uint64_t)LMIC.freq << 19) / 32000000;
    writeReg(RegFrfMsb, (u1_t)(frf>>16));
    writeReg(RegFrfMid, (u1_t)(frf>> 8));
    writeReg(RegFrfLsb, (u1_t)(frf>> 0));
    1fe0:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <writeReg>

00001fe4 <readReg>:
    hal_spi(addr | 0x80);
    hal_spi(data);
    hal_pin_nss(1);
}

static u1_t readReg (u1_t addr) {
    1fe4:	cf 93       	push	r28
    1fe6:	c8 2f       	mov	r28, r24
    hal_pin_nss(0);
    1fe8:	80 e0       	ldi	r24, 0x00	; 0
    1fea:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <hal_pin_nss>
    hal_spi(addr & 0x7F);
    1fee:	8c 2f       	mov	r24, r28
    1ff0:	8f 77       	andi	r24, 0x7F	; 127
    1ff2:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    u1_t val = hal_spi(0x00);
    1ff6:	80 e0       	ldi	r24, 0x00	; 0
    1ff8:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    1ffc:	c8 2f       	mov	r28, r24
    hal_pin_nss(1);
    1ffe:	81 e0       	ldi	r24, 0x01	; 1
    2000:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <hal_pin_nss>
    return val;
}
    2004:	8c 2f       	mov	r24, r28
    2006:	cf 91       	pop	r28
    2008:	08 95       	ret

0000200a <opmode>:
        buf[i] = hal_spi(0x00);
    }
    hal_pin_nss(1);
}

static void opmode (u1_t mode) {
    200a:	cf 93       	push	r28
    200c:	c8 2f       	mov	r28, r24
    writeReg(RegOpMode, (readReg(RegOpMode) & ~OPMODE_MASK) | mode);
    200e:	81 e0       	ldi	r24, 0x01	; 1
    2010:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2014:	88 7f       	andi	r24, 0xF8	; 248
    2016:	68 2f       	mov	r22, r24
    2018:	6c 2b       	or	r22, r28
    201a:	81 e0       	ldi	r24, 0x01	; 1
}
    201c:	cf 91       	pop	r28
    }
    hal_pin_nss(1);
}

static void opmode (u1_t mode) {
    writeReg(RegOpMode, (readReg(RegOpMode) & ~OPMODE_MASK) | mode);
    201e:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <writeReg>

00002022 <rxlora>:
    [RXMODE_SCAN]   = IRQ_LORA_RXDONE_MASK,
    [RXMODE_RSSI]   = 0x00,
};

// start LoRa receiver (time=LMIC.rxtime, timeout=LMIC.rxsyms, result=LMIC.frame[LMIC.dataLen])
static void rxlora (u1_t rxmode) {
    2022:	cf 93       	push	r28
    2024:	c8 2f       	mov	r28, r24
static void opmodeLora() {
    u1_t u = OPMODE_LORA;
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
#endif
    writeReg(RegOpMode, u);
    2026:	68 e8       	ldi	r22, 0x88	; 136
    2028:	81 e0       	ldi	r24, 0x01	; 1
    202a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>

// start LoRa receiver (time=LMIC.rxtime, timeout=LMIC.rxsyms, result=LMIC.frame[LMIC.dataLen])
static void rxlora (u1_t rxmode) {
    // select LoRa modem (from sleep mode)
    opmodeLora();
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
    202e:	81 e0       	ldi	r24, 0x01	; 1
    2030:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2034:	87 ff       	sbrs	r24, 7
    2036:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
    203a:	81 e0       	ldi	r24, 0x01	; 1
    203c:	0e 94 05 10 	call	0x200a	; 0x200a <opmode>
    // don't use MAC settings at startup
    if(rxmode == RXMODE_RSSI) { // use fixed settings for rssi scan
    2040:	c2 30       	cpi	r28, 0x02	; 2
    2042:	49 f4       	brne	.+18     	; 0x2056 <rxlora+0x34>
        writeReg(LORARegModemConfig1, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG1);
    2044:	6a e0       	ldi	r22, 0x0A	; 10
    2046:	8d e1       	ldi	r24, 0x1D	; 29
    2048:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
        writeReg(LORARegModemConfig2, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG2);
    204c:	60 e7       	ldi	r22, 0x70	; 112
    204e:	8e e1       	ldi	r24, 0x1E	; 30
    2050:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    2054:	04 c0       	rjmp	.+8      	; 0x205e <rxlora+0x3c>
    } else { // single or continuous rx mode
        // configure LoRa modem (cfg1, cfg2)
        configLoraModem();
    2056:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <configLoraModem>
        // configure frequency
        configChannel();
    205a:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <configChannel>
    }
    // set LNA gain
    writeReg(RegLna, LNA_RX_GAIN); 
    205e:	61 e2       	ldi	r22, 0x21	; 33
    2060:	8c e0       	ldi	r24, 0x0C	; 12
    2062:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set max payload size
    writeReg(LORARegPayloadMaxLength, 64);
    2066:	60 e4       	ldi	r22, 0x40	; 64
    2068:	83 e2       	ldi	r24, 0x23	; 35
    206a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // use inverted I/Q signal (prevent mote-to-mote communication)

    // XXX: use flag to switch on/off inversion
    if (LMIC.noRXIQinversion) {
    206e:	80 91 ac 04 	lds	r24, 0x04AC	; 0x8004ac <LMIC+0x19b>
    2072:	88 23       	and	r24, r24
    2074:	31 f0       	breq	.+12     	; 0x2082 <rxlora+0x60>
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ) & ~(1<<6));
    2076:	83 e3       	ldi	r24, 0x33	; 51
    2078:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    207c:	68 2f       	mov	r22, r24
    207e:	6f 7b       	andi	r22, 0xBF	; 191
    2080:	05 c0       	rjmp	.+10     	; 0x208c <rxlora+0x6a>
    } else {
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ)|(1<<6));
    2082:	83 e3       	ldi	r24, 0x33	; 51
    2084:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2088:	68 2f       	mov	r22, r24
    208a:	60 64       	ori	r22, 0x40	; 64
    208c:	83 e3       	ldi	r24, 0x33	; 51
    208e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    }

    // set symbol timeout (for single rx)
    writeReg(LORARegSymbTimeoutLsb, LMIC.rxsyms);
    2092:	60 91 21 03 	lds	r22, 0x0321	; 0x800321 <LMIC+0x10>
    2096:	8f e1       	ldi	r24, 0x1F	; 31
    2098:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
    209c:	64 e3       	ldi	r22, 0x34	; 52
    209e:	89 e3       	ldi	r24, 0x39	; 57
    20a0:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    
    // configure DIO mapping DIO0=RxDone DIO1=RxTout DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_RXTOUT|MAP_DIO2_LORA_NOP);
    20a4:	60 ec       	ldi	r22, 0xC0	; 192
    20a6:	80 e4       	ldi	r24, 0x40	; 64
    20a8:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
    20ac:	6f ef       	ldi	r22, 0xFF	; 255
    20ae:	82 e1       	ldi	r24, 0x12	; 18
    20b0:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // enable required radio IRQs
    writeReg(LORARegIrqFlagsMask, ~rxlorairqmask[rxmode]);
    20b4:	ec 2f       	mov	r30, r28
    20b6:	f0 e0       	ldi	r31, 0x00	; 0
    20b8:	ee 5b       	subi	r30, 0xBE	; 190
    20ba:	fd 4f       	sbci	r31, 0xFD	; 253
    20bc:	60 81       	ld	r22, Z
    20be:	60 95       	com	r22
    20c0:	81 e1       	ldi	r24, 0x11	; 17
    20c2:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
    20c6:	80 e0       	ldi	r24, 0x00	; 0
    20c8:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <hal_pin_rxtx>

    // now instruct the radio to receive
    if (rxmode == RXMODE_SINGLE) { // single rx
    20cc:	c1 11       	cpse	r28, r1
    20ce:	0c c0       	rjmp	.+24     	; 0x20e8 <rxlora+0xc6>
        hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
    20d0:	60 91 15 03 	lds	r22, 0x0315	; 0x800315 <LMIC+0x4>
    20d4:	70 91 16 03 	lds	r23, 0x0316	; 0x800316 <LMIC+0x5>
    20d8:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <LMIC+0x6>
    20dc:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <LMIC+0x7>
    20e0:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <hal_waitUntil>
        opmode(OPMODE_RX_SINGLE);
    20e4:	86 e0       	ldi	r24, 0x06	; 6
    20e6:	01 c0       	rjmp	.+2      	; 0x20ea <rxlora+0xc8>
    } else { // continous rx (scan or rssi)
        opmode(OPMODE_RX); 
    20e8:	85 e0       	ldi	r24, 0x05	; 5
    }
}
    20ea:	cf 91       	pop	r28
    // now instruct the radio to receive
    if (rxmode == RXMODE_SINGLE) { // single rx
        hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
        opmode(OPMODE_RX_SINGLE);
    } else { // continous rx (scan or rssi)
        opmode(OPMODE_RX); 
    20ec:	0c 94 05 10 	jmp	0x200a	; 0x200a <opmode>

000020f0 <configPower>:


static void configPower () {
#ifdef CFG_sx1276_radio
    // no boost used for now
    s1_t pw = (s1_t)LMIC.txpow;
    20f0:	60 91 23 03 	lds	r22, 0x0323	; 0x800323 <LMIC+0x12>
    if(pw >= 17) {
    20f4:	61 31       	cpi	r22, 0x11	; 17
    20f6:	24 f4       	brge	.+8      	; 0x2100 <configPower+0x10>
        pw = 15;
    } else if(pw < 2) {
    20f8:	62 30       	cpi	r22, 0x02	; 2
    20fa:	1c f4       	brge	.+6      	; 0x2102 <configPower+0x12>
        pw = 2;
    20fc:	62 e0       	ldi	r22, 0x02	; 2
    20fe:	01 c0       	rjmp	.+2      	; 0x2102 <configPower+0x12>
static void configPower () {
#ifdef CFG_sx1276_radio
    // no boost used for now
    s1_t pw = (s1_t)LMIC.txpow;
    if(pw >= 17) {
        pw = 15;
    2100:	6f e0       	ldi	r22, 0x0F	; 15
    } else if(pw < 2) {
        pw = 2;
    }
    // check board type for BOOST pin
    writeReg(RegPaConfig, (u1_t)(0x80|(pw&0xf)));
    2102:	6f 70       	andi	r22, 0x0F	; 15
    2104:	60 68       	ori	r22, 0x80	; 128
    2106:	89 e0       	ldi	r24, 0x09	; 9
    2108:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(RegPaDac, readReg(RegPaDac)|0x4);
    210c:	8a e5       	ldi	r24, 0x5A	; 90
    210e:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2112:	68 2f       	mov	r22, r24
    2114:	64 60       	ori	r22, 0x04	; 4
    2116:	8a e5       	ldi	r24, 0x5A	; 90
    2118:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <writeReg>

0000211c <startrx>:
    // now instruct the radio to receive
    hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
    opmode(OPMODE_RX); // no single rx mode available in FSK
}

static void startrx (u1_t rxmode) {
    211c:	cf 93       	push	r28
    211e:	c8 2f       	mov	r28, r24
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
    2120:	81 e0       	ldi	r24, 0x01	; 1
    2122:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2126:	87 70       	andi	r24, 0x07	; 7
    2128:	11 f0       	breq	.+4      	; 0x212e <startrx+0x12>
    212a:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
    212e:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <LMIC+0xe>
    2132:	87 70       	andi	r24, 0x07	; 7
    2134:	09 f0       	breq	.+2      	; 0x2138 <startrx+0x1c>
    2136:	67 c0       	rjmp	.+206    	; 0x2206 <startrx+0xea>
    }
}

static void rxfsk (u1_t rxmode) {
    // only single rx (no continuous scanning, no noise sampling)
    ASSERT( rxmode == RXMODE_SINGLE );
    2138:	c1 11       	cpse	r28, r1
    213a:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
static void opmodeFSK() {
    u1_t u = 0;
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
#endif
    writeReg(RegOpMode, u);
    213e:	68 e0       	ldi	r22, 0x08	; 8
    2140:	81 e0       	ldi	r24, 0x01	; 1
    2142:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // only single rx (no continuous scanning, no noise sampling)
    ASSERT( rxmode == RXMODE_SINGLE );
    // select FSK modem (from sleep mode)
    //writeReg(RegOpMode, 0x00); // (not LoRa)
    opmodeFSK();
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) == 0);
    2146:	81 e0       	ldi	r24, 0x01	; 1
    2148:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    214c:	87 fd       	sbrc	r24, 7
    214e:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
    2152:	81 e0       	ldi	r24, 0x01	; 1
    2154:	0e 94 05 10 	call	0x200a	; 0x200a <opmode>
    // configure frequency
    configChannel();
    2158:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <configChannel>
    // set LNA gain
    //writeReg(RegLna, 0x20|0x03); // max gain, boost enable
    writeReg(RegLna, LNA_RX_GAIN);
    215c:	61 e2       	ldi	r22, 0x21	; 33
    215e:	8c e0       	ldi	r24, 0x0C	; 12
    2160:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // configure receiver
    writeReg(FSKRegRxConfig, 0x1E); // AFC auto, AGC, trigger on preamble?!?
    2164:	6e e1       	ldi	r22, 0x1E	; 30
    2166:	8d e0       	ldi	r24, 0x0D	; 13
    2168:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set receiver bandwidth
    writeReg(FSKRegRxBw, 0x0B); // 50kHz SSb
    216c:	6b e0       	ldi	r22, 0x0B	; 11
    216e:	82 e1       	ldi	r24, 0x12	; 18
    2170:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set AFC bandwidth
    writeReg(FSKRegAfcBw, 0x12); // 83.3kHz SSB
    2174:	62 e1       	ldi	r22, 0x12	; 18
    2176:	83 e1       	ldi	r24, 0x13	; 19
    2178:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set preamble detection
    writeReg(FSKRegPreambleDetect, 0xAA); // enable, 2 bytes, 10 chip errors
    217c:	6a ea       	ldi	r22, 0xAA	; 170
    217e:	8f e1       	ldi	r24, 0x1F	; 31
    2180:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set sync config
    writeReg(FSKRegSyncConfig, 0x12); // no auto restart, preamble 0xAA, enable, fill FIFO, 3 bytes sync
    2184:	62 e1       	ldi	r22, 0x12	; 18
    2186:	87 e2       	ldi	r24, 0x27	; 39
    2188:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set packet config
    writeReg(FSKRegPacketConfig1, 0xD8); // var-length, whitening, crc, no auto-clear, no adr filter
    218c:	68 ed       	ldi	r22, 0xD8	; 216
    218e:	80 e3       	ldi	r24, 0x30	; 48
    2190:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40); // packet mode
    2194:	60 e4       	ldi	r22, 0x40	; 64
    2196:	81 e3       	ldi	r24, 0x31	; 49
    2198:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set sync value
    writeReg(FSKRegSyncValue1, 0xC1);
    219c:	61 ec       	ldi	r22, 0xC1	; 193
    219e:	88 e2       	ldi	r24, 0x28	; 40
    21a0:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
    21a4:	64 e9       	ldi	r22, 0x94	; 148
    21a6:	89 e2       	ldi	r24, 0x29	; 41
    21a8:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
    21ac:	61 ec       	ldi	r22, 0xC1	; 193
    21ae:	8a e2       	ldi	r24, 0x2A	; 42
    21b0:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set preamble timeout
    writeReg(FSKRegRxTimeout2, 0xFF);//(LMIC.rxsyms+1)/2);
    21b4:	6f ef       	ldi	r22, 0xFF	; 255
    21b6:	81 e2       	ldi	r24, 0x21	; 33
    21b8:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
    21bc:	62 e0       	ldi	r22, 0x02	; 2
    21be:	82 e0       	ldi	r24, 0x02	; 2
    21c0:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
    21c4:	60 e8       	ldi	r22, 0x80	; 128
    21c6:	83 e0       	ldi	r24, 0x03	; 3
    21c8:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
    21cc:	61 e0       	ldi	r22, 0x01	; 1
    21ce:	84 e0       	ldi	r24, 0x04	; 4
    21d0:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
    21d4:	69 e9       	ldi	r22, 0x99	; 153
    21d6:	85 e0       	ldi	r24, 0x05	; 5
    21d8:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    
    // configure DIO mapping DIO0=PayloadReady DIO1=NOP DIO2=TimeOut
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TIMEOUT);
    21dc:	68 e3       	ldi	r22, 0x38	; 56
    21de:	80 e4       	ldi	r24, 0x40	; 64
    21e0:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
    21e4:	80 e0       	ldi	r24, 0x00	; 0
    21e6:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <hal_pin_rxtx>
    
    // now instruct the radio to receive
    hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
    21ea:	60 91 15 03 	lds	r22, 0x0315	; 0x800315 <LMIC+0x4>
    21ee:	70 91 16 03 	lds	r23, 0x0316	; 0x800316 <LMIC+0x5>
    21f2:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <LMIC+0x6>
    21f6:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <LMIC+0x7>
    21fa:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <hal_waitUntil>
    opmode(OPMODE_RX); // no single rx mode available in FSK
    21fe:	85 e0       	ldi	r24, 0x05	; 5
    } else { // LoRa modem
        rxlora(rxmode);
    }
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}
    2200:	cf 91       	pop	r28
    // enable antenna switch for RX
    hal_pin_rxtx(0);
    
    // now instruct the radio to receive
    hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
    opmode(OPMODE_RX); // no single rx mode available in FSK
    2202:	0c 94 05 10 	jmp	0x200a	; 0x200a <opmode>
static void startrx (u1_t rxmode) {
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
    if(getSf(LMIC.rps) == FSK) { // FSK modem
        rxfsk(rxmode);
    } else { // LoRa modem
        rxlora(rxmode);
    2206:	8c 2f       	mov	r24, r28
    }
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}
    2208:	cf 91       	pop	r28
static void startrx (u1_t rxmode) {
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
    if(getSf(LMIC.rps) == FSK) { // FSK modem
        rxfsk(rxmode);
    } else { // LoRa modem
        rxlora(rxmode);
    220a:	0c 94 11 10 	jmp	0x2022	; 0x2022 <rxlora>

0000220e <readBuf.constprop.0>:
        hal_spi(buf[i]);
    }
    hal_pin_nss(1);
}

static void readBuf (u1_t addr, xref2u1_t buf, u1_t len) {
    220e:	0f 93       	push	r16
    2210:	1f 93       	push	r17
    2212:	cf 93       	push	r28
    2214:	df 93       	push	r29
    2216:	d8 2f       	mov	r29, r24
    hal_pin_nss(0);
    2218:	80 e0       	ldi	r24, 0x00	; 0
    221a:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <hal_pin_nss>
    hal_spi(addr & 0x7F);
    221e:	80 e0       	ldi	r24, 0x00	; 0
    2220:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    2224:	02 e5       	ldi	r16, 0x52	; 82
    2226:	14 e0       	ldi	r17, 0x04	; 4
    for (u1_t i=0; i<len; i++) {
    2228:	c0 e0       	ldi	r28, 0x00	; 0
    222a:	cd 17       	cp	r28, r29
    222c:	41 f0       	breq	.+16     	; 0x223e <readBuf.constprop.0+0x30>
        buf[i] = hal_spi(0x00);
    222e:	80 e0       	ldi	r24, 0x00	; 0
    2230:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    2234:	f8 01       	movw	r30, r16
    2236:	81 93       	st	Z+, r24
    2238:	8f 01       	movw	r16, r30
}

static void readBuf (u1_t addr, xref2u1_t buf, u1_t len) {
    hal_pin_nss(0);
    hal_spi(addr & 0x7F);
    for (u1_t i=0; i<len; i++) {
    223a:	cf 5f       	subi	r28, 0xFF	; 255
    223c:	f6 cf       	rjmp	.-20     	; 0x222a <readBuf.constprop.0+0x1c>
        buf[i] = hal_spi(0x00);
    }
    hal_pin_nss(1);
    223e:	81 e0       	ldi	r24, 0x01	; 1
}
    2240:	df 91       	pop	r29
    2242:	cf 91       	pop	r28
    2244:	1f 91       	pop	r17
    2246:	0f 91       	pop	r16
    hal_pin_nss(0);
    hal_spi(addr & 0x7F);
    for (u1_t i=0; i<len; i++) {
        buf[i] = hal_spi(0x00);
    }
    hal_pin_nss(1);
    2248:	0c 94 c9 0d 	jmp	0x1b92	; 0x1b92 <hal_pin_nss>

0000224c <writeBuf.constprop.1>:
    u1_t val = hal_spi(0x00);
    hal_pin_nss(1);
    return val;
}

static void writeBuf (u1_t addr, xref2u1_t buf, u1_t len) {
    224c:	0f 93       	push	r16
    224e:	1f 93       	push	r17
    2250:	cf 93       	push	r28
    2252:	df 93       	push	r29
    2254:	d8 2f       	mov	r29, r24
    hal_pin_nss(0);
    2256:	80 e0       	ldi	r24, 0x00	; 0
    2258:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <hal_pin_nss>
    hal_spi(addr | 0x80);
    225c:	80 e8       	ldi	r24, 0x80	; 128
    225e:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
    2262:	02 e5       	ldi	r16, 0x52	; 82
    2264:	14 e0       	ldi	r17, 0x04	; 4
    for (u1_t i=0; i<len; i++) {
    2266:	c0 e0       	ldi	r28, 0x00	; 0
    2268:	cd 17       	cp	r28, r29
    226a:	39 f0       	breq	.+14     	; 0x227a <writeBuf.constprop.1+0x2e>
        hal_spi(buf[i]);
    226c:	f8 01       	movw	r30, r16
    226e:	81 91       	ld	r24, Z+
    2270:	8f 01       	movw	r16, r30
    2272:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <hal_spi>
}

static void writeBuf (u1_t addr, xref2u1_t buf, u1_t len) {
    hal_pin_nss(0);
    hal_spi(addr | 0x80);
    for (u1_t i=0; i<len; i++) {
    2276:	cf 5f       	subi	r28, 0xFF	; 255
    2278:	f7 cf       	rjmp	.-18     	; 0x2268 <writeBuf.constprop.1+0x1c>
        hal_spi(buf[i]);
    }
    hal_pin_nss(1);
    227a:	81 e0       	ldi	r24, 0x01	; 1
}
    227c:	df 91       	pop	r29
    227e:	cf 91       	pop	r28
    2280:	1f 91       	pop	r17
    2282:	0f 91       	pop	r16
    hal_pin_nss(0);
    hal_spi(addr | 0x80);
    for (u1_t i=0; i<len; i++) {
        hal_spi(buf[i]);
    }
    hal_pin_nss(1);
    2284:	0c 94 c9 0d 	jmp	0x1b92	; 0x1b92 <hal_pin_nss>

00002288 <radio_init>:
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}

// get random seed from wideband noise rssi
void radio_init () {
    2288:	af 92       	push	r10
    228a:	bf 92       	push	r11
    228c:	cf 92       	push	r12
    228e:	df 92       	push	r13
    2290:	ef 92       	push	r14
    2292:	ff 92       	push	r15
    2294:	1f 93       	push	r17
    2296:	cf 93       	push	r28
    2298:	df 93       	push	r29
    hal_disableIRQs();
    229a:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <hal_disableIRQs>

    // manually reset radio
#ifdef CFG_sx1276_radio
    hal_pin_rst(0); // drive RST pin low
    229e:	80 e0       	ldi	r24, 0x00	; 0
    22a0:	0e 94 d0 0d 	call	0x1ba0	; 0x1ba0 <hal_pin_rst>
#else
    hal_pin_rst(1); // drive RST pin high
#endif
    hal_waitUntil(os_getTime()+ms2osticks(1)); // wait >100us
    22a4:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    22a8:	61 5e       	subi	r22, 0xE1	; 225
    22aa:	7f 4f       	sbci	r23, 0xFF	; 255
    22ac:	8f 4f       	sbci	r24, 0xFF	; 255
    22ae:	9f 4f       	sbci	r25, 0xFF	; 255
    22b0:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <hal_waitUntil>
    hal_pin_rst(2); // configure RST pin floating!
    22b4:	82 e0       	ldi	r24, 0x02	; 2
    22b6:	0e 94 d0 0d 	call	0x1ba0	; 0x1ba0 <hal_pin_rst>
    hal_waitUntil(os_getTime()+ms2osticks(5)); // wait 5ms
    22ba:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    22be:	64 56       	subi	r22, 0x64	; 100
    22c0:	7f 4f       	sbci	r23, 0xFF	; 255
    22c2:	8f 4f       	sbci	r24, 0xFF	; 255
    22c4:	9f 4f       	sbci	r25, 0xFF	; 255
    22c6:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <hal_waitUntil>

    opmode(OPMODE_SLEEP);
    22ca:	80 e0       	ldi	r24, 0x00	; 0
    22cc:	0e 94 05 10 	call	0x200a	; 0x200a <opmode>

    // some sanity checks, e.g., read version number
    u1_t v = readReg(RegVersion);
    22d0:	82 e4       	ldi	r24, 0x42	; 66
    22d2:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
#ifdef CFG_sx1276_radio
    ASSERT(v == 0x12 ); 
    22d6:	82 31       	cpi	r24, 0x12	; 18
    22d8:	11 f0       	breq	.+4      	; 0x22de <radio_init+0x56>
    22da:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    ASSERT(v == 0x22);
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif
    // seed 15-byte randomness via noise rssi
    rxlora(RXMODE_RSSI);
    22de:	82 e0       	ldi	r24, 0x02	; 2
    22e0:	0e 94 11 10 	call	0x2022	; 0x2022 <rxlora>
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
    22e4:	81 e0       	ldi	r24, 0x01	; 1
    22e6:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    22ea:	87 70       	andi	r24, 0x07	; 7
    22ec:	85 30       	cpi	r24, 0x05	; 5
    22ee:	d1 f7       	brne	.-12     	; 0x22e4 <radio_init+0x5c>
    22f0:	c5 ef       	ldi	r28, 0xF5	; 245
    22f2:	d2 e0       	ldi	r29, 0x02	; 2
    22f4:	94 e0       	ldi	r25, 0x04	; 4
    22f6:	a9 2e       	mov	r10, r25
    22f8:	93 e0       	ldi	r25, 0x03	; 3
    22fa:	b9 2e       	mov	r11, r25
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}

// get random seed from wideband noise rssi
void radio_init () {
    22fc:	88 e0       	ldi	r24, 0x08	; 8
    22fe:	e8 2e       	mov	r14, r24
    2300:	f1 2c       	mov	r15, r1
    rxlora(RXMODE_RSSI);
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
    for(int i=1; i<16; i++) {
        for(int j=0; j<8; j++) {
            u1_t b; // wait for two non-identical subsequent least-significant bits
            while( (b = readReg(LORARegRssiWideband) & 0x01) == (readReg(LORARegRssiWideband) & 0x01) );
    2302:	8c e2       	ldi	r24, 0x2C	; 44
    2304:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2308:	18 2f       	mov	r17, r24
    230a:	11 70       	andi	r17, 0x01	; 1
    230c:	8c e2       	ldi	r24, 0x2C	; 44
    230e:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2312:	21 2f       	mov	r18, r17
    2314:	30 e0       	ldi	r19, 0x00	; 0
    2316:	80 fb       	bst	r24, 0
    2318:	cc 24       	eor	r12, r12
    231a:	c0 f8       	bld	r12, 0
    231c:	d1 2c       	mov	r13, r1
    231e:	2c 15       	cp	r18, r12
    2320:	3d 05       	cpc	r19, r13
    2322:	79 f3       	breq	.-34     	; 0x2302 <radio_init+0x7a>
            randbuf[i] = (randbuf[i] << 1) | b;
    2324:	89 81       	ldd	r24, Y+1	; 0x01
    2326:	88 0f       	add	r24, r24
    2328:	18 2b       	or	r17, r24
    232a:	19 83       	std	Y+1, r17	; 0x01
    232c:	81 e0       	ldi	r24, 0x01	; 1
    232e:	e8 1a       	sub	r14, r24
    2330:	f1 08       	sbc	r15, r1
#endif
    // seed 15-byte randomness via noise rssi
    rxlora(RXMODE_RSSI);
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
    for(int i=1; i<16; i++) {
        for(int j=0; j<8; j++) {
    2332:	39 f7       	brne	.-50     	; 0x2302 <radio_init+0x7a>
    2334:	21 96       	adiw	r28, 0x01	; 1
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif
    // seed 15-byte randomness via noise rssi
    rxlora(RXMODE_RSSI);
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
    for(int i=1; i<16; i++) {
    2336:	ac 16       	cp	r10, r28
    2338:	bd 06       	cpc	r11, r29
    233a:	01 f7       	brne	.-64     	; 0x22fc <radio_init+0x74>
            u1_t b; // wait for two non-identical subsequent least-significant bits
            while( (b = readReg(LORARegRssiWideband) & 0x01) == (readReg(LORARegRssiWideband) & 0x01) );
            randbuf[i] = (randbuf[i] << 1) | b;
        }
    }
    randbuf[0] = 16; // set initial index
    233c:	80 e1       	ldi	r24, 0x10	; 16
    233e:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <randbuf>
    // Launch Rx chain calibration for HF band 
    writeReg(FSKRegImageCal, (readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_MASK)|RF_IMAGECAL_IMAGECAL_START);
    while((readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING) { ; }
#endif /* CFG_sx1276mb1_board */

    opmode(OPMODE_SLEEP);
    2342:	80 e0       	ldi	r24, 0x00	; 0
    2344:	0e 94 05 10 	call	0x200a	; 0x200a <opmode>

    hal_enableIRQs();
}
    2348:	df 91       	pop	r29
    234a:	cf 91       	pop	r28
    234c:	1f 91       	pop	r17
    234e:	ff 90       	pop	r15
    2350:	ef 90       	pop	r14
    2352:	df 90       	pop	r13
    2354:	cf 90       	pop	r12
    2356:	bf 90       	pop	r11
    2358:	af 90       	pop	r10
    while((readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING) { ; }
#endif /* CFG_sx1276mb1_board */

    opmode(OPMODE_SLEEP);

    hal_enableIRQs();
    235a:	0c 94 20 0e 	jmp	0x1c40	; 0x1c40 <hal_enableIRQs>

0000235e <radio_rand1>:
}

// return next random byte derived from seed buffer
// (buf[0] holds index of next byte to be returned)
u1_t radio_rand1 () {
    235e:	cf 93       	push	r28
    u1_t i = randbuf[0];
    2360:	c0 91 f5 02 	lds	r28, 0x02F5	; 0x8002f5 <randbuf>
    ASSERT( i != 0 );
    2364:	c1 11       	cpse	r28, r1
    2366:	03 c0       	rjmp	.+6      	; 0x236e <radio_rand1+0x10>
    2368:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    236c:	0a c0       	rjmp	.+20     	; 0x2382 <radio_rand1+0x24>
    if( i==16 ) {
    236e:	c0 31       	cpi	r28, 0x10	; 16
    2370:	41 f4       	brne	.+16     	; 0x2382 <radio_rand1+0x24>
        os_aes(AES_ENC, randbuf, 16); // encrypt seed with any key
    2372:	40 e1       	ldi	r20, 0x10	; 16
    2374:	50 e0       	ldi	r21, 0x00	; 0
    2376:	65 ef       	ldi	r22, 0xF5	; 245
    2378:	72 e0       	ldi	r23, 0x02	; 2
    237a:	80 e0       	ldi	r24, 0x00	; 0
    237c:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
        i = 0;
    2380:	c0 e0       	ldi	r28, 0x00	; 0
    }
    u1_t v = randbuf[i++];
    2382:	ec 2f       	mov	r30, r28
    2384:	f0 e0       	ldi	r31, 0x00	; 0
    2386:	eb 50       	subi	r30, 0x0B	; 11
    2388:	fd 4f       	sbci	r31, 0xFD	; 253
    238a:	80 81       	ld	r24, Z
    randbuf[0] = i;
    238c:	cf 5f       	subi	r28, 0xFF	; 255
    238e:	c0 93 f5 02 	sts	0x02F5, r28	; 0x8002f5 <randbuf>
    return v;
}
    2392:	cf 91       	pop	r28
    2394:	08 95       	ret

00002396 <radio_rssi>:

u1_t radio_rssi () {
    2396:	cf 93       	push	r28
    hal_disableIRQs();
    2398:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <hal_disableIRQs>
    u1_t r = readReg(LORARegRssiValue);
    239c:	8b e1       	ldi	r24, 0x1B	; 27
    239e:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    23a2:	c8 2f       	mov	r28, r24
    hal_enableIRQs();
    23a4:	0e 94 20 0e 	call	0x1c40	; 0x1c40 <hal_enableIRQs>
    return r;
}
    23a8:	8c 2f       	mov	r24, r28
    23aa:	cf 91       	pop	r28
    23ac:	08 95       	ret

000023ae <radio_irq_handler>:
    [SF12] = us2osticks(31189), // (1022 ticks)
};

// called by hal ext IRQ handler
// (radio goes to stanby mode after tx/rx operations)
void radio_irq_handler (u1_t dio) {
    23ae:	cf 92       	push	r12
    23b0:	df 92       	push	r13
    23b2:	ef 92       	push	r14
    23b4:	ff 92       	push	r15
    23b6:	cf 93       	push	r28
    u1_t s = readReg(RegOpMode);
    u1_t c = readReg(LORARegModemConfig2);
    opmode(OPMODE_TX);
    return;
#else /* ! CFG_TxContinuousMode */
    ostime_t now = os_getTime();
    23b8:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    23bc:	6b 01       	movw	r12, r22
    23be:	7c 01       	movw	r14, r24
    if( (readReg(RegOpMode) & OPMODE_LORA) != 0) { // LORA modem
    23c0:	81 e0       	ldi	r24, 0x01	; 1
    23c2:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    23c6:	87 ff       	sbrs	r24, 7
    23c8:	65 c0       	rjmp	.+202    	; 0x2494 <radio_irq_handler+0xe6>
        u1_t flags = readReg(LORARegIrqFlags);
    23ca:	82 e1       	ldi	r24, 0x12	; 18
    23cc:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
        if( flags & IRQ_LORA_TXDONE_MASK ) {
    23d0:	83 ff       	sbrs	r24, 3
    23d2:	0e c0       	rjmp	.+28     	; 0x23f0 <radio_irq_handler+0x42>
            // save exact tx time
            LMIC.txend = now - us2osticks(43); // TXDONE FIXUP
    23d4:	81 e0       	ldi	r24, 0x01	; 1
    23d6:	c8 1a       	sub	r12, r24
    23d8:	d1 08       	sbc	r13, r1
    23da:	e1 08       	sbc	r14, r1
    23dc:	f1 08       	sbc	r15, r1
    23de:	c0 92 11 03 	sts	0x0311, r12	; 0x800311 <LMIC>
    23e2:	d0 92 12 03 	sts	0x0312, r13	; 0x800312 <LMIC+0x1>
    23e6:	e0 92 13 03 	sts	0x0313, r14	; 0x800313 <LMIC+0x2>
    23ea:	f0 92 14 03 	sts	0x0314, r15	; 0x800314 <LMIC+0x3>
    23ee:	49 c0       	rjmp	.+146    	; 0x2482 <radio_irq_handler+0xd4>
        } else if( flags & IRQ_LORA_RXDONE_MASK ) {
    23f0:	86 ff       	sbrs	r24, 6
    23f2:	44 c0       	rjmp	.+136    	; 0x247c <radio_irq_handler+0xce>
            // save exact rx time
            if(getBw(LMIC.rps) == BW125) {
    23f4:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <LMIC+0xe>
    23f8:	90 91 20 03 	lds	r25, 0x0320	; 0x800320 <LMIC+0xf>
    23fc:	9c 01       	movw	r18, r24
    23fe:	93 e0       	ldi	r25, 0x03	; 3
    2400:	36 95       	lsr	r19
    2402:	27 95       	ror	r18
    2404:	9a 95       	dec	r25
    2406:	e1 f7       	brne	.-8      	; 0x2400 <radio_irq_handler+0x52>
    2408:	23 70       	andi	r18, 0x03	; 3
    240a:	69 f4       	brne	.+26     	; 0x2426 <radio_irq_handler+0x78>
                now -= LORA_RXDONE_FIXUP[getSf(LMIC.rps)];
    240c:	87 70       	andi	r24, 0x07	; 7
    240e:	e8 2f       	mov	r30, r24
    2410:	f0 e0       	ldi	r31, 0x00	; 0
    2412:	ee 0f       	add	r30, r30
    2414:	ff 1f       	adc	r31, r31
    2416:	ec 5c       	subi	r30, 0xCC	; 204
    2418:	fd 4f       	sbci	r31, 0xFD	; 253
    241a:	80 81       	ld	r24, Z
    241c:	91 81       	ldd	r25, Z+1	; 0x01
    241e:	c8 1a       	sub	r12, r24
    2420:	d9 0a       	sbc	r13, r25
    2422:	e1 08       	sbc	r14, r1
    2424:	f1 08       	sbc	r15, r1
            }
            LMIC.rxtime = now;
    2426:	c0 92 15 03 	sts	0x0315, r12	; 0x800315 <LMIC+0x4>
    242a:	d0 92 16 03 	sts	0x0316, r13	; 0x800316 <LMIC+0x5>
    242e:	e0 92 17 03 	sts	0x0317, r14	; 0x800317 <LMIC+0x6>
    2432:	f0 92 18 03 	sts	0x0318, r15	; 0x800318 <LMIC+0x7>
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
    2436:	8d e1       	ldi	r24, 0x1D	; 29
    2438:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    243c:	82 ff       	sbrs	r24, 2
    243e:	02 c0       	rjmp	.+4      	; 0x2444 <radio_irq_handler+0x96>
    2440:	82 e2       	ldi	r24, 0x22	; 34
    2442:	01 c0       	rjmp	.+2      	; 0x2446 <radio_irq_handler+0x98>
    2444:	83 e1       	ldi	r24, 0x13	; 19
    2446:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    244a:	80 93 51 04 	sts	0x0451, r24	; 0x800451 <LMIC+0x140>
                readReg(LORARegPayloadLength) : readReg(LORARegRxNbBytes);
            // set FIFO read address pointer
            writeReg(LORARegFifoAddrPtr, readReg(LORARegFifoRxCurrentAddr)); 
    244e:	80 e1       	ldi	r24, 0x10	; 16
    2450:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2454:	68 2f       	mov	r22, r24
    2456:	8d e0       	ldi	r24, 0x0D	; 13
    2458:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
    245c:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    2460:	0e 94 07 11 	call	0x220e	; 0x220e <readBuf.constprop.0>
            // read rx quality parameters
            LMIC.snr  = readReg(LORARegPktSnrValue); // SNR [dB] * 4
    2464:	89 e1       	ldi	r24, 0x19	; 25
    2466:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    246a:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <LMIC+0xd>
            LMIC.rssi = readReg(LORARegPktRssiValue) - 125 + 64; // RSSI [dBm] (-196...+63)
    246e:	8a e1       	ldi	r24, 0x1A	; 26
    2470:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2474:	8d 53       	subi	r24, 0x3D	; 61
    2476:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <LMIC+0xc>
    247a:	03 c0       	rjmp	.+6      	; 0x2482 <radio_irq_handler+0xd4>
        } else if( flags & IRQ_LORA_RXTOUT_MASK ) {
    247c:	87 fd       	sbrc	r24, 7
            // indicate timeout
            LMIC.dataLen = 0;
    247e:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
        }
        // mask all radio IRQs
        writeReg(LORARegIrqFlagsMask, 0xFF);
    2482:	6f ef       	ldi	r22, 0xFF	; 255
    2484:	81 e1       	ldi	r24, 0x11	; 17
    2486:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
        // clear radio IRQ flags
        writeReg(LORARegIrqFlags, 0xFF);
    248a:	6f ef       	ldi	r22, 0xFF	; 255
    248c:	82 e1       	ldi	r24, 0x12	; 18
    248e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    2492:	2e c0       	rjmp	.+92     	; 0x24f0 <radio_irq_handler+0x142>
    } else { // FSK modem
        u1_t flags1 = readReg(FSKRegIrqFlags1);
    2494:	8e e3       	ldi	r24, 0x3E	; 62
    2496:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    249a:	c8 2f       	mov	r28, r24
        u1_t flags2 = readReg(FSKRegIrqFlags2);
    249c:	8f e3       	ldi	r24, 0x3F	; 63
    249e:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
        if( flags2 & IRQ_FSK2_PACKETSENT_MASK ) {
    24a2:	83 ff       	sbrs	r24, 3
    24a4:	09 c0       	rjmp	.+18     	; 0x24b8 <radio_irq_handler+0x10a>
            // save exact tx time
            LMIC.txend = now;
    24a6:	c0 92 11 03 	sts	0x0311, r12	; 0x800311 <LMIC>
    24aa:	d0 92 12 03 	sts	0x0312, r13	; 0x800312 <LMIC+0x1>
    24ae:	e0 92 13 03 	sts	0x0313, r14	; 0x800313 <LMIC+0x2>
    24b2:	f0 92 14 03 	sts	0x0314, r15	; 0x800314 <LMIC+0x3>
    24b6:	1c c0       	rjmp	.+56     	; 0x24f0 <radio_irq_handler+0x142>
        } else if( flags2 & IRQ_FSK2_PAYLOADREADY_MASK ) {
    24b8:	82 ff       	sbrs	r24, 2
    24ba:	14 c0       	rjmp	.+40     	; 0x24e4 <radio_irq_handler+0x136>
            // save exact rx time
            LMIC.rxtime = now;
    24bc:	c0 92 15 03 	sts	0x0315, r12	; 0x800315 <LMIC+0x4>
    24c0:	d0 92 16 03 	sts	0x0316, r13	; 0x800316 <LMIC+0x5>
    24c4:	e0 92 17 03 	sts	0x0317, r14	; 0x800317 <LMIC+0x6>
    24c8:	f0 92 18 03 	sts	0x0318, r15	; 0x800318 <LMIC+0x7>
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = readReg(FSKRegPayloadLength);
    24cc:	82 e3       	ldi	r24, 0x32	; 50
    24ce:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    24d2:	80 93 51 04 	sts	0x0451, r24	; 0x800451 <LMIC+0x140>
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
    24d6:	0e 94 07 11 	call	0x220e	; 0x220e <readBuf.constprop.0>
            // read rx quality parameters
            LMIC.snr  = 0; // determine snr
    24da:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <LMIC+0xd>
            LMIC.rssi = 0; // determine rssi
    24de:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <LMIC+0xc>
    24e2:	06 c0       	rjmp	.+12     	; 0x24f0 <radio_irq_handler+0x142>
        } else if( flags1 & IRQ_FSK1_TIMEOUT_MASK ) {
    24e4:	c2 ff       	sbrs	r28, 2
    24e6:	03 c0       	rjmp	.+6      	; 0x24ee <radio_irq_handler+0x140>
            // indicate timeout
            LMIC.dataLen = 0;
    24e8:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
    24ec:	01 c0       	rjmp	.+2      	; 0x24f0 <radio_irq_handler+0x142>
    24ee:	ff cf       	rjmp	.-2      	; 0x24ee <radio_irq_handler+0x140>
        } else {
            while(1);
        }
    }
    // go from stanby to sleep
    opmode(OPMODE_SLEEP);
    24f0:	80 e0       	ldi	r24, 0x00	; 0
    24f2:	0e 94 05 10 	call	0x200a	; 0x200a <opmode>
    // run os job (use preset func ptr)
    os_setCallback(&LMIC.osjob, LMIC.osjob.func);
    24f6:	60 91 2a 03 	lds	r22, 0x032A	; 0x80032a <LMIC+0x19>
    24fa:	70 91 2b 03 	lds	r23, 0x032B	; 0x80032b <LMIC+0x1a>
    24fe:	84 e2       	ldi	r24, 0x24	; 36
    2500:	93 e0       	ldi	r25, 0x03	; 3
#endif /* ! CFG_TxContinuousMode */
}
    2502:	cf 91       	pop	r28
    2504:	ff 90       	pop	r15
    2506:	ef 90       	pop	r14
    2508:	df 90       	pop	r13
    250a:	cf 90       	pop	r12
        }
    }
    // go from stanby to sleep
    opmode(OPMODE_SLEEP);
    // run os job (use preset func ptr)
    os_setCallback(&LMIC.osjob, LMIC.osjob.func);
    250c:	0c 94 b6 0c 	jmp	0x196c	; 0x196c <os_setCallback>

00002510 <os_radio>:
#endif /* ! CFG_TxContinuousMode */
}

void os_radio (u1_t mode) {
    2510:	cf 93       	push	r28
    2512:	c8 2f       	mov	r28, r24
    hal_disableIRQs();
    2514:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <hal_disableIRQs>
    switch (mode) {
    2518:	c1 30       	cpi	r28, 0x01	; 1
    251a:	59 f0       	breq	.+22     	; 0x2532 <os_radio+0x22>
    251c:	40 f0       	brcs	.+16     	; 0x252e <os_radio+0x1e>
    251e:	c2 30       	cpi	r28, 0x02	; 2
    2520:	09 f4       	brne	.+2      	; 0x2524 <os_radio+0x14>
    2522:	a7 c0       	rjmp	.+334    	; 0x2672 <os_radio+0x162>
    2524:	c3 30       	cpi	r28, 0x03	; 3
    2526:	09 f0       	breq	.+2      	; 0x252a <os_radio+0x1a>
    2528:	a7 c0       	rjmp	.+334    	; 0x2678 <os_radio+0x168>
        startrx(RXMODE_SINGLE); // buf=LMIC.frame, time=LMIC.rxtime, timeout=LMIC.rxsyms
        break;

      case RADIO_RXON:
        // start scanning for beacon now
        startrx(RXMODE_SCAN); // buf=LMIC.frame
    252a:	81 e0       	ldi	r24, 0x01	; 1
    252c:	a3 c0       	rjmp	.+326    	; 0x2674 <os_radio+0x164>
void os_radio (u1_t mode) {
    hal_disableIRQs();
    switch (mode) {
      case RADIO_RST:
        // put radio to sleep
        opmode(OPMODE_SLEEP);
    252e:	80 e0       	ldi	r24, 0x00	; 0
    2530:	65 c0       	rjmp	.+202    	; 0x25fc <os_radio+0xec>
    opmode(OPMODE_TX);
}

// start transmitter (buf=LMIC.frame, len=LMIC.dataLen)
static void starttx () {
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
    2532:	81 e0       	ldi	r24, 0x01	; 1
    2534:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2538:	87 70       	andi	r24, 0x07	; 7
    253a:	11 f0       	breq	.+4      	; 0x2540 <os_radio+0x30>
    253c:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
    2540:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <LMIC+0xe>
    2544:	87 70       	andi	r24, 0x07	; 7
    2546:	09 f0       	breq	.+2      	; 0x254a <os_radio+0x3a>
    2548:	5c c0       	rjmp	.+184    	; 0x2602 <os_radio+0xf2>
#endif /* CFG_sx1272_radio */
}

static void txfsk () {
    // select FSK modem (from sleep mode)
    writeReg(RegOpMode, 0x10); // FSK, BT=0.5
    254a:	60 e1       	ldi	r22, 0x10	; 16
    254c:	81 e0       	ldi	r24, 0x01	; 1
    254e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    ASSERT(readReg(RegOpMode) == 0x10);
    2552:	81 e0       	ldi	r24, 0x01	; 1
    2554:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2558:	80 31       	cpi	r24, 0x10	; 16
    255a:	11 f0       	breq	.+4      	; 0x2560 <os_radio+0x50>
    255c:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
    2560:	81 e0       	ldi	r24, 0x01	; 1
    2562:	0e 94 05 10 	call	0x200a	; 0x200a <opmode>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
    2566:	62 e0       	ldi	r22, 0x02	; 2
    2568:	82 e0       	ldi	r24, 0x02	; 2
    256a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
    256e:	60 e8       	ldi	r22, 0x80	; 128
    2570:	83 e0       	ldi	r24, 0x03	; 3
    2572:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
    2576:	61 e0       	ldi	r22, 0x01	; 1
    2578:	84 e0       	ldi	r24, 0x04	; 4
    257a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
    257e:	69 e9       	ldi	r22, 0x99	; 153
    2580:	85 e0       	ldi	r24, 0x05	; 5
    2582:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // frame and packet handler settings
    writeReg(FSKRegPreambleMsb, 0x00);
    2586:	60 e0       	ldi	r22, 0x00	; 0
    2588:	85 e2       	ldi	r24, 0x25	; 37
    258a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegPreambleLsb, 0x05);
    258e:	65 e0       	ldi	r22, 0x05	; 5
    2590:	86 e2       	ldi	r24, 0x26	; 38
    2592:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegSyncConfig, 0x12);
    2596:	62 e1       	ldi	r22, 0x12	; 18
    2598:	87 e2       	ldi	r24, 0x27	; 39
    259a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegPacketConfig1, 0xD0);
    259e:	60 ed       	ldi	r22, 0xD0	; 208
    25a0:	80 e3       	ldi	r24, 0x30	; 48
    25a2:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40);
    25a6:	60 e4       	ldi	r22, 0x40	; 64
    25a8:	81 e3       	ldi	r24, 0x31	; 49
    25aa:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegSyncValue1, 0xC1);
    25ae:	61 ec       	ldi	r22, 0xC1	; 193
    25b0:	88 e2       	ldi	r24, 0x28	; 40
    25b2:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
    25b6:	64 e9       	ldi	r22, 0x94	; 148
    25b8:	89 e2       	ldi	r24, 0x29	; 41
    25ba:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
    25be:	61 ec       	ldi	r22, 0xC1	; 193
    25c0:	8a e2       	ldi	r24, 0x2A	; 42
    25c2:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // configure frequency
    configChannel();
    25c6:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <configChannel>
    // configure output power
    configPower();
    25ca:	0e 94 78 10 	call	0x20f0	; 0x20f0 <configPower>

    // set the IRQ mapping DIO0=PacketSent DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TXNOP);
    25ce:	64 e3       	ldi	r22, 0x34	; 52
    25d0:	80 e4       	ldi	r24, 0x40	; 64
    25d2:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(FSKRegPayloadLength, LMIC.dataLen+1); // (insert length byte into payload))
    25d6:	60 91 51 04 	lds	r22, 0x0451	; 0x800451 <LMIC+0x140>
    25da:	6f 5f       	subi	r22, 0xFF	; 255
    25dc:	82 e3       	ldi	r24, 0x32	; 50
    25de:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>

    // download length byte and buffer to the radio FIFO
    writeReg(RegFifo, LMIC.dataLen);
    25e2:	60 91 51 04 	lds	r22, 0x0451	; 0x800451 <LMIC+0x140>
    25e6:	80 e0       	ldi	r24, 0x00	; 0
    25e8:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
    25ec:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    25f0:	0e 94 26 11 	call	0x224c	; 0x224c <writeBuf.constprop.1>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
    25f4:	81 e0       	ldi	r24, 0x01	; 1
    25f6:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
    25fa:	83 e0       	ldi	r24, 0x03	; 3
    25fc:	0e 94 05 10 	call	0x200a	; 0x200a <opmode>
    2600:	3b c0       	rjmp	.+118    	; 0x2678 <os_radio+0x168>
static void opmodeLora() {
    u1_t u = OPMODE_LORA;
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
#endif
    writeReg(RegOpMode, u);
    2602:	68 e8       	ldi	r22, 0x88	; 136
    2604:	81 e0       	ldi	r24, 0x01	; 1
    2606:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>

static void txlora () {
    // select LoRa modem (from sleep mode)
    //writeReg(RegOpMode, OPMODE_LORA);
    opmodeLora();
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
    260a:	81 e0       	ldi	r24, 0x01	; 1
    260c:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    2610:	87 ff       	sbrs	r24, 7
    2612:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>

    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
    2616:	81 e0       	ldi	r24, 0x01	; 1
    2618:	0e 94 05 10 	call	0x200a	; 0x200a <opmode>
    // configure LoRa modem (cfg1, cfg2)
    configLoraModem();
    261c:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <configLoraModem>
    // configure frequency
    configChannel();
    2620:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <configChannel>
    // configure output power
    writeReg(RegPaRamp, (readReg(RegPaRamp) & 0xF0) | 0x08); // set PA ramp-up time 50 uSec
    2624:	8a e0       	ldi	r24, 0x0A	; 10
    2626:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <readReg>
    262a:	80 7f       	andi	r24, 0xF0	; 240
    262c:	68 2f       	mov	r22, r24
    262e:	68 60       	ori	r22, 0x08	; 8
    2630:	8a e0       	ldi	r24, 0x0A	; 10
    2632:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    configPower();
    2636:	0e 94 78 10 	call	0x20f0	; 0x20f0 <configPower>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
    263a:	64 e3       	ldi	r22, 0x34	; 52
    263c:	89 e3       	ldi	r24, 0x39	; 57
    263e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    
    // set the IRQ mapping DIO0=TxDone DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_TXDONE|MAP_DIO1_LORA_NOP|MAP_DIO2_LORA_NOP);
    2642:	60 ef       	ldi	r22, 0xF0	; 240
    2644:	80 e4       	ldi	r24, 0x40	; 64
    2646:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
    264a:	6f ef       	ldi	r22, 0xFF	; 255
    264c:	82 e1       	ldi	r24, 0x12	; 18
    264e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    // mask all IRQs but TxDone
    writeReg(LORARegIrqFlagsMask, ~IRQ_LORA_TXDONE_MASK);
    2652:	67 ef       	ldi	r22, 0xF7	; 247
    2654:	81 e1       	ldi	r24, 0x11	; 17
    2656:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(LORARegFifoTxBaseAddr, 0x00);
    265a:	60 e0       	ldi	r22, 0x00	; 0
    265c:	8e e0       	ldi	r24, 0x0E	; 14
    265e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(LORARegFifoAddrPtr, 0x00);
    2662:	60 e0       	ldi	r22, 0x00	; 0
    2664:	8d e0       	ldi	r24, 0x0D	; 13
    2666:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <writeReg>
    writeReg(LORARegPayloadLength, LMIC.dataLen);
    266a:	60 91 51 04 	lds	r22, 0x0451	; 0x800451 <LMIC+0x140>
    266e:	82 e2       	ldi	r24, 0x22	; 34
    2670:	bb cf       	rjmp	.-138    	; 0x25e8 <os_radio+0xd8>
        starttx(); // buf=LMIC.frame, len=LMIC.dataLen
        break;
      
      case RADIO_RX:
        // receive frame now (exactly at rxtime)
        startrx(RXMODE_SINGLE); // buf=LMIC.frame, time=LMIC.rxtime, timeout=LMIC.rxsyms
    2672:	80 e0       	ldi	r24, 0x00	; 0
        break;

      case RADIO_RXON:
        // start scanning for beacon now
        startrx(RXMODE_SCAN); // buf=LMIC.frame
    2674:	0e 94 8e 10 	call	0x211c	; 0x211c <startrx>
        break;
    }
    hal_enableIRQs();
}
    2678:	cf 91       	pop	r28
      case RADIO_RXON:
        // start scanning for beacon now
        startrx(RXMODE_SCAN); // buf=LMIC.frame
        break;
    }
    hal_enableIRQs();
    267a:	0c 94 20 0e 	jmp	0x1c40	; 0x1c40 <hal_enableIRQs>

0000267e <calcRxWindow>:
    us2osticksRound(128<<0)   // ------    DR_SF7CR
#endif
};


static ostime_t calcRxWindow (u1_t secs, dr_t dr) {
    267e:	4f 92       	push	r4
    2680:	5f 92       	push	r5
    2682:	6f 92       	push	r6
    2684:	7f 92       	push	r7
    2686:	8f 92       	push	r8
    2688:	9f 92       	push	r9
    268a:	af 92       	push	r10
    268c:	bf 92       	push	r11
    268e:	cf 92       	push	r12
    2690:	df 92       	push	r13
    2692:	ef 92       	push	r14
    2694:	ff 92       	push	r15
    2696:	e6 2f       	mov	r30, r22
    2698:	a0 91 bf 03 	lds	r26, 0x03BF	; 0x8003bf <LMIC+0xae>
    269c:	b0 91 c0 03 	lds	r27, 0x03C0	; 0x8003c0 <LMIC+0xaf>
    26a0:	80 90 c1 03 	lds	r8, 0x03C1	; 0x8003c1 <LMIC+0xb0>
    26a4:	90 90 c2 03 	lds	r9, 0x03C2	; 0x8003c2 <LMIC+0xb1>
    ostime_t rxoff, err;
    if( secs==0 ) {
    26a8:	81 11       	cpse	r24, r1
    26aa:	09 c0       	rjmp	.+18     	; 0x26be <calcRxWindow+0x40>
        // aka 128 secs (next becaon)
        rxoff = LMIC.drift;
    26ac:	6d 01       	movw	r12, r26
    26ae:	bb 0f       	add	r27, r27
    26b0:	ee 08       	sbc	r14, r14
    26b2:	ff 08       	sbc	r15, r15
        err = LMIC.lastDriftDiff;
    26b4:	09 2c       	mov	r0, r9
    26b6:	00 0c       	add	r0, r0
    26b8:	aa 08       	sbc	r10, r10
    26ba:	bb 08       	sbc	r11, r11
    26bc:	1a c0       	rjmp	.+52     	; 0x26f2 <calcRxWindow+0x74>
    } else {
        // scheduled RX window within secs into current beacon period
        rxoff = (LMIC.drift * (ostime_t)secs) >> BCN_INTV_exp;
    26be:	48 2f       	mov	r20, r24
    26c0:	50 e0       	ldi	r21, 0x00	; 0
    26c2:	9a 01       	movw	r18, r20
    26c4:	0e 94 b7 32 	call	0x656e	; 0x656e <__usmulhisi3>
    26c8:	6b 01       	movw	r12, r22
    26ca:	7c 01       	movw	r14, r24
    26cc:	87 e0       	ldi	r24, 0x07	; 7
    26ce:	f5 94       	asr	r15
    26d0:	e7 94       	ror	r14
    26d2:	d7 94       	ror	r13
    26d4:	c7 94       	ror	r12
    26d6:	8a 95       	dec	r24
    26d8:	d1 f7       	brne	.-12     	; 0x26ce <calcRxWindow+0x50>
        err = (LMIC.lastDriftDiff * (ostime_t)secs) >> BCN_INTV_exp;
    26da:	d4 01       	movw	r26, r8
    26dc:	0e 94 b7 32 	call	0x656e	; 0x656e <__usmulhisi3>
    26e0:	4b 01       	movw	r8, r22
    26e2:	5c 01       	movw	r10, r24
    26e4:	97 e0       	ldi	r25, 0x07	; 7
    26e6:	b5 94       	asr	r11
    26e8:	a7 94       	ror	r10
    26ea:	97 94       	ror	r9
    26ec:	87 94       	ror	r8
    26ee:	9a 95       	dec	r25
    26f0:	d1 f7       	brne	.-12     	; 0x26e6 <calcRxWindow+0x68>
    }
    u1_t rxsyms = MINRX_SYMS;
    err += (ostime_t)LMIC.maxDriftDiff * LMIC.missedBcns;
    26f2:	a0 91 c3 03 	lds	r26, 0x03C3	; 0x8003c3 <LMIC+0xb2>
    26f6:	b0 91 c4 03 	lds	r27, 0x03C4	; 0x8003c4 <LMIC+0xb3>
    26fa:	20 91 3b 04 	lds	r18, 0x043B	; 0x80043b <LMIC+0x12a>
    LMIC.rxsyms = MINRX_SYMS + (err / dr2hsym(dr));
    26fe:	84 e0       	ldi	r24, 0x04	; 4
    2700:	e8 9f       	mul	r30, r24
    2702:	f0 01       	movw	r30, r0
    2704:	11 24       	eor	r1, r1
    2706:	eb 58       	subi	r30, 0x8B	; 139
    2708:	fd 4f       	sbci	r31, 0xFD	; 253
    270a:	40 80       	ld	r4, Z
    270c:	51 80       	ldd	r5, Z+1	; 0x01
    270e:	62 80       	ldd	r6, Z+2	; 0x02
    2710:	73 80       	ldd	r7, Z+3	; 0x03
    2712:	30 e0       	ldi	r19, 0x00	; 0
    2714:	0e 94 b7 32 	call	0x656e	; 0x656e <__usmulhisi3>
    2718:	68 0d       	add	r22, r8
    271a:	79 1d       	adc	r23, r9
    271c:	8a 1d       	adc	r24, r10
    271e:	9b 1d       	adc	r25, r11
    2720:	a3 01       	movw	r20, r6
    2722:	92 01       	movw	r18, r4
    2724:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__divmodsi4>
    2728:	2b 5f       	subi	r18, 0xFB	; 251
    272a:	20 93 21 03 	sts	0x0321, r18	; 0x800321 <LMIC+0x10>

    return (rxsyms-PAMBL_SYMS) * dr2hsym(dr) + rxoff;
    272e:	ad ef       	ldi	r26, 0xFD	; 253
    2730:	bf ef       	ldi	r27, 0xFF	; 255
    2732:	a3 01       	movw	r20, r6
    2734:	92 01       	movw	r18, r4
    2736:	0e 94 cc 32 	call	0x6598	; 0x6598 <__mulohisi3>
    273a:	6c 0d       	add	r22, r12
    273c:	7d 1d       	adc	r23, r13
    273e:	8e 1d       	adc	r24, r14
    2740:	9f 1d       	adc	r25, r15
}
    2742:	ff 90       	pop	r15
    2744:	ef 90       	pop	r14
    2746:	df 90       	pop	r13
    2748:	cf 90       	pop	r12
    274a:	bf 90       	pop	r11
    274c:	af 90       	pop	r10
    274e:	9f 90       	pop	r9
    2750:	8f 90       	pop	r8
    2752:	7f 90       	pop	r7
    2754:	6f 90       	pop	r6
    2756:	5f 90       	pop	r5
    2758:	4f 90       	pop	r4
    275a:	08 95       	ret

0000275c <setBcnRxParams>:
        }
    } while(1);
}


static void setBcnRxParams (void) {
    275c:	cf 93       	push	r28
    275e:	df 93       	push	r29
    LMIC.dataLen = 0;
    2760:	c1 e1       	ldi	r28, 0x11	; 17
    2762:	d3 e0       	ldi	r29, 0x03	; 3
    2764:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
    LMIC.freq = LMIC.channelFreq[LMIC.bcnChnl] & ~(u4_t)3;
    2768:	e0 91 92 04 	lds	r30, 0x0492	; 0x800492 <LMIC+0x181>
    276c:	84 e0       	ldi	r24, 0x04	; 4
    276e:	e8 9f       	mul	r30, r24
    2770:	f0 01       	movw	r30, r0
    2772:	11 24       	eor	r1, r1
    2774:	ef 5e       	subi	r30, 0xEF	; 239
    2776:	fc 4f       	sbci	r31, 0xFC	; 252
    2778:	83 ad       	ldd	r24, Z+59	; 0x3b
    277a:	94 ad       	ldd	r25, Z+60	; 0x3c
    277c:	a5 ad       	ldd	r26, Z+61	; 0x3d
    277e:	b6 ad       	ldd	r27, Z+62	; 0x3e
    2780:	8c 7f       	andi	r24, 0xFC	; 252
    2782:	88 87       	std	Y+8, r24	; 0x08
    2784:	99 87       	std	Y+9, r25	; 0x09
    2786:	aa 87       	std	Y+10, r26	; 0x0a
    2788:	bb 87       	std	Y+11, r27	; 0x0b
    LMIC.rps  = setIh(setNocrc(dndr2rps((dr_t)DR_BCN),1),LEN_BCN);
    278a:	83 e8       	ldi	r24, 0x83	; 131
    278c:	91 e1       	ldi	r25, 0x11	; 17
    278e:	9f 87       	std	Y+15, r25	; 0x0f
    2790:	8e 87       	std	Y+14, r24	; 0x0e
}
    2792:	df 91       	pop	r29
    2794:	cf 91       	pop	r28
    2796:	08 95       	ret

00002798 <stateJustJoined>:
    LMIC_startJoining();
    reportEvent(EV_RESET);
}

static void stateJustJoined (void) {
    LMIC.seqnoDn     = LMIC.seqnoUp = 0;
    2798:	10 92 26 04 	sts	0x0426, r1	; 0x800426 <LMIC+0x115>
    279c:	10 92 27 04 	sts	0x0427, r1	; 0x800427 <LMIC+0x116>
    27a0:	10 92 28 04 	sts	0x0428, r1	; 0x800428 <LMIC+0x117>
    27a4:	10 92 29 04 	sts	0x0429, r1	; 0x800429 <LMIC+0x118>
    27a8:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <LMIC+0x111>
    27ac:	10 92 23 04 	sts	0x0423, r1	; 0x800423 <LMIC+0x112>
    27b0:	10 92 24 04 	sts	0x0424, r1	; 0x800424 <LMIC+0x113>
    27b4:	10 92 25 04 	sts	0x0425, r1	; 0x800425 <LMIC+0x114>
    LMIC.rejoinCnt   = 0;
    27b8:	10 92 be 03 	sts	0x03BE, r1	; 0x8003be <LMIC+0xad>
    LMIC.dnConf      = LMIC.adrChanged = LMIC.ladrAns = LMIC.devsAns = 0;
    27bc:	10 92 30 04 	sts	0x0430, r1	; 0x800430 <LMIC+0x11f>
    27c0:	10 92 2f 04 	sts	0x042F, r1	; 0x80042f <LMIC+0x11e>
    27c4:	10 92 2c 04 	sts	0x042C, r1	; 0x80042c <LMIC+0x11b>
    27c8:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <LMIC+0x119>
    LMIC.moreData    = LMIC.dn2Ans = LMIC.snchAns = LMIC.dutyCapAns = 0;
    27cc:	10 92 33 04 	sts	0x0433, r1	; 0x800433 <LMIC+0x122>
    27d0:	10 92 34 04 	sts	0x0434, r1	; 0x800434 <LMIC+0x123>
    27d4:	10 92 3a 04 	sts	0x043A, r1	; 0x80043a <LMIC+0x129>
    27d8:	10 92 32 04 	sts	0x0432, r1	; 0x800432 <LMIC+0x121>
    LMIC.pingSetAns  = 0;
    27dc:	10 92 3d 04 	sts	0x043D, r1	; 0x80043d <LMIC+0x12c>
    LMIC.upRepeat    = 0;
    27e0:	10 92 ba 03 	sts	0x03BA, r1	; 0x8003ba <LMIC+0xa9>
    LMIC.adrAckReq   = LINK_CHECK_INIT;
    27e4:	84 ef       	ldi	r24, 0xF4	; 244
    27e6:	80 93 2b 04 	sts	0x042B, r24	; 0x80042b <LMIC+0x11a>
    LMIC.dn2Dr       = DR_DNW2;
    27ea:	10 92 35 04 	sts	0x0435, r1	; 0x800435 <LMIC+0x124>
    LMIC.dn2Freq     = FREQ_DNW2;
    27ee:	88 e0       	ldi	r24, 0x08	; 8
    27f0:	96 ee       	ldi	r25, 0xE6	; 230
    27f2:	a3 ed       	ldi	r26, 0xD3	; 211
    27f4:	b3 e3       	ldi	r27, 0x33	; 51
    27f6:	80 93 36 04 	sts	0x0436, r24	; 0x800436 <LMIC+0x125>
    27fa:	90 93 37 04 	sts	0x0437, r25	; 0x800437 <LMIC+0x126>
    27fe:	a0 93 38 04 	sts	0x0438, r26	; 0x800438 <LMIC+0x127>
    2802:	b0 93 39 04 	sts	0x0439, r27	; 0x800439 <LMIC+0x128>
    LMIC.bcnChnl     = CHNL_BCN;
    2806:	25 e0       	ldi	r18, 0x05	; 5
    2808:	20 93 92 04 	sts	0x0492, r18	; 0x800492 <LMIC+0x181>
    LMIC.ping.freq   = FREQ_PING;
    280c:	80 93 4a 04 	sts	0x044A, r24	; 0x80044a <LMIC+0x139>
    2810:	90 93 4b 04 	sts	0x044B, r25	; 0x80044b <LMIC+0x13a>
    2814:	a0 93 4c 04 	sts	0x044C, r26	; 0x80044c <LMIC+0x13b>
    2818:	b0 93 4d 04 	sts	0x044D, r27	; 0x80044d <LMIC+0x13c>
    LMIC.ping.dr     = DR_PING;
    281c:	83 e0       	ldi	r24, 0x03	; 3
    281e:	80 93 3e 04 	sts	0x043E, r24	; 0x80043e <LMIC+0x12d>
    2822:	08 95       	ret

00002824 <rndDelay>:
    rxsched->rxsyms = LMIC.rxsyms;
    goto again;
}


static ostime_t rndDelay (u1_t secSpan) {
    2824:	cf 92       	push	r12
    2826:	df 92       	push	r13
    2828:	ef 92       	push	r14
    282a:	ff 92       	push	r15
    282c:	cf 93       	push	r28
    282e:	df 93       	push	r29
    2830:	d8 2f       	mov	r29, r24
    u2_t r = os_getRndU2();
    2832:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    2836:	c8 2f       	mov	r28, r24
    2838:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    283c:	2c 2f       	mov	r18, r28
    283e:	30 e0       	ldi	r19, 0x00	; 0
    2840:	32 2f       	mov	r19, r18
    2842:	22 27       	eor	r18, r18
    2844:	28 2b       	or	r18, r24
    ostime_t delay = r;
    if( delay > OSTICKS_PER_SEC )
    2846:	23 31       	cpi	r18, 0x13	; 19
    2848:	8a e7       	ldi	r24, 0x7A	; 122
    284a:	38 07       	cpc	r19, r24
    284c:	10 f4       	brcc	.+4      	; 0x2852 <rndDelay+0x2e>
}


static ostime_t rndDelay (u1_t secSpan) {
    u2_t r = os_getRndU2();
    ostime_t delay = r;
    284e:	69 01       	movw	r12, r18
    2850:	06 c0       	rjmp	.+12     	; 0x285e <rndDelay+0x3a>
    if( delay > OSTICKS_PER_SEC )
        delay = r % (u2_t)OSTICKS_PER_SEC;
    2852:	c9 01       	movw	r24, r18
    2854:	62 e1       	ldi	r22, 0x12	; 18
    2856:	7a e7       	ldi	r23, 0x7A	; 122
    2858:	0e 94 54 32 	call	0x64a8	; 0x64a8 <__udivmodhi4>
    285c:	6c 01       	movw	r12, r24
    285e:	e1 2c       	mov	r14, r1
    2860:	f1 2c       	mov	r15, r1
    if( secSpan > 0 )
    2862:	dd 23       	and	r29, r29
    2864:	c1 f0       	breq	.+48     	; 0x2896 <rndDelay+0x72>
        delay += ((u1_t)r % secSpan) * OSTICKS_PER_SEC;
    2866:	c9 01       	movw	r24, r18
    2868:	99 27       	eor	r25, r25
    286a:	6d 2f       	mov	r22, r29
    286c:	70 e0       	ldi	r23, 0x00	; 0
    286e:	0e 94 68 32 	call	0x64d0	; 0x64d0 <__divmodhi4>
    2872:	ac 01       	movw	r20, r24
    2874:	22 e1       	ldi	r18, 0x12	; 18
    2876:	3a e7       	ldi	r19, 0x7A	; 122
    2878:	42 9f       	mul	r20, r18
    287a:	c0 01       	movw	r24, r0
    287c:	43 9f       	mul	r20, r19
    287e:	90 0d       	add	r25, r0
    2880:	52 9f       	mul	r21, r18
    2882:	90 0d       	add	r25, r0
    2884:	11 24       	eor	r1, r1
    2886:	09 2e       	mov	r0, r25
    2888:	00 0c       	add	r0, r0
    288a:	aa 0b       	sbc	r26, r26
    288c:	bb 0b       	sbc	r27, r27
    288e:	c8 0e       	add	r12, r24
    2890:	d9 1e       	adc	r13, r25
    2892:	ea 1e       	adc	r14, r26
    2894:	fb 1e       	adc	r15, r27
    return delay;
}
    2896:	c7 01       	movw	r24, r14
    2898:	b6 01       	movw	r22, r12
    289a:	df 91       	pop	r29
    289c:	cf 91       	pop	r28
    289e:	ff 90       	pop	r15
    28a0:	ef 90       	pop	r14
    28a2:	df 90       	pop	r13
    28a4:	cf 90       	pop	r12
    28a6:	08 95       	ret

000028a8 <txDelay>:


static void txDelay (ostime_t reftime, u1_t secSpan) {
    28a8:	cf 92       	push	r12
    28aa:	df 92       	push	r13
    28ac:	ef 92       	push	r14
    28ae:	ff 92       	push	r15
    28b0:	6b 01       	movw	r12, r22
    28b2:	7c 01       	movw	r14, r24
    28b4:	84 2f       	mov	r24, r20
    reftime += rndDelay(secSpan);
    28b6:	0e 94 12 14 	call	0x2824	; 0x2824 <rndDelay>
    28ba:	dc 01       	movw	r26, r24
    28bc:	cb 01       	movw	r24, r22
    28be:	8c 0d       	add	r24, r12
    28c0:	9d 1d       	adc	r25, r13
    28c2:	ae 1d       	adc	r26, r14
    28c4:	bf 1d       	adc	r27, r15
    if( LMIC.globalDutyRate == 0  ||  (reftime - LMIC.globalDutyAvail) > 0 ) {
    28c6:	20 91 af 03 	lds	r18, 0x03AF	; 0x8003af <LMIC+0x9e>
    28ca:	22 23       	and	r18, r18
    28cc:	99 f0       	breq	.+38     	; 0x28f4 <txDelay+0x4c>
    28ce:	c0 90 b0 03 	lds	r12, 0x03B0	; 0x8003b0 <LMIC+0x9f>
    28d2:	d0 90 b1 03 	lds	r13, 0x03B1	; 0x8003b1 <LMIC+0xa0>
    28d6:	e0 90 b2 03 	lds	r14, 0x03B2	; 0x8003b2 <LMIC+0xa1>
    28da:	f0 90 b3 03 	lds	r15, 0x03B3	; 0x8003b3 <LMIC+0xa2>
    28de:	9c 01       	movw	r18, r24
    28e0:	ad 01       	movw	r20, r26
    28e2:	2c 19       	sub	r18, r12
    28e4:	3d 09       	sbc	r19, r13
    28e6:	4e 09       	sbc	r20, r14
    28e8:	5f 09       	sbc	r21, r15
    28ea:	12 16       	cp	r1, r18
    28ec:	13 06       	cpc	r1, r19
    28ee:	14 06       	cpc	r1, r20
    28f0:	15 06       	cpc	r1, r21
    28f2:	8c f4       	brge	.+34     	; 0x2916 <txDelay+0x6e>
        LMIC.globalDutyAvail = reftime;
    28f4:	80 93 b0 03 	sts	0x03B0, r24	; 0x8003b0 <LMIC+0x9f>
    28f8:	90 93 b1 03 	sts	0x03B1, r25	; 0x8003b1 <LMIC+0xa0>
    28fc:	a0 93 b2 03 	sts	0x03B2, r26	; 0x8003b2 <LMIC+0xa1>
    2900:	b0 93 b3 03 	sts	0x03B3, r27	; 0x8003b3 <LMIC+0xa2>
        LMIC.opmode |= OP_RNDTX;
    2904:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    2908:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    290c:	91 60       	ori	r25, 0x01	; 1
    290e:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    2912:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    }
}
    2916:	ff 90       	pop	r15
    2918:	ef 90       	pop	r14
    291a:	df 90       	pop	r13
    291c:	cf 90       	pop	r12
    291e:	08 95       	ret

00002920 <schedRx2>:
    LMIC.dataLen = 0;
    os_radio(RADIO_RX);
}


static void schedRx2 (ostime_t delay, osjobcb_t func) {
    2920:	cf 92       	push	r12
    2922:	df 92       	push	r13
    2924:	ef 92       	push	r14
    2926:	ff 92       	push	r15
    2928:	0f 93       	push	r16
    292a:	1f 93       	push	r17
    292c:	cf 93       	push	r28
    292e:	df 93       	push	r29
    2930:	6b 01       	movw	r12, r22
    2932:	7c 01       	movw	r14, r24
    2934:	fa 01       	movw	r30, r20
    // Add 1.5 symbols we need 5 out of 8. Try to sync 1.5 symbols into the preamble.
    LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dn2Dr);
    2936:	c1 e1       	ldi	r28, 0x11	; 17
    2938:	d3 e0       	ldi	r29, 0x03	; 3
    293a:	a0 91 35 04 	lds	r26, 0x0435	; 0x800435 <LMIC+0x124>
    293e:	84 e0       	ldi	r24, 0x04	; 4
    2940:	a8 9f       	mul	r26, r24
    2942:	d0 01       	movw	r26, r0
    2944:	11 24       	eor	r1, r1
    2946:	ab 58       	subi	r26, 0x8B	; 139
    2948:	bd 4f       	sbci	r27, 0xFD	; 253
    294a:	2d 91       	ld	r18, X+
    294c:	3d 91       	ld	r19, X+
    294e:	4d 91       	ld	r20, X+
    2950:	5c 91       	ld	r21, X
    2952:	a3 e0       	ldi	r26, 0x03	; 3
    2954:	b0 e0       	ldi	r27, 0x00	; 0
    2956:	0e 94 be 32 	call	0x657c	; 0x657c <__muluhisi3>
    295a:	08 81       	ld	r16, Y
    295c:	19 81       	ldd	r17, Y+1	; 0x01
    295e:	2a 81       	ldd	r18, Y+2	; 0x02
    2960:	3b 81       	ldd	r19, Y+3	; 0x03
    2962:	c0 0e       	add	r12, r16
    2964:	d1 1e       	adc	r13, r17
    2966:	e2 1e       	adc	r14, r18
    2968:	f3 1e       	adc	r15, r19
    296a:	ab 01       	movw	r20, r22
    296c:	bc 01       	movw	r22, r24
    296e:	4c 0d       	add	r20, r12
    2970:	5d 1d       	adc	r21, r13
    2972:	6e 1d       	adc	r22, r14
    2974:	7f 1d       	adc	r23, r15
    2976:	4c 83       	std	Y+4, r20	; 0x04
    2978:	5d 83       	std	Y+5, r21	; 0x05
    297a:	6e 83       	std	Y+6, r22	; 0x06
    297c:	7f 83       	std	Y+7, r23	; 0x07
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
    297e:	4e 53       	subi	r20, 0x3E	; 62
    2980:	51 09       	sbc	r21, r1
    2982:	61 09       	sbc	r22, r1
    2984:	71 09       	sbc	r23, r1
    2986:	9f 01       	movw	r18, r30
    2988:	84 e2       	ldi	r24, 0x24	; 36
    298a:	93 e0       	ldi	r25, 0x03	; 3
}
    298c:	df 91       	pop	r29
    298e:	cf 91       	pop	r28
    2990:	1f 91       	pop	r17
    2992:	0f 91       	pop	r16
    2994:	ff 90       	pop	r15
    2996:	ef 90       	pop	r14
    2998:	df 90       	pop	r13
    299a:	cf 90       	pop	r12


static void schedRx2 (ostime_t delay, osjobcb_t func) {
    // Add 1.5 symbols we need 5 out of 8. Try to sync 1.5 symbols into the preamble.
    LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dn2Dr);
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
    299c:	0c 94 dc 0c 	jmp	0x19b8	; 0x19b8 <os_setTimedCallback>

000029a0 <startRxBcn>:
    reportEvent(ev);
}


static void startRxBcn (xref2osjob_t osjob) {
    LMIC.osjob.func = FUNC_ADDR(processBeacon);
    29a0:	88 e2       	ldi	r24, 0x28	; 40
    29a2:	95 e2       	ldi	r25, 0x25	; 37
    29a4:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <LMIC+0x1a>
    29a8:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <LMIC+0x19>
    os_radio(RADIO_RX);
    29ac:	82 e0       	ldi	r24, 0x02	; 2
    29ae:	0c 94 88 12 	jmp	0x2510	; 0x2510 <os_radio>

000029b2 <startRxPing>:
}


static void startRxPing (xref2osjob_t osjob) {
    LMIC.osjob.func = FUNC_ADDR(processPingRx);
    29b2:	85 e0       	ldi	r24, 0x05	; 5
    29b4:	98 e2       	ldi	r25, 0x28	; 40
    29b6:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <LMIC+0x1a>
    29ba:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <LMIC+0x19>
    os_radio(RADIO_RX);
    29be:	82 e0       	ldi	r24, 0x02	; 2
    29c0:	0c 94 88 12 	jmp	0x2510	; 0x2510 <os_radio>

000029c4 <setupRx1>:
    LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dn2Dr);
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
}

static void setupRx1 (osjobcb_t func) {
    LMIC.txrxFlags = TXRX_DNW1;
    29c4:	e1 e1       	ldi	r30, 0x11	; 17
    29c6:	f3 e0       	ldi	r31, 0x03	; 3
    29c8:	21 e0       	ldi	r18, 0x01	; 1
    29ca:	20 93 4f 04 	sts	0x044F, r18	; 0x80044f <LMIC+0x13e>
    // Turn LMIC.rps from TX over to RX
    LMIC.rps = setNocrc(LMIC.rps,1);
    29ce:	26 85       	ldd	r18, Z+14	; 0x0e
    29d0:	37 85       	ldd	r19, Z+15	; 0x0f
    29d2:	20 68       	ori	r18, 0x80	; 128
    29d4:	37 87       	std	Z+15, r19	; 0x0f
    29d6:	26 87       	std	Z+14, r18	; 0x0e
    LMIC.dataLen = 0;
    29d8:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
    LMIC.osjob.func = func;
    29dc:	92 8f       	std	Z+26, r25	; 0x1a
    29de:	81 8f       	std	Z+25, r24	; 0x19
    os_radio(RADIO_RX);
    29e0:	82 e0       	ldi	r24, 0x02	; 2
    29e2:	0c 94 88 12 	jmp	0x2510	; 0x2510 <os_radio>

000029e6 <setupRx1DnData>:
        schedRx2(sec2osticks(LMIC.rxDelay + (int)DELAY_EXTDNW2), FUNC_ADDR(setupRx2DnData));
}


static void setupRx1DnData (xref2osjob_t osjob) {
    setupRx1(FUNC_ADDR(processRx1DnData));
    29e6:	8f eb       	ldi	r24, 0xBF	; 191
    29e8:	98 e2       	ldi	r25, 0x28	; 40
    29ea:	0c 94 e2 14 	jmp	0x29c4	; 0x29c4 <setupRx1>

000029ee <setupRx1Jacc>:
        schedRx2(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc));
}


static void setupRx1Jacc (xref2osjob_t osjob) {
    setupRx1(FUNC_ADDR(processRx1Jacc));
    29ee:	84 ee       	ldi	r24, 0xE4	; 228
    29f0:	97 e2       	ldi	r25, 0x27	; 39
    29f2:	0c 94 e2 14 	jmp	0x29c4	; 0x29c4 <setupRx1>

000029f6 <setupRx2>:
// ================================================================================
// TX/RX transaction support


static void setupRx2 (void) {
    LMIC.txrxFlags = TXRX_DNW2;
    29f6:	a1 e1       	ldi	r26, 0x11	; 17
    29f8:	b3 e0       	ldi	r27, 0x03	; 3
    29fa:	82 e0       	ldi	r24, 0x02	; 2
    29fc:	80 93 4f 04 	sts	0x044F, r24	; 0x80044f <LMIC+0x13e>
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx 
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
    2a00:	e0 91 35 04 	lds	r30, 0x0435	; 0x800435 <LMIC+0x124>
    2a04:	f0 e0       	ldi	r31, 0x00	; 0
    2a06:	ec 53       	subi	r30, 0x3C	; 60
    2a08:	fd 4f       	sbci	r31, 0xFD	; 253
    LMIC.rps = dndr2rps(LMIC.dn2Dr);
    2a0a:	81 81       	ldd	r24, Z+1	; 0x01
    2a0c:	90 e0       	ldi	r25, 0x00	; 0
    2a0e:	8f 77       	andi	r24, 0x7F	; 127
    2a10:	80 68       	ori	r24, 0x80	; 128
    2a12:	1f 96       	adiw	r26, 0x0f	; 15
    2a14:	9c 93       	st	X, r25
    2a16:	8e 93       	st	-X, r24
    2a18:	1e 97       	sbiw	r26, 0x0e	; 14
    LMIC.freq = LMIC.dn2Freq;
    2a1a:	40 91 36 04 	lds	r20, 0x0436	; 0x800436 <LMIC+0x125>
    2a1e:	50 91 37 04 	lds	r21, 0x0437	; 0x800437 <LMIC+0x126>
    2a22:	60 91 38 04 	lds	r22, 0x0438	; 0x800438 <LMIC+0x127>
    2a26:	70 91 39 04 	lds	r23, 0x0439	; 0x800439 <LMIC+0x128>
    2a2a:	18 96       	adiw	r26, 0x08	; 8
    2a2c:	4d 93       	st	X+, r20
    2a2e:	5d 93       	st	X+, r21
    2a30:	6d 93       	st	X+, r22
    2a32:	7c 93       	st	X, r23
    2a34:	1b 97       	sbiw	r26, 0x0b	; 11
    LMIC.dataLen = 0;
    2a36:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
    os_radio(RADIO_RX);
    2a3a:	82 e0       	ldi	r24, 0x02	; 2
    2a3c:	0c 94 88 12 	jmp	0x2510	; 0x2510 <os_radio>

00002a40 <setupRx2DnData>:
    processDnData();
}


static void setupRx2DnData (xref2osjob_t osjob) {
    LMIC.osjob.func = FUNC_ADDR(processRx2DnData);
    2a40:	84 ed       	ldi	r24, 0xD4	; 212
    2a42:	98 e2       	ldi	r25, 0x28	; 40
    2a44:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <LMIC+0x1a>
    2a48:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <LMIC+0x19>
    setupRx2();
    2a4c:	0c 94 fb 14 	jmp	0x29f6	; 0x29f6 <setupRx2>

00002a50 <setupRx2Jacc>:
    processJoinAccept();
}


static void setupRx2Jacc (xref2osjob_t osjob) {
    LMIC.osjob.func = FUNC_ADDR(processRx2Jacc);
    2a50:	85 ef       	ldi	r24, 0xF5	; 245
    2a52:	97 e2       	ldi	r25, 0x27	; 39
    2a54:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <LMIC+0x1a>
    2a58:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <LMIC+0x19>
    setupRx2();
    2a5c:	0c 94 fb 14 	jmp	0x29f6	; 0x29f6 <setupRx2>

00002a60 <startScan>:
// netid defines when scan stops (any or specific beacon)
// This mode ends with events: EV_SCAN_TIMEOUT/EV_SCAN_BEACON
// Implicitely cancels any pending TX/RX transaction.
// Also cancels an onpoing joining procedure.
static void startScan (void) {
    ASSERT(LMIC.devaddr!=0 && (LMIC.opmode & OP_JOINING)==0);
    2a60:	80 91 1e 04 	lds	r24, 0x041E	; 0x80041e <LMIC+0x10d>
    2a64:	90 91 1f 04 	lds	r25, 0x041F	; 0x80041f <LMIC+0x10e>
    2a68:	a0 91 20 04 	lds	r26, 0x0420	; 0x800420 <LMIC+0x10f>
    2a6c:	b0 91 21 04 	lds	r27, 0x0421	; 0x800421 <LMIC+0x110>
    2a70:	89 2b       	or	r24, r25
    2a72:	8a 2b       	or	r24, r26
    2a74:	8b 2b       	or	r24, r27
    2a76:	19 f0       	breq	.+6      	; 0x2a7e <startScan+0x1e>
    2a78:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    2a7c:	82 fd       	sbrc	r24, 2
    2a7e:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    if( (LMIC.opmode & OP_SHUTDOWN) != 0 )
    2a82:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    2a86:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    2a8a:	86 fd       	sbrc	r24, 6
    2a8c:	2f c0       	rjmp	.+94     	; 0x2aec <startScan+0x8c>
        return;
    // Cancel onging TX/RX transaction
    LMIC.txCnt = LMIC.dnConf = LMIC.bcninfo.flags = 0;
    2a8e:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <LMIC+0x18d>
    2a92:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <LMIC+0x119>
    2a96:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <LMIC+0x13d>
    LMIC.opmode = (LMIC.opmode | OP_SCAN) & ~(OP_TXRXPEND);
    2a9a:	8e 77       	andi	r24, 0x7E	; 126
    2a9c:	81 60       	ori	r24, 0x01	; 1
    2a9e:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    2aa2:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    setBcnRxParams();
    2aa6:	0e 94 ae 13 	call	0x275c	; 0x275c <setBcnRxParams>
    LMIC.rxtime = LMIC.bcninfo.txtime = os_getTime() + sec2osticks(BCN_INTV_sec+1);
    2aaa:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    2aae:	ab 01       	movw	r20, r22
    2ab0:	bc 01       	movw	r22, r24
    2ab2:	4e 5e       	subi	r20, 0xEE	; 238
    2ab4:	5c 47       	sbci	r21, 0x7C	; 124
    2ab6:	62 4c       	sbci	r22, 0xC2	; 194
    2ab8:	7f 4f       	sbci	r23, 0xFF	; 255
    2aba:	40 93 98 04 	sts	0x0498, r20	; 0x800498 <LMIC+0x187>
    2abe:	50 93 99 04 	sts	0x0499, r21	; 0x800499 <LMIC+0x188>
    2ac2:	60 93 9a 04 	sts	0x049A, r22	; 0x80049a <LMIC+0x189>
    2ac6:	70 93 9b 04 	sts	0x049B, r23	; 0x80049b <LMIC+0x18a>
    2aca:	40 93 15 03 	sts	0x0315, r20	; 0x800315 <LMIC+0x4>
    2ace:	50 93 16 03 	sts	0x0316, r21	; 0x800316 <LMIC+0x5>
    2ad2:	60 93 17 03 	sts	0x0317, r22	; 0x800317 <LMIC+0x6>
    2ad6:	70 93 18 03 	sts	0x0318, r23	; 0x800318 <LMIC+0x7>
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime, FUNC_ADDR(onBcnRx));
    2ada:	27 ec       	ldi	r18, 0xC7	; 199
    2adc:	34 e2       	ldi	r19, 0x24	; 36
    2ade:	84 e2       	ldi	r24, 0x24	; 36
    2ae0:	93 e0       	ldi	r25, 0x03	; 3
    2ae2:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <os_setTimedCallback>
    os_radio(RADIO_RXON);
    2ae6:	83 e0       	ldi	r24, 0x03	; 3
    2ae8:	0c 94 88 12 	jmp	0x2510	; 0x2510 <os_radio>
    2aec:	08 95       	ret

00002aee <initDefaultChannels>:
    // Default operational frequencies
    EU868_F1|BAND_CENTI, EU868_F2|BAND_CENTI, EU868_F3|BAND_CENTI,
    EU868_F4|BAND_MILLI, EU868_F5|BAND_MILLI, EU868_F6|BAND_DECI
};

static void initDefaultChannels (bit_t join) {
    2aee:	cf 93       	push	r28
    2af0:	df 93       	push	r29
    os_clearMem(&LMIC.channelFreq, sizeof(LMIC.channelFreq));
    2af2:	90 e4       	ldi	r25, 0x40	; 64
    2af4:	ec e4       	ldi	r30, 0x4C	; 76
    2af6:	f3 e0       	ldi	r31, 0x03	; 3
    2af8:	df 01       	movw	r26, r30
    2afa:	1d 92       	st	X+, r1
    2afc:	9a 95       	dec	r25
    2afe:	e9 f7       	brne	.-6      	; 0x2afa <initDefaultChannels+0xc>
    os_clearMem(&LMIC.channelDrMap, sizeof(LMIC.channelDrMap));
    2b00:	90 e2       	ldi	r25, 0x20	; 32
    2b02:	ec e8       	ldi	r30, 0x8C	; 140
    2b04:	f3 e0       	ldi	r31, 0x03	; 3
    2b06:	df 01       	movw	r26, r30
    2b08:	29 2f       	mov	r18, r25
    2b0a:	1d 92       	st	X+, r1
    2b0c:	2a 95       	dec	r18
    2b0e:	e9 f7       	brne	.-6      	; 0x2b0a <initDefaultChannels+0x1c>
    os_clearMem(&LMIC.bands, sizeof(LMIC.bands));
    2b10:	ec e2       	ldi	r30, 0x2C	; 44
    2b12:	f3 e0       	ldi	r31, 0x03	; 3
    2b14:	df 01       	movw	r26, r30
    2b16:	1d 92       	st	X+, r1
    2b18:	9a 95       	dec	r25
    2b1a:	e9 f7       	brne	.-6      	; 0x2b16 <initDefaultChannels+0x28>

    LMIC.channelMap = (1 << NUM_DEFAULT_CHANNELS) - 1;
    2b1c:	2f e3       	ldi	r18, 0x3F	; 63
    2b1e:	30 e0       	ldi	r19, 0x00	; 0
    2b20:	30 93 ad 03 	sts	0x03AD, r19	; 0x8003ad <LMIC+0x9c>
    2b24:	20 93 ac 03 	sts	0x03AC, r18	; 0x8003ac <LMIC+0x9b>
    u1_t su = join ? 0 : NUM_DEFAULT_CHANNELS;
    2b28:	81 11       	cpse	r24, r1
    2b2a:	02 c0       	rjmp	.+4      	; 0x2b30 <initDefaultChannels+0x42>
    2b2c:	86 e0       	ldi	r24, 0x06	; 6
    2b2e:	01 c0       	rjmp	.+2      	; 0x2b32 <initDefaultChannels+0x44>
    2b30:	80 e0       	ldi	r24, 0x00	; 0
    2b32:	cc e4       	ldi	r28, 0x4C	; 76
    2b34:	d3 e0       	ldi	r29, 0x03	; 3
    2b36:	ac e8       	ldi	r26, 0x8C	; 140
    2b38:	b3 e0       	ldi	r27, 0x03	; 3
    2b3a:	96 e0       	ldi	r25, 0x06	; 6
    2b3c:	98 0f       	add	r25, r24
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
        LMIC.channelFreq[fu]  = iniChannelFreq[su];
        LMIC.channelDrMap[fu] = DR_RANGE_MAP(DR_SF12,DR_SF7);
    2b3e:	2f e3       	ldi	r18, 0x3F	; 63
    2b40:	30 e0       	ldi	r19, 0x00	; 0
    os_clearMem(&LMIC.bands, sizeof(LMIC.bands));

    LMIC.channelMap = (1 << NUM_DEFAULT_CHANNELS) - 1;
    u1_t su = join ? 0 : NUM_DEFAULT_CHANNELS;
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
        LMIC.channelFreq[fu]  = iniChannelFreq[su];
    2b42:	44 e0       	ldi	r20, 0x04	; 4
    2b44:	84 9f       	mul	r24, r20
    2b46:	f0 01       	movw	r30, r0
    2b48:	11 24       	eor	r1, r1
    2b4a:	eb 5b       	subi	r30, 0xBB	; 187
    2b4c:	fd 4f       	sbci	r31, 0xFD	; 253
    2b4e:	40 81       	ld	r20, Z
    2b50:	51 81       	ldd	r21, Z+1	; 0x01
    2b52:	62 81       	ldd	r22, Z+2	; 0x02
    2b54:	73 81       	ldd	r23, Z+3	; 0x03
    2b56:	49 93       	st	Y+, r20
    2b58:	59 93       	st	Y+, r21
    2b5a:	69 93       	st	Y+, r22
    2b5c:	79 93       	st	Y+, r23
        LMIC.channelDrMap[fu] = DR_RANGE_MAP(DR_SF12,DR_SF7);
    2b5e:	2d 93       	st	X+, r18
    2b60:	3d 93       	st	X+, r19
    os_clearMem(&LMIC.channelDrMap, sizeof(LMIC.channelDrMap));
    os_clearMem(&LMIC.bands, sizeof(LMIC.bands));

    LMIC.channelMap = (1 << NUM_DEFAULT_CHANNELS) - 1;
    u1_t su = join ? 0 : NUM_DEFAULT_CHANNELS;
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
    2b62:	8f 5f       	subi	r24, 0xFF	; 255
    2b64:	89 13       	cpse	r24, r25
    2b66:	ed cf       	rjmp	.-38     	; 0x2b42 <initDefaultChannels+0x54>
//    if( !join ) {
//        LMIC.channelDrMap[5] = DR_RANGE_MAP(DR_SF12,DR_SF7);
//        LMIC.channelDrMap[1] = DR_RANGE_MAP(DR_SF12,DR_FSK);
//    }

    LMIC.bands[BAND_MILLI].txcap    = 1000;  // 0.1%
    2b68:	88 ee       	ldi	r24, 0xE8	; 232
    2b6a:	93 e0       	ldi	r25, 0x03	; 3
    2b6c:	90 93 2d 03 	sts	0x032D, r25	; 0x80032d <LMIC+0x1c>
    2b70:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <LMIC+0x1b>
    LMIC.bands[BAND_MILLI].txpow    = 14;
    2b74:	ce e0       	ldi	r28, 0x0E	; 14
    2b76:	c0 93 2e 03 	sts	0x032E, r28	; 0x80032e <LMIC+0x1d>
    LMIC.bands[BAND_MILLI].lastchnl = os_getRndU1() % MAX_CHANNELS;
    2b7a:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    2b7e:	8f 70       	andi	r24, 0x0F	; 15
    2b80:	80 93 2f 03 	sts	0x032F, r24	; 0x80032f <LMIC+0x1e>
    LMIC.bands[BAND_CENTI].txcap    = 100;   // 1%
    2b84:	84 e6       	ldi	r24, 0x64	; 100
    2b86:	90 e0       	ldi	r25, 0x00	; 0
    2b88:	90 93 35 03 	sts	0x0335, r25	; 0x800335 <LMIC+0x24>
    2b8c:	80 93 34 03 	sts	0x0334, r24	; 0x800334 <LMIC+0x23>
    LMIC.bands[BAND_CENTI].txpow    = 14;
    2b90:	c0 93 36 03 	sts	0x0336, r28	; 0x800336 <LMIC+0x25>
    LMIC.bands[BAND_CENTI].lastchnl = os_getRndU1() % MAX_CHANNELS;
    2b94:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    2b98:	8f 70       	andi	r24, 0x0F	; 15
    2b9a:	80 93 37 03 	sts	0x0337, r24	; 0x800337 <LMIC+0x26>
    LMIC.bands[BAND_DECI ].txcap    = 10;    // 10%
    2b9e:	8a e0       	ldi	r24, 0x0A	; 10
    2ba0:	90 e0       	ldi	r25, 0x00	; 0
    2ba2:	90 93 3d 03 	sts	0x033D, r25	; 0x80033d <LMIC+0x2c>
    2ba6:	80 93 3c 03 	sts	0x033C, r24	; 0x80033c <LMIC+0x2b>
    LMIC.bands[BAND_DECI ].txpow    = 27;
    2baa:	8b e1       	ldi	r24, 0x1B	; 27
    2bac:	80 93 3e 03 	sts	0x033E, r24	; 0x80033e <LMIC+0x2d>
    LMIC.bands[BAND_DECI ].lastchnl = os_getRndU1() % MAX_CHANNELS;
    2bb0:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    2bb4:	8f 70       	andi	r24, 0x0F	; 15
    2bb6:	80 93 3f 03 	sts	0x033F, r24	; 0x80033f <LMIC+0x2e>
    LMIC.bands[BAND_MILLI].avail = 
    LMIC.bands[BAND_CENTI].avail =
    LMIC.bands[BAND_DECI ].avail = os_getTime();
    2bba:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    2bbe:	60 93 40 03 	sts	0x0340, r22	; 0x800340 <LMIC+0x2f>
    2bc2:	70 93 41 03 	sts	0x0341, r23	; 0x800341 <LMIC+0x30>
    2bc6:	80 93 42 03 	sts	0x0342, r24	; 0x800342 <LMIC+0x31>
    2bca:	90 93 43 03 	sts	0x0343, r25	; 0x800343 <LMIC+0x32>
    LMIC.bands[BAND_CENTI].lastchnl = os_getRndU1() % MAX_CHANNELS;
    LMIC.bands[BAND_DECI ].txcap    = 10;    // 10%
    LMIC.bands[BAND_DECI ].txpow    = 27;
    LMIC.bands[BAND_DECI ].lastchnl = os_getRndU1() % MAX_CHANNELS;
    LMIC.bands[BAND_MILLI].avail = 
    LMIC.bands[BAND_CENTI].avail =
    2bce:	60 93 38 03 	sts	0x0338, r22	; 0x800338 <LMIC+0x27>
    2bd2:	70 93 39 03 	sts	0x0339, r23	; 0x800339 <LMIC+0x28>
    2bd6:	80 93 3a 03 	sts	0x033A, r24	; 0x80033a <LMIC+0x29>
    2bda:	90 93 3b 03 	sts	0x033B, r25	; 0x80033b <LMIC+0x2a>
    LMIC.bands[BAND_CENTI].txpow    = 14;
    LMIC.bands[BAND_CENTI].lastchnl = os_getRndU1() % MAX_CHANNELS;
    LMIC.bands[BAND_DECI ].txcap    = 10;    // 10%
    LMIC.bands[BAND_DECI ].txpow    = 27;
    LMIC.bands[BAND_DECI ].lastchnl = os_getRndU1() % MAX_CHANNELS;
    LMIC.bands[BAND_MILLI].avail = 
    2bde:	60 93 30 03 	sts	0x0330, r22	; 0x800330 <LMIC+0x1f>
    2be2:	70 93 31 03 	sts	0x0331, r23	; 0x800331 <LMIC+0x20>
    2be6:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <LMIC+0x21>
    2bea:	90 93 33 03 	sts	0x0333, r25	; 0x800333 <LMIC+0x22>
    LMIC.bands[BAND_CENTI].avail =
    LMIC.bands[BAND_DECI ].avail = os_getTime();
}
    2bee:	df 91       	pop	r29
    2bf0:	cf 91       	pop	r28
    2bf2:	08 95       	ret

00002bf4 <setDrTxpow.isra.1>:
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = pow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    
    if( pow != KEEP_TXPOW )
    2bf4:	60 38       	cpi	r22, 0x80	; 128
    2bf6:	11 f0       	breq	.+4      	; 0x2bfc <setDrTxpow.isra.1+0x8>
        LMIC.adrTxPow = pow;
    2bf8:	60 93 bb 03 	sts	0x03BB, r22	; 0x8003bb <LMIC+0xaa>
    if( LMIC.datarate != dr ) {
    2bfc:	90 91 bc 03 	lds	r25, 0x03BC	; 0x8003bc <LMIC+0xab>
    2c00:	98 17       	cp	r25, r24
    2c02:	59 f0       	breq	.+22     	; 0x2c1a <setDrTxpow.isra.1+0x26>
        LMIC.datarate = dr;
    2c04:	80 93 bc 03 	sts	0x03BC, r24	; 0x8003bc <LMIC+0xab>
        DO_DEVDB(LMIC.datarate,datarate);
        LMIC.opmode |= OP_NEXTCHNL;
    2c08:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    2c0c:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    2c10:	98 60       	ori	r25, 0x08	; 8
    2c12:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    2c16:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    2c1a:	08 95       	ret

00002c1c <getSf>:
typedef u4_t devaddr_t;

// RX quality (device)
enum { RSSI_OFF=64, SNR_SCALEUP=4 };

inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
    2c1c:	87 70       	andi	r24, 0x07	; 7
    2c1e:	08 95       	ret

00002c20 <setSf>:
inline rps_t setSf   (rps_t params, sf_t sf)   { return (rps_t)((params & ~0x7) | sf); }
    2c20:	88 7f       	andi	r24, 0xF8	; 248
    2c22:	86 2b       	or	r24, r22
    2c24:	08 95       	ret

00002c26 <getBw>:
inline bw_t  getBw   (rps_t params)            { return  (bw_t)((params >> 3) & 0x3); }
    2c26:	23 e0       	ldi	r18, 0x03	; 3
    2c28:	96 95       	lsr	r25
    2c2a:	87 95       	ror	r24
    2c2c:	2a 95       	dec	r18
    2c2e:	e1 f7       	brne	.-8      	; 0x2c28 <getBw+0x2>
    2c30:	83 70       	andi	r24, 0x03	; 3
    2c32:	08 95       	ret

00002c34 <setBw>:
inline rps_t setBw   (rps_t params, bw_t cr)   { return (rps_t)((params & ~0x18) | (cr<<3)); }
    2c34:	87 7e       	andi	r24, 0xE7	; 231
    2c36:	28 e0       	ldi	r18, 0x08	; 8
    2c38:	62 9f       	mul	r22, r18
    2c3a:	b0 01       	movw	r22, r0
    2c3c:	11 24       	eor	r1, r1
    2c3e:	86 2b       	or	r24, r22
    2c40:	97 2b       	or	r25, r23
    2c42:	08 95       	ret

00002c44 <getCr>:
inline cr_t  getCr   (rps_t params)            { return  (cr_t)((params >> 5) & 0x3); }
    2c44:	25 e0       	ldi	r18, 0x05	; 5
    2c46:	96 95       	lsr	r25
    2c48:	87 95       	ror	r24
    2c4a:	2a 95       	dec	r18
    2c4c:	e1 f7       	brne	.-8      	; 0x2c46 <getCr+0x2>
    2c4e:	83 70       	andi	r24, 0x03	; 3
    2c50:	08 95       	ret

00002c52 <setCr>:
inline rps_t setCr   (rps_t params, cr_t cr)   { return (rps_t)((params & ~0x60) | (cr<<5)); }
    2c52:	8f 79       	andi	r24, 0x9F	; 159
    2c54:	20 e2       	ldi	r18, 0x20	; 32
    2c56:	62 9f       	mul	r22, r18
    2c58:	b0 01       	movw	r22, r0
    2c5a:	11 24       	eor	r1, r1
    2c5c:	86 2b       	or	r24, r22
    2c5e:	97 2b       	or	r25, r23
    2c60:	08 95       	ret

00002c62 <getNocrc>:
inline int   getNocrc(rps_t params)            { return        ((params >> 7) & 0x1); }
    2c62:	87 fb       	bst	r24, 7
    2c64:	88 27       	eor	r24, r24
    2c66:	80 f9       	bld	r24, 0
    2c68:	90 e0       	ldi	r25, 0x00	; 0
    2c6a:	08 95       	ret

00002c6c <setNocrc>:
inline rps_t setNocrc(rps_t params, int nocrc) { return (rps_t)((params & ~0x80) | (nocrc<<7)); }
    2c6c:	8f 77       	andi	r24, 0x7F	; 127
    2c6e:	76 95       	lsr	r23
    2c70:	76 2f       	mov	r23, r22
    2c72:	66 27       	eor	r22, r22
    2c74:	77 95       	ror	r23
    2c76:	67 95       	ror	r22
    2c78:	86 2b       	or	r24, r22
    2c7a:	97 2b       	or	r25, r23
    2c7c:	08 95       	ret

00002c7e <getIh>:
inline int   getIh   (rps_t params)            { return        ((params >> 8) & 0xFF); }
    2c7e:	89 2f       	mov	r24, r25
    2c80:	90 e0       	ldi	r25, 0x00	; 0
    2c82:	08 95       	ret

00002c84 <setIh>:
inline rps_t setIh   (rps_t params, int ih)    { return (rps_t)((params & ~0xFF00) | (ih<<8)); }
    2c84:	20 e0       	ldi	r18, 0x00	; 0
    2c86:	30 e0       	ldi	r19, 0x00	; 0
    2c88:	36 2f       	mov	r19, r22
    2c8a:	a9 01       	movw	r20, r18
    2c8c:	48 2b       	or	r20, r24
    2c8e:	ca 01       	movw	r24, r20
    2c90:	08 95       	ret

00002c92 <makeRps>:
inline rps_t makeRps (sf_t sf, bw_t bw, cr_t cr, int ih, int nocrc) {
    2c92:	0f 93       	push	r16
    2c94:	1f 93       	push	r17
    return sf | (bw<<3) | (cr<<5) | (nocrc?(1<<7):0) | ((ih&0xFF)<<8);
    2c96:	e8 2f       	mov	r30, r24
    2c98:	f0 e0       	ldi	r31, 0x00	; 0
    2c9a:	88 e0       	ldi	r24, 0x08	; 8
    2c9c:	68 9f       	mul	r22, r24
    2c9e:	b0 01       	movw	r22, r0
    2ca0:	11 24       	eor	r1, r1
    2ca2:	80 e2       	ldi	r24, 0x20	; 32
    2ca4:	48 9f       	mul	r20, r24
    2ca6:	a0 01       	movw	r20, r0
    2ca8:	11 24       	eor	r1, r1
    2caa:	01 2b       	or	r16, r17
    2cac:	19 f4       	brne	.+6      	; 0x2cb4 <makeRps+0x22>
    2cae:	a0 e0       	ldi	r26, 0x00	; 0
    2cb0:	b0 e0       	ldi	r27, 0x00	; 0
    2cb2:	02 c0       	rjmp	.+4      	; 0x2cb8 <makeRps+0x26>
    2cb4:	a0 e8       	ldi	r26, 0x80	; 128
    2cb6:	b0 e0       	ldi	r27, 0x00	; 0
    2cb8:	80 e0       	ldi	r24, 0x00	; 0
    2cba:	90 e0       	ldi	r25, 0x00	; 0
    2cbc:	92 2f       	mov	r25, r18
    2cbe:	84 2b       	or	r24, r20
    2cc0:	95 2b       	or	r25, r21
    2cc2:	8e 2b       	or	r24, r30
    2cc4:	9f 2b       	or	r25, r31
    2cc6:	86 2b       	or	r24, r22
    2cc8:	97 2b       	or	r25, r23
}
    2cca:	8a 2b       	or	r24, r26
    2ccc:	9b 2b       	or	r25, r27
    2cce:	1f 91       	pop	r17
    2cd0:	0f 91       	pop	r16
    2cd2:	08 95       	ret

00002cd4 <sameSfBw>:
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx 
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }
    2cd4:	86 27       	eor	r24, r22
    2cd6:	97 27       	eor	r25, r23
    2cd8:	bc 01       	movw	r22, r24
    2cda:	6f 71       	andi	r22, 0x1F	; 31
    2cdc:	77 27       	eor	r23, r23
    2cde:	81 e0       	ldi	r24, 0x01	; 1
    2ce0:	90 e0       	ldi	r25, 0x00	; 0
    2ce2:	67 2b       	or	r22, r23
    2ce4:	11 f0       	breq	.+4      	; 0x2cea <sameSfBw+0x16>
    2ce6:	80 e0       	ldi	r24, 0x00	; 0
    2ce8:	90 e0       	ldi	r25, 0x00	; 0
    2cea:	08 95       	ret

00002cec <updr2rps>:

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
    2cec:	e8 2f       	mov	r30, r24
    2cee:	f0 e0       	ldi	r31, 0x00	; 0
    2cf0:	ec 53       	subi	r30, 0x3C	; 60
    2cf2:	fd 4f       	sbci	r31, 0xFD	; 253
    2cf4:	81 81       	ldd	r24, Z+1	; 0x01
    2cf6:	90 e0       	ldi	r25, 0x00	; 0
    2cf8:	08 95       	ret

00002cfa <dndr2rps>:
    2cfa:	e8 2f       	mov	r30, r24
    2cfc:	f0 e0       	ldi	r31, 0x00	; 0
    2cfe:	ec 53       	subi	r30, 0x3C	; 60
    2d00:	fd 4f       	sbci	r31, 0xFD	; 253
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
    2d02:	81 81       	ldd	r24, Z+1	; 0x01
    2d04:	90 e0       	ldi	r25, 0x00	; 0
    2d06:	8f 77       	andi	r24, 0x7F	; 127
    2d08:	80 68       	ori	r24, 0x80	; 128
    2d0a:	08 95       	ret

00002d0c <isFasterDR>:
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
    2d0c:	21 e0       	ldi	r18, 0x01	; 1
    2d0e:	30 e0       	ldi	r19, 0x00	; 0
    2d10:	68 17       	cp	r22, r24
    2d12:	10 f0       	brcs	.+4      	; 0x2d18 <isFasterDR+0xc>
    2d14:	20 e0       	ldi	r18, 0x00	; 0
    2d16:	30 e0       	ldi	r19, 0x00	; 0
    2d18:	c9 01       	movw	r24, r18
    2d1a:	08 95       	ret

00002d1c <isSlowerDR>:
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
    2d1c:	21 e0       	ldi	r18, 0x01	; 1
    2d1e:	30 e0       	ldi	r19, 0x00	; 0
    2d20:	86 17       	cp	r24, r22
    2d22:	10 f0       	brcs	.+4      	; 0x2d28 <isSlowerDR+0xc>
    2d24:	20 e0       	ldi	r18, 0x00	; 0
    2d26:	30 e0       	ldi	r19, 0x00	; 0
    2d28:	c9 01       	movw	r24, r18
    2d2a:	08 95       	ret

00002d2c <incDR>:
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
    2d2c:	e8 2f       	mov	r30, r24
    2d2e:	f0 e0       	ldi	r31, 0x00	; 0
    2d30:	ec 53       	subi	r30, 0x3C	; 60
    2d32:	fd 4f       	sbci	r31, 0xFD	; 253
    2d34:	92 81       	ldd	r25, Z+2	; 0x02
    2d36:	9f 3f       	cpi	r25, 0xFF	; 255
    2d38:	09 f0       	breq	.+2      	; 0x2d3c <incDR+0x10>
    2d3a:	8f 5f       	subi	r24, 0xFF	; 255
    2d3c:	08 95       	ret

00002d3e <decDR>:
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
    2d3e:	e8 2f       	mov	r30, r24
    2d40:	f0 e0       	ldi	r31, 0x00	; 0
    2d42:	ec 53       	subi	r30, 0x3C	; 60
    2d44:	fd 4f       	sbci	r31, 0xFD	; 253
    2d46:	90 81       	ld	r25, Z
    2d48:	9f 3f       	cpi	r25, 0xFF	; 255
    2d4a:	09 f0       	breq	.+2      	; 0x2d4e <decDR+0x10>
    2d4c:	81 50       	subi	r24, 0x01	; 1
    2d4e:	08 95       	ret

00002d50 <assertDR>:
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
    2d50:	e8 2f       	mov	r30, r24
    2d52:	f0 e0       	ldi	r31, 0x00	; 0
    2d54:	ec 53       	subi	r30, 0x3C	; 60
    2d56:	fd 4f       	sbci	r31, 0xFD	; 253
    2d58:	91 81       	ldd	r25, Z+1	; 0x01
    2d5a:	9f 3f       	cpi	r25, 0xFF	; 255
    2d5c:	09 f4       	brne	.+2      	; 0x2d60 <assertDR+0x10>
    2d5e:	85 e0       	ldi	r24, 0x05	; 5
    2d60:	08 95       	ret

00002d62 <validDR>:
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
    2d62:	e8 2f       	mov	r30, r24
    2d64:	f0 e0       	ldi	r31, 0x00	; 0
    2d66:	ec 53       	subi	r30, 0x3C	; 60
    2d68:	fd 4f       	sbci	r31, 0xFD	; 253
    2d6a:	81 e0       	ldi	r24, 0x01	; 1
    2d6c:	91 81       	ldd	r25, Z+1	; 0x01
    2d6e:	9f 3f       	cpi	r25, 0xFF	; 255
    2d70:	09 f4       	brne	.+2      	; 0x2d74 <validDR+0x12>
    2d72:	80 e0       	ldi	r24, 0x00	; 0
    2d74:	08 95       	ret

00002d76 <lowerDR>:
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
    2d76:	61 50       	subi	r22, 0x01	; 1
    2d78:	48 f0       	brcs	.+18     	; 0x2d8c <lowerDR+0x16>
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
    2d7a:	e8 2f       	mov	r30, r24
    2d7c:	f0 e0       	ldi	r31, 0x00	; 0
    2d7e:	ec 53       	subi	r30, 0x3C	; 60
    2d80:	fd 4f       	sbci	r31, 0xFD	; 253
    2d82:	90 81       	ld	r25, Z
    2d84:	9f 3f       	cpi	r25, 0xFF	; 255
    2d86:	b9 f3       	breq	.-18     	; 0x2d76 <lowerDR>
    2d88:	81 50       	subi	r24, 0x01	; 1
    2d8a:	f5 cf       	rjmp	.-22     	; 0x2d76 <lowerDR>
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
    2d8c:	08 95       	ret

00002d8e <os_rlsbf2>:
#if !defined(HAS_os_calls)

#if !defined(os_rlsbf2)
u2_t os_rlsbf2 (xref2cu1_t buf) {
    return (u2_t)(buf[0] | (buf[1]<<8));
}
    2d8e:	fc 01       	movw	r30, r24
    2d90:	80 81       	ld	r24, Z
    2d92:	91 81       	ldd	r25, Z+1	; 0x01
    2d94:	08 95       	ret

00002d96 <os_rlsbf4>:
#endif

#if !defined(os_rlsbf4)
u4_t os_rlsbf4 (xref2cu1_t buf) {
    2d96:	fc 01       	movw	r30, r24
    return (u4_t)(buf[0] | (buf[1]<<8) | ((u4_t)buf[2]<<16) | ((u4_t)buf[3]<<24));
    2d98:	22 81       	ldd	r18, Z+2	; 0x02
    2d9a:	60 81       	ld	r22, Z
    2d9c:	71 81       	ldd	r23, Z+1	; 0x01
    2d9e:	cb 01       	movw	r24, r22
    2da0:	77 0f       	add	r23, r23
    2da2:	aa 0b       	sbc	r26, r26
    2da4:	bb 0b       	sbc	r27, r27
    2da6:	a2 2b       	or	r26, r18
    2da8:	23 81       	ldd	r18, Z+3	; 0x03
    2daa:	bc 01       	movw	r22, r24
    2dac:	cd 01       	movw	r24, r26
    2dae:	92 2b       	or	r25, r18
}
    2db0:	08 95       	ret

00002db2 <convFreq>:
    LMIC.channelFreq[channel] = 0;
    LMIC.channelDrMap[channel] = 0;
    LMIC.channelMap &= ~(1<<channel);
}

static u4_t convFreq (xref2u1_t ptr) {
    2db2:	0f 93       	push	r16
    2db4:	1f 93       	push	r17
    u4_t freq = (os_rlsbf4(ptr-1) >> 8) * 100;
    2db6:	01 97       	sbiw	r24, 0x01	; 1
    2db8:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <os_rlsbf4>
    2dbc:	27 2f       	mov	r18, r23
    2dbe:	38 2f       	mov	r19, r24
    2dc0:	49 2f       	mov	r20, r25
    2dc2:	55 27       	eor	r21, r21
    2dc4:	a4 e6       	ldi	r26, 0x64	; 100
    2dc6:	b0 e0       	ldi	r27, 0x00	; 0
    2dc8:	0e 94 be 32 	call	0x657c	; 0x657c <__muluhisi3>
    if( freq < EU868_FREQ_MIN || freq > EU868_FREQ_MAX )
    2dcc:	8b 01       	movw	r16, r22
    2dce:	9c 01       	movw	r18, r24
    2dd0:	00 5c       	subi	r16, 0xC0	; 192
    2dd2:	15 45       	sbci	r17, 0x55	; 85
    2dd4:	20 47       	sbci	r18, 0x70	; 112
    2dd6:	33 43       	sbci	r19, 0x33	; 51
    2dd8:	01 3c       	cpi	r16, 0xC1	; 193
    2dda:	1f 4c       	sbci	r17, 0xCF	; 207
    2ddc:	2a 46       	sbci	r18, 0x6A	; 106
    2dde:	31 05       	cpc	r19, r1
    2de0:	18 f0       	brcs	.+6      	; 0x2de8 <convFreq+0x36>
        freq = 0;
    2de2:	60 e0       	ldi	r22, 0x00	; 0
    2de4:	70 e0       	ldi	r23, 0x00	; 0
    2de6:	cb 01       	movw	r24, r22
    return freq;
}
    2de8:	1f 91       	pop	r17
    2dea:	0f 91       	pop	r16
    2dec:	08 95       	ret

00002dee <os_rmsbf4>:
}
#endif


#if !defined(os_rmsbf4)
u4_t os_rmsbf4 (xref2cu1_t buf) {
    2dee:	0f 93       	push	r16
    2df0:	1f 93       	push	r17
    2df2:	fc 01       	movw	r30, r24
    return (u4_t)(buf[3] | (buf[2]<<8) | ((u4_t)buf[1]<<16) | ((u4_t)buf[0]<<24));
    2df4:	21 81       	ldd	r18, Z+1	; 0x01
    2df6:	60 81       	ld	r22, Z
    2df8:	86 2f       	mov	r24, r22
    2dfa:	90 e0       	ldi	r25, 0x00	; 0
    2dfc:	a0 e0       	ldi	r26, 0x00	; 0
    2dfe:	b0 e0       	ldi	r27, 0x00	; 0
    2e00:	b8 2f       	mov	r27, r24
    2e02:	aa 27       	eor	r26, r26
    2e04:	99 27       	eor	r25, r25
    2e06:	88 27       	eor	r24, r24
    2e08:	ac 01       	movw	r20, r24
    2e0a:	bd 01       	movw	r22, r26
    2e0c:	62 2b       	or	r22, r18
    2e0e:	82 81       	ldd	r24, Z+2	; 0x02
    2e10:	93 81       	ldd	r25, Z+3	; 0x03
    2e12:	98 27       	eor	r25, r24
    2e14:	89 27       	eor	r24, r25
    2e16:	98 27       	eor	r25, r24
    2e18:	09 2e       	mov	r0, r25
    2e1a:	00 0c       	add	r0, r0
    2e1c:	aa 0b       	sbc	r26, r26
    2e1e:	bb 0b       	sbc	r27, r27
    2e20:	8a 01       	movw	r16, r20
    2e22:	9b 01       	movw	r18, r22
    2e24:	08 2b       	or	r16, r24
    2e26:	19 2b       	or	r17, r25
    2e28:	2a 2b       	or	r18, r26
    2e2a:	3b 2b       	or	r19, r27
    2e2c:	c9 01       	movw	r24, r18
    2e2e:	b8 01       	movw	r22, r16
}
    2e30:	1f 91       	pop	r17
    2e32:	0f 91       	pop	r16
    2e34:	08 95       	ret

00002e36 <os_wlsbf2>:
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (xref2u1_t buf, u2_t v) {
    buf[0] = v;
    2e36:	fc 01       	movw	r30, r24
    2e38:	60 83       	st	Z, r22
    buf[1] = v>>8;
    2e3a:	71 83       	std	Z+1, r23	; 0x01
    2e3c:	08 95       	ret

00002e3e <os_wlsbf4>:
}
#endif

#if !defined(os_wlsbf4)
void os_wlsbf4 (xref2u1_t buf, u4_t v) {
    2e3e:	fc 01       	movw	r30, r24
    buf[0] = v;
    2e40:	40 83       	st	Z, r20
    buf[1] = v>>8;
    2e42:	51 83       	std	Z+1, r21	; 0x01
    buf[2] = v>>16;
    2e44:	62 83       	std	Z+2, r22	; 0x02
    buf[3] = v>>24;
    2e46:	73 83       	std	Z+3, r23	; 0x03
    2e48:	08 95       	ret

00002e4a <aes_cipher.part.2>:
    os_getDevKey(AESkey);
    os_aes(AES_ENC, pdu, len);
}


static void aes_cipher (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t payload, int len) {
    2e4a:	4f 92       	push	r4
    2e4c:	5f 92       	push	r5
    2e4e:	6f 92       	push	r6
    2e50:	7f 92       	push	r7
    2e52:	af 92       	push	r10
    2e54:	bf 92       	push	r11
    2e56:	cf 92       	push	r12
    2e58:	df 92       	push	r13
    2e5a:	ef 92       	push	r14
    2e5c:	ff 92       	push	r15
    2e5e:	0f 93       	push	r16
    2e60:	1f 93       	push	r17
    2e62:	cf 93       	push	r28
    2e64:	df 93       	push	r29
    2e66:	ec 01       	movw	r28, r24
    2e68:	28 01       	movw	r4, r16
    2e6a:	39 01       	movw	r6, r18
    if( len <= 0 )
        return;
    os_clearMem(AESaux, 16);
    2e6c:	80 e1       	ldi	r24, 0x10	; 16
    2e6e:	ed e5       	ldi	r30, 0x5D	; 93
    2e70:	f5 e0       	ldi	r31, 0x05	; 5
    2e72:	df 01       	movw	r26, r30
    2e74:	1d 92       	st	X+, r1
    2e76:	8a 95       	dec	r24
    2e78:	e9 f7       	brne	.-6      	; 0x2e74 <aes_cipher.part.2+0x2a>
    AESaux[0] = AESaux[15] = 1; // mode=cipher / dir=down / block counter=1
    2e7a:	81 e0       	ldi	r24, 0x01	; 1
    2e7c:	80 93 6c 05 	sts	0x056C, r24	; 0x80056c <AESAUX+0xf>
    2e80:	80 93 5d 05 	sts	0x055D, r24	; 0x80055d <AESAUX>
    AESaux[5] = dndir?1:0;
    2e84:	ef 28       	or	r14, r15
    2e86:	09 f4       	brne	.+2      	; 0x2e8a <aes_cipher.part.2+0x40>
    2e88:	80 e0       	ldi	r24, 0x00	; 0
    2e8a:	80 93 62 05 	sts	0x0562, r24	; 0x800562 <AESAUX+0x5>
    os_wlsbf4(AESaux+ 6,devaddr);
    2e8e:	83 e6       	ldi	r24, 0x63	; 99
    2e90:	95 e0       	ldi	r25, 0x05	; 5
    2e92:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
    2e96:	b3 01       	movw	r22, r6
    2e98:	a2 01       	movw	r20, r4
    2e9a:	87 e6       	ldi	r24, 0x67	; 103
    2e9c:	95 e0       	ldi	r25, 0x05	; 5
    2e9e:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>
    os_copyMem(AESkey,key,16);
    2ea2:	80 e1       	ldi	r24, 0x10	; 16
    2ea4:	fe 01       	movw	r30, r28
    2ea6:	ad ea       	ldi	r26, 0xAD	; 173
    2ea8:	b4 e0       	ldi	r27, 0x04	; 4
    2eaa:	01 90       	ld	r0, Z+
    2eac:	0d 92       	st	X+, r0
    2eae:	8a 95       	dec	r24
    2eb0:	e1 f7       	brne	.-8      	; 0x2eaa <aes_cipher.part.2+0x60>
    os_aes(AES_CTR, payload, len);
    2eb2:	a5 01       	movw	r20, r10
    2eb4:	b6 01       	movw	r22, r12
    2eb6:	84 e0       	ldi	r24, 0x04	; 4
}
    2eb8:	df 91       	pop	r29
    2eba:	cf 91       	pop	r28
    2ebc:	1f 91       	pop	r17
    2ebe:	0f 91       	pop	r16
    2ec0:	ff 90       	pop	r15
    2ec2:	ef 90       	pop	r14
    2ec4:	df 90       	pop	r13
    2ec6:	cf 90       	pop	r12
    2ec8:	bf 90       	pop	r11
    2eca:	af 90       	pop	r10
    2ecc:	7f 90       	pop	r7
    2ece:	6f 90       	pop	r6
    2ed0:	5f 90       	pop	r5
    2ed2:	4f 90       	pop	r4
    AESaux[0] = AESaux[15] = 1; // mode=cipher / dir=down / block counter=1
    AESaux[5] = dndir?1:0;
    os_wlsbf4(AESaux+ 6,devaddr);
    os_wlsbf4(AESaux+10,seqno);
    os_copyMem(AESkey,key,16);
    os_aes(AES_CTR, payload, len);
    2ed4:	0c 94 2d 2a 	jmp	0x545a	; 0x545a <os_aes>

00002ed8 <rxschedInit.constprop.10>:
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
}


// Setup scheduled RX window (ping/multicast slot)
static void rxschedInit (xref2rxsched_t rxsched) {
    2ed8:	8f 92       	push	r8
    2eda:	9f 92       	push	r9
    2edc:	af 92       	push	r10
    2ede:	bf 92       	push	r11
    2ee0:	cf 92       	push	r12
    2ee2:	df 92       	push	r13
    2ee4:	ef 92       	push	r14
    2ee6:	ff 92       	push	r15
    2ee8:	0f 93       	push	r16
    2eea:	1f 93       	push	r17
    2eec:	cf 93       	push	r28
    os_clearMem(AESkey,16);
    2eee:	80 e1       	ldi	r24, 0x10	; 16
    2ef0:	ed ea       	ldi	r30, 0xAD	; 173
    2ef2:	f4 e0       	ldi	r31, 0x04	; 4
    2ef4:	df 01       	movw	r26, r30
    2ef6:	1d 92       	st	X+, r1
    2ef8:	8a 95       	dec	r24
    2efa:	e9 f7       	brne	.-6      	; 0x2ef6 <rxschedInit.constprop.10+0x1e>
    os_clearMem(LMIC.frame+8,8);
    2efc:	88 e0       	ldi	r24, 0x08	; 8
    2efe:	ea e5       	ldi	r30, 0x5A	; 90
    2f00:	f4 e0       	ldi	r31, 0x04	; 4
    2f02:	df 01       	movw	r26, r30
    2f04:	1d 92       	st	X+, r1
    2f06:	8a 95       	dec	r24
    2f08:	e9 f7       	brne	.-6      	; 0x2f04 <rxschedInit.constprop.10+0x2c>
    os_wlsbf4(LMIC.frame, LMIC.bcninfo.time);
    2f0a:	40 91 9f 04 	lds	r20, 0x049F	; 0x80049f <LMIC+0x18e>
    2f0e:	50 91 a0 04 	lds	r21, 0x04A0	; 0x8004a0 <LMIC+0x18f>
    2f12:	60 91 a1 04 	lds	r22, 0x04A1	; 0x8004a1 <LMIC+0x190>
    2f16:	70 91 a2 04 	lds	r23, 0x04A2	; 0x8004a2 <LMIC+0x191>
    2f1a:	82 e5       	ldi	r24, 0x52	; 82
    2f1c:	94 e0       	ldi	r25, 0x04	; 4
    2f1e:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>
    os_wlsbf4(LMIC.frame+4, LMIC.devaddr);
    2f22:	40 91 1e 04 	lds	r20, 0x041E	; 0x80041e <LMIC+0x10d>
    2f26:	50 91 1f 04 	lds	r21, 0x041F	; 0x80041f <LMIC+0x10e>
    2f2a:	60 91 20 04 	lds	r22, 0x0420	; 0x800420 <LMIC+0x10f>
    2f2e:	70 91 21 04 	lds	r23, 0x0421	; 0x800421 <LMIC+0x110>
    2f32:	86 e5       	ldi	r24, 0x56	; 86
    2f34:	94 e0       	ldi	r25, 0x04	; 4
    2f36:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>
    os_aes(AES_ENC,LMIC.frame,16);
    2f3a:	40 e1       	ldi	r20, 0x10	; 16
    2f3c:	50 e0       	ldi	r21, 0x00	; 0
    2f3e:	62 e5       	ldi	r22, 0x52	; 82
    2f40:	74 e0       	ldi	r23, 0x04	; 4
    2f42:	80 e0       	ldi	r24, 0x00	; 0
    2f44:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
    u1_t intvExp = rxsched->intvExp;
    ostime_t off = os_rlsbf2(LMIC.frame) & (0x0FFF >> (7 - intvExp)); // random offset (slot units)
    2f48:	c0 91 3f 04 	lds	r28, 0x043F	; 0x80043f <LMIC+0x12e>
    rxsched->rxbase = (LMIC.bcninfo.txtime +
                       BCN_RESERVE_osticks +
    2f4c:	87 e0       	ldi	r24, 0x07	; 7
    2f4e:	90 e0       	ldi	r25, 0x00	; 0
    2f50:	8c 1b       	sub	r24, r28
    2f52:	91 09       	sbc	r25, r1
    2f54:	4f ef       	ldi	r20, 0xFF	; 255
    2f56:	5f e0       	ldi	r21, 0x0F	; 15
    2f58:	02 c0       	rjmp	.+4      	; 0x2f5e <rxschedInit.constprop.10+0x86>
    2f5a:	55 95       	asr	r21
    2f5c:	47 95       	ror	r20
    2f5e:	8a 95       	dec	r24
    2f60:	e2 f7       	brpl	.-8      	; 0x2f5a <rxschedInit.constprop.10+0x82>
    2f62:	80 91 52 04 	lds	r24, 0x0452	; 0x800452 <LMIC+0x141>
    2f66:	90 91 53 04 	lds	r25, 0x0453	; 0x800453 <LMIC+0x142>
    2f6a:	48 23       	and	r20, r24
    2f6c:	59 23       	and	r21, r25
    2f6e:	8c e1       	ldi	r24, 0x1C	; 28
    2f70:	a8 2e       	mov	r10, r24
    2f72:	9e e4       	ldi	r25, 0x4E	; 78
    2f74:	b9 2e       	mov	r11, r25
    2f76:	2e e0       	ldi	r18, 0x0E	; 14
    2f78:	c2 2e       	mov	r12, r18
    2f7a:	d1 2c       	mov	r13, r1
    2f7c:	e1 2c       	mov	r14, r1
    2f7e:	f1 2c       	mov	r15, r1
    2f80:	00 e0       	ldi	r16, 0x00	; 0
    2f82:	10 e0       	ldi	r17, 0x00	; 0
    2f84:	9a 01       	movw	r18, r20
    2f86:	40 e0       	ldi	r20, 0x00	; 0
    2f88:	50 e0       	ldi	r21, 0x00	; 0
    2f8a:	60 e0       	ldi	r22, 0x00	; 0
    2f8c:	70 e0       	ldi	r23, 0x00	; 0
    2f8e:	80 e0       	ldi	r24, 0x00	; 0
    2f90:	90 e0       	ldi	r25, 0x00	; 0
    2f92:	0e 94 d1 32 	call	0x65a2	; 0x65a2 <__muldi3>
    2f96:	e8 ee       	ldi	r30, 0xE8	; 232
    2f98:	ae 2e       	mov	r10, r30
    2f9a:	f3 e0       	ldi	r31, 0x03	; 3
    2f9c:	bf 2e       	mov	r11, r31
    2f9e:	c1 2c       	mov	r12, r1
    2fa0:	0e 94 57 33 	call	0x66ae	; 0x66ae <__divdi3>
    2fa4:	49 01       	movw	r8, r18
    2fa6:	5a 01       	movw	r10, r20
    2fa8:	80 91 98 04 	lds	r24, 0x0498	; 0x800498 <LMIC+0x187>
    2fac:	90 91 99 04 	lds	r25, 0x0499	; 0x800499 <LMIC+0x188>
    2fb0:	a0 91 9a 04 	lds	r26, 0x049A	; 0x80049a <LMIC+0x189>
    2fb4:	b0 91 9b 04 	lds	r27, 0x049B	; 0x80049b <LMIC+0x18a>
    2fb8:	86 53       	subi	r24, 0x36	; 54
    2fba:	9d 4f       	sbci	r25, 0xFD	; 253
    2fbc:	ae 4f       	sbci	r26, 0xFE	; 254
    2fbe:	bf 4f       	sbci	r27, 0xFF	; 255
    2fc0:	88 0e       	add	r8, r24
    2fc2:	99 1e       	adc	r9, r25
    2fc4:	aa 1e       	adc	r10, r26
    2fc6:	bb 1e       	adc	r11, r27
    os_wlsbf4(LMIC.frame, LMIC.bcninfo.time);
    os_wlsbf4(LMIC.frame+4, LMIC.devaddr);
    os_aes(AES_ENC,LMIC.frame,16);
    u1_t intvExp = rxsched->intvExp;
    ostime_t off = os_rlsbf2(LMIC.frame) & (0x0FFF >> (7 - intvExp)); // random offset (slot units)
    rxsched->rxbase = (LMIC.bcninfo.txtime +
    2fc8:	80 92 42 04 	sts	0x0442, r8	; 0x800442 <LMIC+0x131>
    2fcc:	90 92 43 04 	sts	0x0443, r9	; 0x800443 <LMIC+0x132>
    2fd0:	a0 92 44 04 	sts	0x0444, r10	; 0x800444 <LMIC+0x133>
    2fd4:	b0 92 45 04 	sts	0x0445, r11	; 0x800445 <LMIC+0x134>
                       BCN_RESERVE_osticks +
                       ms2osticks(BCN_SLOT_SPAN_ms * off)); // random offset osticks
    rxsched->slot   = 0;
    2fd8:	10 92 40 04 	sts	0x0440, r1	; 0x800440 <LMIC+0x12f>
    rxsched->rxtime = rxsched->rxbase - calcRxWindow(/*secs BCN_RESERVE*/2+(1<<intvExp),rxsched->dr);
    2fdc:	81 e0       	ldi	r24, 0x01	; 1
    2fde:	90 e0       	ldi	r25, 0x00	; 0
    2fe0:	01 c0       	rjmp	.+2      	; 0x2fe4 <rxschedInit.constprop.10+0x10c>
    2fe2:	88 0f       	add	r24, r24
    2fe4:	ca 95       	dec	r28
    2fe6:	ea f7       	brpl	.-6      	; 0x2fe2 <rxschedInit.constprop.10+0x10a>
    2fe8:	60 91 3e 04 	lds	r22, 0x043E	; 0x80043e <LMIC+0x12d>
    2fec:	8e 5f       	subi	r24, 0xFE	; 254
    2fee:	0e 94 3f 13 	call	0x267e	; 0x267e <calcRxWindow>
    2ff2:	86 1a       	sub	r8, r22
    2ff4:	97 0a       	sbc	r9, r23
    2ff6:	a8 0a       	sbc	r10, r24
    2ff8:	b9 0a       	sbc	r11, r25
    2ffa:	80 92 46 04 	sts	0x0446, r8	; 0x800446 <LMIC+0x135>
    2ffe:	90 92 47 04 	sts	0x0447, r9	; 0x800447 <LMIC+0x136>
    3002:	a0 92 48 04 	sts	0x0448, r10	; 0x800448 <LMIC+0x137>
    3006:	b0 92 49 04 	sts	0x0449, r11	; 0x800449 <LMIC+0x138>
    rxsched->rxsyms = LMIC.rxsyms;
    300a:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <LMIC+0x10>
    300e:	80 93 41 04 	sts	0x0441, r24	; 0x800441 <LMIC+0x130>
}
    3012:	cf 91       	pop	r28
    3014:	1f 91       	pop	r17
    3016:	0f 91       	pop	r16
    3018:	ff 90       	pop	r15
    301a:	ef 90       	pop	r14
    301c:	df 90       	pop	r13
    301e:	cf 90       	pop	r12
    3020:	bf 90       	pop	r11
    3022:	af 90       	pop	r10
    3024:	9f 90       	pop	r9
    3026:	8f 90       	pop	r8
    3028:	08 95       	ret

0000302a <txDone>:
    os_radio(RADIO_RX);
}


// Called by HAL once TX complete and delivers exact end of TX time stamp in LMIC.rxtime
static void txDone (ostime_t delay, osjobcb_t func) {
    302a:	8f 92       	push	r8
    302c:	9f 92       	push	r9
    302e:	af 92       	push	r10
    3030:	bf 92       	push	r11
    3032:	cf 92       	push	r12
    3034:	df 92       	push	r13
    3036:	ef 92       	push	r14
    3038:	ff 92       	push	r15
    303a:	cf 93       	push	r28
    303c:	df 93       	push	r29
    303e:	4b 01       	movw	r8, r22
    3040:	5c 01       	movw	r10, r24
    3042:	ea 01       	movw	r28, r20
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE|OP_PINGINI)) == (OP_TRACK|OP_PINGABLE) ) {
    3044:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3048:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    304c:	82 70       	andi	r24, 0x02	; 2
    304e:	96 70       	andi	r25, 0x06	; 6
    3050:	82 30       	cpi	r24, 0x02	; 2
    3052:	94 40       	sbci	r25, 0x04	; 4
    3054:	59 f4       	brne	.+22     	; 0x306c <txDone+0x42>
        rxschedInit(&LMIC.ping);    // note: reuses LMIC.frame buffer!
    3056:	0e 94 6c 17 	call	0x2ed8	; 0x2ed8 <rxschedInit.constprop.10>
        LMIC.opmode |= OP_PINGINI;
    305a:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    305e:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3062:	92 60       	ori	r25, 0x02	; 2
    3064:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    3068:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    setRx1Params();
    // LMIC.rxsyms carries the TX datarate (can be != LMIC.datarate [confirm retries etc.])
    // Setup receive - LMIC.rxtime is preloaded with 1.5 symbols offset to tune
    // into the middle of the 8 symbols preamble.
#if defined(CFG_eu868)
    if( /* TX datarate */LMIC.rxsyms == DR_FSK ) {
    306c:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <LMIC+0x10>
    3070:	c0 90 11 03 	lds	r12, 0x0311	; 0x800311 <LMIC>
    3074:	d0 90 12 03 	lds	r13, 0x0312	; 0x800312 <LMIC+0x1>
    3078:	e0 90 13 03 	lds	r14, 0x0313	; 0x800313 <LMIC+0x2>
    307c:	f0 90 14 03 	lds	r15, 0x0314	; 0x800314 <LMIC+0x3>
    3080:	87 30       	cpi	r24, 0x07	; 7
    3082:	99 f4       	brne	.+38     	; 0x30aa <txDone+0x80>
        LMIC.rxtime = LMIC.txend + delay - PRERX_FSK*us2osticksRound(160);
    3084:	c8 0c       	add	r12, r8
    3086:	d9 1c       	adc	r13, r9
    3088:	ea 1c       	adc	r14, r10
    308a:	fb 1c       	adc	r15, r11
    308c:	85 e0       	ldi	r24, 0x05	; 5
    308e:	c8 1a       	sub	r12, r24
    3090:	d1 08       	sbc	r13, r1
    3092:	e1 08       	sbc	r14, r1
    3094:	f1 08       	sbc	r15, r1
    3096:	c0 92 15 03 	sts	0x0315, r12	; 0x800315 <LMIC+0x4>
    309a:	d0 92 16 03 	sts	0x0316, r13	; 0x800316 <LMIC+0x5>
    309e:	e0 92 17 03 	sts	0x0317, r14	; 0x800317 <LMIC+0x6>
    30a2:	f0 92 18 03 	sts	0x0318, r15	; 0x800318 <LMIC+0x7>
        LMIC.rxsyms = RXLEN_FSK;
    30a6:	88 e0       	ldi	r24, 0x08	; 8
    30a8:	23 c0       	rjmp	.+70     	; 0x30f0 <txDone+0xc6>
    }
    else
#endif
    {
        LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dndr);
    30aa:	e0 91 22 03 	lds	r30, 0x0322	; 0x800322 <LMIC+0x11>
    30ae:	24 e0       	ldi	r18, 0x04	; 4
    30b0:	e2 9f       	mul	r30, r18
    30b2:	f0 01       	movw	r30, r0
    30b4:	11 24       	eor	r1, r1
    30b6:	eb 58       	subi	r30, 0x8B	; 139
    30b8:	fd 4f       	sbci	r31, 0xFD	; 253
    30ba:	20 81       	ld	r18, Z
    30bc:	31 81       	ldd	r19, Z+1	; 0x01
    30be:	42 81       	ldd	r20, Z+2	; 0x02
    30c0:	53 81       	ldd	r21, Z+3	; 0x03
    30c2:	a3 e0       	ldi	r26, 0x03	; 3
    30c4:	b0 e0       	ldi	r27, 0x00	; 0
    30c6:	0e 94 be 32 	call	0x657c	; 0x657c <__muluhisi3>
    30ca:	c8 0c       	add	r12, r8
    30cc:	d9 1c       	adc	r13, r9
    30ce:	ea 1c       	adc	r14, r10
    30d0:	fb 1c       	adc	r15, r11
    30d2:	dc 01       	movw	r26, r24
    30d4:	cb 01       	movw	r24, r22
    30d6:	8c 0d       	add	r24, r12
    30d8:	9d 1d       	adc	r25, r13
    30da:	ae 1d       	adc	r26, r14
    30dc:	bf 1d       	adc	r27, r15
    30de:	80 93 15 03 	sts	0x0315, r24	; 0x800315 <LMIC+0x4>
    30e2:	90 93 16 03 	sts	0x0316, r25	; 0x800316 <LMIC+0x5>
    30e6:	a0 93 17 03 	sts	0x0317, r26	; 0x800317 <LMIC+0x6>
    30ea:	b0 93 18 03 	sts	0x0318, r27	; 0x800318 <LMIC+0x7>
        LMIC.rxsyms = MINRX_SYMS;
    30ee:	85 e0       	ldi	r24, 0x05	; 5
    30f0:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <LMIC+0x10>
    }
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
    30f4:	40 91 15 03 	lds	r20, 0x0315	; 0x800315 <LMIC+0x4>
    30f8:	50 91 16 03 	lds	r21, 0x0316	; 0x800316 <LMIC+0x5>
    30fc:	60 91 17 03 	lds	r22, 0x0317	; 0x800317 <LMIC+0x6>
    3100:	70 91 18 03 	lds	r23, 0x0318	; 0x800318 <LMIC+0x7>
    3104:	4e 53       	subi	r20, 0x3E	; 62
    3106:	51 09       	sbc	r21, r1
    3108:	61 09       	sbc	r22, r1
    310a:	71 09       	sbc	r23, r1
    310c:	9e 01       	movw	r18, r28
    310e:	84 e2       	ldi	r24, 0x24	; 36
    3110:	93 e0       	ldi	r25, 0x03	; 3
}
    3112:	df 91       	pop	r29
    3114:	cf 91       	pop	r28
    3116:	ff 90       	pop	r15
    3118:	ef 90       	pop	r14
    311a:	df 90       	pop	r13
    311c:	cf 90       	pop	r12
    311e:	bf 90       	pop	r11
    3120:	af 90       	pop	r10
    3122:	9f 90       	pop	r9
    3124:	8f 90       	pop	r8
#endif
    {
        LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dndr);
        LMIC.rxsyms = MINRX_SYMS;
    }
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
    3126:	0c 94 dc 0c 	jmp	0x19b8	; 0x19b8 <os_setTimedCallback>

0000312a <updataDone>:
    setupRx1(FUNC_ADDR(processRx1DnData));
}


static void updataDone (xref2osjob_t osjob) {
    txDone(sec2osticks(LMIC.rxDelay), FUNC_ADDR(setupRx1DnData));
    312a:	20 91 2d 04 	lds	r18, 0x042D	; 0x80042d <LMIC+0x11c>
    312e:	30 e0       	ldi	r19, 0x00	; 0
    3130:	a2 e1       	ldi	r26, 0x12	; 18
    3132:	ba e7       	ldi	r27, 0x7A	; 122
    3134:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    3138:	43 ef       	ldi	r20, 0xF3	; 243
    313a:	54 e1       	ldi	r21, 0x14	; 20
    313c:	0c 94 15 18 	jmp	0x302a	; 0x302a <txDone>

00003140 <jreqDone>:
    setupRx1(FUNC_ADDR(processRx1Jacc));
}


static void jreqDone (xref2osjob_t osjob) {
    txDone(DELAY_JACC1_osticks, FUNC_ADDR(setupRx1Jacc));
    3140:	47 ef       	ldi	r20, 0xF7	; 247
    3142:	54 e1       	ldi	r21, 0x14	; 20
    3144:	6a e5       	ldi	r22, 0x5A	; 90
    3146:	72 e6       	ldi	r23, 0x62	; 98
    3148:	82 e0       	ldi	r24, 0x02	; 2
    314a:	90 e0       	ldi	r25, 0x00	; 0
    314c:	0c 94 15 18 	jmp	0x302a	; 0x302a <txDone>

00003150 <os_wmsbf4>:
    buf[3] = v>>24;
}
#endif

#if !defined(os_wmsbf4)
void os_wmsbf4 (xref2u1_t buf, u4_t v) {
    3150:	fc 01       	movw	r30, r24
    buf[3] = v;
    3152:	43 83       	std	Z+3, r20	; 0x03
    buf[2] = v>>8;
    3154:	52 83       	std	Z+2, r21	; 0x02
    buf[1] = v>>16;
    3156:	61 83       	std	Z+1, r22	; 0x01
    buf[0] = v>>24;
    3158:	70 83       	st	Z, r23
    315a:	08 95       	ret

0000315c <os_getBattLevel>:
#endif

#if !defined(os_getBattLevel)
u1_t os_getBattLevel (void) {
    return MCMD_DEVS_BATT_NOINFO;
}
    315c:	8f ef       	ldi	r24, 0xFF	; 255
    315e:	08 95       	ret

00003160 <os_crc16>:
#endif

#if !defined(os_crc16)
// New CRC-16 CCITT(XMODEM) checksum for beacons:
u2_t os_crc16 (xref2u1_t data, uint len) {
    3160:	fc 01       	movw	r30, r24
    3162:	68 0f       	add	r22, r24
    3164:	79 1f       	adc	r23, r25
    u2_t remainder = 0;
    3166:	80 e0       	ldi	r24, 0x00	; 0
    3168:	90 e0       	ldi	r25, 0x00	; 0
    u2_t polynomial = 0x1021;
    for( uint i = 0; i < len; i++ ) {
    316a:	e6 17       	cp	r30, r22
    316c:	f7 07       	cpc	r31, r23
    316e:	91 f0       	breq	.+36     	; 0x3194 <os_crc16+0x34>
        remainder ^= data[i] << 8;
    3170:	21 91       	ld	r18, Z+
    3172:	92 27       	eor	r25, r18
    3174:	28 e0       	ldi	r18, 0x08	; 8
    3176:	ac 01       	movw	r20, r24
    3178:	44 0f       	add	r20, r20
    317a:	55 1f       	adc	r21, r21
        for( u1_t bit = 8; bit > 0; bit--) {
            if( (remainder & 0x8000) )
    317c:	97 ff       	sbrs	r25, 7
    317e:	06 c0       	rjmp	.+12     	; 0x318c <os_crc16+0x2c>
                remainder = (remainder << 1) ^ polynomial;
    3180:	ca 01       	movw	r24, r20
    3182:	31 e2       	ldi	r19, 0x21	; 33
    3184:	83 27       	eor	r24, r19
    3186:	30 e1       	ldi	r19, 0x10	; 16
    3188:	93 27       	eor	r25, r19
    318a:	01 c0       	rjmp	.+2      	; 0x318e <os_crc16+0x2e>
            else 
                remainder <<= 1;
    318c:	ca 01       	movw	r24, r20
    318e:	21 50       	subi	r18, 0x01	; 1
u2_t os_crc16 (xref2u1_t data, uint len) {
    u2_t remainder = 0;
    u2_t polynomial = 0x1021;
    for( uint i = 0; i < len; i++ ) {
        remainder ^= data[i] << 8;
        for( u1_t bit = 8; bit > 0; bit--) {
    3190:	91 f7       	brne	.-28     	; 0x3176 <os_crc16+0x16>
    3192:	eb cf       	rjmp	.-42     	; 0x316a <os_crc16+0xa>
            else 
                remainder <<= 1;
        }
    }
    return remainder;
}
    3194:	08 95       	ret

00003196 <decodeBeacon>:
// ================================================================================
// Decoding frames


// Decode beacon  - do not overwrite bcninfo unless we have a match!
static int decodeBeacon (void) {
    3196:	0f 93       	push	r16
    3198:	1f 93       	push	r17
    319a:	cf 93       	push	r28
    ASSERT(LMIC.dataLen == LEN_BCN); // implicit header RX guarantees this
    319c:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    31a0:	81 31       	cpi	r24, 0x11	; 17
    31a2:	11 f0       	breq	.+4      	; 0x31a8 <decodeBeacon+0x12>
    31a4:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    xref2u1_t d = LMIC.frame;
    if(
#if defined CFG_eu868
        d[OFF_BCN_CRC1] != (u1_t)os_crc16(d,OFF_BCN_CRC1)
    31a8:	67 e0       	ldi	r22, 0x07	; 7
    31aa:	70 e0       	ldi	r23, 0x00	; 0
    31ac:	82 e5       	ldi	r24, 0x52	; 82
    31ae:	94 e0       	ldi	r25, 0x04	; 4
    31b0:	0e 94 b0 18 	call	0x3160	; 0x3160 <os_crc16>

// Decode beacon  - do not overwrite bcninfo unless we have a match!
static int decodeBeacon (void) {
    ASSERT(LMIC.dataLen == LEN_BCN); // implicit header RX guarantees this
    xref2u1_t d = LMIC.frame;
    if(
    31b4:	20 91 59 04 	lds	r18, 0x0459	; 0x800459 <LMIC+0x148>
    31b8:	30 e0       	ldi	r19, 0x00	; 0
    31ba:	99 27       	eor	r25, r25
    31bc:	28 17       	cp	r18, r24
    31be:	39 07       	cpc	r19, r25
    31c0:	09 f0       	breq	.+2      	; 0x31c4 <decodeBeacon+0x2e>
    31c2:	81 c0       	rjmp	.+258    	; 0x32c6 <decodeBeacon+0x130>
        os_rlsbf2(&d[OFF_BCN_CRC1]) != os_crc16(d,OFF_BCN_CRC1)
#endif
        )
        return 0;   // first (common) part fails CRC check
    // First set of fields is ok
    u4_t bcnnetid = os_rlsbf4(&d[OFF_BCN_NETID]) & 0xFFFFFF;
    31c4:	82 e5       	ldi	r24, 0x52	; 82
    31c6:	94 e0       	ldi	r25, 0x04	; 4
    31c8:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <os_rlsbf4>
    if( bcnnetid != LMIC.netid )
    31cc:	dc 01       	movw	r26, r24
    31ce:	cb 01       	movw	r24, r22
    31d0:	bb 27       	eor	r27, r27
    31d2:	00 91 b4 03 	lds	r16, 0x03B4	; 0x8003b4 <LMIC+0xa3>
    31d6:	10 91 b5 03 	lds	r17, 0x03B5	; 0x8003b5 <LMIC+0xa4>
    31da:	20 91 b6 03 	lds	r18, 0x03B6	; 0x8003b6 <LMIC+0xa5>
    31de:	30 91 b7 03 	lds	r19, 0x03B7	; 0x8003b7 <LMIC+0xa6>
    31e2:	80 17       	cp	r24, r16
    31e4:	91 07       	cpc	r25, r17
    31e6:	a2 07       	cpc	r26, r18
    31e8:	b3 07       	cpc	r27, r19
    31ea:	09 f0       	breq	.+2      	; 0x31ee <decodeBeacon+0x58>
    31ec:	6f c0       	rjmp	.+222    	; 0x32cc <decodeBeacon+0x136>
        return -1;  // not the beacon we're looking for

    LMIC.bcninfo.flags &= ~(BCN_PARTIAL|BCN_FULL);
    31ee:	c0 91 9e 04 	lds	r28, 0x049E	; 0x80049e <LMIC+0x18d>
    31f2:	cc 7f       	andi	r28, 0xFC	; 252
    31f4:	c0 93 9e 04 	sts	0x049E, r28	; 0x80049e <LMIC+0x18d>
    // Match - update bcninfo structure
    LMIC.bcninfo.snr    = LMIC.snr;
    31f8:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <LMIC+0xd>
    31fc:	80 93 9d 04 	sts	0x049D, r24	; 0x80049d <LMIC+0x18c>
    LMIC.bcninfo.rssi   = LMIC.rssi;
    3200:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <LMIC+0xc>
    3204:	80 93 9c 04 	sts	0x049C, r24	; 0x80049c <LMIC+0x18b>
    LMIC.bcninfo.txtime = LMIC.rxtime - AIRTIME_BCN_osticks;
    3208:	80 91 15 03 	lds	r24, 0x0315	; 0x800315 <LMIC+0x4>
    320c:	90 91 16 03 	lds	r25, 0x0316	; 0x800316 <LMIC+0x5>
    3210:	a0 91 17 03 	lds	r26, 0x0317	; 0x800317 <LMIC+0x6>
    3214:	b0 91 18 03 	lds	r27, 0x0318	; 0x800318 <LMIC+0x7>
    3218:	80 5a       	subi	r24, 0xA0	; 160
    321a:	91 41       	sbci	r25, 0x11	; 17
    321c:	a1 09       	sbc	r26, r1
    321e:	b1 09       	sbc	r27, r1
    3220:	80 93 98 04 	sts	0x0498, r24	; 0x800498 <LMIC+0x187>
    3224:	90 93 99 04 	sts	0x0499, r25	; 0x800499 <LMIC+0x188>
    3228:	a0 93 9a 04 	sts	0x049A, r26	; 0x80049a <LMIC+0x189>
    322c:	b0 93 9b 04 	sts	0x049B, r27	; 0x80049b <LMIC+0x18a>
    LMIC.bcninfo.time   = os_rlsbf4(&d[OFF_BCN_TIME]);
    3230:	85 e5       	ldi	r24, 0x55	; 85
    3232:	94 e0       	ldi	r25, 0x04	; 4
    3234:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <os_rlsbf4>
    3238:	60 93 9f 04 	sts	0x049F, r22	; 0x80049f <LMIC+0x18e>
    323c:	70 93 a0 04 	sts	0x04A0, r23	; 0x8004a0 <LMIC+0x18f>
    3240:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <LMIC+0x190>
    3244:	90 93 a2 04 	sts	0x04A2, r25	; 0x8004a2 <LMIC+0x191>
    LMIC.bcninfo.flags |= BCN_PARTIAL;
    3248:	8c 2f       	mov	r24, r28
    324a:	81 60       	ori	r24, 0x01	; 1
    324c:	80 93 9e 04 	sts	0x049E, r24	; 0x80049e <LMIC+0x18d>
    3250:	00 91 61 04 	lds	r16, 0x0461	; 0x800461 <LMIC+0x150>
    3254:	10 91 62 04 	lds	r17, 0x0462	; 0x800462 <LMIC+0x151>

    // Check 2nd set
    if( os_rlsbf2(&d[OFF_BCN_CRC2]) != os_crc16(d,OFF_BCN_CRC2) )
    3258:	6f e0       	ldi	r22, 0x0F	; 15
    325a:	70 e0       	ldi	r23, 0x00	; 0
    325c:	82 e5       	ldi	r24, 0x52	; 82
    325e:	94 e0       	ldi	r25, 0x04	; 4
    3260:	0e 94 b0 18 	call	0x3160	; 0x3160 <os_crc16>
    3264:	80 17       	cp	r24, r16
    3266:	91 07       	cpc	r25, r17
    3268:	a1 f5       	brne	.+104    	; 0x32d2 <decodeBeacon+0x13c>
        return 1;
    // Second set of fields is ok
    LMIC.bcninfo.lat    = (s4_t)os_rlsbf4(&d[OFF_BCN_LAT-1]) >> 8; // read as signed 24-bit
    326a:	8a e5       	ldi	r24, 0x5A	; 90
    326c:	94 e0       	ldi	r25, 0x04	; 4
    326e:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <os_rlsbf4>
    3272:	bb 27       	eor	r27, r27
    3274:	97 fd       	sbrc	r25, 7
    3276:	ba 95       	dec	r27
    3278:	a9 2f       	mov	r26, r25
    327a:	98 2f       	mov	r25, r24
    327c:	87 2f       	mov	r24, r23
    327e:	80 93 a4 04 	sts	0x04A4, r24	; 0x8004a4 <LMIC+0x193>
    3282:	90 93 a5 04 	sts	0x04A5, r25	; 0x8004a5 <LMIC+0x194>
    3286:	a0 93 a6 04 	sts	0x04A6, r26	; 0x8004a6 <LMIC+0x195>
    328a:	b0 93 a7 04 	sts	0x04A7, r27	; 0x8004a7 <LMIC+0x196>
    LMIC.bcninfo.lon    = (s4_t)os_rlsbf4(&d[OFF_BCN_LON-1]) >> 8; // ditto
    328e:	8d e5       	ldi	r24, 0x5D	; 93
    3290:	94 e0       	ldi	r25, 0x04	; 4
    3292:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <os_rlsbf4>
    3296:	bb 27       	eor	r27, r27
    3298:	97 fd       	sbrc	r25, 7
    329a:	ba 95       	dec	r27
    329c:	a9 2f       	mov	r26, r25
    329e:	98 2f       	mov	r25, r24
    32a0:	87 2f       	mov	r24, r23
    32a2:	80 93 a8 04 	sts	0x04A8, r24	; 0x8004a8 <LMIC+0x197>
    32a6:	90 93 a9 04 	sts	0x04A9, r25	; 0x8004a9 <LMIC+0x198>
    32aa:	a0 93 aa 04 	sts	0x04AA, r26	; 0x8004aa <LMIC+0x199>
    32ae:	b0 93 ab 04 	sts	0x04AB, r27	; 0x8004ab <LMIC+0x19a>
    LMIC.bcninfo.info   = d[OFF_BCN_INFO];
    32b2:	80 91 5a 04 	lds	r24, 0x045A	; 0x80045a <LMIC+0x149>
    32b6:	80 93 a3 04 	sts	0x04A3, r24	; 0x8004a3 <LMIC+0x192>
    LMIC.bcninfo.flags |= BCN_FULL;
    32ba:	c3 60       	ori	r28, 0x03	; 3
    32bc:	c0 93 9e 04 	sts	0x049E, r28	; 0x80049e <LMIC+0x18d>
    return 2;
    32c0:	82 e0       	ldi	r24, 0x02	; 2
    32c2:	90 e0       	ldi	r25, 0x00	; 0
    32c4:	08 c0       	rjmp	.+16     	; 0x32d6 <decodeBeacon+0x140>
        d[OFF_BCN_CRC1] != (u1_t)os_crc16(d,OFF_BCN_CRC1)
#elif CFG_us915
        os_rlsbf2(&d[OFF_BCN_CRC1]) != os_crc16(d,OFF_BCN_CRC1)
#endif
        )
        return 0;   // first (common) part fails CRC check
    32c6:	80 e0       	ldi	r24, 0x00	; 0
    32c8:	90 e0       	ldi	r25, 0x00	; 0
    32ca:	05 c0       	rjmp	.+10     	; 0x32d6 <decodeBeacon+0x140>
    // First set of fields is ok
    u4_t bcnnetid = os_rlsbf4(&d[OFF_BCN_NETID]) & 0xFFFFFF;
    if( bcnnetid != LMIC.netid )
        return -1;  // not the beacon we're looking for
    32cc:	8f ef       	ldi	r24, 0xFF	; 255
    32ce:	9f ef       	ldi	r25, 0xFF	; 255
    32d0:	02 c0       	rjmp	.+4      	; 0x32d6 <decodeBeacon+0x140>
    LMIC.bcninfo.time   = os_rlsbf4(&d[OFF_BCN_TIME]);
    LMIC.bcninfo.flags |= BCN_PARTIAL;

    // Check 2nd set
    if( os_rlsbf2(&d[OFF_BCN_CRC2]) != os_crc16(d,OFF_BCN_CRC2) )
        return 1;
    32d2:	81 e0       	ldi	r24, 0x01	; 1
    32d4:	90 e0       	ldi	r25, 0x00	; 0
    LMIC.bcninfo.lat    = (s4_t)os_rlsbf4(&d[OFF_BCN_LAT-1]) >> 8; // read as signed 24-bit
    LMIC.bcninfo.lon    = (s4_t)os_rlsbf4(&d[OFF_BCN_LON-1]) >> 8; // ditto
    LMIC.bcninfo.info   = d[OFF_BCN_INFO];
    LMIC.bcninfo.flags |= BCN_FULL;
    return 2;
}
    32d6:	cf 91       	pop	r28
    32d8:	1f 91       	pop	r17
    32da:	0f 91       	pop	r16
    32dc:	08 95       	ret

000032de <getSensitivity>:
    { 141-138,  141-135, 141-132 },  // SF11
    { 141-141,  141-138, 141-135 }   // SF12
};

int getSensitivity (rps_t rps) {
    return -141 + SENSITIVITY[getSf(rps)][getBw(rps)];
    32de:	28 2f       	mov	r18, r24
    32e0:	27 70       	andi	r18, 0x07	; 7
    32e2:	30 e0       	ldi	r19, 0x00	; 0
    32e4:	43 e0       	ldi	r20, 0x03	; 3
    32e6:	96 95       	lsr	r25
    32e8:	87 95       	ror	r24
    32ea:	4a 95       	dec	r20
    32ec:	e1 f7       	brne	.-8      	; 0x32e6 <getSensitivity+0x8>
    32ee:	83 70       	andi	r24, 0x03	; 3
    32f0:	f9 01       	movw	r30, r18
    32f2:	ee 0f       	add	r30, r30
    32f4:	ff 1f       	adc	r31, r31
    32f6:	e2 0f       	add	r30, r18
    32f8:	f3 1f       	adc	r31, r19
    32fa:	e1 56       	subi	r30, 0x61	; 97
    32fc:	fd 4f       	sbci	r31, 0xFD	; 253
    32fe:	e8 0f       	add	r30, r24
    3300:	f1 1d       	adc	r31, r1
    3302:	80 81       	ld	r24, Z
    3304:	90 e0       	ldi	r25, 0x00	; 0
}
    3306:	8d 58       	subi	r24, 0x8D	; 141
    3308:	91 09       	sbc	r25, r1
    330a:	08 95       	ret

0000330c <calcAirTime>:

ostime_t calcAirTime (rps_t rps, u1_t plen) {
    330c:	ef 92       	push	r14
    330e:	ff 92       	push	r15
    3310:	0f 93       	push	r16
    3312:	1f 93       	push	r17
    3314:	fc 01       	movw	r30, r24
typedef u4_t devaddr_t;

// RX quality (device)
enum { RSSI_OFF=64, SNR_SCALEUP=4 };

inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
    3316:	38 2f       	mov	r19, r24
    3318:	37 70       	andi	r19, 0x07	; 7
    331a:	a6 2f       	mov	r26, r22
    331c:	b0 e0       	ldi	r27, 0x00	; 0
    u1_t bw = getBw(rps);  // 0,1,2 = 125,250,500kHz
    u1_t sf = getSf(rps);  // 0=FSK, 1..6 = SF7..12
    if( sf == FSK ) {
    331e:	31 f4       	brne	.+12     	; 0x332c <calcAirTime+0x20>
        return (plen+/*preamble*/5+/*syncword*/3+/*len*/1+/*crc*/2) * /*bits/byte*/8
    3320:	1b 96       	adiw	r26, 0x0b	; 11
    3322:	25 e0       	ldi	r18, 0x05	; 5
    3324:	30 e0       	ldi	r19, 0x00	; 0
    3326:	0e 94 b7 32 	call	0x656e	; 0x656e <__usmulhisi3>
    332a:	8b c0       	rjmp	.+278    	; 0x3442 <calcAirTime+0x136>
            * (s4_t)OSTICKS_PER_SEC / /*kbit/s*/50000;
    }
    u1_t sfx = 4*(sf+(7-SF7));
    332c:	63 2f       	mov	r22, r19
    332e:	66 0f       	add	r22, r22
    3330:	66 0f       	add	r22, r22
    3332:	68 5e       	subi	r22, 0xE8	; 232
    u1_t q = sfx - (sf >= SF11 ? 8 : 0);
    3334:	35 30       	cpi	r19, 0x05	; 5
    3336:	10 f4       	brcc	.+4      	; 0x333c <calcAirTime+0x30>
    3338:	20 e0       	ldi	r18, 0x00	; 0
    333a:	01 c0       	rjmp	.+2      	; 0x333e <calcAirTime+0x32>
    333c:	28 e0       	ldi	r18, 0x08	; 8
    int tmp = 8*plen - sfx + 28 + (getNocrc(rps)?0:16) - (getIh(rps)?20:0);
    333e:	13 e0       	ldi	r17, 0x03	; 3
    3340:	aa 0f       	add	r26, r26
    3342:	bb 1f       	adc	r27, r27
    3344:	1a 95       	dec	r17
    3346:	e1 f7       	brne	.-8      	; 0x3340 <calcAirTime+0x34>
    3348:	cd 01       	movw	r24, r26
    334a:	86 1b       	sub	r24, r22
    334c:	91 09       	sbc	r25, r1
    334e:	dc 01       	movw	r26, r24
    3350:	5c 96       	adiw	r26, 0x1c	; 28
    3352:	e7 fd       	sbrc	r30, 7
    3354:	03 c0       	rjmp	.+6      	; 0x335c <calcAirTime+0x50>
    3356:	80 e1       	ldi	r24, 0x10	; 16
    3358:	90 e0       	ldi	r25, 0x00	; 0
    335a:	02 c0       	rjmp	.+4      	; 0x3360 <calcAirTime+0x54>
    335c:	80 e0       	ldi	r24, 0x00	; 0
    335e:	90 e0       	ldi	r25, 0x00	; 0
    3360:	8a 0f       	add	r24, r26
    3362:	9b 1f       	adc	r25, r27
    3364:	4f 2f       	mov	r20, r31
    3366:	55 27       	eor	r21, r21
    3368:	45 2b       	or	r20, r21
    336a:	19 f4       	brne	.+6      	; 0x3372 <calcAirTime+0x66>
    336c:	40 e0       	ldi	r20, 0x00	; 0
    336e:	50 e0       	ldi	r21, 0x00	; 0
    3370:	02 c0       	rjmp	.+4      	; 0x3376 <calcAirTime+0x6a>
    3372:	44 e1       	ldi	r20, 0x14	; 20
    3374:	50 e0       	ldi	r21, 0x00	; 0
    3376:	84 1b       	sub	r24, r20
    3378:	95 0b       	sbc	r25, r21
    if( tmp > 0 ) {
    337a:	18 16       	cp	r1, r24
    337c:	19 06       	cpc	r1, r25
    337e:	d4 f4       	brge	.+52     	; 0x33b4 <calcAirTime+0xa8>
        tmp = (tmp + q - 1) / q;
    3380:	62 1b       	sub	r22, r18
    3382:	70 e0       	ldi	r23, 0x00	; 0
    3384:	86 0f       	add	r24, r22
    3386:	97 1f       	adc	r25, r23
    3388:	01 97       	sbiw	r24, 0x01	; 1
    338a:	0e 94 68 32 	call	0x64d0	; 0x64d0 <__divmodhi4>
        tmp *= getCr(rps)+5;
    338e:	af 01       	movw	r20, r30
    3390:	a5 e0       	ldi	r26, 0x05	; 5
    3392:	56 95       	lsr	r21
    3394:	47 95       	ror	r20
    3396:	aa 95       	dec	r26
    3398:	e1 f7       	brne	.-8      	; 0x3392 <calcAirTime+0x86>
    339a:	43 70       	andi	r20, 0x03	; 3
    339c:	50 e0       	ldi	r21, 0x00	; 0
    339e:	4b 5f       	subi	r20, 0xFB	; 251
    33a0:	5f 4f       	sbci	r21, 0xFF	; 255
    33a2:	46 9f       	mul	r20, r22
    33a4:	c0 01       	movw	r24, r0
    33a6:	47 9f       	mul	r20, r23
    33a8:	90 0d       	add	r25, r0
    33aa:	56 9f       	mul	r21, r22
    33ac:	90 0d       	add	r25, r0
    33ae:	11 24       	eor	r1, r1
        tmp += 8;
    33b0:	08 96       	adiw	r24, 0x08	; 8
    33b2:	02 c0       	rjmp	.+4      	; 0x33b8 <calcAirTime+0xac>
    } else {
        tmp = 8;
    33b4:	88 e0       	ldi	r24, 0x08	; 8
    33b6:	90 e0       	ldi	r25, 0x00	; 0
    }
    tmp = (tmp<<2) + /*preamble*/49 /* 4 * (8 + 4.25) */;
    33b8:	88 0f       	add	r24, r24
    33ba:	99 1f       	adc	r25, r25
    33bc:	88 0f       	add	r24, r24
    33be:	99 1f       	adc	r25, r25
    33c0:	c1 96       	adiw	r24, 0x31	; 49
    //
    // osticks =  tmp * OSTICKS_PER_SEC * 1<<sf / bw
    //
    // 3 => counter reduced divisor 125000/8 => 15625
    // 2 => counter 2 shift on tmp
    sfx = sf+(7-SF7) - (3+2) - bw;
    33c2:	3f 5f       	subi	r19, 0xFF	; 255
    33c4:	63 e0       	ldi	r22, 0x03	; 3
    33c6:	f6 95       	lsr	r31
    33c8:	e7 95       	ror	r30
    33ca:	6a 95       	dec	r22
    33cc:	e1 f7       	brne	.-8      	; 0x33c6 <calcAirTime+0xba>
    33ce:	e3 70       	andi	r30, 0x03	; 3
    33d0:	3e 1b       	sub	r19, r30
    int div = 15625;
    if( sfx > 4 ) {
    33d2:	35 30       	cpi	r19, 0x05	; 5
    33d4:	50 f0       	brcs	.+20     	; 0x33ea <calcAirTime+0xde>
        // prevent 32bit signed int overflow in last step
        div >>= sfx-4;
    33d6:	34 50       	subi	r19, 0x04	; 4
    33d8:	e9 e0       	ldi	r30, 0x09	; 9
    33da:	fd e3       	ldi	r31, 0x3D	; 61
    33dc:	02 c0       	rjmp	.+4      	; 0x33e2 <calcAirTime+0xd6>
    33de:	f5 95       	asr	r31
    33e0:	e7 95       	ror	r30
    33e2:	3a 95       	dec	r19
    33e4:	e2 f7       	brpl	.-8      	; 0x33de <calcAirTime+0xd2>
        sfx = 4;
    33e6:	34 e0       	ldi	r19, 0x04	; 4
    33e8:	02 c0       	rjmp	.+4      	; 0x33ee <calcAirTime+0xe2>
    // osticks =  tmp * OSTICKS_PER_SEC * 1<<sf / bw
    //
    // 3 => counter reduced divisor 125000/8 => 15625
    // 2 => counter 2 shift on tmp
    sfx = sf+(7-SF7) - (3+2) - bw;
    int div = 15625;
    33ea:	e9 e0       	ldi	r30, 0x09	; 9
    33ec:	fd e3       	ldi	r31, 0x3D	; 61
        // prevent 32bit signed int overflow in last step
        div >>= sfx-4;
        sfx = 4;
    }
    // Need 32bit arithmetic for this last step
    return (((ostime_t)tmp << sfx) * OSTICKS_PER_SEC + div/2) / div;
    33ee:	09 2e       	mov	r0, r25
    33f0:	00 0c       	add	r0, r0
    33f2:	aa 0b       	sbc	r26, r26
    33f4:	bb 0b       	sbc	r27, r27
    33f6:	7c 01       	movw	r14, r24
    33f8:	8d 01       	movw	r16, r26
    33fa:	04 c0       	rjmp	.+8      	; 0x3404 <calcAirTime+0xf8>
    33fc:	ee 0c       	add	r14, r14
    33fe:	ff 1c       	adc	r15, r15
    3400:	00 1f       	adc	r16, r16
    3402:	11 1f       	adc	r17, r17
    3404:	3a 95       	dec	r19
    3406:	d2 f7       	brpl	.-12     	; 0x33fc <calcAirTime+0xf0>
    3408:	a8 01       	movw	r20, r16
    340a:	97 01       	movw	r18, r14
    340c:	a2 e1       	ldi	r26, 0x12	; 18
    340e:	ba e7       	ldi	r27, 0x7A	; 122
    3410:	0e 94 be 32 	call	0x657c	; 0x657c <__muluhisi3>
    3414:	9f 01       	movw	r18, r30
    3416:	f7 ff       	sbrs	r31, 7
    3418:	02 c0       	rjmp	.+4      	; 0x341e <calcAirTime+0x112>
    341a:	2f 5f       	subi	r18, 0xFF	; 255
    341c:	3f 4f       	sbci	r19, 0xFF	; 255
    341e:	35 95       	asr	r19
    3420:	27 95       	ror	r18
    3422:	89 01       	movw	r16, r18
    3424:	33 0f       	add	r19, r19
    3426:	22 0b       	sbc	r18, r18
    3428:	33 0b       	sbc	r19, r19
    342a:	60 0f       	add	r22, r16
    342c:	71 1f       	adc	r23, r17
    342e:	82 1f       	adc	r24, r18
    3430:	93 1f       	adc	r25, r19
    3432:	9f 01       	movw	r18, r30
    3434:	ff 0f       	add	r31, r31
    3436:	44 0b       	sbc	r20, r20
    3438:	55 0b       	sbc	r21, r21
    343a:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <__divmodsi4>
    343e:	ca 01       	movw	r24, r20
    3440:	b9 01       	movw	r22, r18
}
    3442:	1f 91       	pop	r17
    3444:	0f 91       	pop	r16
    3446:	ff 90       	pop	r15
    3448:	ef 90       	pop	r14
    344a:	08 95       	ret

0000344c <LMIC_stopPingable>:
    }
}


void LMIC_stopPingable (void) {
    LMIC.opmode &= ~(OP_PINGABLE|OP_PINGINI);
    344c:	e8 eb       	ldi	r30, 0xB8	; 184
    344e:	f3 e0       	ldi	r31, 0x03	; 3
    3450:	80 81       	ld	r24, Z
    3452:	91 81       	ldd	r25, Z+1	; 0x01
    3454:	99 7f       	andi	r25, 0xF9	; 249
    3456:	91 83       	std	Z+1, r25	; 0x01
    3458:	80 83       	st	Z, r24
    345a:	08 95       	ret

0000345c <LMIC_setupBand>:
    LMIC.bands[BAND_MILLI].avail = 
    LMIC.bands[BAND_CENTI].avail =
    LMIC.bands[BAND_DECI ].avail = os_getTime();
}

bit_t LMIC_setupBand (u1_t bandidx, s1_t txpow, u2_t txcap) {
    345c:	cf 93       	push	r28
    345e:	df 93       	push	r29
    if( bandidx > BAND_AUX ) return 0;
    3460:	84 30       	cpi	r24, 0x04	; 4
    3462:	a8 f4       	brcc	.+42     	; 0x348e <LMIC_setupBand+0x32>
    //band_t* b = &LMIC.bands[bandidx];
    xref2band_t b = &LMIC.bands[bandidx];
    b->txpow = txpow;
    3464:	98 e0       	ldi	r25, 0x08	; 8
    3466:	89 9f       	mul	r24, r25
    3468:	e0 01       	movw	r28, r0
    346a:	11 24       	eor	r1, r1
    346c:	cf 5e       	subi	r28, 0xEF	; 239
    346e:	dc 4f       	sbci	r29, 0xFC	; 252
    3470:	6d 8f       	std	Y+29, r22	; 0x1d
    b->txcap = txcap;
    3472:	5c 8f       	std	Y+28, r21	; 0x1c
    3474:	4b 8f       	std	Y+27, r20	; 0x1b
    b->avail = os_getTime();
    3476:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    347a:	6f 8f       	std	Y+31, r22	; 0x1f
    347c:	78 a3       	std	Y+32, r23	; 0x20
    347e:	89 a3       	std	Y+33, r24	; 0x21
    3480:	9a a3       	std	Y+34, r25	; 0x22
    b->lastchnl = os_getRndU1() % MAX_CHANNELS;
    3482:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    3486:	8f 70       	andi	r24, 0x0F	; 15
    3488:	8e 8f       	std	Y+30, r24	; 0x1e
    return 1;
    348a:	81 e0       	ldi	r24, 0x01	; 1
    348c:	01 c0       	rjmp	.+2      	; 0x3490 <LMIC_setupBand+0x34>
    LMIC.bands[BAND_CENTI].avail =
    LMIC.bands[BAND_DECI ].avail = os_getTime();
}

bit_t LMIC_setupBand (u1_t bandidx, s1_t txpow, u2_t txcap) {
    if( bandidx > BAND_AUX ) return 0;
    348e:	80 e0       	ldi	r24, 0x00	; 0
    b->txpow = txpow;
    b->txcap = txcap;
    b->avail = os_getTime();
    b->lastchnl = os_getRndU1() % MAX_CHANNELS;
    return 1;
}
    3490:	df 91       	pop	r29
    3492:	cf 91       	pop	r28
    3494:	08 95       	ret

00003496 <LMIC_setupChannel>:

bit_t LMIC_setupChannel (u1_t chidx, u4_t freq, u2_t drmap, s1_t band) {
    3496:	cf 92       	push	r12
    3498:	df 92       	push	r13
    349a:	ef 92       	push	r14
    349c:	ff 92       	push	r15
    349e:	0f 93       	push	r16
    34a0:	cf 93       	push	r28
    34a2:	df 93       	push	r29
    34a4:	a8 2f       	mov	r26, r24
    if( chidx >= MAX_CHANNELS )
    34a6:	80 31       	cpi	r24, 0x10	; 16
    34a8:	08 f0       	brcs	.+2      	; 0x34ac <LMIC_setupChannel+0x16>
    34aa:	74 c0       	rjmp	.+232    	; 0x3594 <LMIC_setupChannel+0xfe>
        return 0;
    if( band == -1 ) {
    34ac:	0f 3f       	cpi	r16, 0xFF	; 255
    34ae:	c1 f5       	brne	.+112    	; 0x3520 <LMIC_setupChannel+0x8a>
        if( freq >= 869400000 && freq <= 869650000 )
    34b0:	6a 01       	movw	r12, r20
    34b2:	7b 01       	movw	r14, r22
    34b4:	80 ec       	ldi	r24, 0xC0	; 192
    34b6:	c8 1a       	sub	r12, r24
    34b8:	8d ef       	ldi	r24, 0xFD	; 253
    34ba:	d8 0a       	sbc	r13, r24
    34bc:	81 ed       	ldi	r24, 0xD1	; 209
    34be:	e8 0a       	sbc	r14, r24
    34c0:	83 e3       	ldi	r24, 0x33	; 51
    34c2:	f8 0a       	sbc	r15, r24
    34c4:	81 e9       	ldi	r24, 0x91	; 145
    34c6:	c8 16       	cp	r12, r24
    34c8:	80 ed       	ldi	r24, 0xD0	; 208
    34ca:	d8 06       	cpc	r13, r24
    34cc:	83 e0       	ldi	r24, 0x03	; 3
    34ce:	e8 06       	cpc	r14, r24
    34d0:	f1 04       	cpc	r15, r1
    34d2:	10 f4       	brcc	.+4      	; 0x34d8 <LMIC_setupChannel+0x42>
            freq |= BAND_DECI;   // 10% 27dBm
    34d4:	42 60       	ori	r20, 0x02	; 2
    34d6:	30 c0       	rjmp	.+96     	; 0x3538 <LMIC_setupChannel+0xa2>
        else if( (freq >= 868000000 && freq <= 868600000) ||
    34d8:	6a 01       	movw	r12, r20
    34da:	7b 01       	movw	r14, r22
    34dc:	81 ea       	ldi	r24, 0xA1	; 161
    34de:	d8 1a       	sub	r13, r24
    34e0:	8c eb       	ldi	r24, 0xBC	; 188
    34e2:	e8 0a       	sbc	r14, r24
    34e4:	83 e3       	ldi	r24, 0x33	; 51
    34e6:	f8 0a       	sbc	r15, r24
    34e8:	81 ec       	ldi	r24, 0xC1	; 193
    34ea:	c8 16       	cp	r12, r24
    34ec:	87 e2       	ldi	r24, 0x27	; 39
    34ee:	d8 06       	cpc	r13, r24
    34f0:	89 e0       	ldi	r24, 0x09	; 9
    34f2:	e8 06       	cpc	r14, r24
    34f4:	f1 04       	cpc	r15, r1
    34f6:	90 f0       	brcs	.+36     	; 0x351c <LMIC_setupChannel+0x86>
    34f8:	6a 01       	movw	r12, r20
    34fa:	7b 01       	movw	r14, r22
    34fc:	80 ea       	ldi	r24, 0xA0	; 160
    34fe:	c8 1a       	sub	r12, r24
    3500:	81 e9       	ldi	r24, 0x91	; 145
    3502:	d8 0a       	sbc	r13, r24
    3504:	86 ed       	ldi	r24, 0xD6	; 214
    3506:	e8 0a       	sbc	r14, r24
    3508:	83 e3       	ldi	r24, 0x33	; 51
    350a:	f8 0a       	sbc	r15, r24
    350c:	81 ee       	ldi	r24, 0xE1	; 225
    350e:	c8 16       	cp	r12, r24
    3510:	83 e9       	ldi	r24, 0x93	; 147
    3512:	d8 06       	cpc	r13, r24
    3514:	84 e0       	ldi	r24, 0x04	; 4
    3516:	e8 06       	cpc	r14, r24
    3518:	f1 04       	cpc	r15, r1
    351a:	70 f4       	brcc	.+28     	; 0x3538 <LMIC_setupChannel+0xa2>
                 (freq >= 869700000 && freq <= 870000000)  )
            freq |= BAND_CENTI;  // 1% 14dBm 
    351c:	41 60       	ori	r20, 0x01	; 1
    351e:	0c c0       	rjmp	.+24     	; 0x3538 <LMIC_setupChannel+0xa2>
        else 
            freq |= BAND_MILLI;  // 0.1% 14dBm
    } else {
        if( band > BAND_AUX ) return 0;
    3520:	04 30       	cpi	r16, 0x04	; 4
    3522:	c4 f5       	brge	.+112    	; 0x3594 <LMIC_setupChannel+0xfe>
        freq = (freq&~3) | band;
    3524:	4c 7f       	andi	r20, 0xFC	; 252
    3526:	c0 2e       	mov	r12, r16
    3528:	00 0f       	add	r16, r16
    352a:	dd 08       	sbc	r13, r13
    352c:	ee 08       	sbc	r14, r14
    352e:	ff 08       	sbc	r15, r15
    3530:	4c 29       	or	r20, r12
    3532:	5d 29       	or	r21, r13
    3534:	6e 29       	or	r22, r14
    3536:	7f 29       	or	r23, r15
    }
    LMIC.channelFreq [chidx] = freq;
    3538:	ea 2f       	mov	r30, r26
    353a:	f0 e0       	ldi	r31, 0x00	; 0
    353c:	ef 01       	movw	r28, r30
    353e:	cc 0f       	add	r28, r28
    3540:	dd 1f       	adc	r29, r29
    3542:	cc 0f       	add	r28, r28
    3544:	dd 1f       	adc	r29, r29
    3546:	cf 5e       	subi	r28, 0xEF	; 239
    3548:	dc 4f       	sbci	r29, 0xFC	; 252
    354a:	4b af       	std	Y+59, r20	; 0x3b
    354c:	5c af       	std	Y+60, r21	; 0x3c
    354e:	6d af       	std	Y+61, r22	; 0x3d
    3550:	7e af       	std	Y+62, r23	; 0x3e
    LMIC.channelDrMap[chidx] = drmap==0 ? DR_RANGE_MAP(DR_SF12,DR_SF7) : drmap;
    3552:	21 15       	cp	r18, r1
    3554:	31 05       	cpc	r19, r1
    3556:	19 f0       	breq	.+6      	; 0x355e <LMIC_setupChannel+0xc8>
    3558:	92 2f       	mov	r25, r18
    355a:	83 2f       	mov	r24, r19
    355c:	02 c0       	rjmp	.+4      	; 0x3562 <LMIC_setupChannel+0xcc>
    355e:	9f e3       	ldi	r25, 0x3F	; 63
    3560:	80 e0       	ldi	r24, 0x00	; 0
    3562:	ee 0f       	add	r30, r30
    3564:	ff 1f       	adc	r31, r31
    3566:	e4 57       	subi	r30, 0x74	; 116
    3568:	fc 4f       	sbci	r31, 0xFC	; 252
    356a:	90 83       	st	Z, r25
    356c:	81 83       	std	Z+1, r24	; 0x01
    LMIC.channelMap |= 1<<chidx;  // enabled right away
    356e:	81 e0       	ldi	r24, 0x01	; 1
    3570:	90 e0       	ldi	r25, 0x00	; 0
    3572:	02 c0       	rjmp	.+4      	; 0x3578 <LMIC_setupChannel+0xe2>
    3574:	88 0f       	add	r24, r24
    3576:	99 1f       	adc	r25, r25
    3578:	aa 95       	dec	r26
    357a:	e2 f7       	brpl	.-8      	; 0x3574 <LMIC_setupChannel+0xde>
    357c:	20 91 ac 03 	lds	r18, 0x03AC	; 0x8003ac <LMIC+0x9b>
    3580:	30 91 ad 03 	lds	r19, 0x03AD	; 0x8003ad <LMIC+0x9c>
    3584:	82 2b       	or	r24, r18
    3586:	93 2b       	or	r25, r19
    3588:	90 93 ad 03 	sts	0x03AD, r25	; 0x8003ad <LMIC+0x9c>
    358c:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <LMIC+0x9b>
    return 1;
    3590:	81 e0       	ldi	r24, 0x01	; 1
    3592:	01 c0       	rjmp	.+2      	; 0x3596 <LMIC_setupChannel+0x100>
    return 1;
}

bit_t LMIC_setupChannel (u1_t chidx, u4_t freq, u2_t drmap, s1_t band) {
    if( chidx >= MAX_CHANNELS )
        return 0;
    3594:	80 e0       	ldi	r24, 0x00	; 0
    }
    LMIC.channelFreq [chidx] = freq;
    LMIC.channelDrMap[chidx] = drmap==0 ? DR_RANGE_MAP(DR_SF12,DR_SF7) : drmap;
    LMIC.channelMap |= 1<<chidx;  // enabled right away
    return 1;
}
    3596:	df 91       	pop	r29
    3598:	cf 91       	pop	r28
    359a:	0f 91       	pop	r16
    359c:	ff 90       	pop	r15
    359e:	ef 90       	pop	r14
    35a0:	df 90       	pop	r13
    35a2:	cf 90       	pop	r12
    35a4:	08 95       	ret

000035a6 <decodeFrame>:
    LMIC.bcninfo.flags |= BCN_FULL;
    return 2;
}


static bit_t decodeFrame (void) {
    35a6:	2f 92       	push	r2
    35a8:	3f 92       	push	r3
    35aa:	4f 92       	push	r4
    35ac:	5f 92       	push	r5
    35ae:	6f 92       	push	r6
    35b0:	7f 92       	push	r7
    35b2:	8f 92       	push	r8
    35b4:	9f 92       	push	r9
    35b6:	af 92       	push	r10
    35b8:	bf 92       	push	r11
    35ba:	cf 92       	push	r12
    35bc:	df 92       	push	r13
    35be:	ef 92       	push	r14
    35c0:	ff 92       	push	r15
    35c2:	0f 93       	push	r16
    35c4:	1f 93       	push	r17
    35c6:	cf 93       	push	r28
    35c8:	df 93       	push	r29
    35ca:	cd b7       	in	r28, 0x3d	; 61
    35cc:	de b7       	in	r29, 0x3e	; 62
    35ce:	29 97       	sbiw	r28, 0x09	; 9
    35d0:	0f b6       	in	r0, 0x3f	; 63
    35d2:	f8 94       	cli
    35d4:	de bf       	out	0x3e, r29	; 62
    35d6:	0f be       	out	0x3f, r0	; 63
    35d8:	cd bf       	out	0x3d, r28	; 61
    xref2u1_t d = LMIC.frame;
    u1_t hdr    = d[0];
    u1_t ftype  = hdr & HDR_FTYPE;
    int  dlen   = LMIC.dataLen;
    35da:	00 91 51 04 	lds	r16, 0x0451	; 0x800451 <LMIC+0x140>
    35de:	10 e0       	ldi	r17, 0x00	; 0
    if( dlen < OFF_DAT_OPTS+4 ||
    35e0:	0c 30       	cpi	r16, 0x0C	; 12
    35e2:	11 05       	cpc	r17, r1
    35e4:	24 f4       	brge	.+8      	; 0x35ee <decodeFrame+0x48>
        EV(specCond, WARN, (e_.reason = EV::specCond_t::UNEXPECTED_FRAME,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = dlen < 4 ? 0 : os_rlsbf4(&d[dlen-4]),
                            e_.info2  = hdr + (dlen<<8)));
      norx:
        LMIC.dataLen = 0;
    35e6:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
        return 0;
    35ea:	80 e0       	ldi	r24, 0x00	; 0
    35ec:	35 c3       	rjmp	.+1642   	; 0x3c58 <decodeFrame+0x6b2>
}


static bit_t decodeFrame (void) {
    xref2u1_t d = LMIC.frame;
    u1_t hdr    = d[0];
    35ee:	20 91 52 04 	lds	r18, 0x0452	; 0x800452 <LMIC+0x141>
    35f2:	29 83       	std	Y+1, r18	; 0x01
    35f4:	23 70       	andi	r18, 0x03	; 3
    35f6:	28 87       	std	Y+8, r18	; 0x08
    u1_t ftype  = hdr & HDR_FTYPE;
    int  dlen   = LMIC.dataLen;
    if( dlen < OFF_DAT_OPTS+4 ||
    35f8:	21 11       	cpse	r18, r1
    35fa:	f5 cf       	rjmp	.-22     	; 0x35e6 <decodeFrame+0x40>


static bit_t decodeFrame (void) {
    xref2u1_t d = LMIC.frame;
    u1_t hdr    = d[0];
    u1_t ftype  = hdr & HDR_FTYPE;
    35fc:	39 81       	ldd	r19, Y+1	; 0x01
    35fe:	30 7e       	andi	r19, 0xE0	; 224
    3600:	3e 83       	std	Y+6, r19	; 0x06
    int  dlen   = LMIC.dataLen;
    if( dlen < OFF_DAT_OPTS+4 ||
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
    3602:	30 36       	cpi	r19, 0x60	; 96
    3604:	11 f0       	breq	.+4      	; 0x360a <decodeFrame+0x64>
        (ftype != HDR_FTYPE_DADN  &&  ftype != HDR_FTYPE_DCDN) ) {
    3606:	30 3a       	cpi	r19, 0xA0	; 160
    3608:	71 f7       	brne	.-36     	; 0x35e6 <decodeFrame+0x40>
        return 0;
    }
    // Validate exact frame length
    // Note: device address was already read+evaluated in order to arrive here.
    int  fct   = d[OFF_DAT_FCT];
    u4_t addr  = os_rlsbf4(&d[OFF_DAT_ADDR]);
    360a:	83 e5       	ldi	r24, 0x53	; 83
    360c:	94 e0       	ldi	r25, 0x04	; 4
    360e:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <os_rlsbf4>
    3612:	ab 01       	movw	r20, r22
    3614:	bc 01       	movw	r22, r24
    3616:	80 91 58 04 	lds	r24, 0x0458	; 0x800458 <LMIC+0x147>
    361a:	90 91 59 04 	lds	r25, 0x0459	; 0x800459 <LMIC+0x148>
    int  olen  = fct & FCT_OPTLEN;
    int  ackup = (fct & FCT_ACK) != 0 ? 1 : 0;   // ACK last up frame
    int  poff  = OFF_DAT_OPTS+olen;
    int  pend  = dlen-4;  // MIC

    if( addr != LMIC.devaddr ) {
    361e:	c0 90 1e 04 	lds	r12, 0x041E	; 0x80041e <LMIC+0x10d>
    3622:	d0 90 1f 04 	lds	r13, 0x041F	; 0x80041f <LMIC+0x10e>
    3626:	e0 90 20 04 	lds	r14, 0x0420	; 0x800420 <LMIC+0x10f>
    362a:	f0 90 21 04 	lds	r15, 0x0421	; 0x800421 <LMIC+0x110>
    362e:	4c 15       	cp	r20, r12
    3630:	5d 05       	cpc	r21, r13
    3632:	6e 05       	cpc	r22, r14
    3634:	7f 05       	cpc	r23, r15
    3636:	b9 f6       	brne	.-82     	; 0x35e6 <decodeFrame+0x40>
        LMIC.dataLen = 0;
        return 0;
    }
    // Validate exact frame length
    // Note: device address was already read+evaluated in order to arrive here.
    int  fct   = d[OFF_DAT_FCT];
    3638:	a0 91 57 04 	lds	r26, 0x0457	; 0x800457 <LMIC+0x146>
    363c:	ab 83       	std	Y+3, r26	; 0x03
    u4_t addr  = os_rlsbf4(&d[OFF_DAT_ADDR]);
    u4_t seqno = os_rlsbf2(&d[OFF_DAT_SEQNO]);
    int  olen  = fct & FCT_OPTLEN;
    363e:	2a 2f       	mov	r18, r26
    3640:	2f 70       	andi	r18, 0x0F	; 15
    3642:	e2 2f       	mov	r30, r18
    3644:	f0 e0       	ldi	r31, 0x00	; 0
    3646:	fd 83       	std	Y+5, r31	; 0x05
    3648:	ec 83       	std	Y+4, r30	; 0x04
    int  ackup = (fct & FCT_ACK) != 0 ? 1 : 0;   // ACK last up frame
    int  poff  = OFF_DAT_OPTS+olen;
    364a:	4f 01       	movw	r8, r30
    364c:	f8 e0       	ldi	r31, 0x08	; 8
    364e:	8f 0e       	add	r8, r31
    3650:	91 1c       	adc	r9, r1
    int  pend  = dlen-4;  // MIC
    3652:	18 01       	movw	r2, r16
    3654:	24 e0       	ldi	r18, 0x04	; 4
    3656:	22 1a       	sub	r2, r18
    3658:	31 08       	sbc	r3, r1
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = addr,
                            e_.info2  = LMIC.devaddr));
        goto norx;
    }
    if( poff > pend ) {
    365a:	28 14       	cp	r2, r8
    365c:	39 04       	cpc	r3, r9
    365e:	1c f2       	brlt	.-122    	; 0x35e6 <decodeFrame+0x40>
    }

    int port = -1;
    int replayConf = 0;

    if( pend > poff )
    3660:	82 14       	cp	r8, r2
    3662:	93 04       	cpc	r9, r3
    3664:	6c f4       	brge	.+26     	; 0x3680 <decodeFrame+0xda>
        port = d[poff++];
    3666:	f4 01       	movw	r30, r8
    3668:	ee 5a       	subi	r30, 0xAE	; 174
    366a:	fb 4f       	sbci	r31, 0xFB	; 251
    366c:	20 81       	ld	r18, Z
    366e:	a2 2f       	mov	r26, r18
    3670:	b0 e0       	ldi	r27, 0x00	; 0
    3672:	ba 83       	std	Y+2, r27	; 0x02
    3674:	a9 83       	std	Y+1, r26	; 0x01
    3676:	ec 81       	ldd	r30, Y+4	; 0x04
    3678:	fd 81       	ldd	r31, Y+5	; 0x05
    367a:	39 96       	adiw	r30, 0x09	; 9
    367c:	4f 01       	movw	r8, r30
    367e:	04 c0       	rjmp	.+8      	; 0x3688 <decodeFrame+0xe2>
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (poff-pend) + (fct<<8) + (dlen<<16)));
        goto norx;
    }

    int port = -1;
    3680:	2f ef       	ldi	r18, 0xFF	; 255
    3682:	3f ef       	ldi	r19, 0xFF	; 255
    3684:	3a 83       	std	Y+2, r19	; 0x02
    3686:	29 83       	std	Y+1, r18	; 0x01
    int replayConf = 0;

    if( pend > poff )
        port = d[poff++];

    seqno = LMIC.seqnoDn + (u2_t)(seqno - LMIC.seqnoDn);
    3688:	40 90 22 04 	lds	r4, 0x0422	; 0x800422 <LMIC+0x111>
    368c:	50 90 23 04 	lds	r5, 0x0423	; 0x800423 <LMIC+0x112>
    3690:	60 90 24 04 	lds	r6, 0x0424	; 0x800424 <LMIC+0x113>
    3694:	70 90 25 04 	lds	r7, 0x0425	; 0x800425 <LMIC+0x114>
    3698:	84 19       	sub	r24, r4
    369a:	95 09       	sbc	r25, r5
    369c:	48 0e       	add	r4, r24
    369e:	59 1e       	adc	r5, r25
    36a0:	61 1c       	adc	r6, r1
    36a2:	71 1c       	adc	r7, r1

// ================================================================================
// BEG AES

static void micB0 (u4_t devaddr, u4_t seqno, int dndir, int len) {
    os_clearMem(AESaux,16);
    36a4:	10 e1       	ldi	r17, 0x10	; 16
    36a6:	ed e5       	ldi	r30, 0x5D	; 93
    36a8:	f5 e0       	ldi	r31, 0x05	; 5
    36aa:	df 01       	movw	r26, r30
    36ac:	21 2f       	mov	r18, r17
    36ae:	1d 92       	st	X+, r1
    36b0:	2a 95       	dec	r18
    36b2:	e9 f7       	brne	.-6      	; 0x36ae <decodeFrame+0x108>
    AESaux[0]  = 0x49;
    36b4:	89 e4       	ldi	r24, 0x49	; 73
    36b6:	80 93 5d 05 	sts	0x055D, r24	; 0x80055d <AESAUX>
    AESaux[5]  = dndir?1:0;
    36ba:	81 e0       	ldi	r24, 0x01	; 1
    36bc:	80 93 62 05 	sts	0x0562, r24	; 0x800562 <AESAUX+0x5>
    AESaux[15] = len;
    36c0:	20 92 6c 05 	sts	0x056C, r2	; 0x80056c <AESAUX+0xf>
    os_wlsbf4(AESaux+ 6,devaddr);
    36c4:	83 e6       	ldi	r24, 0x63	; 99
    36c6:	95 e0       	ldi	r25, 0x05	; 5
    36c8:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
    36cc:	b3 01       	movw	r22, r6
    36ce:	a2 01       	movw	r20, r4
    36d0:	87 e6       	ldi	r24, 0x67	; 103
    36d2:	95 e0       	ldi	r25, 0x05	; 5
    36d4:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>
}


static int aes_verifyMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
    micB0(devaddr, seqno, dndir, len);
    os_copyMem(AESkey,key,16);
    36d8:	ee ef       	ldi	r30, 0xFE	; 254
    36da:	f3 e0       	ldi	r31, 0x03	; 3
    36dc:	ad ea       	ldi	r26, 0xAD	; 173
    36de:	b4 e0       	ldi	r27, 0x04	; 4
    36e0:	01 90       	ld	r0, Z+
    36e2:	0d 92       	st	X+, r0
    36e4:	1a 95       	dec	r17
    36e6:	e1 f7       	brne	.-8      	; 0x36e0 <decodeFrame+0x13a>
    return os_aes(AES_MIC, pdu, len) == os_rmsbf4(pdu+len);
    36e8:	a1 01       	movw	r20, r2
    36ea:	62 e5       	ldi	r22, 0x52	; 82
    36ec:	74 e0       	ldi	r23, 0x04	; 4
    36ee:	82 e0       	ldi	r24, 0x02	; 2
    36f0:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
    36f4:	6b 01       	movw	r12, r22
    36f6:	7c 01       	movw	r14, r24
    36f8:	c1 01       	movw	r24, r2
    36fa:	8e 5a       	subi	r24, 0xAE	; 174
    36fc:	9b 4f       	sbci	r25, 0xFB	; 251
    36fe:	0e 94 f7 16 	call	0x2dee	; 0x2dee <os_rmsbf4>
    if( pend > poff )
        port = d[poff++];

    seqno = LMIC.seqnoDn + (u2_t)(seqno - LMIC.seqnoDn);

    if( !aes_verifyMic(LMIC.nwkKey, LMIC.devaddr, seqno, /*dn*/1, d, pend) ) {
    3702:	c6 16       	cp	r12, r22
    3704:	d7 06       	cpc	r13, r23
    3706:	e8 06       	cpc	r14, r24
    3708:	f9 06       	cpc	r15, r25
    370a:	09 f0       	breq	.+2      	; 0x370e <decodeFrame+0x168>
    370c:	6c cf       	rjmp	.-296    	; 0x35e6 <decodeFrame+0x40>
                           e_.info1  = Base::lsbf4(&d[pend]),
                           e_.info2  = seqno,
                           e_.info3  = LMIC.devaddr));
        goto norx;
    }
    if( seqno < LMIC.seqnoDn ) {
    370e:	80 91 22 04 	lds	r24, 0x0422	; 0x800422 <LMIC+0x111>
    3712:	90 91 23 04 	lds	r25, 0x0423	; 0x800423 <LMIC+0x112>
    3716:	a0 91 24 04 	lds	r26, 0x0424	; 0x800424 <LMIC+0x113>
    371a:	b0 91 25 04 	lds	r27, 0x0425	; 0x800425 <LMIC+0x114>
    371e:	48 16       	cp	r4, r24
    3720:	59 06       	cpc	r5, r25
    3722:	6a 06       	cpc	r6, r26
    3724:	7b 06       	cpc	r7, r27
    3726:	e8 f4       	brcc	.+58     	; 0x3762 <decodeFrame+0x1bc>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
    3728:	84 15       	cp	r24, r4
    372a:	95 05       	cpc	r25, r5
    372c:	a6 05       	cpc	r26, r6
    372e:	b7 05       	cpc	r27, r7
    3730:	0c f4       	brge	.+2      	; 0x3734 <decodeFrame+0x18e>
    3732:	59 cf       	rjmp	.-334    	; 0x35e6 <decodeFrame+0x40>
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
        }
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
    3734:	01 97       	sbiw	r24, 0x01	; 1
    3736:	a1 09       	sbc	r26, r1
    3738:	b1 09       	sbc	r27, r1
    373a:	48 16       	cp	r4, r24
    373c:	59 06       	cpc	r5, r25
    373e:	6a 06       	cpc	r6, r26
    3740:	7b 06       	cpc	r7, r27
    3742:	09 f0       	breq	.+2      	; 0x3746 <decodeFrame+0x1a0>
    3744:	50 cf       	rjmp	.-352    	; 0x35e6 <decodeFrame+0x40>
    3746:	80 91 2a 04 	lds	r24, 0x042A	; 0x80042a <LMIC+0x119>
    374a:	88 23       	and	r24, r24
    374c:	09 f4       	brne	.+2      	; 0x3750 <decodeFrame+0x1aa>
    374e:	4b cf       	rjmp	.-362    	; 0x35e6 <decodeFrame+0x40>
    3750:	3e 81       	ldd	r19, Y+6	; 0x06
    3752:	30 3a       	cpi	r19, 0xA0	; 160
    3754:	09 f0       	breq	.+2      	; 0x3758 <decodeFrame+0x1b2>
    3756:	47 cf       	rjmp	.-370    	; 0x35e6 <decodeFrame+0x40>
                                e_.info2  = seqno));
            goto norx;
        }
        // Replay of previous sequence number allowed only if
        // previous frame and repeated both requested confirmation
        replayConf = 1;
    3758:	81 e0       	ldi	r24, 0x01	; 1
    375a:	90 e0       	ldi	r25, 0x00	; 0
    375c:	9f 83       	std	Y+7, r25	; 0x07
    375e:	8e 83       	std	Y+6, r24	; 0x06
    3760:	17 c0       	rjmp	.+46     	; 0x3790 <decodeFrame+0x1ea>
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_SKIP,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
        }
        LMIC.seqnoDn = seqno+1;  // next number to be expected
    3762:	d3 01       	movw	r26, r6
    3764:	c2 01       	movw	r24, r4
    3766:	01 96       	adiw	r24, 0x01	; 1
    3768:	a1 1d       	adc	r26, r1
    376a:	b1 1d       	adc	r27, r1
    376c:	80 93 22 04 	sts	0x0422, r24	; 0x800422 <LMIC+0x111>
    3770:	90 93 23 04 	sts	0x0423, r25	; 0x800423 <LMIC+0x112>
    3774:	a0 93 24 04 	sts	0x0424, r26	; 0x800424 <LMIC+0x113>
    3778:	b0 93 25 04 	sts	0x0425, r27	; 0x800425 <LMIC+0x114>
        DO_DEVDB(LMIC.seqnoDn,seqnoDn);
        // DN frame requested confirmation - provide ACK once with next UP frame
        LMIC.dnConf = (ftype == HDR_FTYPE_DCDN ? FCT_ACK : 0);
    377c:	9e 81       	ldd	r25, Y+6	; 0x06
    377e:	90 3a       	cpi	r25, 0xA0	; 160
    3780:	11 f4       	brne	.+4      	; 0x3786 <decodeFrame+0x1e0>
    3782:	80 e2       	ldi	r24, 0x20	; 32
    3784:	01 c0       	rjmp	.+2      	; 0x3788 <decodeFrame+0x1e2>
    3786:	80 e0       	ldi	r24, 0x00	; 0
    3788:	80 93 2a 04 	sts	0x042A, r24	; 0x80042a <LMIC+0x119>
                           e_.info   = 0x1000000 + (poff-pend) + (fct<<8) + (dlen<<16)));
        goto norx;
    }

    int port = -1;
    int replayConf = 0;
    378c:	1f 82       	std	Y+7, r1	; 0x07
    378e:	1e 82       	std	Y+6, r1	; 0x06
        DO_DEVDB(LMIC.seqnoDn,seqnoDn);
        // DN frame requested confirmation - provide ACK once with next UP frame
        LMIC.dnConf = (ftype == HDR_FTYPE_DCDN ? FCT_ACK : 0);
    }

    if( LMIC.dnConf || (fct & FCT_MORE) )
    3790:	80 91 2a 04 	lds	r24, 0x042A	; 0x80042a <LMIC+0x119>
    3794:	81 11       	cpse	r24, r1
    3796:	03 c0       	rjmp	.+6      	; 0x379e <decodeFrame+0x1f8>
    3798:	ab 81       	ldd	r26, Y+3	; 0x03
    379a:	a4 ff       	sbrs	r26, 4
    379c:	09 c0       	rjmp	.+18     	; 0x37b0 <decodeFrame+0x20a>
        LMIC.opmode |= OP_POLL;
    379e:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    37a2:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    37a6:	80 61       	ori	r24, 0x10	; 16
    37a8:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    37ac:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>

    // We heard from network
    LMIC.adrChanged = LMIC.rejoinCnt = 0;
    37b0:	10 92 be 03 	sts	0x03BE, r1	; 0x8003be <LMIC+0xad>
    37b4:	10 92 2c 04 	sts	0x042C, r1	; 0x80042c <LMIC+0x11b>
    if( LMIC.adrAckReq != LINK_CHECK_OFF )
    37b8:	80 91 2b 04 	lds	r24, 0x042B	; 0x80042b <LMIC+0x11a>
    37bc:	80 38       	cpi	r24, 0x80	; 128
    37be:	19 f0       	breq	.+6      	; 0x37c6 <decodeFrame+0x220>
        LMIC.adrAckReq = LINK_CHECK_INIT;
    37c0:	84 ef       	ldi	r24, 0xF4	; 244
    37c2:	80 93 2b 04 	sts	0x042B, r24	; 0x80042b <LMIC+0x11a>

    // Process OPTS
    int m = LMIC.rssi - RSSI_OFF - getSensitivity(LMIC.rps);
    37c6:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <LMIC+0xe>
    37ca:	90 91 20 03 	lds	r25, 0x0320	; 0x800320 <LMIC+0xf>
    37ce:	0e 94 6f 19 	call	0x32de	; 0x32de <getSensitivity>
    37d2:	20 91 1d 03 	lds	r18, 0x031D	; 0x80031d <LMIC+0xc>
    37d6:	02 2e       	mov	r0, r18
    37d8:	00 0c       	add	r0, r0
    37da:	33 0b       	sbc	r19, r19
    37dc:	20 54       	subi	r18, 0x40	; 64
    37de:	31 09       	sbc	r19, r1
    37e0:	28 1b       	sub	r18, r24
    37e2:	39 0b       	sbc	r19, r25
    LMIC.margin = m < 0 ? 0 : m > 254 ? 254 : m;
    37e4:	37 fd       	sbrc	r19, 7
    37e6:	06 c0       	rjmp	.+12     	; 0x37f4 <decodeFrame+0x24e>
    37e8:	2f 3f       	cpi	r18, 0xFF	; 255
    37ea:	31 05       	cpc	r19, r1
    37ec:	14 f0       	brlt	.+4      	; 0x37f2 <decodeFrame+0x24c>
    37ee:	2e ef       	ldi	r18, 0xFE	; 254
    37f0:	30 e0       	ldi	r19, 0x00	; 0
    37f2:	28 87       	std	Y+8, r18	; 0x08
    37f4:	b8 85       	ldd	r27, Y+8	; 0x08
    37f6:	b0 93 2e 04 	sts	0x042E, r27	; 0x80042e <LMIC+0x11d>

    xref2u1_t opts = &d[OFF_DAT_OPTS];
    int oidx = 0;
    37fa:	19 86       	std	Y+9, r1	; 0x09
    37fc:	18 86       	std	Y+8, r1	; 0x08
    while( oidx < olen ) {
    37fe:	88 85       	ldd	r24, Y+8	; 0x08
    3800:	99 85       	ldd	r25, Y+9	; 0x09
    3802:	ac 81       	ldd	r26, Y+4	; 0x04
    3804:	bd 81       	ldd	r27, Y+5	; 0x05
    3806:	8a 17       	cp	r24, r26
    3808:	9b 07       	cpc	r25, r27
    380a:	0c f0       	brlt	.+2      	; 0x380e <decodeFrame+0x268>
    380c:	c6 c1       	rjmp	.+908    	; 0x3b9a <decodeFrame+0x5f4>
        switch( opts[oidx] ) {
    380e:	e8 85       	ldd	r30, Y+8	; 0x08
    3810:	f9 85       	ldd	r31, Y+9	; 0x09
    3812:	e6 5a       	subi	r30, 0xA6	; 166
    3814:	fb 4f       	sbci	r31, 0xFB	; 251
    3816:	e0 81       	ld	r30, Z
    3818:	8e 2f       	mov	r24, r30
    381a:	90 e0       	ldi	r25, 0x00	; 0
    381c:	fc 01       	movw	r30, r24
    381e:	32 97       	sbiw	r30, 0x02	; 2
    3820:	e1 31       	cpi	r30, 0x11	; 17
    3822:	f1 05       	cpc	r31, r1
    3824:	08 f0       	brcs	.+2      	; 0x3828 <decodeFrame+0x282>
    3826:	b9 c1       	rjmp	.+882    	; 0x3b9a <decodeFrame+0x5f4>
    3828:	ec 5c       	subi	r30, 0xCC	; 204
    382a:	ff 4f       	sbci	r31, 0xFF	; 255
    382c:	0c 94 9b 32 	jmp	0x6536	; 0x6536 <__tablejump2__>
        case MCMD_LCHK_ANS: {
            //int gwmargin = opts[oidx+1];
            //int ngws = opts[oidx+2];
            oidx += 3;
    3830:	e8 85       	ldd	r30, Y+8	; 0x08
    3832:	f9 85       	ldd	r31, Y+9	; 0x09
    3834:	33 96       	adiw	r30, 0x03	; 3
    3836:	f9 87       	std	Y+9, r31	; 0x09
    3838:	e8 87       	std	Y+8, r30	; 0x08
            continue;
    383a:	e1 cf       	rjmp	.-62     	; 0x37fe <decodeFrame+0x258>
        }
        case MCMD_LADR_REQ: {
            u1_t p1     = opts[oidx+1];            // txpow + DR
    383c:	e8 85       	ldd	r30, Y+8	; 0x08
    383e:	f9 85       	ldd	r31, Y+9	; 0x09
    3840:	e5 5a       	subi	r30, 0xA5	; 165
    3842:	fb 4f       	sbci	r31, 0xFB	; 251
    3844:	a0 81       	ld	r26, Z
    3846:	e8 85       	ldd	r30, Y+8	; 0x08
    3848:	f9 85       	ldd	r31, Y+9	; 0x09
    384a:	e4 5a       	subi	r30, 0xA4	; 164
    384c:	fb 4f       	sbci	r31, 0xFB	; 251
    384e:	80 81       	ld	r24, Z
    3850:	91 81       	ldd	r25, Z+1	; 0x01
            u2_t chmap  = os_rlsbf2(&opts[oidx+2]);// list of enabled channels
            u1_t chpage = opts[oidx+4] & MCMD_LADR_CHPAGE_MASK;     // channel page
    3852:	e8 85       	ldd	r30, Y+8	; 0x08
    3854:	f9 85       	ldd	r31, Y+9	; 0x09
    3856:	e2 5a       	subi	r30, 0xA2	; 162
    3858:	fb 4f       	sbci	r31, 0xFB	; 251
    385a:	b0 81       	ld	r27, Z
            u1_t uprpt  = opts[oidx+4] & MCMD_LADR_REPEAT_MASK;     // up repeat count
            oidx += 5;
    385c:	28 85       	ldd	r18, Y+8	; 0x08
    385e:	39 85       	ldd	r19, Y+9	; 0x09
    3860:	2b 5f       	subi	r18, 0xFB	; 251
    3862:	3f 4f       	sbci	r19, 0xFF	; 255
    3864:	39 87       	std	Y+9, r19	; 0x09
    3866:	28 87       	std	Y+8, r18	; 0x08

            LMIC.ladrAns = 0x80 |     // Include an answer into next frame up
    3868:	37 e8       	ldi	r19, 0x87	; 135
    386a:	30 93 2f 04 	sts	0x042F, r19	; 0x80042f <LMIC+0x11e>
    return freq;
}

static u1_t mapChannels (u1_t chpage, u2_t chmap) {
    // Bad page, disable all channel, enable non-existent
    if( chpage != 0 || chmap==0 || (chmap & ~LMIC.channelMap) != 0 )
    386e:	2b 2f       	mov	r18, r27
    3870:	20 7f       	andi	r18, 0xF0	; 240
    3872:	09 f0       	breq	.+2      	; 0x3876 <decodeFrame+0x2d0>
    3874:	e4 c1       	rjmp	.+968    	; 0x3c3e <decodeFrame+0x698>
    3876:	00 97       	sbiw	r24, 0x00	; 0
    3878:	09 f4       	brne	.+2      	; 0x387c <decodeFrame+0x2d6>
    387a:	e1 c1       	rjmp	.+962    	; 0x3c3e <decodeFrame+0x698>
    387c:	20 91 ac 03 	lds	r18, 0x03AC	; 0x8003ac <LMIC+0x9b>
    3880:	30 91 ad 03 	lds	r19, 0x03AD	; 0x8003ad <LMIC+0x9c>
    3884:	20 95       	com	r18
    3886:	30 95       	com	r19
    3888:	28 23       	and	r18, r24
    388a:	39 23       	and	r19, r25
    388c:	23 2b       	or	r18, r19
    388e:	09 f0       	breq	.+2      	; 0x3892 <decodeFrame+0x2ec>
    3890:	d6 c1       	rjmp	.+940    	; 0x3c3e <decodeFrame+0x698>
    3892:	e1 e1       	ldi	r30, 0x11	; 17
    3894:	f3 e0       	ldi	r31, 0x03	; 3
    3896:	20 e0       	ldi	r18, 0x00	; 0
    3898:	30 e0       	ldi	r19, 0x00	; 0
        return 0;  // illegal input
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
        if( (chmap & (1<<chnl)) != 0 && LMIC.channelFreq[chnl] == 0 )
    389a:	41 e0       	ldi	r20, 0x01	; 1
    389c:	50 e0       	ldi	r21, 0x00	; 0
    389e:	02 2e       	mov	r0, r18
    38a0:	02 c0       	rjmp	.+4      	; 0x38a6 <decodeFrame+0x300>
    38a2:	44 0f       	add	r20, r20
    38a4:	55 1f       	adc	r21, r21
    38a6:	0a 94       	dec	r0
    38a8:	e2 f7       	brpl	.-8      	; 0x38a2 <decodeFrame+0x2fc>
    38aa:	ba 01       	movw	r22, r20
    38ac:	68 23       	and	r22, r24
    38ae:	79 23       	and	r23, r25
    38b0:	67 2b       	or	r22, r23
    38b2:	61 f0       	breq	.+24     	; 0x38cc <decodeFrame+0x326>
    38b4:	c3 ac       	ldd	r12, Z+59	; 0x3b
    38b6:	d4 ac       	ldd	r13, Z+60	; 0x3c
    38b8:	e5 ac       	ldd	r14, Z+61	; 0x3d
    38ba:	f6 ac       	ldd	r15, Z+62	; 0x3e
    38bc:	cd 28       	or	r12, r13
    38be:	ce 28       	or	r12, r14
    38c0:	cf 28       	or	r12, r15
    38c2:	21 f4       	brne	.+8      	; 0x38cc <decodeFrame+0x326>
            chmap &= ~(1<<chnl); // ignore - channel is not defined
    38c4:	40 95       	com	r20
    38c6:	50 95       	com	r21
    38c8:	84 23       	and	r24, r20
    38ca:	95 23       	and	r25, r21
    38cc:	2f 5f       	subi	r18, 0xFF	; 255
    38ce:	3f 4f       	sbci	r19, 0xFF	; 255
    38d0:	34 96       	adiw	r30, 0x04	; 4

static u1_t mapChannels (u1_t chpage, u2_t chmap) {
    // Bad page, disable all channel, enable non-existent
    if( chpage != 0 || chmap==0 || (chmap & ~LMIC.channelMap) != 0 )
        return 0;  // illegal input
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
    38d2:	20 31       	cpi	r18, 0x10	; 16
    38d4:	31 05       	cpc	r19, r1
    38d6:	09 f7       	brne	.-62     	; 0x389a <decodeFrame+0x2f4>
        if( (chmap & (1<<chnl)) != 0 && LMIC.channelFreq[chnl] == 0 )
            chmap &= ~(1<<chnl); // ignore - channel is not defined
    }
    LMIC.channelMap = chmap;
    38d8:	90 93 ad 03 	sts	0x03AD, r25	; 0x8003ad <LMIC+0x9c>
    38dc:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <LMIC+0x9b>

            LMIC.ladrAns = 0x80 |     // Include an answer into next frame up
                MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK;
            if( !mapChannels(chpage, chmap) )
                LMIC.ladrAns &= ~MCMD_LADR_ANS_CHACK;
            dr_t dr = (dr_t)(p1>>MCMD_LADR_DR_SHIFT);
    38e0:	8a 2f       	mov	r24, r26
    38e2:	82 95       	swap	r24
    38e4:	8f 70       	andi	r24, 0x0F	; 15
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
    38e6:	e8 2f       	mov	r30, r24
    38e8:	f0 e0       	ldi	r31, 0x00	; 0
    38ea:	ec 53       	subi	r30, 0x3C	; 60
    38ec:	fd 4f       	sbci	r31, 0xFD	; 253
            if( !validDR(dr) ) {
    38ee:	91 81       	ldd	r25, Z+1	; 0x01
    38f0:	9f 3f       	cpi	r25, 0xFF	; 255
    38f2:	29 f4       	brne	.+10     	; 0x38fe <decodeFrame+0x358>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_DRACK;
    38f4:	90 91 2f 04 	lds	r25, 0x042F	; 0x80042f <LMIC+0x11e>
    38f8:	9d 7f       	andi	r25, 0xFD	; 253
    38fa:	90 93 2f 04 	sts	0x042F, r25	; 0x80042f <LMIC+0x11e>
                EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                                   e_.eui    = MAIN::CDEV->getEui(),
                                   e_.info   = Base::lsbf4(&d[pend]),
                                   e_.info2  = Base::msbf4(&opts[oidx-4])));
            }
            if( (LMIC.ladrAns & 0x7F) == (MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK) ) {
    38fe:	90 91 2f 04 	lds	r25, 0x042F	; 0x80042f <LMIC+0x11e>
    3902:	9f 77       	andi	r25, 0x7F	; 127
    3904:	97 30       	cpi	r25, 0x07	; 7
    3906:	51 f4       	brne	.+20     	; 0x391c <decodeFrame+0x376>
                // Nothing went wrong - use settings
                LMIC.upRepeat = uprpt;
    3908:	bf 70       	andi	r27, 0x0F	; 15
    390a:	b0 93 ba 03 	sts	0x03BA, r27	; 0x8003ba <LMIC+0xa9>
                setDrTxpow(DRCHG_NWKCMD, dr, pow2dBm(p1));
    390e:	af 70       	andi	r26, 0x0F	; 15
    3910:	b0 e0       	ldi	r27, 0x00	; 0
    3912:	ac 54       	subi	r26, 0x4C	; 76
    3914:	bd 4f       	sbci	r27, 0xFD	; 253
    3916:	6c 91       	ld	r22, X
    3918:	0e 94 fa 15 	call	0x2bf4	; 0x2bf4 <setDrTxpow.isra.1>
            }
            LMIC.adrChanged = 1;  // Trigger an ACK to NWK
    391c:	81 e0       	ldi	r24, 0x01	; 1
    391e:	80 93 2c 04 	sts	0x042C, r24	; 0x80042c <LMIC+0x11b>
            continue;
    3922:	6d cf       	rjmp	.-294    	; 0x37fe <decodeFrame+0x258>
        }
        case MCMD_DEVS_REQ: {
            LMIC.devsAns = 1;
    3924:	91 e0       	ldi	r25, 0x01	; 1
    3926:	90 93 30 04 	sts	0x0430, r25	; 0x800430 <LMIC+0x11f>
            oidx += 1;
    392a:	a8 85       	ldd	r26, Y+8	; 0x08
    392c:	b9 85       	ldd	r27, Y+9	; 0x09
    392e:	11 96       	adiw	r26, 0x01	; 1
    3930:	b9 87       	std	Y+9, r27	; 0x09
    3932:	a8 87       	std	Y+8, r26	; 0x08
            continue;
    3934:	64 cf       	rjmp	.-312    	; 0x37fe <decodeFrame+0x258>
        }
        case MCMD_DN2P_SET: {
            dr_t dr = (dr_t)(opts[oidx+1] & 0x0F);
    3936:	e8 85       	ldd	r30, Y+8	; 0x08
    3938:	f9 85       	ldd	r31, Y+9	; 0x09
    393a:	e5 5a       	subi	r30, 0xA5	; 165
    393c:	fb 4f       	sbci	r31, 0xFB	; 251
    393e:	10 81       	ld	r17, Z
    3940:	1f 70       	andi	r17, 0x0F	; 15
            u4_t freq = convFreq(&opts[oidx+2]);
    3942:	88 85       	ldd	r24, Y+8	; 0x08
    3944:	99 85       	ldd	r25, Y+9	; 0x09
    3946:	84 5a       	subi	r24, 0xA4	; 164
    3948:	9b 4f       	sbci	r25, 0xFB	; 251
    394a:	0e 94 d9 16 	call	0x2db2	; 0x2db2 <convFreq>
            oidx += 5;
    394e:	e8 85       	ldd	r30, Y+8	; 0x08
    3950:	f9 85       	ldd	r31, Y+9	; 0x09
    3952:	35 96       	adiw	r30, 0x05	; 5
    3954:	f9 87       	std	Y+9, r31	; 0x09
    3956:	e8 87       	std	Y+8, r30	; 0x08
            LMIC.dn2Ans = 0x80;   // answer pending
    3958:	f0 e8       	ldi	r31, 0x80	; 128
    395a:	f0 93 3a 04 	sts	0x043A, r31	; 0x80043a <LMIC+0x129>
    395e:	e1 2f       	mov	r30, r17
    3960:	f0 e0       	ldi	r31, 0x00	; 0
    3962:	ec 53       	subi	r30, 0x3C	; 60
    3964:	fd 4f       	sbci	r31, 0xFD	; 253
            if( validDR(dr) )
    3966:	21 81       	ldd	r18, Z+1	; 0x01
    3968:	2f 3f       	cpi	r18, 0xFF	; 255
    396a:	09 f4       	brne	.+2      	; 0x396e <decodeFrame+0x3c8>
    396c:	6c c1       	rjmp	.+728    	; 0x3c46 <decodeFrame+0x6a0>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_DRACK;
    396e:	22 e8       	ldi	r18, 0x82	; 130
    3970:	20 93 3a 04 	sts	0x043A, r18	; 0x80043a <LMIC+0x129>
            if( freq != 0 )
    3974:	61 15       	cp	r22, r1
    3976:	71 05       	cpc	r23, r1
    3978:	81 05       	cpc	r24, r1
    397a:	91 05       	cpc	r25, r1
    397c:	09 f4       	brne	.+2      	; 0x3980 <decodeFrame+0x3da>
    397e:	3f cf       	rjmp	.-386    	; 0x37fe <decodeFrame+0x258>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_CHACK;
    3980:	33 e8       	ldi	r19, 0x83	; 131
    3982:	30 93 3a 04 	sts	0x043A, r19	; 0x80043a <LMIC+0x129>
            if( LMIC.dn2Ans == (0x80|MCMD_DN2P_ANS_DRACK|MCMD_DN2P_ANS_CHACK) ) {
                LMIC.dn2Dr = dr;
    3986:	10 93 35 04 	sts	0x0435, r17	; 0x800435 <LMIC+0x124>
                LMIC.dn2Freq = freq;
    398a:	60 93 36 04 	sts	0x0436, r22	; 0x800436 <LMIC+0x125>
    398e:	70 93 37 04 	sts	0x0437, r23	; 0x800437 <LMIC+0x126>
    3992:	80 93 38 04 	sts	0x0438, r24	; 0x800438 <LMIC+0x127>
    3996:	90 93 39 04 	sts	0x0439, r25	; 0x800439 <LMIC+0x128>
    399a:	31 cf       	rjmp	.-414    	; 0x37fe <decodeFrame+0x258>
                DO_DEVDB(LMIC.dn2Freq,dn2Freq);
            }
            continue;
        }
        case MCMD_DCAP_REQ: {
            u1_t cap = opts[oidx+1];
    399c:	e8 85       	ldd	r30, Y+8	; 0x08
    399e:	f9 85       	ldd	r31, Y+9	; 0x09
    39a0:	e5 5a       	subi	r30, 0xA5	; 165
    39a2:	fb 4f       	sbci	r31, 0xFB	; 251
    39a4:	20 81       	ld	r18, Z
            oidx += 2;
    39a6:	88 85       	ldd	r24, Y+8	; 0x08
    39a8:	99 85       	ldd	r25, Y+9	; 0x09
    39aa:	02 96       	adiw	r24, 0x02	; 2
    39ac:	99 87       	std	Y+9, r25	; 0x09
    39ae:	88 87       	std	Y+8, r24	; 0x08
            // A value cap=0xFF means device is OFF unless enabled again manually.
            if( cap==0xFF )
    39b0:	2f 3f       	cpi	r18, 0xFF	; 255
    39b2:	49 f4       	brne	.+18     	; 0x39c6 <decodeFrame+0x420>
                LMIC.opmode |= OP_SHUTDOWN;  // stop any sending
    39b4:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    39b8:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    39bc:	80 64       	ori	r24, 0x40	; 64
    39be:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    39c2:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
            LMIC.globalDutyRate  = cap & 0xF;
    39c6:	2f 70       	andi	r18, 0x0F	; 15
    39c8:	20 93 af 03 	sts	0x03AF, r18	; 0x8003af <LMIC+0x9e>
            LMIC.globalDutyAvail = os_getTime();
    39cc:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    39d0:	60 93 b0 03 	sts	0x03B0, r22	; 0x8003b0 <LMIC+0x9f>
    39d4:	70 93 b1 03 	sts	0x03B1, r23	; 0x8003b1 <LMIC+0xa0>
    39d8:	80 93 b2 03 	sts	0x03B2, r24	; 0x8003b2 <LMIC+0xa1>
    39dc:	90 93 b3 03 	sts	0x03B3, r25	; 0x8003b3 <LMIC+0xa2>
            DO_DEVDB(cap,dutyCap);
            LMIC.dutyCapAns = 1;
    39e0:	91 e0       	ldi	r25, 0x01	; 1
    39e2:	90 93 33 04 	sts	0x0433, r25	; 0x800433 <LMIC+0x122>
            continue;
    39e6:	0b cf       	rjmp	.-490    	; 0x37fe <decodeFrame+0x258>
        }
        case MCMD_SNCH_REQ: {
            u1_t chidx = opts[oidx+1];  // channel
    39e8:	e8 85       	ldd	r30, Y+8	; 0x08
    39ea:	f9 85       	ldd	r31, Y+9	; 0x09
    39ec:	e5 5a       	subi	r30, 0xA5	; 165
    39ee:	fb 4f       	sbci	r31, 0xFB	; 251
    39f0:	d0 80       	ld	r13, Z
            u4_t freq  = convFreq(&opts[oidx+2]); // freq
    39f2:	88 85       	ldd	r24, Y+8	; 0x08
    39f4:	99 85       	ldd	r25, Y+9	; 0x09
    39f6:	84 5a       	subi	r24, 0xA4	; 164
    39f8:	9b 4f       	sbci	r25, 0xFB	; 251
    39fa:	0e 94 d9 16 	call	0x2db2	; 0x2db2 <convFreq>
    39fe:	ab 01       	movw	r20, r22
    3a00:	bc 01       	movw	r22, r24
            u1_t drs   = opts[oidx+5];  // datarate span
    3a02:	e8 85       	ldd	r30, Y+8	; 0x08
    3a04:	f9 85       	ldd	r31, Y+9	; 0x09
    3a06:	e1 5a       	subi	r30, 0xA1	; 161
    3a08:	fb 4f       	sbci	r31, 0xFB	; 251
    3a0a:	e0 81       	ld	r30, Z
            LMIC.snchAns = 0x80;
    3a0c:	a0 e8       	ldi	r26, 0x80	; 128
    3a0e:	a0 93 34 04 	sts	0x0434, r26	; 0x800434 <LMIC+0x123>
            if( freq != 0 && LMIC_setupChannel(chidx, freq, DR_RANGE_MAP(drs&0xF,drs>>4), -1) )
    3a12:	41 15       	cp	r20, r1
    3a14:	51 05       	cpc	r21, r1
    3a16:	61 05       	cpc	r22, r1
    3a18:	71 05       	cpc	r23, r1
    3a1a:	21 f1       	breq	.+72     	; 0x3a64 <decodeFrame+0x4be>
    3a1c:	8e 2f       	mov	r24, r30
    3a1e:	82 95       	swap	r24
    3a20:	8f 70       	andi	r24, 0x0F	; 15
    3a22:	2f e0       	ldi	r18, 0x0F	; 15
    3a24:	30 e0       	ldi	r19, 0x00	; 0
    3a26:	28 1b       	sub	r18, r24
    3a28:	31 09       	sbc	r19, r1
    3a2a:	c9 01       	movw	r24, r18
    3a2c:	2f ef       	ldi	r18, 0xFF	; 255
    3a2e:	3f ef       	ldi	r19, 0xFF	; 255
    3a30:	02 c0       	rjmp	.+4      	; 0x3a36 <decodeFrame+0x490>
    3a32:	36 95       	lsr	r19
    3a34:	27 95       	ror	r18
    3a36:	8a 95       	dec	r24
    3a38:	e2 f7       	brpl	.-8      	; 0x3a32 <decodeFrame+0x48c>
    3a3a:	ef 70       	andi	r30, 0x0F	; 15
    3a3c:	8f ef       	ldi	r24, 0xFF	; 255
    3a3e:	9f ef       	ldi	r25, 0xFF	; 255
    3a40:	02 c0       	rjmp	.+4      	; 0x3a46 <decodeFrame+0x4a0>
    3a42:	88 0f       	add	r24, r24
    3a44:	99 1f       	adc	r25, r25
    3a46:	ea 95       	dec	r30
    3a48:	e2 f7       	brpl	.-8      	; 0x3a42 <decodeFrame+0x49c>
    3a4a:	28 23       	and	r18, r24
    3a4c:	39 23       	and	r19, r25
    3a4e:	0f ef       	ldi	r16, 0xFF	; 255
    3a50:	8d 2d       	mov	r24, r13
    3a52:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
    3a56:	88 23       	and	r24, r24
    3a58:	29 f0       	breq	.+10     	; 0x3a64 <decodeFrame+0x4be>
                LMIC.snchAns |= MCMD_SNCH_ANS_DRACK|MCMD_SNCH_ANS_FQACK;
    3a5a:	80 91 34 04 	lds	r24, 0x0434	; 0x800434 <LMIC+0x123>
    3a5e:	83 60       	ori	r24, 0x03	; 3
    3a60:	80 93 34 04 	sts	0x0434, r24	; 0x800434 <LMIC+0x123>
            oidx += 6;
    3a64:	88 85       	ldd	r24, Y+8	; 0x08
    3a66:	99 85       	ldd	r25, Y+9	; 0x09
    3a68:	06 96       	adiw	r24, 0x06	; 6
    3a6a:	99 87       	std	Y+9, r25	; 0x09
    3a6c:	88 87       	std	Y+8, r24	; 0x08
            continue;
    3a6e:	c7 ce       	rjmp	.-626    	; 0x37fe <decodeFrame+0x258>
        }
        case MCMD_PING_SET: {
            u4_t freq = convFreq(&opts[oidx+1]);
    3a70:	88 85       	ldd	r24, Y+8	; 0x08
    3a72:	99 85       	ldd	r25, Y+9	; 0x09
    3a74:	85 5a       	subi	r24, 0xA5	; 165
    3a76:	9b 4f       	sbci	r25, 0xFB	; 251
    3a78:	0e 94 d9 16 	call	0x2db2	; 0x2db2 <convFreq>
            oidx += 4;
    3a7c:	a8 85       	ldd	r26, Y+8	; 0x08
    3a7e:	b9 85       	ldd	r27, Y+9	; 0x09
    3a80:	14 96       	adiw	r26, 0x04	; 4
    3a82:	b9 87       	std	Y+9, r27	; 0x09
    3a84:	a8 87       	std	Y+8, r26	; 0x08
            u1_t flags = 0x80;
            if( freq != 0 ) {
    3a86:	61 15       	cp	r22, r1
    3a88:	71 05       	cpc	r23, r1
    3a8a:	81 05       	cpc	r24, r1
    3a8c:	91 05       	cpc	r25, r1
    3a8e:	51 f0       	breq	.+20     	; 0x3aa4 <decodeFrame+0x4fe>
                flags |= MCMD_PING_ANS_FQACK;
                LMIC.ping.freq = freq;
    3a90:	60 93 4a 04 	sts	0x044A, r22	; 0x80044a <LMIC+0x139>
    3a94:	70 93 4b 04 	sts	0x044B, r23	; 0x80044b <LMIC+0x13a>
    3a98:	80 93 4c 04 	sts	0x044C, r24	; 0x80044c <LMIC+0x13b>
    3a9c:	90 93 4d 04 	sts	0x044D, r25	; 0x80044d <LMIC+0x13c>
        case MCMD_PING_SET: {
            u4_t freq = convFreq(&opts[oidx+1]);
            oidx += 4;
            u1_t flags = 0x80;
            if( freq != 0 ) {
                flags |= MCMD_PING_ANS_FQACK;
    3aa0:	81 e8       	ldi	r24, 0x81	; 129
    3aa2:	01 c0       	rjmp	.+2      	; 0x3aa6 <decodeFrame+0x500>
            continue;
        }
        case MCMD_PING_SET: {
            u4_t freq = convFreq(&opts[oidx+1]);
            oidx += 4;
            u1_t flags = 0x80;
    3aa4:	80 e8       	ldi	r24, 0x80	; 128
                LMIC.ping.freq = freq;
                DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
                DO_DEVDB(LMIC.ping.freq, pingFreq);
                DO_DEVDB(LMIC.ping.dr, pingDr);
            }
            LMIC.pingSetAns = flags;
    3aa6:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <LMIC+0x12c>
            continue;
    3aaa:	a9 ce       	rjmp	.-686    	; 0x37fe <decodeFrame+0x258>
        }
        case MCMD_BCNI_ANS: {
            // Ignore if tracking already enabled
            if( (LMIC.opmode & OP_TRACK) == 0 ) {
    3aac:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3ab0:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3ab4:	81 fd       	sbrc	r24, 1
    3ab6:	6a c0       	rjmp	.+212    	; 0x3b8c <decodeFrame+0x5e6>
                LMIC.bcnChnl = opts[oidx+3];
    3ab8:	e8 85       	ldd	r30, Y+8	; 0x08
    3aba:	f9 85       	ldd	r31, Y+9	; 0x09
    3abc:	e3 5a       	subi	r30, 0xA3	; 163
    3abe:	fb 4f       	sbci	r31, 0xFB	; 251
    3ac0:	20 81       	ld	r18, Z
    3ac2:	20 93 92 04 	sts	0x0492, r18	; 0x800492 <LMIC+0x181>
                // Enable tracking - bcninfoTries
                LMIC.opmode |= OP_TRACK;
    3ac6:	82 60       	ori	r24, 0x02	; 2
    3ac8:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    3acc:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
                // Cleared later in txComplete handling - triggers EV_BEACON_FOUND
                ASSERT(LMIC.bcninfoTries!=0);
    3ad0:	80 91 3c 04 	lds	r24, 0x043C	; 0x80043c <LMIC+0x12b>
    3ad4:	81 11       	cpse	r24, r1
    3ad6:	02 c0       	rjmp	.+4      	; 0x3adc <decodeFrame+0x536>
    3ad8:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    3adc:	e8 85       	ldd	r30, Y+8	; 0x08
    3ade:	f9 85       	ldd	r31, Y+9	; 0x09
    3ae0:	e5 5a       	subi	r30, 0xA5	; 165
    3ae2:	fb 4f       	sbci	r31, 0xFB	; 251
                // Setup RX parameters
                LMIC.bcninfo.txtime = (LMIC.rxtime
                                       + ms2osticks(os_rlsbf2(&opts[oidx+1]) * MCMD_BCNI_TUNIT)
    3ae4:	80 81       	ld	r24, Z
    3ae6:	91 81       	ldd	r25, Z+1	; 0x01
    3ae8:	be e1       	ldi	r27, 0x1E	; 30
    3aea:	b8 9f       	mul	r27, r24
    3aec:	b0 01       	movw	r22, r0
    3aee:	b9 9f       	mul	r27, r25
    3af0:	70 0d       	add	r23, r0
    3af2:	11 24       	eor	r1, r1
    3af4:	80 e0       	ldi	r24, 0x00	; 0
    3af6:	90 e0       	ldi	r25, 0x00	; 0
    3af8:	22 e1       	ldi	r18, 0x12	; 18
    3afa:	3a e7       	ldi	r19, 0x7A	; 122
    3afc:	40 e0       	ldi	r20, 0x00	; 0
    3afe:	50 e0       	ldi	r21, 0x00	; 0
    3b00:	0e 94 2a 33 	call	0x6654	; 0x6654 <__umulsidi3>
    3b04:	e8 ee       	ldi	r30, 0xE8	; 232
    3b06:	ae 2e       	mov	r10, r30
    3b08:	f3 e0       	ldi	r31, 0x03	; 3
    3b0a:	bf 2e       	mov	r11, r31
    3b0c:	c1 2c       	mov	r12, r1
    3b0e:	d1 2c       	mov	r13, r1
    3b10:	e1 2c       	mov	r14, r1
    3b12:	f1 2c       	mov	r15, r1
    3b14:	00 e0       	ldi	r16, 0x00	; 0
    3b16:	10 e0       	ldi	r17, 0x00	; 0
    3b18:	0e 94 57 33 	call	0x66ae	; 0x66ae <__divdi3>
    3b1c:	59 01       	movw	r10, r18
    3b1e:	6a 01       	movw	r12, r20
    3b20:	80 91 15 03 	lds	r24, 0x0315	; 0x800315 <LMIC+0x4>
    3b24:	90 91 16 03 	lds	r25, 0x0316	; 0x800316 <LMIC+0x5>
    3b28:	a0 91 17 03 	lds	r26, 0x0317	; 0x800317 <LMIC+0x6>
    3b2c:	b0 91 18 03 	lds	r27, 0x0318	; 0x800318 <LMIC+0x7>
    3b30:	8a 0d       	add	r24, r10
    3b32:	9b 1d       	adc	r25, r11
    3b34:	ac 1d       	adc	r26, r12
    3b36:	bd 1d       	adc	r27, r13
                // Enable tracking - bcninfoTries
                LMIC.opmode |= OP_TRACK;
                // Cleared later in txComplete handling - triggers EV_BEACON_FOUND
                ASSERT(LMIC.bcninfoTries!=0);
                // Setup RX parameters
                LMIC.bcninfo.txtime = (LMIC.rxtime
    3b38:	ac 01       	movw	r20, r24
    3b3a:	bd 01       	movw	r22, r26
    3b3c:	4b 52       	subi	r20, 0x2B	; 43
    3b3e:	57 40       	sbci	r21, 0x07	; 7
    3b40:	6d 43       	sbci	r22, 0x3D	; 61
    3b42:	71 09       	sbc	r23, r1
    3b44:	40 93 98 04 	sts	0x0498, r20	; 0x800498 <LMIC+0x187>
    3b48:	50 93 99 04 	sts	0x0499, r21	; 0x800499 <LMIC+0x188>
    3b4c:	60 93 9a 04 	sts	0x049A, r22	; 0x80049a <LMIC+0x189>
    3b50:	70 93 9b 04 	sts	0x049B, r23	; 0x80049b <LMIC+0x18a>


// Setup beacon RX parameters assuming we have an error of ms (aka +/-(ms/2))
static void calcBcnRxWindowFromMillis (u1_t ms, bit_t ini) {
    if( ini ) {
        LMIC.drift = 0;
    3b54:	10 92 c0 03 	sts	0x03C0, r1	; 0x8003c0 <LMIC+0xaf>
    3b58:	10 92 bf 03 	sts	0x03BF, r1	; 0x8003bf <LMIC+0xae>
        LMIC.maxDriftDiff = 0;
    3b5c:	10 92 c4 03 	sts	0x03C4, r1	; 0x8003c4 <LMIC+0xb3>
    3b60:	10 92 c3 03 	sts	0x03C3, r1	; 0x8003c3 <LMIC+0xb2>
        LMIC.missedBcns = 0;
    3b64:	10 92 3b 04 	sts	0x043B, r1	; 0x80043b <LMIC+0x12a>
        LMIC.bcninfo.flags |= BCN_NODRIFT|BCN_NODDIFF;
    3b68:	ec e0       	ldi	r30, 0x0C	; 12
    3b6a:	e0 93 9e 04 	sts	0x049E, r30	; 0x80049e <LMIC+0x18d>
    }
    ostime_t hsym = dr2hsym(DR_BCN);
    LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
    3b6e:	f3 e1       	ldi	r31, 0x13	; 19
    3b70:	f0 93 93 04 	sts	0x0493, r31	; 0x800493 <LMIC+0x182>
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
    3b74:	8b 5e       	subi	r24, 0xEB	; 235
    3b76:	91 09       	sbc	r25, r1
    3b78:	a1 09       	sbc	r26, r1
    3b7a:	b1 09       	sbc	r27, r1
    3b7c:	80 93 94 04 	sts	0x0494, r24	; 0x800494 <LMIC+0x183>
    3b80:	90 93 95 04 	sts	0x0495, r25	; 0x800495 <LMIC+0x184>
    3b84:	a0 93 96 04 	sts	0x0496, r26	; 0x800496 <LMIC+0x185>
    3b88:	b0 93 97 04 	sts	0x0497, r27	; 0x800497 <LMIC+0x186>
                                     e_.info    = (LMIC.missedBcns |
                                                   (osticks2us(LMIC.bcninfo.txtime + BCN_INTV_osticks
                                                               - LMIC.bcnRxtime) << 8)),
                                     e_.time    = MAIN::CDEV->ostime2ustime(LMIC.bcninfo.txtime + BCN_INTV_osticks)));
            }
            oidx += 4;
    3b8c:	28 85       	ldd	r18, Y+8	; 0x08
    3b8e:	39 85       	ldd	r19, Y+9	; 0x09
    3b90:	2c 5f       	subi	r18, 0xFC	; 252
    3b92:	3f 4f       	sbci	r19, 0xFF	; 255
    3b94:	39 87       	std	Y+9, r19	; 0x09
    3b96:	28 87       	std	Y+8, r18	; 0x08
            continue;
    3b98:	32 ce       	rjmp	.-924    	; 0x37fe <decodeFrame+0x258>
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (oidx) + (olen<<8)));
    }

    if( !replayConf ) {
    3b9a:	ee 81       	ldd	r30, Y+6	; 0x06
    3b9c:	ff 81       	ldd	r31, Y+7	; 0x07
    3b9e:	ef 2b       	or	r30, r31
    3ba0:	31 f5       	brne	.+76     	; 0x3bee <decodeFrame+0x648>
        // Handle payload only if not a replay
        // Decrypt payload - if any
        if( port >= 0  &&  pend-poff > 0 )
    3ba2:	29 81       	ldd	r18, Y+1	; 0x01
    3ba4:	3a 81       	ldd	r19, Y+2	; 0x02
    3ba6:	2f 3f       	cpi	r18, 0xFF	; 255
    3ba8:	8f ef       	ldi	r24, 0xFF	; 255
    3baa:	38 07       	cpc	r19, r24
    3bac:	01 f1       	breq	.+64     	; 0x3bee <decodeFrame+0x648>
    3bae:	51 01       	movw	r10, r2
    3bb0:	a8 18       	sub	r10, r8
    3bb2:	b9 08       	sbc	r11, r9
    3bb4:	1a 14       	cp	r1, r10
    3bb6:	1b 04       	cpc	r1, r11
    3bb8:	d4 f4       	brge	.+52     	; 0x3bee <decodeFrame+0x648>
            aes_cipher(port <= 0 ? LMIC.nwkKey : LMIC.artKey, LMIC.devaddr, seqno, /*dn*/1, d+poff, pend-poff);
    3bba:	d4 01       	movw	r26, r8
    3bbc:	ae 5a       	subi	r26, 0xAE	; 174
    3bbe:	bb 4f       	sbci	r27, 0xFB	; 251
    3bc0:	6d 01       	movw	r12, r26
    3bc2:	40 91 1e 04 	lds	r20, 0x041E	; 0x80041e <LMIC+0x10d>
    3bc6:	50 91 1f 04 	lds	r21, 0x041F	; 0x80041f <LMIC+0x10e>
    3bca:	60 91 20 04 	lds	r22, 0x0420	; 0x800420 <LMIC+0x10f>
    3bce:	70 91 21 04 	lds	r23, 0x0421	; 0x800421 <LMIC+0x110>
    3bd2:	23 2b       	or	r18, r19
    3bd4:	19 f4       	brne	.+6      	; 0x3bdc <decodeFrame+0x636>
    3bd6:	8e ef       	ldi	r24, 0xFE	; 254
    3bd8:	93 e0       	ldi	r25, 0x03	; 3
    3bda:	02 c0       	rjmp	.+4      	; 0x3be0 <decodeFrame+0x63a>
    3bdc:	8e e0       	ldi	r24, 0x0E	; 14
    3bde:	94 e0       	ldi	r25, 0x04	; 4
    3be0:	ee 24       	eor	r14, r14
    3be2:	e3 94       	inc	r14
    3be4:	f1 2c       	mov	r15, r1
    3be6:	93 01       	movw	r18, r6
    3be8:	82 01       	movw	r16, r4
    3bea:	0e 94 25 17 	call	0x2e4a	; 0x2e4a <aes_cipher.part.2>
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = seqno,
                           e_.info2  = ackup));
    }

    if( LMIC.txCnt != 0 ) // we requested an ACK
    3bee:	80 91 4e 04 	lds	r24, 0x044E	; 0x80044e <LMIC+0x13d>
    3bf2:	88 23       	and	r24, r24
    3bf4:	59 f0       	breq	.+22     	; 0x3c0c <decodeFrame+0x666>
        LMIC.txrxFlags |= ackup ? TXRX_ACK : TXRX_NACK;
    3bf6:	80 91 4f 04 	lds	r24, 0x044F	; 0x80044f <LMIC+0x13e>
    3bfa:	bb 81       	ldd	r27, Y+3	; 0x03
    3bfc:	b5 ff       	sbrs	r27, 5
    3bfe:	02 c0       	rjmp	.+4      	; 0x3c04 <decodeFrame+0x65e>
    3c00:	90 e8       	ldi	r25, 0x80	; 128
    3c02:	01 c0       	rjmp	.+2      	; 0x3c06 <decodeFrame+0x660>
    3c04:	90 e4       	ldi	r25, 0x40	; 64
    3c06:	89 2b       	or	r24, r25
    3c08:	80 93 4f 04 	sts	0x044F, r24	; 0x80044f <LMIC+0x13e>
    3c0c:	80 91 4f 04 	lds	r24, 0x044F	; 0x80044f <LMIC+0x13e>

    if( port < 0 ) {
    3c10:	e9 81       	ldd	r30, Y+1	; 0x01
    3c12:	fa 81       	ldd	r31, Y+2	; 0x02
    3c14:	31 96       	adiw	r30, 0x01	; 1
    3c16:	41 f4       	brne	.+16     	; 0x3c28 <decodeFrame+0x682>
        LMIC.txrxFlags |= TXRX_NOPORT;
    3c18:	80 62       	ori	r24, 0x20	; 32
    3c1a:	80 93 4f 04 	sts	0x044F, r24	; 0x80044f <LMIC+0x13e>
        LMIC.dataBeg = poff;
    3c1e:	80 92 50 04 	sts	0x0450, r8	; 0x800450 <LMIC+0x13f>
        LMIC.dataLen = 0;
    3c22:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
    3c26:	09 c0       	rjmp	.+18     	; 0x3c3a <decodeFrame+0x694>
    } else {
        LMIC.txrxFlags |= TXRX_PORT;
    3c28:	80 61       	ori	r24, 0x10	; 16
    3c2a:	80 93 4f 04 	sts	0x044F, r24	; 0x80044f <LMIC+0x13e>
        LMIC.dataBeg = poff;
    3c2e:	80 92 50 04 	sts	0x0450, r8	; 0x800450 <LMIC+0x13f>
        LMIC.dataLen = pend-poff;
    3c32:	82 2d       	mov	r24, r2
    3c34:	88 19       	sub	r24, r8
    3c36:	80 93 51 04 	sts	0x0451, r24	; 0x800451 <LMIC+0x140>
    }
    return 1;
    3c3a:	81 e0       	ldi	r24, 0x01	; 1
    3c3c:	0d c0       	rjmp	.+26     	; 0x3c58 <decodeFrame+0x6b2>
            oidx += 5;

            LMIC.ladrAns = 0x80 |     // Include an answer into next frame up
                MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK;
            if( !mapChannels(chpage, chmap) )
                LMIC.ladrAns &= ~MCMD_LADR_ANS_CHACK;
    3c3e:	86 e8       	ldi	r24, 0x86	; 134
    3c40:	80 93 2f 04 	sts	0x042F, r24	; 0x80042f <LMIC+0x11e>
    3c44:	4d ce       	rjmp	.-870    	; 0x38e0 <decodeFrame+0x33a>
            u4_t freq = convFreq(&opts[oidx+2]);
            oidx += 5;
            LMIC.dn2Ans = 0x80;   // answer pending
            if( validDR(dr) )
                LMIC.dn2Ans |= MCMD_DN2P_ANS_DRACK;
            if( freq != 0 )
    3c46:	67 2b       	or	r22, r23
    3c48:	68 2b       	or	r22, r24
    3c4a:	69 2b       	or	r22, r25
    3c4c:	09 f4       	brne	.+2      	; 0x3c50 <decodeFrame+0x6aa>
    3c4e:	d7 cd       	rjmp	.-1106   	; 0x37fe <decodeFrame+0x258>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_CHACK;
    3c50:	31 e8       	ldi	r19, 0x81	; 129
    3c52:	30 93 3a 04 	sts	0x043A, r19	; 0x80043a <LMIC+0x129>
    3c56:	d3 cd       	rjmp	.-1114   	; 0x37fe <decodeFrame+0x258>
        LMIC.txrxFlags |= TXRX_PORT;
        LMIC.dataBeg = poff;
        LMIC.dataLen = pend-poff;
    }
    return 1;
}
    3c58:	29 96       	adiw	r28, 0x09	; 9
    3c5a:	0f b6       	in	r0, 0x3f	; 63
    3c5c:	f8 94       	cli
    3c5e:	de bf       	out	0x3e, r29	; 62
    3c60:	0f be       	out	0x3f, r0	; 63
    3c62:	cd bf       	out	0x3d, r28	; 61
    3c64:	df 91       	pop	r29
    3c66:	cf 91       	pop	r28
    3c68:	1f 91       	pop	r17
    3c6a:	0f 91       	pop	r16
    3c6c:	ff 90       	pop	r15
    3c6e:	ef 90       	pop	r14
    3c70:	df 90       	pop	r13
    3c72:	cf 90       	pop	r12
    3c74:	bf 90       	pop	r11
    3c76:	af 90       	pop	r10
    3c78:	9f 90       	pop	r9
    3c7a:	8f 90       	pop	r8
    3c7c:	7f 90       	pop	r7
    3c7e:	6f 90       	pop	r6
    3c80:	5f 90       	pop	r5
    3c82:	4f 90       	pop	r4
    3c84:	3f 90       	pop	r3
    3c86:	2f 90       	pop	r2
    3c88:	08 95       	ret

00003c8a <LMIC_disableChannel>:
    LMIC.channelDrMap[chidx] = drmap==0 ? DR_RANGE_MAP(DR_SF12,DR_SF7) : drmap;
    LMIC.channelMap |= 1<<chidx;  // enabled right away
    return 1;
}

void LMIC_disableChannel (u1_t channel) {
    3c8a:	48 2f       	mov	r20, r24
    LMIC.channelFreq[channel] = 0;
    3c8c:	28 2f       	mov	r18, r24
    3c8e:	30 e0       	ldi	r19, 0x00	; 0
    3c90:	f9 01       	movw	r30, r18
    3c92:	ee 0f       	add	r30, r30
    3c94:	ff 1f       	adc	r31, r31
    3c96:	ee 0f       	add	r30, r30
    3c98:	ff 1f       	adc	r31, r31
    3c9a:	ef 5e       	subi	r30, 0xEF	; 239
    3c9c:	fc 4f       	sbci	r31, 0xFC	; 252
    3c9e:	13 ae       	std	Z+59, r1	; 0x3b
    3ca0:	14 ae       	std	Z+60, r1	; 0x3c
    3ca2:	15 ae       	std	Z+61, r1	; 0x3d
    3ca4:	16 ae       	std	Z+62, r1	; 0x3e
    LMIC.channelDrMap[channel] = 0;
    3ca6:	22 0f       	add	r18, r18
    3ca8:	33 1f       	adc	r19, r19
    3caa:	f9 01       	movw	r30, r18
    3cac:	e4 57       	subi	r30, 0x74	; 116
    3cae:	fc 4f       	sbci	r31, 0xFC	; 252
    3cb0:	11 82       	std	Z+1, r1	; 0x01
    3cb2:	10 82       	st	Z, r1
    LMIC.channelMap &= ~(1<<channel);
    3cb4:	ec ea       	ldi	r30, 0xAC	; 172
    3cb6:	f3 e0       	ldi	r31, 0x03	; 3
    3cb8:	81 e0       	ldi	r24, 0x01	; 1
    3cba:	90 e0       	ldi	r25, 0x00	; 0
    3cbc:	02 c0       	rjmp	.+4      	; 0x3cc2 <LMIC_disableChannel+0x38>
    3cbe:	88 0f       	add	r24, r24
    3cc0:	99 1f       	adc	r25, r25
    3cc2:	4a 95       	dec	r20
    3cc4:	e2 f7       	brpl	.-8      	; 0x3cbe <LMIC_disableChannel+0x34>
    3cc6:	80 95       	com	r24
    3cc8:	90 95       	com	r25
    3cca:	20 81       	ld	r18, Z
    3ccc:	31 81       	ldd	r19, Z+1	; 0x01
    3cce:	82 23       	and	r24, r18
    3cd0:	93 23       	and	r25, r19
    3cd2:	91 83       	std	Z+1, r25	; 0x01
    3cd4:	80 83       	st	Z, r24
    3cd6:	08 95       	ret

00003cd8 <LMIC_enableTracking>:
    os_radio(RADIO_RXON);
}


bit_t LMIC_enableTracking (u1_t tryBcnInfo) {
    if( (LMIC.opmode & (OP_SCAN|OP_TRACK|OP_SHUTDOWN)) != 0 )
    3cd8:	20 91 b8 03 	lds	r18, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3cdc:	30 91 b9 03 	lds	r19, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3ce0:	23 74       	andi	r18, 0x43	; 67
    3ce2:	33 27       	eor	r19, r19
    3ce4:	23 2b       	or	r18, r19
    3ce6:	39 f4       	brne	.+14     	; 0x3cf6 <LMIC_enableTracking+0x1e>
        return 0;  // already in progress or failed to enable
    // If BCN info requested from NWK then app has to take are
    // of sending data up so that MCMD_BCNI_REQ can be attached.
    if( (LMIC.bcninfoTries = tryBcnInfo) == 0 )
    3ce8:	80 93 3c 04 	sts	0x043C, r24	; 0x80043c <LMIC+0x12b>
    3cec:	81 11       	cpse	r24, r1
    3cee:	05 c0       	rjmp	.+10     	; 0x3cfa <LMIC_enableTracking+0x22>
        startScan();
    3cf0:	0e 94 30 15 	call	0x2a60	; 0x2a60 <startScan>
    3cf4:	02 c0       	rjmp	.+4      	; 0x3cfa <LMIC_enableTracking+0x22>
}


bit_t LMIC_enableTracking (u1_t tryBcnInfo) {
    if( (LMIC.opmode & (OP_SCAN|OP_TRACK|OP_SHUTDOWN)) != 0 )
        return 0;  // already in progress or failed to enable
    3cf6:	80 e0       	ldi	r24, 0x00	; 0
    3cf8:	08 95       	ret
    // If BCN info requested from NWK then app has to take are
    // of sending data up so that MCMD_BCNI_REQ can be attached.
    if( (LMIC.bcninfoTries = tryBcnInfo) == 0 )
    3cfa:	81 e0       	ldi	r24, 0x01	; 1
        startScan();
    return 1;  // enabled
}
    3cfc:	08 95       	ret

00003cfe <LMIC_setPingable>:
}


void LMIC_setPingable (u1_t intvExp) {
    // Change setting
    LMIC.ping.intvExp = (intvExp & 0x7);
    3cfe:	87 70       	andi	r24, 0x07	; 7
    3d00:	80 93 3f 04 	sts	0x043F, r24	; 0x80043f <LMIC+0x12e>
    LMIC.opmode |= OP_PINGABLE;
    3d04:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3d08:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3d0c:	9c 01       	movw	r18, r24
    3d0e:	34 60       	ori	r19, 0x04	; 4
    3d10:	30 93 b9 03 	sts	0x03B9, r19	; 0x8003b9 <LMIC+0xa8>
    3d14:	20 93 b8 03 	sts	0x03B8, r18	; 0x8003b8 <LMIC+0xa7>
    // App may call LMIC_enableTracking() explicitely before
    // Otherwise tracking is implicitly enabled here
    if( (LMIC.opmode & (OP_TRACK|OP_SCAN)) == 0  &&  LMIC.bcninfoTries == 0 )
    3d18:	83 70       	andi	r24, 0x03	; 3
    3d1a:	99 27       	eor	r25, r25
    3d1c:	89 2b       	or	r24, r25
    3d1e:	31 f4       	brne	.+12     	; 0x3d2c <LMIC_setPingable+0x2e>
    3d20:	80 91 3c 04 	lds	r24, 0x043C	; 0x80043c <LMIC+0x12b>
    3d24:	81 11       	cpse	r24, r1
    3d26:	02 c0       	rjmp	.+4      	; 0x3d2c <LMIC_setPingable+0x2e>
        LMIC_enableTracking(0);
    3d28:	0c 94 6c 1e 	jmp	0x3cd8	; 0x3cd8 <LMIC_enableTracking>
    3d2c:	08 95       	ret

00003d2e <LMIC_startJoining>:
static void startJoining (xref2osjob_t osjob) {
    reportEvent(EV_JOINING);
}

// Start join procedure if not already joined.
bit_t LMIC_startJoining (void) {
    3d2e:	cf 92       	push	r12
    3d30:	df 92       	push	r13
    3d32:	ef 92       	push	r14
    3d34:	ff 92       	push	r15
    if( LMIC.devaddr == 0 ) {
    3d36:	80 91 1e 04 	lds	r24, 0x041E	; 0x80041e <LMIC+0x10d>
    3d3a:	90 91 1f 04 	lds	r25, 0x041F	; 0x80041f <LMIC+0x10e>
    3d3e:	a0 91 20 04 	lds	r26, 0x0420	; 0x800420 <LMIC+0x10f>
    3d42:	b0 91 21 04 	lds	r27, 0x0421	; 0x800421 <LMIC+0x110>
    3d46:	89 2b       	or	r24, r25
    3d48:	8a 2b       	or	r24, r26
    3d4a:	8b 2b       	or	r24, r27
    3d4c:	09 f0       	breq	.+2      	; 0x3d50 <LMIC_startJoining+0x22>
    3d4e:	5d c0       	rjmp	.+186    	; 0x3e0a <LMIC_startJoining+0xdc>
        // There should be no TX/RX going on
        ASSERT((LMIC.opmode & (OP_POLL|OP_TXRXPEND)) == 0);
    3d50:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3d54:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3d58:	80 79       	andi	r24, 0x90	; 144
    3d5a:	99 27       	eor	r25, r25
    3d5c:	89 2b       	or	r24, r25
    3d5e:	11 f0       	breq	.+4      	; 0x3d64 <LMIC_startJoining+0x36>
    3d60:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
        // Lift any previous duty limitation
        LMIC.globalDutyRate = 0;
    3d64:	10 92 af 03 	sts	0x03AF, r1	; 0x8003af <LMIC+0x9e>
        // Cancel scanning
        LMIC.opmode &= ~(OP_SCAN|OP_REJOIN|OP_LINKDEAD|OP_NEXTCHNL);
    3d68:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3d6c:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3d70:	8e 7d       	andi	r24, 0xDE	; 222
    3d72:	97 7e       	andi	r25, 0xE7	; 231
    3d74:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    3d78:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
        // Setup state
        LMIC.rejoinCnt = LMIC.txCnt = LMIC.pendTxConf = 0;
    3d7c:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <LMIC+0xb5>
    3d80:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <LMIC+0x13d>
    3d84:	10 92 be 03 	sts	0x03BE, r1	; 0x8003be <LMIC+0xad>

static void initJoinLoop (void) {
#if CFG_TxContinuousMode
  LMIC.txChnl = 0;
#else
    LMIC.txChnl = os_getRndU1() % NUM_DEFAULT_CHANNELS;
    3d88:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    3d8c:	66 e0       	ldi	r22, 0x06	; 6
    3d8e:	0e 94 48 32 	call	0x6490	; 0x6490 <__udivmodqi4>
    3d92:	90 93 ae 03 	sts	0x03AE, r25	; 0x8003ae <LMIC+0x9d>
#endif
    LMIC.adrTxPow = 14;
    3d96:	8e e0       	ldi	r24, 0x0E	; 14
    3d98:	80 93 bb 03 	sts	0x03BB, r24	; 0x8003bb <LMIC+0xaa>
                        e_.deveui    = MAIN::CDEV->getEui(),
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = LMIC.adrTxPow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    LMIC.datarate = dr;
    3d9c:	83 e0       	ldi	r24, 0x03	; 3
    3d9e:	80 93 bc 03 	sts	0x03BC, r24	; 0x8003bc <LMIC+0xab>
#else
    LMIC.txChnl = os_getRndU1() % NUM_DEFAULT_CHANNELS;
#endif
    LMIC.adrTxPow = 14;
    setDrJoin(DRCHG_SET, DR_SF9);
    initDefaultChannels(1);
    3da2:	81 e0       	ldi	r24, 0x01	; 1
    3da4:	0e 94 77 15 	call	0x2aee	; 0x2aee <initDefaultChannels>
    ASSERT((LMIC.opmode & OP_NEXTCHNL)==0);
    3da8:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3dac:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3db0:	93 fd       	sbrc	r25, 3
    3db2:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    LMIC.txend = LMIC.bands[BAND_MILLI].avail + rndDelay(8);
    3db6:	c0 90 30 03 	lds	r12, 0x0330	; 0x800330 <LMIC+0x1f>
    3dba:	d0 90 31 03 	lds	r13, 0x0331	; 0x800331 <LMIC+0x20>
    3dbe:	e0 90 32 03 	lds	r14, 0x0332	; 0x800332 <LMIC+0x21>
    3dc2:	f0 90 33 03 	lds	r15, 0x0333	; 0x800333 <LMIC+0x22>
    3dc6:	88 e0       	ldi	r24, 0x08	; 8
    3dc8:	0e 94 12 14 	call	0x2824	; 0x2824 <rndDelay>
    3dcc:	dc 01       	movw	r26, r24
    3dce:	cb 01       	movw	r24, r22
    3dd0:	8c 0d       	add	r24, r12
    3dd2:	9d 1d       	adc	r25, r13
    3dd4:	ae 1d       	adc	r26, r14
    3dd6:	bf 1d       	adc	r27, r15
    3dd8:	80 93 11 03 	sts	0x0311, r24	; 0x800311 <LMIC>
    3ddc:	90 93 12 03 	sts	0x0312, r25	; 0x800312 <LMIC+0x1>
    3de0:	a0 93 13 03 	sts	0x0313, r26	; 0x800313 <LMIC+0x2>
    3de4:	b0 93 14 03 	sts	0x0314, r27	; 0x800314 <LMIC+0x3>
        // Cancel scanning
        LMIC.opmode &= ~(OP_SCAN|OP_REJOIN|OP_LINKDEAD|OP_NEXTCHNL);
        // Setup state
        LMIC.rejoinCnt = LMIC.txCnt = LMIC.pendTxConf = 0;
        initJoinLoop();
        LMIC.opmode |= OP_JOINING;
    3de8:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3dec:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3df0:	84 60       	ori	r24, 0x04	; 4
    3df2:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    3df6:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
        // reportEvent will call engineUpdate which then starts sending JOIN REQUESTS
        os_setCallback(&LMIC.osjob, FUNC_ADDR(startJoining));
    3dfa:	60 e0       	ldi	r22, 0x00	; 0
    3dfc:	78 e2       	ldi	r23, 0x28	; 40
    3dfe:	84 e2       	ldi	r24, 0x24	; 36
    3e00:	93 e0       	ldi	r25, 0x03	; 3
    3e02:	0e 94 b6 0c 	call	0x196c	; 0x196c <os_setCallback>
    3e06:	81 e0       	ldi	r24, 0x01	; 1
    3e08:	01 c0       	rjmp	.+2      	; 0x3e0c <LMIC_startJoining+0xde>
        return 1;
    }
    return 0; // already joined
    3e0a:	80 e0       	ldi	r24, 0x00	; 0
}
    3e0c:	ff 90       	pop	r15
    3e0e:	ef 90       	pop	r14
    3e10:	df 90       	pop	r13
    3e12:	cf 90       	pop	r12
    3e14:	08 95       	ret

00003e16 <engineUpdate>:
    os_radio(RADIO_RX);
}


// Decide what to do next for the MAC layer of a device
static void engineUpdate (void) {
    3e16:	2f 92       	push	r2
    3e18:	3f 92       	push	r3
    3e1a:	4f 92       	push	r4
    3e1c:	5f 92       	push	r5
    3e1e:	6f 92       	push	r6
    3e20:	7f 92       	push	r7
    3e22:	8f 92       	push	r8
    3e24:	9f 92       	push	r9
    3e26:	af 92       	push	r10
    3e28:	bf 92       	push	r11
    3e2a:	cf 92       	push	r12
    3e2c:	df 92       	push	r13
    3e2e:	ef 92       	push	r14
    3e30:	ff 92       	push	r15
    3e32:	0f 93       	push	r16
    3e34:	1f 93       	push	r17
    3e36:	cf 93       	push	r28
    3e38:	df 93       	push	r29
    3e3a:	cd b7       	in	r28, 0x3d	; 61
    3e3c:	de b7       	in	r29, 0x3e	; 62
    3e3e:	62 97       	sbiw	r28, 0x12	; 18
    3e40:	0f b6       	in	r0, 0x3f	; 63
    3e42:	f8 94       	cli
    3e44:	de bf       	out	0x3e, r29	; 62
    3e46:	0f be       	out	0x3f, r0	; 63
    3e48:	cd bf       	out	0x3d, r28	; 61
    // Check for ongoing state: scan or TX/RX transaction
    if( (LMIC.opmode & (OP_SCAN|OP_TXRXPEND|OP_SHUTDOWN)) != 0 ) 
    3e4a:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3e4e:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3e52:	9c 01       	movw	r18, r24
    3e54:	21 7c       	andi	r18, 0xC1	; 193
    3e56:	33 27       	eor	r19, r19
    3e58:	23 2b       	or	r18, r19
    3e5a:	09 f0       	breq	.+2      	; 0x3e5e <engineUpdate+0x48>
    3e5c:	7b c5       	rjmp	.+2806   	; 0x4954 <engineUpdate+0xb3e>
        return;

    if( LMIC.devaddr == 0 && (LMIC.opmode & OP_JOINING) == 0 ) {
    3e5e:	40 91 1e 04 	lds	r20, 0x041E	; 0x80041e <LMIC+0x10d>
    3e62:	50 91 1f 04 	lds	r21, 0x041F	; 0x80041f <LMIC+0x10e>
    3e66:	60 91 20 04 	lds	r22, 0x0420	; 0x800420 <LMIC+0x10f>
    3e6a:	70 91 21 04 	lds	r23, 0x0421	; 0x800421 <LMIC+0x110>
    3e6e:	45 2b       	or	r20, r21
    3e70:	46 2b       	or	r20, r22
    3e72:	47 2b       	or	r20, r23
    3e74:	e1 f4       	brne	.+56     	; 0x3eae <engineUpdate+0x98>
    3e76:	82 fd       	sbrc	r24, 2
    3e78:	1a c0       	rjmp	.+52     	; 0x3eae <engineUpdate+0x98>
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
}
    3e7a:	62 96       	adiw	r28, 0x12	; 18
    3e7c:	0f b6       	in	r0, 0x3f	; 63
    3e7e:	f8 94       	cli
    3e80:	de bf       	out	0x3e, r29	; 62
    3e82:	0f be       	out	0x3f, r0	; 63
    3e84:	cd bf       	out	0x3d, r28	; 61
    3e86:	df 91       	pop	r29
    3e88:	cf 91       	pop	r28
    3e8a:	1f 91       	pop	r17
    3e8c:	0f 91       	pop	r16
    3e8e:	ff 90       	pop	r15
    3e90:	ef 90       	pop	r14
    3e92:	df 90       	pop	r13
    3e94:	cf 90       	pop	r12
    3e96:	bf 90       	pop	r11
    3e98:	af 90       	pop	r10
    3e9a:	9f 90       	pop	r9
    3e9c:	8f 90       	pop	r8
    3e9e:	7f 90       	pop	r7
    3ea0:	6f 90       	pop	r6
    3ea2:	5f 90       	pop	r5
    3ea4:	4f 90       	pop	r4
    3ea6:	3f 90       	pop	r3
    3ea8:	2f 90       	pop	r2
    // Check for ongoing state: scan or TX/RX transaction
    if( (LMIC.opmode & (OP_SCAN|OP_TXRXPEND|OP_SHUTDOWN)) != 0 ) 
        return;

    if( LMIC.devaddr == 0 && (LMIC.opmode & OP_JOINING) == 0 ) {
        LMIC_startJoining();
    3eaa:	0c 94 97 1e 	jmp	0x3d2e	; 0x3d2e <LMIC_startJoining>
        return;
    }

    ostime_t now    = os_getTime();
    3eae:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    3eb2:	2b 01       	movw	r4, r22
    3eb4:	3c 01       	movw	r6, r24
    ostime_t rxtime = 0;
    ostime_t txbeg  = 0;

    if( (LMIC.opmode & OP_TRACK) != 0 ) {
    3eb6:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3eba:	81 ff       	sbrs	r24, 1
    3ebc:	2b c0       	rjmp	.+86     	; 0x3f14 <engineUpdate+0xfe>
        // We are tracking a beacon
        ASSERT( now + RX_RAMPUP - LMIC.bcnRxtime <= 0 );
    3ebe:	40 91 94 04 	lds	r20, 0x0494	; 0x800494 <LMIC+0x183>
    3ec2:	50 91 95 04 	lds	r21, 0x0495	; 0x800495 <LMIC+0x184>
    3ec6:	60 91 96 04 	lds	r22, 0x0496	; 0x800496 <LMIC+0x185>
    3eca:	70 91 97 04 	lds	r23, 0x0497	; 0x800497 <LMIC+0x186>
    3ece:	d3 01       	movw	r26, r6
    3ed0:	c2 01       	movw	r24, r4
    3ed2:	ce 96       	adiw	r24, 0x3e	; 62
    3ed4:	a1 1d       	adc	r26, r1
    3ed6:	b1 1d       	adc	r27, r1
    3ed8:	84 1b       	sub	r24, r20
    3eda:	95 0b       	sbc	r25, r21
    3edc:	a6 0b       	sbc	r26, r22
    3ede:	b7 0b       	sbc	r27, r23
    3ee0:	18 16       	cp	r1, r24
    3ee2:	19 06       	cpc	r1, r25
    3ee4:	1a 06       	cpc	r1, r26
    3ee6:	1b 06       	cpc	r1, r27
    3ee8:	14 f4       	brge	.+4      	; 0x3eee <engineUpdate+0xd8>
    3eea:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
        rxtime = LMIC.bcnRxtime - RX_RAMPUP;
    3eee:	80 91 94 04 	lds	r24, 0x0494	; 0x800494 <LMIC+0x183>
    3ef2:	90 91 95 04 	lds	r25, 0x0495	; 0x800495 <LMIC+0x184>
    3ef6:	a0 91 96 04 	lds	r26, 0x0496	; 0x800496 <LMIC+0x185>
    3efa:	b0 91 97 04 	lds	r27, 0x0497	; 0x800497 <LMIC+0x186>
    3efe:	8c 01       	movw	r16, r24
    3f00:	9d 01       	movw	r18, r26
    3f02:	0e 53       	subi	r16, 0x3E	; 62
    3f04:	11 09       	sbc	r17, r1
    3f06:	21 09       	sbc	r18, r1
    3f08:	31 09       	sbc	r19, r1
    3f0a:	09 83       	std	Y+1, r16	; 0x01
    3f0c:	1a 83       	std	Y+2, r17	; 0x02
    3f0e:	2b 83       	std	Y+3, r18	; 0x03
    3f10:	3c 83       	std	Y+4, r19	; 0x04
    3f12:	04 c0       	rjmp	.+8      	; 0x3f1c <engineUpdate+0x106>
        LMIC_startJoining();
        return;
    }

    ostime_t now    = os_getTime();
    ostime_t rxtime = 0;
    3f14:	19 82       	std	Y+1, r1	; 0x01
    3f16:	1a 82       	std	Y+2, r1	; 0x02
    3f18:	1b 82       	std	Y+3, r1	; 0x03
    3f1a:	1c 82       	std	Y+4, r1	; 0x04
        // We are tracking a beacon
        ASSERT( now + RX_RAMPUP - LMIC.bcnRxtime <= 0 );
        rxtime = LMIC.bcnRxtime - RX_RAMPUP;
    }

    if( (LMIC.opmode & (OP_JOINING|OP_REJOIN|OP_TXDATA|OP_POLL)) != 0 ) {
    3f1c:	20 91 b8 03 	lds	r18, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    3f20:	30 91 b9 03 	lds	r19, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    3f24:	3a 8b       	std	Y+18, r19	; 0x12
    3f26:	29 8b       	std	Y+17, r18	; 0x11
    3f28:	c9 01       	movw	r24, r18
    3f2a:	8c 73       	andi	r24, 0x3C	; 60
    3f2c:	99 27       	eor	r25, r25
    3f2e:	89 2b       	or	r24, r25
    3f30:	09 f4       	brne	.+2      	; 0x3f34 <engineUpdate+0x11e>
    3f32:	ce c3       	rjmp	.+1948   	; 0x46d0 <engineUpdate+0x8ba>
        // Need to TX some data...
        // Assuming txChnl points to channel which first becomes available again.
        bit_t jacc = ((LMIC.opmode & (OP_JOINING|OP_REJOIN)) != 0 ? 1 : 0);
    3f34:	19 01       	movw	r2, r18
    3f36:	34 e2       	ldi	r19, 0x24	; 36
    3f38:	23 22       	and	r2, r19
    3f3a:	33 24       	eor	r3, r3
        // Find next suitable channel and return availability time
        if( (LMIC.opmode & OP_NEXTCHNL) != 0 ) {
    3f3c:	49 89       	ldd	r20, Y+17	; 0x11
    3f3e:	5a 89       	ldd	r21, Y+18	; 0x12
    3f40:	53 ff       	sbrs	r21, 3
    3f42:	ba c0       	rjmp	.+372    	; 0x40b8 <engineUpdate+0x2a2>
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
                chnl -=  MAX_CHANNELS;
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
    3f44:	60 91 ac 03 	lds	r22, 0x03AC	; 0x8003ac <LMIC+0x9b>
    3f48:	70 91 ad 03 	lds	r23, 0x03AD	; 0x8003ad <LMIC+0x9c>
    3f4c:	7a 87       	std	Y+10, r23	; 0x0a
    3f4e:	69 87       	std	Y+9, r22	; 0x09
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
    3f50:	80 91 bc 03 	lds	r24, 0x03BC	; 0x8003bc <LMIC+0xab>
    3f54:	8f 70       	andi	r24, 0x0F	; 15
    3f56:	21 e0       	ldi	r18, 0x01	; 1
    3f58:	30 e0       	ldi	r19, 0x00	; 0
    3f5a:	d9 01       	movw	r26, r18
    3f5c:	02 c0       	rjmp	.+4      	; 0x3f62 <engineUpdate+0x14c>
    3f5e:	aa 0f       	add	r26, r26
    3f60:	bb 1f       	adc	r27, r27
    3f62:	8a 95       	dec	r24
    3f64:	e2 f7       	brpl	.-8      	; 0x3f5e <engineUpdate+0x148>
    3f66:	bc 87       	std	Y+12, r27	; 0x0c
    3f68:	ab 87       	std	Y+11, r26	; 0x0b
    3f6a:	af e0       	ldi	r26, 0x0F	; 15
}

static ostime_t nextTx (ostime_t now) {
    u1_t bmap=0xF;
    do {
        ostime_t mintime = now + /*10h*/36000*OSTICKS_PER_SEC;
    3f6c:	93 01       	movw	r18, r6
    3f6e:	82 01       	movw	r16, r4
    3f70:	00 5c       	subi	r16, 0xC0	; 192
    3f72:	1c 4d       	sbci	r17, 0xDC	; 220
    3f74:	21 4f       	sbci	r18, 0xF1	; 241
    3f76:	3c 4b       	sbci	r19, 0xBC	; 188
    3f78:	0d 87       	std	Y+13, r16	; 0x0d
    3f7a:	1e 87       	std	Y+14, r17	; 0x0e
    3f7c:	2f 87       	std	Y+15, r18	; 0x0f
    3f7e:	38 8b       	std	Y+16, r19	; 0x10
    3f80:	cd 84       	ldd	r12, Y+13	; 0x0d
    3f82:	de 84       	ldd	r13, Y+14	; 0x0e
    3f84:	ef 84       	ldd	r14, Y+15	; 0x0f
    3f86:	f8 88       	ldd	r15, Y+16	; 0x10
    3f88:	e1 e1       	ldi	r30, 0x11	; 17
    3f8a:	f3 e0       	ldi	r31, 0x03	; 3
    3f8c:	80 e0       	ldi	r24, 0x00	; 0
    3f8e:	90 e0       	ldi	r25, 0x00	; 0
        u1_t band=0;
    3f90:	b0 e0       	ldi	r27, 0x00	; 0
        for( u1_t bi=0; bi<4; bi++ ) {
            if( (bmap & (1<<bi)) && mintime - LMIC.bands[bi].avail > 0 )
    3f92:	2a 2f       	mov	r18, r26
    3f94:	30 e0       	ldi	r19, 0x00	; 0
    3f96:	a9 01       	movw	r20, r18
    3f98:	08 2e       	mov	r0, r24
    3f9a:	02 c0       	rjmp	.+4      	; 0x3fa0 <engineUpdate+0x18a>
    3f9c:	55 95       	asr	r21
    3f9e:	47 95       	ror	r20
    3fa0:	0a 94       	dec	r0
    3fa2:	e2 f7       	brpl	.-8      	; 0x3f9c <engineUpdate+0x186>
    3fa4:	40 ff       	sbrs	r20, 0
    3fa6:	12 c0       	rjmp	.+36     	; 0x3fcc <engineUpdate+0x1b6>
    3fa8:	47 8d       	ldd	r20, Z+31	; 0x1f
    3faa:	50 a1       	ldd	r21, Z+32	; 0x20
    3fac:	61 a1       	ldd	r22, Z+33	; 0x21
    3fae:	72 a1       	ldd	r23, Z+34	; 0x22
    3fb0:	46 01       	movw	r8, r12
    3fb2:	57 01       	movw	r10, r14
    3fb4:	84 1a       	sub	r8, r20
    3fb6:	95 0a       	sbc	r9, r21
    3fb8:	a6 0a       	sbc	r10, r22
    3fba:	b7 0a       	sbc	r11, r23
    3fbc:	18 14       	cp	r1, r8
    3fbe:	19 04       	cpc	r1, r9
    3fc0:	1a 04       	cpc	r1, r10
    3fc2:	1b 04       	cpc	r1, r11
    3fc4:	1c f4       	brge	.+6      	; 0x3fcc <engineUpdate+0x1b6>
    3fc6:	b8 2f       	mov	r27, r24
                mintime = LMIC.bands[band = bi].avail;
    3fc8:	6a 01       	movw	r12, r20
    3fca:	7b 01       	movw	r14, r22
    3fcc:	01 96       	adiw	r24, 0x01	; 1
    3fce:	38 96       	adiw	r30, 0x08	; 8
static ostime_t nextTx (ostime_t now) {
    u1_t bmap=0xF;
    do {
        ostime_t mintime = now + /*10h*/36000*OSTICKS_PER_SEC;
        u1_t band=0;
        for( u1_t bi=0; bi<4; bi++ ) {
    3fd0:	84 30       	cpi	r24, 0x04	; 4
    3fd2:	91 05       	cpc	r25, r1
    3fd4:	01 f7       	brne	.-64     	; 0x3f96 <engineUpdate+0x180>
            if( (bmap & (1<<bi)) && mintime - LMIC.bands[bi].avail > 0 )
                mintime = LMIC.bands[band = bi].avail;
        }
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
    3fd6:	2b 2f       	mov	r18, r27
    3fd8:	30 e0       	ldi	r19, 0x00	; 0
    3fda:	3e 83       	std	Y+6, r19	; 0x06
    3fdc:	2d 83       	std	Y+5, r18	; 0x05
    3fde:	89 01       	movw	r16, r18
    3fe0:	63 e0       	ldi	r22, 0x03	; 3
    3fe2:	00 0f       	add	r16, r16
    3fe4:	11 1f       	adc	r17, r17
    3fe6:	6a 95       	dec	r22
    3fe8:	e1 f7       	brne	.-8      	; 0x3fe2 <engineUpdate+0x1cc>
    3fea:	f8 01       	movw	r30, r16
    3fec:	ef 5e       	subi	r30, 0xEF	; 239
    3fee:	fc 4f       	sbci	r31, 0xFC	; 252
    3ff0:	26 8d       	ldd	r18, Z+30	; 0x1e
    3ff2:	90 e1       	ldi	r25, 0x10	; 16
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
                chnl -=  MAX_CHANNELS;
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
    3ff4:	8b 2e       	mov	r8, r27
    3ff6:	91 2c       	mov	r9, r1
    3ff8:	a1 2c       	mov	r10, r1
    3ffa:	b1 2c       	mov	r11, r1
                mintime = LMIC.bands[band = bi].avail;
        }
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
    3ffc:	81 e0       	ldi	r24, 0x01	; 1
    3ffe:	82 0f       	add	r24, r18
    4000:	80 31       	cpi	r24, 0x10	; 16
    4002:	10 f0       	brcs	.+4      	; 0x4008 <engineUpdate+0x1f2>
                chnl -=  MAX_CHANNELS;
    4004:	81 ef       	ldi	r24, 0xF1	; 241
    4006:	82 0f       	add	r24, r18
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
    4008:	28 2f       	mov	r18, r24
    400a:	30 e0       	ldi	r19, 0x00	; 0
    400c:	41 e0       	ldi	r20, 0x01	; 1
    400e:	50 e0       	ldi	r21, 0x00	; 0
    4010:	08 2e       	mov	r0, r24
    4012:	02 c0       	rjmp	.+4      	; 0x4018 <engineUpdate+0x202>
    4014:	44 0f       	add	r20, r20
    4016:	55 1f       	adc	r21, r21
    4018:	0a 94       	dec	r0
    401a:	e2 f7       	brpl	.-8      	; 0x4014 <engineUpdate+0x1fe>
    401c:	69 85       	ldd	r22, Y+9	; 0x09
    401e:	7a 85       	ldd	r23, Y+10	; 0x0a
    4020:	46 23       	and	r20, r22
    4022:	57 23       	and	r21, r23
    4024:	45 2b       	or	r20, r21
    4026:	41 f1       	breq	.+80     	; 0x4078 <engineUpdate+0x262>
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
    4028:	f9 01       	movw	r30, r18
    402a:	ee 0f       	add	r30, r30
    402c:	ff 1f       	adc	r31, r31
    402e:	e4 57       	subi	r30, 0x74	; 116
    4030:	fc 4f       	sbci	r31, 0xFC	; 252
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
                chnl -=  MAX_CHANNELS;
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
    4032:	40 81       	ld	r20, Z
    4034:	51 81       	ldd	r21, Z+1	; 0x01
    4036:	6b 85       	ldd	r22, Y+11	; 0x0b
    4038:	7c 85       	ldd	r23, Y+12	; 0x0c
    403a:	46 23       	and	r20, r22
    403c:	57 23       	and	r21, r23
    403e:	45 2b       	or	r20, r21
    4040:	d9 f0       	breq	.+54     	; 0x4078 <engineUpdate+0x262>
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
                band == (LMIC.channelFreq[chnl] & 0x3) ) { // in selected band
    4042:	22 0f       	add	r18, r18
    4044:	33 1f       	adc	r19, r19
    4046:	22 0f       	add	r18, r18
    4048:	33 1f       	adc	r19, r19
    404a:	f9 01       	movw	r30, r18
    404c:	ef 5e       	subi	r30, 0xEF	; 239
    404e:	fc 4f       	sbci	r31, 0xFC	; 252
        u1_t chnl = LMIC.bands[band].lastchnl;
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
                chnl -=  MAX_CHANNELS;
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
    4050:	43 ad       	ldd	r20, Z+59	; 0x3b
    4052:	54 ad       	ldd	r21, Z+60	; 0x3c
    4054:	65 ad       	ldd	r22, Z+61	; 0x3d
    4056:	76 ad       	ldd	r23, Z+62	; 0x3e
    4058:	43 70       	andi	r20, 0x03	; 3
    405a:	55 27       	eor	r21, r21
    405c:	66 27       	eor	r22, r22
    405e:	77 27       	eor	r23, r23
    4060:	84 16       	cp	r8, r20
    4062:	95 06       	cpc	r9, r21
    4064:	a6 06       	cpc	r10, r22
    4066:	b7 06       	cpc	r11, r23
    4068:	39 f4       	brne	.+14     	; 0x4078 <engineUpdate+0x262>
                band == (LMIC.channelFreq[chnl] & 0x3) ) { // in selected band
                LMIC.txChnl = LMIC.bands[band].lastchnl = chnl;
    406a:	f8 01       	movw	r30, r16
    406c:	ef 5e       	subi	r30, 0xEF	; 239
    406e:	fc 4f       	sbci	r31, 0xFC	; 252
    4070:	86 8f       	std	Z+30, r24	; 0x1e
    4072:	80 93 ae 03 	sts	0x03AE, r24	; 0x8003ae <LMIC+0x9d>
    4076:	10 c0       	rjmp	.+32     	; 0x4098 <engineUpdate+0x282>
    4078:	91 50       	subi	r25, 0x01	; 1
            if( (bmap & (1<<bi)) && mintime - LMIC.bands[bi].avail > 0 )
                mintime = LMIC.bands[band = bi].avail;
        }
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
    407a:	11 f0       	breq	.+4      	; 0x4080 <engineUpdate+0x26a>
    407c:	28 2f       	mov	r18, r24
    407e:	be cf       	rjmp	.-132    	; 0x3ffc <engineUpdate+0x1e6>
                band == (LMIC.channelFreq[chnl] & 0x3) ) { // in selected band
                LMIC.txChnl = LMIC.bands[band].lastchnl = chnl;
                return mintime;
            }
        }
        if( (bmap &= ~(1<<band)) == 0 ) {
    4080:	81 e0       	ldi	r24, 0x01	; 1
    4082:	90 e0       	ldi	r25, 0x00	; 0
    4084:	0d 80       	ldd	r0, Y+5	; 0x05
    4086:	02 c0       	rjmp	.+4      	; 0x408c <engineUpdate+0x276>
    4088:	88 0f       	add	r24, r24
    408a:	99 1f       	adc	r25, r25
    408c:	0a 94       	dec	r0
    408e:	e2 f7       	brpl	.-8      	; 0x4088 <engineUpdate+0x272>
    4090:	80 95       	com	r24
    4092:	a8 23       	and	r26, r24
    4094:	09 f0       	breq	.+2      	; 0x4098 <engineUpdate+0x282>
    4096:	74 cf       	rjmp	.-280    	; 0x3f80 <engineUpdate+0x16a>
        // Need to TX some data...
        // Assuming txChnl points to channel which first becomes available again.
        bit_t jacc = ((LMIC.opmode & (OP_JOINING|OP_REJOIN)) != 0 ? 1 : 0);
        // Find next suitable channel and return availability time
        if( (LMIC.opmode & OP_NEXTCHNL) != 0 ) {
            txbeg = LMIC.txend = nextTx(now);
    4098:	c0 92 11 03 	sts	0x0311, r12	; 0x800311 <LMIC>
    409c:	d0 92 12 03 	sts	0x0312, r13	; 0x800312 <LMIC+0x1>
    40a0:	e0 92 13 03 	sts	0x0313, r14	; 0x800313 <LMIC+0x2>
    40a4:	f0 92 14 03 	sts	0x0314, r15	; 0x800314 <LMIC+0x3>
            LMIC.opmode &= ~OP_NEXTCHNL;
    40a8:	89 89       	ldd	r24, Y+17	; 0x11
    40aa:	9a 89       	ldd	r25, Y+18	; 0x12
    40ac:	97 7f       	andi	r25, 0xF7	; 247
    40ae:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    40b2:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    40b6:	08 c0       	rjmp	.+16     	; 0x40c8 <engineUpdate+0x2b2>
        } else {
            txbeg = LMIC.txend;
    40b8:	c0 90 11 03 	lds	r12, 0x0311	; 0x800311 <LMIC>
    40bc:	d0 90 12 03 	lds	r13, 0x0312	; 0x800312 <LMIC+0x1>
    40c0:	e0 90 13 03 	lds	r14, 0x0313	; 0x800313 <LMIC+0x2>
    40c4:	f0 90 14 03 	lds	r15, 0x0314	; 0x800314 <LMIC+0x3>
        }
        // Delayed TX or waiting for duty cycle?
        if( (LMIC.globalDutyRate != 0 || (LMIC.opmode & OP_RNDTX) != 0)  &&  (txbeg - LMIC.globalDutyAvail) < 0 )
    40c8:	20 91 af 03 	lds	r18, 0x03AF	; 0x8003af <LMIC+0x9e>
    40cc:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    40d0:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    40d4:	21 11       	cpse	r18, r1
    40d6:	02 c0       	rjmp	.+4      	; 0x40dc <engineUpdate+0x2c6>
    40d8:	90 ff       	sbrs	r25, 0
    40da:	12 c0       	rjmp	.+36     	; 0x4100 <engineUpdate+0x2ea>
    40dc:	40 91 b0 03 	lds	r20, 0x03B0	; 0x8003b0 <LMIC+0x9f>
    40e0:	50 91 b1 03 	lds	r21, 0x03B1	; 0x8003b1 <LMIC+0xa0>
    40e4:	60 91 b2 03 	lds	r22, 0x03B2	; 0x8003b2 <LMIC+0xa1>
    40e8:	70 91 b3 03 	lds	r23, 0x03B3	; 0x8003b3 <LMIC+0xa2>
    40ec:	97 01       	movw	r18, r14
    40ee:	86 01       	movw	r16, r12
    40f0:	04 1b       	sub	r16, r20
    40f2:	15 0b       	sbc	r17, r21
    40f4:	26 0b       	sbc	r18, r22
    40f6:	37 0b       	sbc	r19, r23
    40f8:	37 ff       	sbrs	r19, 7
    40fa:	02 c0       	rjmp	.+4      	; 0x4100 <engineUpdate+0x2ea>
            txbeg = LMIC.globalDutyAvail;
    40fc:	6a 01       	movw	r12, r20
    40fe:	7b 01       	movw	r14, r22
        // If we're tracking a beacon...
        // then make sure TX-RX transaction is complete before beacon
        if( (LMIC.opmode & OP_TRACK) != 0 &&
    4100:	9c 01       	movw	r18, r24
    4102:	22 70       	andi	r18, 0x02	; 2
    4104:	33 27       	eor	r19, r19
    4106:	81 ff       	sbrs	r24, 1
    4108:	27 c0       	rjmp	.+78     	; 0x4158 <engineUpdate+0x342>
            txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks) - rxtime > 0 ) {
    410a:	21 14       	cp	r2, r1
    410c:	31 04       	cpc	r3, r1
    410e:	29 f4       	brne	.+10     	; 0x411a <engineUpdate+0x304>
    4110:	4c e6       	ldi	r20, 0x6C	; 108
    4112:	5c ed       	ldi	r21, 0xDC	; 220
    4114:	62 e0       	ldi	r22, 0x02	; 2
    4116:	70 e0       	ldi	r23, 0x00	; 0
    4118:	04 c0       	rjmp	.+8      	; 0x4122 <engineUpdate+0x30c>
    411a:	42 ea       	ldi	r20, 0xA2	; 162
    411c:	5a e4       	ldi	r21, 0x4A	; 74
    411e:	64 e0       	ldi	r22, 0x04	; 4
    4120:	70 e0       	ldi	r23, 0x00	; 0
        // Delayed TX or waiting for duty cycle?
        if( (LMIC.globalDutyRate != 0 || (LMIC.opmode & OP_RNDTX) != 0)  &&  (txbeg - LMIC.globalDutyAvail) < 0 )
            txbeg = LMIC.globalDutyAvail;
        // If we're tracking a beacon...
        // then make sure TX-RX transaction is complete before beacon
        if( (LMIC.opmode & OP_TRACK) != 0 &&
    4122:	4c 0d       	add	r20, r12
    4124:	5d 1d       	adc	r21, r13
    4126:	6e 1d       	adc	r22, r14
    4128:	7f 1d       	adc	r23, r15
    412a:	89 80       	ldd	r8, Y+1	; 0x01
    412c:	9a 80       	ldd	r9, Y+2	; 0x02
    412e:	ab 80       	ldd	r10, Y+3	; 0x03
    4130:	bc 80       	ldd	r11, Y+4	; 0x04
    4132:	48 19       	sub	r20, r8
    4134:	59 09       	sbc	r21, r9
    4136:	6a 09       	sbc	r22, r10
    4138:	7b 09       	sbc	r23, r11
    413a:	14 16       	cp	r1, r20
    413c:	15 06       	cpc	r1, r21
    413e:	16 06       	cpc	r1, r22
    4140:	17 06       	cpc	r1, r23
    4142:	54 f4       	brge	.+20     	; 0x4158 <engineUpdate+0x342>
            txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks) - rxtime > 0 ) {
            // Not enough time to complete TX-RX before beacon - postpone after beacon.
            // In order to avoid clustering of postponed TX right after beacon randomize start!
            txDelay(rxtime + BCN_RESERVE_osticks, 16);
    4144:	40 e1       	ldi	r20, 0x10	; 16
    4146:	c5 01       	movw	r24, r10
    4148:	b4 01       	movw	r22, r8
    414a:	66 53       	subi	r22, 0x36	; 54
    414c:	7d 4f       	sbci	r23, 0xFD	; 253
    414e:	8e 4f       	sbci	r24, 0xFE	; 254
    4150:	9f 4f       	sbci	r25, 0xFF	; 255
    4152:	0e 94 54 14 	call	0x28a8	; 0x28a8 <txDelay>
    4156:	bf c2       	rjmp	.+1406   	; 0x46d6 <engineUpdate+0x8c0>
            txbeg = 0;
            goto checkrx;
        }
        // Earliest possible time vs overhead to setup radio
        if( txbeg - (now + TX_RAMPUP) < 0 ) {
    4158:	b3 01       	movw	r22, r6
    415a:	a2 01       	movw	r20, r4
    415c:	42 5c       	subi	r20, 0xC2	; 194
    415e:	5f 4f       	sbci	r21, 0xFF	; 255
    4160:	6f 4f       	sbci	r22, 0xFF	; 255
    4162:	7f 4f       	sbci	r23, 0xFF	; 255
    4164:	46 01       	movw	r8, r12
    4166:	57 01       	movw	r10, r14
    4168:	84 1a       	sub	r8, r20
    416a:	95 0a       	sbc	r9, r21
    416c:	a6 0a       	sbc	r10, r22
    416e:	b7 0a       	sbc	r11, r23
    4170:	b7 fe       	sbrs	r11, 7
    4172:	a1 c2       	rjmp	.+1346   	; 0x46b6 <engineUpdate+0x8a0>
            // We could send right now!
        txbeg = now;
            dr_t txdr = (dr_t)LMIC.datarate;
    4174:	90 90 bc 03 	lds	r9, 0x03BC	; 0x8003bc <LMIC+0xab>
            if( jacc ) {
    4178:	23 28       	or	r2, r3
    417a:	09 f4       	brne	.+2      	; 0x417e <engineUpdate+0x368>
    417c:	44 c0       	rjmp	.+136    	; 0x4206 <engineUpdate+0x3f0>
                u1_t ftype;
                if( (LMIC.opmode & OP_REJOIN) != 0 ) {
    417e:	85 ff       	sbrs	r24, 5
    4180:	0f c0       	rjmp	.+30     	; 0x41a0 <engineUpdate+0x38a>
                    txdr = lowerDR(txdr, LMIC.rejoinCnt);
    4182:	80 91 be 03 	lds	r24, 0x03BE	; 0x8003be <LMIC+0xad>
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
    4186:	81 50       	subi	r24, 0x01	; 1
    4188:	48 f0       	brcs	.+18     	; 0x419c <engineUpdate+0x386>
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
    418a:	e9 2d       	mov	r30, r9
    418c:	f0 e0       	ldi	r31, 0x00	; 0
    418e:	ec 53       	subi	r30, 0x3C	; 60
    4190:	fd 4f       	sbci	r31, 0xFD	; 253
    4192:	90 81       	ld	r25, Z
    4194:	9f 3f       	cpi	r25, 0xFF	; 255
    4196:	b9 f3       	breq	.-18     	; 0x4186 <engineUpdate+0x370>
    4198:	9a 94       	dec	r9
    419a:	f5 cf       	rjmp	.-22     	; 0x4186 <engineUpdate+0x370>
                    ftype = HDR_FTYPE_REJOIN;
    419c:	80 ec       	ldi	r24, 0xC0	; 192
    419e:	01 c0       	rjmp	.+2      	; 0x41a2 <engineUpdate+0x38c>
                } else {
                    ftype = HDR_FTYPE_JREQ;
    41a0:	80 e0       	ldi	r24, 0x00	; 0

static void buildJoinRequest (u1_t ftype) {
    // Do not use pendTxData since we might have a pending
    // user level frame in there. Use RX holding area instead.
    xref2u1_t d = LMIC.frame;
    d[OFF_JR_HDR] = ftype;
    41a2:	80 93 52 04 	sts	0x0452, r24	; 0x800452 <LMIC+0x141>
    os_getArtEui(d + OFF_JR_ARTEUI);
    41a6:	83 e5       	ldi	r24, 0x53	; 83
    41a8:	94 e0       	ldi	r25, 0x04	; 4
    41aa:	0e 94 d5 09 	call	0x13aa	; 0x13aa <os_getArtEui>
    os_getDevEui(d + OFF_JR_DEVEUI);
    41ae:	8b e5       	ldi	r24, 0x5B	; 91
    41b0:	94 e0       	ldi	r25, 0x04	; 4
    41b2:	0e 94 de 09 	call	0x13bc	; 0x13bc <os_getDevEui>
    os_wlsbf2(d + OFF_JR_DEVNONCE, LMIC.devNonce);
    41b6:	90 91 fc 03 	lds	r25, 0x03FC	; 0x8003fc <LMIC+0xeb>
    41ba:	80 91 fd 03 	lds	r24, 0x03FD	; 0x8003fd <LMIC+0xec>
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (xref2u1_t buf, u2_t v) {
    buf[0] = v;
    41be:	90 93 63 04 	sts	0x0463, r25	; 0x800463 <LMIC+0x152>
    buf[1] = v>>8;
    41c2:	80 93 64 04 	sts	0x0464, r24	; 0x800464 <LMIC+0x153>
    os_wmsbf4(pdu+len, os_aes(AES_MIC, pdu, len));
}


static void aes_appendMic0 (xref2u1_t pdu, int len) {
    os_getDevKey(AESkey);
    41c6:	8d ea       	ldi	r24, 0xAD	; 173
    41c8:	94 e0       	ldi	r25, 0x04	; 4
    41ca:	0e 94 e7 09 	call	0x13ce	; 0x13ce <os_getDevKey>
    os_wmsbf4(pdu+len, os_aes(AES_MIC|AES_MICNOAUX, pdu, len));  // MSB because of internal structure of AES
    41ce:	43 e1       	ldi	r20, 0x13	; 19
    41d0:	50 e0       	ldi	r21, 0x00	; 0
    41d2:	62 e5       	ldi	r22, 0x52	; 82
    41d4:	74 e0       	ldi	r23, 0x04	; 4
    41d6:	8a e0       	ldi	r24, 0x0A	; 10
    41d8:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
    41dc:	ab 01       	movw	r20, r22
    41de:	bc 01       	movw	r22, r24
    41e0:	85 e6       	ldi	r24, 0x65	; 101
    41e2:	94 e0       	ldi	r25, 0x04	; 4
    41e4:	0e 94 a8 18 	call	0x3150	; 0x3150 <os_wmsbf4>
                      e_.oldaddr = LMIC.devaddr,
                      e_.mic     = Base::lsbf4(&d[LORA::OFF_JR_MIC]),
                      e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                    ? EV::joininfo_t::REJOIN_REQUEST
                                    : EV::joininfo_t::REQUEST)));
    LMIC.dataLen = LEN_JR;
    41e8:	87 e1       	ldi	r24, 0x17	; 23
    41ea:	80 93 51 04 	sts	0x0451, r24	; 0x800451 <LMIC+0x140>
    LMIC.devNonce++;
    41ee:	80 91 fc 03 	lds	r24, 0x03FC	; 0x8003fc <LMIC+0xeb>
    41f2:	90 91 fd 03 	lds	r25, 0x03FD	; 0x8003fd <LMIC+0xec>
    41f6:	01 96       	adiw	r24, 0x01	; 1
    41f8:	90 93 fd 03 	sts	0x03FD, r25	; 0x8003fd <LMIC+0xec>
    41fc:	80 93 fc 03 	sts	0x03FC, r24	; 0x8003fc <LMIC+0xeb>
                    ftype = HDR_FTYPE_REJOIN;
                } else {
                    ftype = HDR_FTYPE_JREQ;
                }
                buildJoinRequest(ftype);
                LMIC.osjob.func = FUNC_ADDR(jreqDone);
    4200:	80 ea       	ldi	r24, 0xA0	; 160
    4202:	98 e1       	ldi	r25, 0x18	; 24
    4204:	dc c1       	rjmp	.+952    	; 0x45be <engineUpdate+0x7a8>
            } else {
                if( LMIC.seqnoDn >= 0xFFFFFF80 ) {
    4206:	40 91 22 04 	lds	r20, 0x0422	; 0x800422 <LMIC+0x111>
    420a:	50 91 23 04 	lds	r21, 0x0423	; 0x800423 <LMIC+0x112>
    420e:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <LMIC+0x113>
    4212:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <LMIC+0x114>
    4216:	40 38       	cpi	r20, 0x80	; 128
    4218:	5f 4f       	sbci	r21, 0xFF	; 255
    421a:	6f 4f       	sbci	r22, 0xFF	; 255
    421c:	7f 4f       	sbci	r23, 0xFF	; 255
    421e:	f0 f0       	brcs	.+60     	; 0x425c <engineUpdate+0x446>
                                        e_.info   = LMIC.seqnoDn, 
                                        e_.info2  = 0));
                    // Device has to react! NWK will not roll over and just stop sending.
                    // Thus, we have N frames to detect a possible lock up.
                  reset:
                    os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
    4220:	6f e6       	ldi	r22, 0x6F	; 111
    4222:	79 e2       	ldi	r23, 0x29	; 41
    4224:	84 e2       	ldi	r24, 0x24	; 36
    4226:	93 e0       	ldi	r25, 0x03	; 3
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
}
    4228:	62 96       	adiw	r28, 0x12	; 18
    422a:	0f b6       	in	r0, 0x3f	; 63
    422c:	f8 94       	cli
    422e:	de bf       	out	0x3e, r29	; 62
    4230:	0f be       	out	0x3f, r0	; 63
    4232:	cd bf       	out	0x3d, r28	; 61
    4234:	df 91       	pop	r29
    4236:	cf 91       	pop	r28
    4238:	1f 91       	pop	r17
    423a:	0f 91       	pop	r16
    423c:	ff 90       	pop	r15
    423e:	ef 90       	pop	r14
    4240:	df 90       	pop	r13
    4242:	cf 90       	pop	r12
    4244:	bf 90       	pop	r11
    4246:	af 90       	pop	r10
    4248:	9f 90       	pop	r9
    424a:	8f 90       	pop	r8
    424c:	7f 90       	pop	r7
    424e:	6f 90       	pop	r6
    4250:	5f 90       	pop	r5
    4252:	4f 90       	pop	r4
    4254:	3f 90       	pop	r3
    4256:	2f 90       	pop	r2
                                        e_.info   = LMIC.seqnoDn, 
                                        e_.info2  = 0));
                    // Device has to react! NWK will not roll over and just stop sending.
                    // Thus, we have N frames to detect a possible lock up.
                  reset:
                    os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
    4258:	0c 94 b6 0c 	jmp	0x196c	; 0x196c <os_setCallback>
                    return;
                }
                if( (LMIC.txCnt==0 && LMIC.seqnoUp == 0xFFFFFFFF) ) {
    425c:	20 91 4e 04 	lds	r18, 0x044E	; 0x80044e <LMIC+0x13d>
    4260:	21 11       	cpse	r18, r1
    4262:	0d c0       	rjmp	.+26     	; 0x427e <engineUpdate+0x468>
    4264:	40 91 26 04 	lds	r20, 0x0426	; 0x800426 <LMIC+0x115>
    4268:	50 91 27 04 	lds	r21, 0x0427	; 0x800427 <LMIC+0x116>
    426c:	60 91 28 04 	lds	r22, 0x0428	; 0x800428 <LMIC+0x117>
    4270:	70 91 29 04 	lds	r23, 0x0429	; 0x800429 <LMIC+0x118>
    4274:	4f 3f       	cpi	r20, 0xFF	; 255
    4276:	5f 4f       	sbci	r21, 0xFF	; 255
    4278:	6f 4f       	sbci	r22, 0xFF	; 255
    427a:	7f 4f       	sbci	r23, 0xFF	; 255
    427c:	89 f2       	breq	.-94     	; 0x4220 <engineUpdate+0x40a>

// ======================================== 


static void buildDataFrame (void) {
    bit_t txdata = ((LMIC.opmode & (OP_TXDATA|OP_POLL)) != OP_POLL);
    427e:	9c 01       	movw	r18, r24
    4280:	28 71       	andi	r18, 0x18	; 24
    4282:	33 27       	eor	r19, r19
    u1_t dlen = txdata ? LMIC.pendTxLen : 0;
    4284:	20 31       	cpi	r18, 0x10	; 16
    4286:	31 05       	cpc	r19, r1
    4288:	21 f0       	breq	.+8      	; 0x4292 <engineUpdate+0x47c>
    428a:	80 90 c7 03 	lds	r8, 0x03C7	; 0x8003c7 <LMIC+0xb6>
    428e:	8d 82       	std	Y+5, r8	; 0x05
    4290:	01 c0       	rjmp	.+2      	; 0x4294 <engineUpdate+0x47e>
    4292:	1d 82       	std	Y+5, r1	; 0x05

    // Piggyback MAC options
    // Prioritize by importance
    int  end = OFF_DAT_OPTS;
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE)) == (OP_TRACK|OP_PINGABLE) ) {
    4294:	82 70       	andi	r24, 0x02	; 2
    4296:	94 70       	andi	r25, 0x04	; 4
    4298:	82 30       	cpi	r24, 0x02	; 2
    429a:	94 40       	sbci	r25, 0x04	; 4
    429c:	89 f4       	brne	.+34     	; 0x42c0 <engineUpdate+0x4aa>
        // Indicate pingability in every UP frame
        LMIC.frame[end] = MCMD_PING_IND;
    429e:	80 e1       	ldi	r24, 0x10	; 16
    42a0:	80 93 5a 04 	sts	0x045A, r24	; 0x80045a <LMIC+0x149>
        LMIC.frame[end+1] = LMIC.ping.dr | (LMIC.ping.intvExp<<4);
    42a4:	80 91 3f 04 	lds	r24, 0x043F	; 0x80043f <LMIC+0x12e>
    42a8:	10 e1       	ldi	r17, 0x10	; 16
    42aa:	81 9f       	mul	r24, r17
    42ac:	c0 01       	movw	r24, r0
    42ae:	11 24       	eor	r1, r1
    42b0:	90 91 3e 04 	lds	r25, 0x043E	; 0x80043e <LMIC+0x12d>
    42b4:	89 2b       	or	r24, r25
    42b6:	80 93 5b 04 	sts	0x045B, r24	; 0x80045b <LMIC+0x14a>
        end += 2;
    42ba:	0a e0       	ldi	r16, 0x0A	; 10
    42bc:	10 e0       	ldi	r17, 0x00	; 0
    42be:	02 c0       	rjmp	.+4      	; 0x42c4 <engineUpdate+0x4ae>
    bit_t txdata = ((LMIC.opmode & (OP_TXDATA|OP_POLL)) != OP_POLL);
    u1_t dlen = txdata ? LMIC.pendTxLen : 0;

    // Piggyback MAC options
    // Prioritize by importance
    int  end = OFF_DAT_OPTS;
    42c0:	08 e0       	ldi	r16, 0x08	; 8
    42c2:	10 e0       	ldi	r17, 0x00	; 0
        // Indicate pingability in every UP frame
        LMIC.frame[end] = MCMD_PING_IND;
        LMIC.frame[end+1] = LMIC.ping.dr | (LMIC.ping.intvExp<<4);
        end += 2;
    }
    if( LMIC.dutyCapAns ) {
    42c4:	80 91 33 04 	lds	r24, 0x0433	; 0x800433 <LMIC+0x122>
    42c8:	88 23       	and	r24, r24
    42ca:	49 f0       	breq	.+18     	; 0x42de <engineUpdate+0x4c8>
        LMIC.frame[end] = MCMD_DCAP_ANS;
    42cc:	f8 01       	movw	r30, r16
    42ce:	ee 5a       	subi	r30, 0xAE	; 174
    42d0:	fb 4f       	sbci	r31, 0xFB	; 251
    42d2:	84 e0       	ldi	r24, 0x04	; 4
    42d4:	80 83       	st	Z, r24
        end += 1;
    42d6:	0f 5f       	subi	r16, 0xFF	; 255
    42d8:	1f 4f       	sbci	r17, 0xFF	; 255
        LMIC.dutyCapAns = 0;
    42da:	10 92 33 04 	sts	0x0433, r1	; 0x800433 <LMIC+0x122>
    }
    if( LMIC.dn2Ans ) {
    42de:	40 91 3a 04 	lds	r20, 0x043A	; 0x80043a <LMIC+0x129>
    42e2:	44 23       	and	r20, r20
    42e4:	79 f0       	breq	.+30     	; 0x4304 <engineUpdate+0x4ee>
        LMIC.frame[end+0] = MCMD_DN2P_ANS;
    42e6:	c8 01       	movw	r24, r16
    42e8:	8f 5e       	subi	r24, 0xEF	; 239
    42ea:	9c 4f       	sbci	r25, 0xFC	; 252
    42ec:	fc 01       	movw	r30, r24
    42ee:	ef 5b       	subi	r30, 0xBF	; 191
    42f0:	fe 4f       	sbci	r31, 0xFE	; 254
    42f2:	55 e0       	ldi	r21, 0x05	; 5
    42f4:	50 83       	st	Z, r21
        LMIC.frame[end+1] = LMIC.dn2Ans & ~MCMD_DN2P_ANS_RFU;
    42f6:	31 96       	adiw	r30, 0x01	; 1
    42f8:	43 70       	andi	r20, 0x03	; 3
    42fa:	40 83       	st	Z, r20
        end += 2;
    42fc:	0e 5f       	subi	r16, 0xFE	; 254
    42fe:	1f 4f       	sbci	r17, 0xFF	; 255
        LMIC.dn2Ans = 0;
    4300:	10 92 3a 04 	sts	0x043A, r1	; 0x80043a <LMIC+0x129>
    }
    if( LMIC.devsAns ) {  // answer to device status
    4304:	80 91 30 04 	lds	r24, 0x0430	; 0x800430 <LMIC+0x11f>
    4308:	88 23       	and	r24, r24
    430a:	99 f0       	breq	.+38     	; 0x4332 <engineUpdate+0x51c>
        LMIC.frame[end+0] = MCMD_DEVS_ANS;
    430c:	c8 01       	movw	r24, r16
    430e:	8f 5e       	subi	r24, 0xEF	; 239
    4310:	9c 4f       	sbci	r25, 0xFC	; 252
    4312:	fc 01       	movw	r30, r24
    4314:	ef 5b       	subi	r30, 0xBF	; 191
    4316:	fe 4f       	sbci	r31, 0xFE	; 254
    4318:	46 e0       	ldi	r20, 0x06	; 6
    431a:	40 83       	st	Z, r20
        LMIC.frame[end+1] = os_getBattLevel();
    431c:	31 96       	adiw	r30, 0x01	; 1
    431e:	4f ef       	ldi	r20, 0xFF	; 255
    4320:	40 83       	st	Z, r20
        LMIC.frame[end+2] = LMIC.margin;
    4322:	31 96       	adiw	r30, 0x01	; 1
    4324:	40 91 2e 04 	lds	r20, 0x042E	; 0x80042e <LMIC+0x11d>
    4328:	40 83       	st	Z, r20
        end += 3;
    432a:	0d 5f       	subi	r16, 0xFD	; 253
    432c:	1f 4f       	sbci	r17, 0xFF	; 255
        LMIC.devsAns = 0;
    432e:	10 92 30 04 	sts	0x0430, r1	; 0x800430 <LMIC+0x11f>
    }
    if( LMIC.ladrAns ) {  // answer to ADR change
    4332:	40 91 2f 04 	lds	r20, 0x042F	; 0x80042f <LMIC+0x11e>
    4336:	44 23       	and	r20, r20
    4338:	79 f0       	breq	.+30     	; 0x4358 <engineUpdate+0x542>
        LMIC.frame[end+0] = MCMD_LADR_ANS;
    433a:	c8 01       	movw	r24, r16
    433c:	8f 5e       	subi	r24, 0xEF	; 239
    433e:	9c 4f       	sbci	r25, 0xFC	; 252
    4340:	fc 01       	movw	r30, r24
    4342:	ef 5b       	subi	r30, 0xBF	; 191
    4344:	fe 4f       	sbci	r31, 0xFE	; 254
    4346:	53 e0       	ldi	r21, 0x03	; 3
    4348:	50 83       	st	Z, r21
        LMIC.frame[end+1] = LMIC.ladrAns & ~MCMD_LADR_ANS_RFU;
    434a:	31 96       	adiw	r30, 0x01	; 1
    434c:	47 70       	andi	r20, 0x07	; 7
    434e:	40 83       	st	Z, r20
        end += 2;
    4350:	0e 5f       	subi	r16, 0xFE	; 254
    4352:	1f 4f       	sbci	r17, 0xFF	; 255
        LMIC.ladrAns = 0;
    4354:	10 92 2f 04 	sts	0x042F, r1	; 0x80042f <LMIC+0x11e>
    }
    if( LMIC.bcninfoTries > 0 ) {
    4358:	80 91 3c 04 	lds	r24, 0x043C	; 0x80043c <LMIC+0x12b>
    435c:	88 23       	and	r24, r24
    435e:	39 f0       	breq	.+14     	; 0x436e <engineUpdate+0x558>
        LMIC.frame[end] = MCMD_BCNI_REQ;
    4360:	f8 01       	movw	r30, r16
    4362:	ee 5a       	subi	r30, 0xAE	; 174
    4364:	fb 4f       	sbci	r31, 0xFB	; 251
    4366:	82 e1       	ldi	r24, 0x12	; 18
    4368:	80 83       	st	Z, r24
        end += 1;
    436a:	0f 5f       	subi	r16, 0xFF	; 255
    436c:	1f 4f       	sbci	r17, 0xFF	; 255
    }
    if( LMIC.adrChanged ) {
    436e:	80 91 2c 04 	lds	r24, 0x042C	; 0x80042c <LMIC+0x11b>
    4372:	88 23       	and	r24, r24
    4374:	39 f0       	breq	.+14     	; 0x4384 <engineUpdate+0x56e>
        if( LMIC.adrAckReq < 0 )
    4376:	80 91 2b 04 	lds	r24, 0x042B	; 0x80042b <LMIC+0x11a>
    437a:	87 fd       	sbrc	r24, 7
            LMIC.adrAckReq = 0;
    437c:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <LMIC+0x11a>
        LMIC.adrChanged = 0;
    4380:	10 92 2c 04 	sts	0x042C, r1	; 0x80042c <LMIC+0x11b>
    }
    if( LMIC.pingSetAns != 0 ) {
    4384:	40 91 3d 04 	lds	r20, 0x043D	; 0x80043d <LMIC+0x12c>
    4388:	44 23       	and	r20, r20
    438a:	79 f0       	breq	.+30     	; 0x43aa <engineUpdate+0x594>
        LMIC.frame[end+0] = MCMD_PING_ANS;
    438c:	c8 01       	movw	r24, r16
    438e:	8f 5e       	subi	r24, 0xEF	; 239
    4390:	9c 4f       	sbci	r25, 0xFC	; 252
    4392:	fc 01       	movw	r30, r24
    4394:	ef 5b       	subi	r30, 0xBF	; 191
    4396:	fe 4f       	sbci	r31, 0xFE	; 254
    4398:	51 e1       	ldi	r21, 0x11	; 17
    439a:	50 83       	st	Z, r21
        LMIC.frame[end+1] = LMIC.pingSetAns & ~MCMD_PING_ANS_RFU;
    439c:	31 96       	adiw	r30, 0x01	; 1
    439e:	41 70       	andi	r20, 0x01	; 1
    43a0:	40 83       	st	Z, r20
        end += 2;
    43a2:	0e 5f       	subi	r16, 0xFE	; 254
    43a4:	1f 4f       	sbci	r17, 0xFF	; 255
        LMIC.pingSetAns = 0;
    43a6:	10 92 3d 04 	sts	0x043D, r1	; 0x80043d <LMIC+0x12c>
    }
    if( LMIC.snchAns ) {
    43aa:	40 91 34 04 	lds	r20, 0x0434	; 0x800434 <LMIC+0x123>
    43ae:	44 23       	and	r20, r20
    43b0:	79 f0       	breq	.+30     	; 0x43d0 <engineUpdate+0x5ba>
        LMIC.frame[end+0] = MCMD_SNCH_ANS;
    43b2:	c8 01       	movw	r24, r16
    43b4:	8f 5e       	subi	r24, 0xEF	; 239
    43b6:	9c 4f       	sbci	r25, 0xFC	; 252
    43b8:	fc 01       	movw	r30, r24
    43ba:	ef 5b       	subi	r30, 0xBF	; 191
    43bc:	fe 4f       	sbci	r31, 0xFE	; 254
    43be:	57 e0       	ldi	r21, 0x07	; 7
    43c0:	50 83       	st	Z, r21
        LMIC.frame[end+1] = LMIC.snchAns & ~MCMD_SNCH_ANS_RFU;
    43c2:	31 96       	adiw	r30, 0x01	; 1
    43c4:	43 70       	andi	r20, 0x03	; 3
    43c6:	40 83       	st	Z, r20
        end += 2;
    43c8:	0e 5f       	subi	r16, 0xFE	; 254
    43ca:	1f 4f       	sbci	r17, 0xFF	; 255
        LMIC.snchAns = 0;
    43cc:	10 92 34 04 	sts	0x0434, r1	; 0x800434 <LMIC+0x123>
    }
    ASSERT(end <= OFF_DAT_OPTS+16);

    u1_t flen = end + (txdata ? 5+dlen : 4);
    43d0:	20 31       	cpi	r18, 0x10	; 16
    43d2:	31 05       	cpc	r19, r1
    43d4:	21 f0       	breq	.+8      	; 0x43de <engineUpdate+0x5c8>
    43d6:	4d 81       	ldd	r20, Y+5	; 0x05
    43d8:	4b 5f       	subi	r20, 0xFB	; 251
    43da:	49 83       	std	Y+1, r20	; 0x01
    43dc:	02 c0       	rjmp	.+4      	; 0x43e2 <engineUpdate+0x5cc>
    43de:	54 e0       	ldi	r21, 0x04	; 4
    43e0:	59 83       	std	Y+1, r21	; 0x01
    43e2:	40 2f       	mov	r20, r16
    43e4:	89 80       	ldd	r8, Y+1	; 0x01
    43e6:	80 0e       	add	r8, r16
    43e8:	89 82       	std	Y+1, r8	; 0x01
    if( flen > MAX_LEN_FRAME ) {
    43ea:	58 2d       	mov	r21, r8
    43ec:	51 34       	cpi	r21, 0x41	; 65
    43ee:	30 f4       	brcc	.+12     	; 0x43fc <engineUpdate+0x5e6>

// ======================================== 


static void buildDataFrame (void) {
    bit_t txdata = ((LMIC.opmode & (OP_TXDATA|OP_POLL)) != OP_POLL);
    43f0:	ff 24       	eor	r15, r15
    43f2:	f3 94       	inc	r15
    43f4:	20 31       	cpi	r18, 0x10	; 16
    43f6:	31 05       	cpc	r19, r1
    43f8:	31 f4       	brne	.+12     	; 0x4406 <engineUpdate+0x5f0>
    43fa:	04 c0       	rjmp	.+8      	; 0x4404 <engineUpdate+0x5ee>

    u1_t flen = end + (txdata ? 5+dlen : 4);
    if( flen > MAX_LEN_FRAME ) {
        // Options and payload too big - delay payload
        txdata = 0;
        flen = end+4;
    43fc:	94 e0       	ldi	r25, 0x04	; 4
    43fe:	89 2e       	mov	r8, r25
    4400:	80 0e       	add	r8, r16
    4402:	89 82       	std	Y+1, r8	; 0x01
    ASSERT(end <= OFF_DAT_OPTS+16);

    u1_t flen = end + (txdata ? 5+dlen : 4);
    if( flen > MAX_LEN_FRAME ) {
        // Options and payload too big - delay payload
        txdata = 0;
    4404:	f1 2c       	mov	r15, r1
        flen = end+4;
    }
    LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DAUP | HDR_MAJOR_V1;
    4406:	80 e4       	ldi	r24, 0x40	; 64
    4408:	80 93 52 04 	sts	0x0452, r24	; 0x800452 <LMIC+0x141>
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
    440c:	90 91 2a 04 	lds	r25, 0x042A	; 0x80042a <LMIC+0x119>
    4410:	20 91 31 04 	lds	r18, 0x0431	; 0x800431 <LMIC+0x120>
    4414:	29 2b       	or	r18, r25
    4416:	90 91 2b 04 	lds	r25, 0x042B	; 0x80042b <LMIC+0x11a>
    441a:	90 95       	com	r25
    441c:	89 2f       	mov	r24, r25
    441e:	88 1f       	adc	r24, r24
    4420:	88 27       	eor	r24, r24
    4422:	88 1f       	adc	r24, r24
    4424:	82 95       	swap	r24
    4426:	88 0f       	add	r24, r24
    4428:	88 0f       	add	r24, r24
    442a:	80 7c       	andi	r24, 0xC0	; 192
    442c:	98 ef       	ldi	r25, 0xF8	; 248
    442e:	94 0f       	add	r25, r20
    4430:	92 2b       	or	r25, r18
    4432:	89 2b       	or	r24, r25
    4434:	80 93 57 04 	sts	0x0457, r24	; 0x800457 <LMIC+0x146>
                              | (LMIC.adrAckReq >= 0 ? FCT_ADRARQ : 0)
                              | (end-OFF_DAT_OPTS));
    os_wlsbf4(LMIC.frame+OFF_DAT_ADDR,  LMIC.devaddr);
    4438:	40 91 1e 04 	lds	r20, 0x041E	; 0x80041e <LMIC+0x10d>
    443c:	50 91 1f 04 	lds	r21, 0x041F	; 0x80041f <LMIC+0x10e>
    4440:	60 91 20 04 	lds	r22, 0x0420	; 0x800420 <LMIC+0x10f>
    4444:	70 91 21 04 	lds	r23, 0x0421	; 0x800421 <LMIC+0x110>
    4448:	83 e5       	ldi	r24, 0x53	; 83
    444a:	94 e0       	ldi	r25, 0x04	; 4
    444c:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>

    if( LMIC.txCnt == 0 ) {
    4450:	20 91 4e 04 	lds	r18, 0x044E	; 0x80044e <LMIC+0x13d>
    4454:	21 11       	cpse	r18, r1
    4456:	13 c0       	rjmp	.+38     	; 0x447e <engineUpdate+0x668>
        LMIC.seqnoUp += 1;
    4458:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <LMIC+0x115>
    445c:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <LMIC+0x116>
    4460:	a0 91 28 04 	lds	r26, 0x0428	; 0x800428 <LMIC+0x117>
    4464:	b0 91 29 04 	lds	r27, 0x0429	; 0x800429 <LMIC+0x118>
    4468:	01 96       	adiw	r24, 0x01	; 1
    446a:	a1 1d       	adc	r26, r1
    446c:	b1 1d       	adc	r27, r1
    446e:	80 93 26 04 	sts	0x0426, r24	; 0x800426 <LMIC+0x115>
    4472:	90 93 27 04 	sts	0x0427, r25	; 0x800427 <LMIC+0x116>
    4476:	a0 93 28 04 	sts	0x0428, r26	; 0x800428 <LMIC+0x117>
    447a:	b0 93 29 04 	sts	0x0429, r27	; 0x800429 <LMIC+0x118>
                           e_.info   = LMIC.seqnoUp-1,
                           e_.info2  = ((LMIC.txCnt+1) |
                                        (DRADJUST[LMIC.txCnt+1] << 8) |
                                        ((LMIC.datarate|DR_PAGE)<<16))));
    }
    os_wlsbf2(LMIC.frame+OFF_DAT_SEQNO, LMIC.seqnoUp-1);
    447e:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <LMIC+0x115>
    4482:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <LMIC+0x116>
    4486:	01 97       	sbiw	r24, 0x01	; 1
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (xref2u1_t buf, u2_t v) {
    buf[0] = v;
    4488:	80 93 58 04 	sts	0x0458, r24	; 0x800458 <LMIC+0x147>
    buf[1] = v>>8;
    448c:	90 93 59 04 	sts	0x0459, r25	; 0x800459 <LMIC+0x148>
                                        ((LMIC.datarate|DR_PAGE)<<16))));
    }
    os_wlsbf2(LMIC.frame+OFF_DAT_SEQNO, LMIC.seqnoUp-1);

    // Clear pending DN confirmation
    LMIC.dnConf = 0;
    4490:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <LMIC+0x119>

    if( txdata ) {
    4494:	ff 20       	and	r15, r15
    4496:	09 f4       	brne	.+2      	; 0x449a <engineUpdate+0x684>
    4498:	43 c0       	rjmp	.+134    	; 0x4520 <engineUpdate+0x70a>
        if( LMIC.pendTxConf ) {
    449a:	80 91 c6 03 	lds	r24, 0x03C6	; 0x8003c6 <LMIC+0xb5>
    449e:	88 23       	and	r24, r24
    44a0:	41 f0       	breq	.+16     	; 0x44b2 <engineUpdate+0x69c>
            // Confirmed only makes sense if we have a payload (or at least a port)
            LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DCUP | HDR_MAJOR_V1;
    44a2:	80 e8       	ldi	r24, 0x80	; 128
    44a4:	80 93 52 04 	sts	0x0452, r24	; 0x800452 <LMIC+0x141>
            if( LMIC.txCnt == 0 ) LMIC.txCnt = 1;
    44a8:	21 11       	cpse	r18, r1
    44aa:	03 c0       	rjmp	.+6      	; 0x44b2 <engineUpdate+0x69c>
    44ac:	81 e0       	ldi	r24, 0x01	; 1
    44ae:	80 93 4e 04 	sts	0x044E, r24	; 0x80044e <LMIC+0x13d>
        }
        LMIC.frame[end] = LMIC.pendTxPort;
    44b2:	f8 01       	movw	r30, r16
    44b4:	ee 5a       	subi	r30, 0xAE	; 174
    44b6:	fb 4f       	sbci	r31, 0xFB	; 251
    44b8:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <LMIC+0xb4>
    44bc:	80 83       	st	Z, r24
        os_copyMem(LMIC.frame+end+1, LMIC.pendTxData, dlen);
    44be:	98 01       	movw	r18, r16
    44c0:	2d 5a       	subi	r18, 0xAD	; 173
    44c2:	3b 4f       	sbci	r19, 0xFB	; 251
    44c4:	69 01       	movw	r12, r18
    44c6:	8d 80       	ldd	r8, Y+5	; 0x05
    44c8:	a8 2c       	mov	r10, r8
    44ca:	b1 2c       	mov	r11, r1
    44cc:	a5 01       	movw	r20, r10
    44ce:	68 ec       	ldi	r22, 0xC8	; 200
    44d0:	73 e0       	ldi	r23, 0x03	; 3
    44d2:	c9 01       	movw	r24, r18
    44d4:	0e 94 85 34 	call	0x690a	; 0x690a <memcpy>
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
    44d8:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <LMIC+0xb4>
    44dc:	88 23       	and	r24, r24
    44de:	19 f0       	breq	.+6      	; 0x44e6 <engineUpdate+0x6d0>
    44e0:	8e e0       	ldi	r24, 0x0E	; 14
    44e2:	94 e0       	ldi	r25, 0x04	; 4
    44e4:	02 c0       	rjmp	.+4      	; 0x44ea <engineUpdate+0x6d4>
    44e6:	8e ef       	ldi	r24, 0xFE	; 254
    44e8:	93 e0       	ldi	r25, 0x03	; 3
    os_aes(AES_ENC, pdu, len);
}


static void aes_cipher (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t payload, int len) {
    if( len <= 0 )
    44ea:	a1 14       	cp	r10, r1
    44ec:	b1 04       	cpc	r11, r1
    44ee:	c1 f0       	breq	.+48     	; 0x4520 <engineUpdate+0x70a>
    44f0:	00 91 26 04 	lds	r16, 0x0426	; 0x800426 <LMIC+0x115>
    44f4:	10 91 27 04 	lds	r17, 0x0427	; 0x800427 <LMIC+0x116>
    44f8:	20 91 28 04 	lds	r18, 0x0428	; 0x800428 <LMIC+0x117>
    44fc:	30 91 29 04 	lds	r19, 0x0429	; 0x800429 <LMIC+0x118>
    4500:	01 50       	subi	r16, 0x01	; 1
    4502:	11 09       	sbc	r17, r1
    4504:	21 09       	sbc	r18, r1
    4506:	31 09       	sbc	r19, r1
    4508:	40 91 1e 04 	lds	r20, 0x041E	; 0x80041e <LMIC+0x10d>
    450c:	50 91 1f 04 	lds	r21, 0x041F	; 0x80041f <LMIC+0x10e>
    4510:	60 91 20 04 	lds	r22, 0x0420	; 0x800420 <LMIC+0x10f>
    4514:	70 91 21 04 	lds	r23, 0x0421	; 0x800421 <LMIC+0x110>
    4518:	e1 2c       	mov	r14, r1
    451a:	f1 2c       	mov	r15, r1
    451c:	0e 94 25 17 	call	0x2e4a	; 0x2e4a <aes_cipher.part.2>
        os_copyMem(LMIC.frame+end+1, LMIC.pendTxData, dlen);
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
                   LMIC.devaddr, LMIC.seqnoUp-1,
                   /*up*/0, LMIC.frame+end+1, dlen);
    }
    aes_appendMic(LMIC.nwkKey, LMIC.devaddr, LMIC.seqnoUp-1, /*up*/0, LMIC.frame, flen-4);
    4520:	89 80       	ldd	r8, Y+1	; 0x01
    4522:	08 2d       	mov	r16, r8
    4524:	10 e0       	ldi	r17, 0x00	; 0
    4526:	04 50       	subi	r16, 0x04	; 4
    4528:	11 09       	sbc	r17, r1
    452a:	c0 90 26 04 	lds	r12, 0x0426	; 0x800426 <LMIC+0x115>
    452e:	d0 90 27 04 	lds	r13, 0x0427	; 0x800427 <LMIC+0x116>
    4532:	e0 90 28 04 	lds	r14, 0x0428	; 0x800428 <LMIC+0x117>
    4536:	f0 90 29 04 	lds	r15, 0x0429	; 0x800429 <LMIC+0x118>
    453a:	21 e0       	ldi	r18, 0x01	; 1
    453c:	c2 1a       	sub	r12, r18
    453e:	d1 08       	sbc	r13, r1
    4540:	e1 08       	sbc	r14, r1
    4542:	f1 08       	sbc	r15, r1
    4544:	40 91 1e 04 	lds	r20, 0x041E	; 0x80041e <LMIC+0x10d>
    4548:	50 91 1f 04 	lds	r21, 0x041F	; 0x80041f <LMIC+0x10e>
    454c:	60 91 20 04 	lds	r22, 0x0420	; 0x800420 <LMIC+0x10f>
    4550:	70 91 21 04 	lds	r23, 0x0421	; 0x800421 <LMIC+0x110>

// ================================================================================
// BEG AES

static void micB0 (u4_t devaddr, u4_t seqno, int dndir, int len) {
    os_clearMem(AESaux,16);
    4554:	ed e5       	ldi	r30, 0x5D	; 93
    4556:	f5 e0       	ldi	r31, 0x05	; 5
    4558:	df 01       	movw	r26, r30
    455a:	e0 e1       	ldi	r30, 0x10	; 16
    455c:	8e 2e       	mov	r8, r30
    455e:	1d 92       	st	X+, r1
    4560:	8a 94       	dec	r8
    4562:	e9 f7       	brne	.-6      	; 0x455e <engineUpdate+0x748>
    AESaux[0]  = 0x49;
    4564:	89 e4       	ldi	r24, 0x49	; 73
    4566:	80 93 5d 05 	sts	0x055D, r24	; 0x80055d <AESAUX>
    AESaux[5]  = dndir?1:0;
    456a:	10 92 62 05 	sts	0x0562, r1	; 0x800562 <AESAUX+0x5>
    AESaux[15] = len;
    456e:	00 93 6c 05 	sts	0x056C, r16	; 0x80056c <AESAUX+0xf>
    os_wlsbf4(AESaux+ 6,devaddr);
    4572:	83 e6       	ldi	r24, 0x63	; 99
    4574:	95 e0       	ldi	r25, 0x05	; 5
    4576:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
    457a:	b7 01       	movw	r22, r14
    457c:	a6 01       	movw	r20, r12
    457e:	87 e6       	ldi	r24, 0x67	; 103
    4580:	95 e0       	ldi	r25, 0x05	; 5
    4582:	0e 94 1f 17 	call	0x2e3e	; 0x2e3e <os_wlsbf4>
}


static void aes_appendMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
    micB0(devaddr, seqno, dndir, len);
    os_copyMem(AESkey,key,16);
    4586:	ee ef       	ldi	r30, 0xFE	; 254
    4588:	f3 e0       	ldi	r31, 0x03	; 3
    458a:	ad ea       	ldi	r26, 0xAD	; 173
    458c:	b4 e0       	ldi	r27, 0x04	; 4
    458e:	80 e1       	ldi	r24, 0x10	; 16
    4590:	a8 2e       	mov	r10, r24
    4592:	01 90       	ld	r0, Z+
    4594:	0d 92       	st	X+, r0
    4596:	aa 94       	dec	r10
    4598:	e1 f7       	brne	.-8      	; 0x4592 <engineUpdate+0x77c>
    // MSB because of internal structure of AES
    os_wmsbf4(pdu+len, os_aes(AES_MIC, pdu, len));
    459a:	a8 01       	movw	r20, r16
    459c:	62 e5       	ldi	r22, 0x52	; 82
    459e:	74 e0       	ldi	r23, 0x04	; 4
    45a0:	82 e0       	ldi	r24, 0x02	; 2
    45a2:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
    45a6:	ab 01       	movw	r20, r22
    45a8:	bc 01       	movw	r22, r24
    45aa:	c8 01       	movw	r24, r16
    45ac:	8e 5a       	subi	r24, 0xAE	; 174
    45ae:	9b 4f       	sbci	r25, 0xFB	; 251
    45b0:	0e 94 a8 18 	call	0x3150	; 0x3150 <os_wmsbf4>
                       e_.fct     = LMIC.frame[LORA::OFF_DAT_FCT],
                       e_.port    = LMIC.pendTxPort,
                       e_.plen    = txdata ? dlen : 0,
                       e_.opts.length = end-LORA::OFF_DAT_OPTS,
                       memcpy(&e_.opts[0], LMIC.frame+LORA::OFF_DAT_OPTS, end-LORA::OFF_DAT_OPTS)));
    LMIC.dataLen = flen;
    45b4:	89 80       	ldd	r8, Y+1	; 0x01
    45b6:	80 92 51 04 	sts	0x0451, r8	; 0x800451 <LMIC+0x140>
                    // Do not run RESET event callback from here!
                    // App code might do some stuff after send unaware of RESET.
                    goto reset;
                }
                buildDataFrame();
                LMIC.osjob.func = FUNC_ADDR(updataDone);
    45ba:	85 e9       	ldi	r24, 0x95	; 149
    45bc:	98 e1       	ldi	r25, 0x18	; 24
    45be:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <LMIC+0x1a>
    45c2:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <LMIC+0x19>
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx 
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
    45c6:	e9 2d       	mov	r30, r9
    45c8:	f0 e0       	ldi	r31, 0x00	; 0
    45ca:	ec 53       	subi	r30, 0x3C	; 60
    45cc:	fd 4f       	sbci	r31, 0xFD	; 253
inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
inline rps_t setSf   (rps_t params, sf_t sf)   { return (rps_t)((params & ~0x7) | sf); }
inline bw_t  getBw   (rps_t params)            { return  (bw_t)((params >> 3) & 0x3); }
inline rps_t setBw   (rps_t params, bw_t cr)   { return (rps_t)((params & ~0x18) | (cr<<3)); }
inline cr_t  getCr   (rps_t params)            { return  (cr_t)((params >> 5) & 0x3); }
inline rps_t setCr   (rps_t params, cr_t cr)   { return (rps_t)((params & ~0x60) | (cr<<5)); }
    45ce:	21 81       	ldd	r18, Z+1	; 0x01
    45d0:	2f 79       	andi	r18, 0x9F	; 159
    45d2:	80 91 bd 03 	lds	r24, 0x03BD	; 0x8003bd <LMIC+0xac>
    45d6:	00 e2       	ldi	r16, 0x20	; 32
    45d8:	80 9f       	mul	r24, r16
    45da:	c0 01       	movw	r24, r0
    45dc:	11 24       	eor	r1, r1
    45de:	82 2b       	or	r24, r18
            }
            LMIC.rps    = setCr(updr2rps(txdr), (cr_t)LMIC.errcr);
    45e0:	90 93 20 03 	sts	0x0320, r25	; 0x800320 <LMIC+0xf>
    45e4:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <LMIC+0xe>
            LMIC.dndr   = txdr;  // carry TX datarate (can be != LMIC.datarate) over to txDone/setupRx1
    45e8:	90 92 22 03 	sts	0x0322, r9	; 0x800322 <LMIC+0x11>
            LMIC.opmode = (LMIC.opmode & ~(OP_POLL|OP_RNDTX)) | OP_TXRXPEND | OP_NEXTCHNL;
    45ec:	20 91 b8 03 	lds	r18, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    45f0:	30 91 b9 03 	lds	r19, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    45f4:	2f 76       	andi	r18, 0x6F	; 111
    45f6:	36 7f       	andi	r19, 0xF6	; 246
    45f8:	20 68       	ori	r18, 0x80	; 128
    45fa:	38 60       	ori	r19, 0x08	; 8
    45fc:	30 93 b9 03 	sts	0x03B9, r19	; 0x8003b9 <LMIC+0xa8>
    4600:	20 93 b8 03 	sts	0x03B8, r18	; 0x8003b8 <LMIC+0xa7>
    return 1;
}


static void updateTx (ostime_t txbeg) {
    u4_t freq = LMIC.channelFreq[LMIC.txChnl];
    4604:	e0 91 ae 03 	lds	r30, 0x03AE	; 0x8003ae <LMIC+0x9d>
    4608:	14 e0       	ldi	r17, 0x04	; 4
    460a:	e1 9f       	mul	r30, r17
    460c:	f0 01       	movw	r30, r0
    460e:	11 24       	eor	r1, r1
    4610:	ef 5e       	subi	r30, 0xEF	; 239
    4612:	fc 4f       	sbci	r31, 0xFC	; 252
    4614:	83 ac       	ldd	r8, Z+59	; 0x3b
    4616:	94 ac       	ldd	r9, Z+60	; 0x3c
    4618:	a5 ac       	ldd	r10, Z+61	; 0x3d
    461a:	b6 ac       	ldd	r11, Z+62	; 0x3e
    // Update global/band specific duty cycle stats
    ostime_t airtime = calcAirTime(LMIC.rps, LMIC.dataLen);
    461c:	60 91 51 04 	lds	r22, 0x0451	; 0x800451 <LMIC+0x140>
    4620:	0e 94 86 19 	call	0x330c	; 0x330c <calcAirTime>
    4624:	6b 01       	movw	r12, r22
    4626:	7c 01       	movw	r14, r24
    // Update channel/global duty cycle stats
    xref2band_t band = &LMIC.bands[freq & 0x3];
    4628:	d5 01       	movw	r26, r10
    462a:	c4 01       	movw	r24, r8
    462c:	83 70       	andi	r24, 0x03	; 3
    462e:	99 27       	eor	r25, r25
    4630:	aa 27       	eor	r26, r26
    4632:	bb 27       	eor	r27, r27
    LMIC.freq  = freq & ~(u4_t)3;
    4634:	2c ef       	ldi	r18, 0xFC	; 252
    4636:	82 22       	and	r8, r18
    4638:	80 92 19 03 	sts	0x0319, r8	; 0x800319 <LMIC+0x8>
    463c:	90 92 1a 03 	sts	0x031A, r9	; 0x80031a <LMIC+0x9>
    4640:	a0 92 1b 03 	sts	0x031B, r10	; 0x80031b <LMIC+0xa>
    4644:	b0 92 1c 03 	sts	0x031C, r11	; 0x80031c <LMIC+0xb>
    LMIC.txpow = band->txpow;
    4648:	43 e0       	ldi	r20, 0x03	; 3
    464a:	88 0f       	add	r24, r24
    464c:	99 1f       	adc	r25, r25
    464e:	4a 95       	dec	r20
    4650:	e1 f7       	brne	.-8      	; 0x464a <engineUpdate+0x834>
    4652:	fc 01       	movw	r30, r24
    4654:	ef 5e       	subi	r30, 0xEF	; 239
    4656:	fc 4f       	sbci	r31, 0xFC	; 252
    4658:	85 8d       	ldd	r24, Z+29	; 0x1d
    465a:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <LMIC+0x12>
    band->avail = txbeg + airtime * band->txcap;
    465e:	a3 8d       	ldd	r26, Z+27	; 0x1b
    4660:	b4 8d       	ldd	r27, Z+28	; 0x1c
    4662:	a7 01       	movw	r20, r14
    4664:	96 01       	movw	r18, r12
    4666:	0e 94 be 32 	call	0x657c	; 0x657c <__muluhisi3>
    466a:	dc 01       	movw	r26, r24
    466c:	cb 01       	movw	r24, r22
    466e:	84 0d       	add	r24, r4
    4670:	95 1d       	adc	r25, r5
    4672:	a6 1d       	adc	r26, r6
    4674:	b7 1d       	adc	r27, r7
    4676:	87 8f       	std	Z+31, r24	; 0x1f
    4678:	90 a3       	std	Z+32, r25	; 0x20
    467a:	a1 a3       	std	Z+33, r26	; 0x21
    467c:	b2 a3       	std	Z+34, r27	; 0x22
    if( LMIC.globalDutyRate != 0 )
    467e:	80 91 af 03 	lds	r24, 0x03AF	; 0x8003af <LMIC+0x9e>
    4682:	88 23       	and	r24, r24
    4684:	99 f0       	breq	.+38     	; 0x46ac <engineUpdate+0x896>
        LMIC.globalDutyAvail = txbeg + (airtime<<LMIC.globalDutyRate);
    4686:	04 c0       	rjmp	.+8      	; 0x4690 <engineUpdate+0x87a>
    4688:	cc 0c       	add	r12, r12
    468a:	dd 1c       	adc	r13, r13
    468c:	ee 1c       	adc	r14, r14
    468e:	ff 1c       	adc	r15, r15
    4690:	8a 95       	dec	r24
    4692:	d2 f7       	brpl	.-12     	; 0x4688 <engineUpdate+0x872>
    4694:	c4 0c       	add	r12, r4
    4696:	d5 1c       	adc	r13, r5
    4698:	e6 1c       	adc	r14, r6
    469a:	f7 1c       	adc	r15, r7
    469c:	c0 92 b0 03 	sts	0x03B0, r12	; 0x8003b0 <LMIC+0x9f>
    46a0:	d0 92 b1 03 	sts	0x03B1, r13	; 0x8003b1 <LMIC+0xa0>
    46a4:	e0 92 b2 03 	sts	0x03B2, r14	; 0x8003b2 <LMIC+0xa1>
    46a8:	f0 92 b3 03 	sts	0x03B3, r15	; 0x8003b3 <LMIC+0xa2>
            }
            LMIC.rps    = setCr(updr2rps(txdr), (cr_t)LMIC.errcr);
            LMIC.dndr   = txdr;  // carry TX datarate (can be != LMIC.datarate) over to txDone/setupRx1
            LMIC.opmode = (LMIC.opmode & ~(OP_POLL|OP_RNDTX)) | OP_TXRXPEND | OP_NEXTCHNL;
            updateTx(txbeg);
            reportEvent(EV_TXSTART);
    46ac:	81 e1       	ldi	r24, 0x11	; 17
    46ae:	0e 94 c3 24 	call	0x4986	; 0x4986 <reportEvent>
            os_radio(RADIO_TX);
    46b2:	81 e0       	ldi	r24, 0x01	; 1
    46b4:	b8 c0       	rjmp	.+368    	; 0x4826 <engineUpdate+0xa10>
            return;
        }
        // Cannot yet TX
        if( (LMIC.opmode & OP_TRACK) == 0 )
    46b6:	23 2b       	or	r18, r19
    46b8:	09 f4       	brne	.+2      	; 0x46bc <engineUpdate+0x8a6>
    46ba:	dc c0       	rjmp	.+440    	; 0x4874 <engineUpdate+0xa5e>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
        // Consider RX tasks
        if( txbeg == 0 ) // zero indicates no TX pending
    46bc:	c1 14       	cp	r12, r1
    46be:	d1 04       	cpc	r13, r1
    46c0:	e1 04       	cpc	r14, r1
    46c2:	f1 04       	cpc	r15, r1
    46c4:	59 f4       	brne	.+22     	; 0x46dc <engineUpdate+0x8c6>
            txbeg += 1;  // TX delayed by one tick (insignificant amount of time)
    46c6:	c1 2c       	mov	r12, r1
    46c8:	d1 2c       	mov	r13, r1
    46ca:	76 01       	movw	r14, r12
    46cc:	c3 94       	inc	r12
    46ce:	06 c0       	rjmp	.+12     	; 0x46dc <engineUpdate+0x8c6>
    } else {
        // No TX pending - no scheduled RX
        if( (LMIC.opmode & OP_TRACK) == 0 )
    46d0:	39 89       	ldd	r19, Y+17	; 0x11
    46d2:	31 ff       	sbrs	r19, 1
    46d4:	3f c1       	rjmp	.+638    	; 0x4954 <engineUpdate+0xb3e>
        return;
    }

    ostime_t now    = os_getTime();
    ostime_t rxtime = 0;
    ostime_t txbeg  = 0;
    46d6:	c1 2c       	mov	r12, r1
    46d8:	d1 2c       	mov	r13, r1
    46da:	76 01       	movw	r14, r12
            return;
    }

    // Are we pingable?
  checkrx:
    if( (LMIC.opmode & OP_PINGINI) != 0 ) {
    46dc:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    46e0:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    46e4:	91 ff       	sbrs	r25, 1
    46e6:	65 c0       	rjmp	.+202    	; 0x47b2 <engineUpdate+0x99c>
        // One more RX slot in this beacon period?
        if( rxschedNext(&LMIC.ping, now+RX_RAMPUP) ) {
    46e8:	b3 01       	movw	r22, r6
    46ea:	a2 01       	movw	r20, r4
    46ec:	42 5c       	subi	r20, 0xC2	; 194
    46ee:	5f 4f       	sbci	r21, 0xFF	; 255
    46f0:	6f 4f       	sbci	r22, 0xFF	; 255
    46f2:	7f 4f       	sbci	r23, 0xFF	; 255
    46f4:	4d 83       	std	Y+5, r20	; 0x05
    46f6:	5e 83       	std	Y+6, r21	; 0x06
    46f8:	6f 83       	std	Y+7, r22	; 0x07
    46fa:	78 87       	std	Y+8, r23	; 0x08
}


static bit_t rxschedNext (xref2rxsched_t rxsched, ostime_t cando) {
  again:
    if( rxsched->rxtime - cando >= 0 )
    46fc:	40 91 46 04 	lds	r20, 0x0446	; 0x800446 <LMIC+0x135>
    4700:	50 91 47 04 	lds	r21, 0x0447	; 0x800447 <LMIC+0x136>
    4704:	60 91 48 04 	lds	r22, 0x0448	; 0x800448 <LMIC+0x137>
    4708:	70 91 49 04 	lds	r23, 0x0449	; 0x800449 <LMIC+0x138>
    470c:	db 01       	movw	r26, r22
    470e:	ca 01       	movw	r24, r20
    4710:	8d 80       	ldd	r8, Y+5	; 0x05
    4712:	9e 80       	ldd	r9, Y+6	; 0x06
    4714:	af 80       	ldd	r10, Y+7	; 0x07
    4716:	b8 84       	ldd	r11, Y+8	; 0x08
    4718:	88 19       	sub	r24, r8
    471a:	99 09       	sbc	r25, r9
    471c:	aa 09       	sbc	r26, r10
    471e:	bb 09       	sbc	r27, r11
    4720:	b7 ff       	sbrs	r27, 7
    4722:	9b c0       	rjmp	.+310    	; 0x485a <engineUpdate+0xa44>
        return 1;
    u1_t slot;
    if( (slot=rxsched->slot) >= 128 )
    4724:	10 91 40 04 	lds	r17, 0x0440	; 0x800440 <LMIC+0x12f>
    4728:	17 fd       	sbrc	r17, 7
    472a:	43 c0       	rjmp	.+134    	; 0x47b2 <engineUpdate+0x99c>
        return 0;
    u1_t intv = 1<<rxsched->intvExp;
    472c:	e1 e0       	ldi	r30, 0x01	; 1
    472e:	f0 e0       	ldi	r31, 0x00	; 0
    4730:	00 90 3f 04 	lds	r0, 0x043F	; 0x80043f <LMIC+0x12e>
    4734:	02 c0       	rjmp	.+4      	; 0x473a <engineUpdate+0x924>
    4736:	ee 0f       	add	r30, r30
    4738:	ff 1f       	adc	r31, r31
    473a:	0a 94       	dec	r0
    473c:	e2 f7       	brpl	.-8      	; 0x4736 <engineUpdate+0x920>
    if( (rxsched->slot = (slot += (intv))) >= 128 )
    473e:	1e 0f       	add	r17, r30
    4740:	10 93 40 04 	sts	0x0440, r17	; 0x800440 <LMIC+0x12f>
    4744:	17 fd       	sbrc	r17, 7
    4746:	35 c0       	rjmp	.+106    	; 0x47b2 <engineUpdate+0x99c>
        return 0;
    rxsched->rxtime = rxsched->rxbase
        + ((BCN_WINDOW_osticks * (ostime_t)slot) >> BCN_INTV_exp)
    4748:	a1 2f       	mov	r26, r17
    474a:	b0 e0       	ldi	r27, 0x00	; 0
    474c:	20 e0       	ldi	r18, 0x00	; 0
    474e:	38 e9       	ldi	r19, 0x98	; 152
    4750:	4a e3       	ldi	r20, 0x3A	; 58
    4752:	50 e0       	ldi	r21, 0x00	; 0
    4754:	0e 94 be 32 	call	0x657c	; 0x657c <__muluhisi3>
    4758:	dc 01       	movw	r26, r24
    475a:	cb 01       	movw	r24, r22
    475c:	27 e0       	ldi	r18, 0x07	; 7
    475e:	b5 95       	asr	r27
    4760:	a7 95       	ror	r26
    4762:	97 95       	ror	r25
    4764:	87 95       	ror	r24
    4766:	2a 95       	dec	r18
    4768:	d1 f7       	brne	.-12     	; 0x475e <engineUpdate+0x948>
    476a:	80 90 42 04 	lds	r8, 0x0442	; 0x800442 <LMIC+0x131>
    476e:	90 90 43 04 	lds	r9, 0x0443	; 0x800443 <LMIC+0x132>
    4772:	a0 90 44 04 	lds	r10, 0x0444	; 0x800444 <LMIC+0x133>
    4776:	b0 90 45 04 	lds	r11, 0x0445	; 0x800445 <LMIC+0x134>
    477a:	88 0e       	add	r8, r24
    477c:	99 1e       	adc	r9, r25
    477e:	aa 1e       	adc	r10, r26
    4780:	bb 1e       	adc	r11, r27
        - calcRxWindow(/*secs BCN_RESERVE*/2+slot+intv,rxsched->dr);
    4782:	82 e0       	ldi	r24, 0x02	; 2
    4784:	8e 0f       	add	r24, r30
    4786:	60 91 3e 04 	lds	r22, 0x043E	; 0x80043e <LMIC+0x12d>
    478a:	81 0f       	add	r24, r17
    478c:	0e 94 3f 13 	call	0x267e	; 0x267e <calcRxWindow>
    if( (slot=rxsched->slot) >= 128 )
        return 0;
    u1_t intv = 1<<rxsched->intvExp;
    if( (rxsched->slot = (slot += (intv))) >= 128 )
        return 0;
    rxsched->rxtime = rxsched->rxbase
    4790:	86 1a       	sub	r8, r22
    4792:	97 0a       	sbc	r9, r23
    4794:	a8 0a       	sbc	r10, r24
    4796:	b9 0a       	sbc	r11, r25
    4798:	80 92 46 04 	sts	0x0446, r8	; 0x800446 <LMIC+0x135>
    479c:	90 92 47 04 	sts	0x0447, r9	; 0x800447 <LMIC+0x136>
    47a0:	a0 92 48 04 	sts	0x0448, r10	; 0x800448 <LMIC+0x137>
    47a4:	b0 92 49 04 	sts	0x0449, r11	; 0x800449 <LMIC+0x138>
        + ((BCN_WINDOW_osticks * (ostime_t)slot) >> BCN_INTV_exp)
        - calcRxWindow(/*secs BCN_RESERVE*/2+slot+intv,rxsched->dr);
    rxsched->rxsyms = LMIC.rxsyms;
    47a8:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <LMIC+0x10>
    47ac:	80 93 41 04 	sts	0x0441, r24	; 0x800441 <LMIC+0x130>
    47b0:	a5 cf       	rjmp	.-182    	; 0x46fc <engineUpdate+0x8e6>
            return;
        }
        // no - just wait for the beacon
    }

    if( txbeg != 0  &&  (txbeg - rxtime) < 0 )
    47b2:	c1 14       	cp	r12, r1
    47b4:	d1 04       	cpc	r13, r1
    47b6:	e1 04       	cpc	r14, r1
    47b8:	f1 04       	cpc	r15, r1
    47ba:	61 f0       	breq	.+24     	; 0x47d4 <engineUpdate+0x9be>
    47bc:	d7 01       	movw	r26, r14
    47be:	c6 01       	movw	r24, r12
    47c0:	89 80       	ldd	r8, Y+1	; 0x01
    47c2:	9a 80       	ldd	r9, Y+2	; 0x02
    47c4:	ab 80       	ldd	r10, Y+3	; 0x03
    47c6:	bc 80       	ldd	r11, Y+4	; 0x04
    47c8:	88 19       	sub	r24, r8
    47ca:	99 09       	sbc	r25, r9
    47cc:	aa 09       	sbc	r26, r10
    47ce:	bb 09       	sbc	r27, r11
    47d0:	b7 fd       	sbrc	r27, 7
    47d2:	50 c0       	rjmp	.+160    	; 0x4874 <engineUpdate+0xa5e>
        goto txdelay;

    setBcnRxParams();
    47d4:	0e 94 ae 13 	call	0x275c	; 0x275c <setBcnRxParams>
    LMIC.rxsyms = LMIC.bcnRxsyms;
    47d8:	80 91 93 04 	lds	r24, 0x0493	; 0x800493 <LMIC+0x182>
    47dc:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <LMIC+0x10>
    LMIC.rxtime = LMIC.bcnRxtime;
    47e0:	80 91 94 04 	lds	r24, 0x0494	; 0x800494 <LMIC+0x183>
    47e4:	90 91 95 04 	lds	r25, 0x0495	; 0x800495 <LMIC+0x184>
    47e8:	a0 91 96 04 	lds	r26, 0x0496	; 0x800496 <LMIC+0x185>
    47ec:	b0 91 97 04 	lds	r27, 0x0497	; 0x800497 <LMIC+0x186>
    47f0:	80 93 15 03 	sts	0x0315, r24	; 0x800315 <LMIC+0x4>
    47f4:	90 93 16 03 	sts	0x0316, r25	; 0x800316 <LMIC+0x5>
    47f8:	a0 93 17 03 	sts	0x0317, r26	; 0x800317 <LMIC+0x6>
    47fc:	b0 93 18 03 	sts	0x0318, r27	; 0x800318 <LMIC+0x7>
    if( now - rxtime >= 0 ) {
    4800:	d3 01       	movw	r26, r6
    4802:	c2 01       	movw	r24, r4
    4804:	89 80       	ldd	r8, Y+1	; 0x01
    4806:	9a 80       	ldd	r9, Y+2	; 0x02
    4808:	ab 80       	ldd	r10, Y+3	; 0x03
    480a:	bc 80       	ldd	r11, Y+4	; 0x04
    480c:	88 19       	sub	r24, r8
    480e:	99 09       	sbc	r25, r9
    4810:	aa 09       	sbc	r26, r10
    4812:	bb 09       	sbc	r27, r11
    4814:	b7 fd       	sbrc	r27, 7
    4816:	52 c0       	rjmp	.+164    	; 0x48bc <engineUpdate+0xaa6>
        LMIC.osjob.func = FUNC_ADDR(processBeacon);
    4818:	88 e2       	ldi	r24, 0x28	; 40
    481a:	95 e2       	ldi	r25, 0x25	; 37
    481c:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <LMIC+0x1a>
    4820:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <LMIC+0x19>
        os_radio(RADIO_RX);
    4824:	82 e0       	ldi	r24, 0x02	; 2
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
}
    4826:	62 96       	adiw	r28, 0x12	; 18
    4828:	0f b6       	in	r0, 0x3f	; 63
    482a:	f8 94       	cli
    482c:	de bf       	out	0x3e, r29	; 62
    482e:	0f be       	out	0x3f, r0	; 63
    4830:	cd bf       	out	0x3d, r28	; 61
    4832:	df 91       	pop	r29
    4834:	cf 91       	pop	r28
    4836:	1f 91       	pop	r17
    4838:	0f 91       	pop	r16
    483a:	ff 90       	pop	r15
    483c:	ef 90       	pop	r14
    483e:	df 90       	pop	r13
    4840:	cf 90       	pop	r12
    4842:	bf 90       	pop	r11
    4844:	af 90       	pop	r10
    4846:	9f 90       	pop	r9
    4848:	8f 90       	pop	r8
    484a:	7f 90       	pop	r7
    484c:	6f 90       	pop	r6
    484e:	5f 90       	pop	r5
    4850:	4f 90       	pop	r4
    4852:	3f 90       	pop	r3
    4854:	2f 90       	pop	r2
    setBcnRxParams();
    LMIC.rxsyms = LMIC.bcnRxsyms;
    LMIC.rxtime = LMIC.bcnRxtime;
    if( now - rxtime >= 0 ) {
        LMIC.osjob.func = FUNC_ADDR(processBeacon);
        os_radio(RADIO_RX);
    4856:	0c 94 88 12 	jmp	0x2510	; 0x2510 <os_radio>
    // Are we pingable?
  checkrx:
    if( (LMIC.opmode & OP_PINGINI) != 0 ) {
        // One more RX slot in this beacon period?
        if( rxschedNext(&LMIC.ping, now+RX_RAMPUP) ) {
            if( txbeg != 0  &&  (txbeg - LMIC.ping.rxtime) < 0 )
    485a:	c1 14       	cp	r12, r1
    485c:	d1 04       	cpc	r13, r1
    485e:	e1 04       	cpc	r14, r1
    4860:	f1 04       	cpc	r15, r1
    4862:	99 f1       	breq	.+102    	; 0x48ca <engineUpdate+0xab4>
    4864:	d7 01       	movw	r26, r14
    4866:	c6 01       	movw	r24, r12
    4868:	84 1b       	sub	r24, r20
    486a:	95 0b       	sbc	r25, r21
    486c:	a6 0b       	sbc	r26, r22
    486e:	b7 0b       	sbc	r27, r23
    4870:	b7 ff       	sbrs	r27, 7
    4872:	2b c0       	rjmp	.+86     	; 0x48ca <engineUpdate+0xab4>
  txdelay:
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
    4874:	b7 01       	movw	r22, r14
    4876:	a6 01       	movw	r20, r12
    4878:	4e 53       	subi	r20, 0x3E	; 62
    487a:	51 09       	sbc	r21, r1
    487c:	61 09       	sbc	r22, r1
    487e:	71 09       	sbc	r23, r1
    4880:	23 e0       	ldi	r18, 0x03	; 3
    4882:	38 e2       	ldi	r19, 0x28	; 40
    4884:	84 e2       	ldi	r24, 0x24	; 36
    4886:	93 e0       	ldi	r25, 0x03	; 3
}
    4888:	62 96       	adiw	r28, 0x12	; 18
    488a:	0f b6       	in	r0, 0x3f	; 63
    488c:	f8 94       	cli
    488e:	de bf       	out	0x3e, r29	; 62
    4890:	0f be       	out	0x3f, r0	; 63
    4892:	cd bf       	out	0x3d, r28	; 61
    4894:	df 91       	pop	r29
    4896:	cf 91       	pop	r28
    4898:	1f 91       	pop	r17
    489a:	0f 91       	pop	r16
    489c:	ff 90       	pop	r15
    489e:	ef 90       	pop	r14
    48a0:	df 90       	pop	r13
    48a2:	cf 90       	pop	r12
    48a4:	bf 90       	pop	r11
    48a6:	af 90       	pop	r10
    48a8:	9f 90       	pop	r9
    48aa:	8f 90       	pop	r8
    48ac:	7f 90       	pop	r7
    48ae:	6f 90       	pop	r6
    48b0:	5f 90       	pop	r5
    48b2:	4f 90       	pop	r4
    48b4:	3f 90       	pop	r3
    48b6:	2f 90       	pop	r2
  txdelay:
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
    48b8:	0c 94 dc 0c 	jmp	0x19b8	; 0x19b8 <os_setTimedCallback>
    if( now - rxtime >= 0 ) {
        LMIC.osjob.func = FUNC_ADDR(processBeacon);
        os_radio(RADIO_RX);
        return;
    }
    os_setTimedCallback(&LMIC.osjob, rxtime, FUNC_ADDR(startRxBcn));
    48bc:	20 ed       	ldi	r18, 0xD0	; 208
    48be:	34 e1       	ldi	r19, 0x14	; 20
    48c0:	49 81       	ldd	r20, Y+1	; 0x01
    48c2:	5a 81       	ldd	r21, Y+2	; 0x02
    48c4:	6b 81       	ldd	r22, Y+3	; 0x03
    48c6:	7c 81       	ldd	r23, Y+4	; 0x04
    48c8:	dd cf       	rjmp	.-70     	; 0x4884 <engineUpdate+0xa6e>
    if( (LMIC.opmode & OP_PINGINI) != 0 ) {
        // One more RX slot in this beacon period?
        if( rxschedNext(&LMIC.ping, now+RX_RAMPUP) ) {
            if( txbeg != 0  &&  (txbeg - LMIC.ping.rxtime) < 0 )
                goto txdelay;
            LMIC.rxsyms  = LMIC.ping.rxsyms;
    48ca:	80 91 41 04 	lds	r24, 0x0441	; 0x800441 <LMIC+0x130>
    48ce:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <LMIC+0x10>
            LMIC.rxtime  = LMIC.ping.rxtime;
    48d2:	40 93 15 03 	sts	0x0315, r20	; 0x800315 <LMIC+0x4>
    48d6:	50 93 16 03 	sts	0x0316, r21	; 0x800316 <LMIC+0x5>
    48da:	60 93 17 03 	sts	0x0317, r22	; 0x800317 <LMIC+0x6>
    48de:	70 93 18 03 	sts	0x0318, r23	; 0x800318 <LMIC+0x7>
            LMIC.freq    = LMIC.ping.freq;
    48e2:	80 91 4a 04 	lds	r24, 0x044A	; 0x80044a <LMIC+0x139>
    48e6:	90 91 4b 04 	lds	r25, 0x044B	; 0x80044b <LMIC+0x13a>
    48ea:	a0 91 4c 04 	lds	r26, 0x044C	; 0x80044c <LMIC+0x13b>
    48ee:	b0 91 4d 04 	lds	r27, 0x044D	; 0x80044d <LMIC+0x13c>
    48f2:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <LMIC+0x8>
    48f6:	90 93 1a 03 	sts	0x031A, r25	; 0x80031a <LMIC+0x9>
    48fa:	a0 93 1b 03 	sts	0x031B, r26	; 0x80031b <LMIC+0xa>
    48fe:	b0 93 1c 03 	sts	0x031C, r27	; 0x80031c <LMIC+0xb>
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx 
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
    4902:	e0 91 3e 04 	lds	r30, 0x043E	; 0x80043e <LMIC+0x12d>
    4906:	f0 e0       	ldi	r31, 0x00	; 0
    4908:	ec 53       	subi	r30, 0x3C	; 60
    490a:	fd 4f       	sbci	r31, 0xFD	; 253
            LMIC.rps     = dndr2rps(LMIC.ping.dr);
    490c:	81 81       	ldd	r24, Z+1	; 0x01
    490e:	90 e0       	ldi	r25, 0x00	; 0
    4910:	8f 77       	andi	r24, 0x7F	; 127
    4912:	80 68       	ori	r24, 0x80	; 128
    4914:	90 93 20 03 	sts	0x0320, r25	; 0x800320 <LMIC+0xf>
    4918:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <LMIC+0xe>
            LMIC.dataLen = 0;
    491c:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
            ASSERT(LMIC.rxtime - now+RX_RAMPUP >= 0 );
    4920:	44 19       	sub	r20, r4
    4922:	55 09       	sbc	r21, r5
    4924:	66 09       	sbc	r22, r6
    4926:	77 09       	sbc	r23, r7
    4928:	42 3c       	cpi	r20, 0xC2	; 194
    492a:	5f 4f       	sbci	r21, 0xFF	; 255
    492c:	6f 4f       	sbci	r22, 0xFF	; 255
    492e:	7f 4f       	sbci	r23, 0xFF	; 255
    4930:	14 f4       	brge	.+4      	; 0x4936 <engineUpdate+0xb20>
    4932:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
            os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, FUNC_ADDR(startRxPing));
    4936:	40 91 15 03 	lds	r20, 0x0315	; 0x800315 <LMIC+0x4>
    493a:	50 91 16 03 	lds	r21, 0x0316	; 0x800316 <LMIC+0x5>
    493e:	60 91 17 03 	lds	r22, 0x0317	; 0x800317 <LMIC+0x6>
    4942:	70 91 18 03 	lds	r23, 0x0318	; 0x800318 <LMIC+0x7>
    4946:	4e 53       	subi	r20, 0x3E	; 62
    4948:	51 09       	sbc	r21, r1
    494a:	61 09       	sbc	r22, r1
    494c:	71 09       	sbc	r23, r1
    494e:	29 ed       	ldi	r18, 0xD9	; 217
    4950:	34 e1       	ldi	r19, 0x14	; 20
    4952:	98 cf       	rjmp	.-208    	; 0x4884 <engineUpdate+0xa6e>
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
}
    4954:	62 96       	adiw	r28, 0x12	; 18
    4956:	0f b6       	in	r0, 0x3f	; 63
    4958:	f8 94       	cli
    495a:	de bf       	out	0x3e, r29	; 62
    495c:	0f be       	out	0x3f, r0	; 63
    495e:	cd bf       	out	0x3d, r28	; 61
    4960:	df 91       	pop	r29
    4962:	cf 91       	pop	r28
    4964:	1f 91       	pop	r17
    4966:	0f 91       	pop	r16
    4968:	ff 90       	pop	r15
    496a:	ef 90       	pop	r14
    496c:	df 90       	pop	r13
    496e:	cf 90       	pop	r12
    4970:	bf 90       	pop	r11
    4972:	af 90       	pop	r10
    4974:	9f 90       	pop	r9
    4976:	8f 90       	pop	r8
    4978:	7f 90       	pop	r7
    497a:	6f 90       	pop	r6
    497c:	5f 90       	pop	r5
    497e:	4f 90       	pop	r4
    4980:	3f 90       	pop	r3
    4982:	2f 90       	pop	r2
    4984:	08 95       	ret

00004986 <reportEvent>:

static void reportEvent (ev_t ev) {
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = ev));
    ON_LMIC_EVENT(ev);
    4986:	0e 94 08 0a 	call	0x1410	; 0x1410 <onEvent>
    engineUpdate();
    498a:	0c 94 0b 1f 	jmp	0x3e16	; 0x3e16 <engineUpdate>

0000498e <onBcnRx>:


// Callback from HAL during scan mode or when job timer expires.
static void onBcnRx (xref2osjob_t job) {
    // If we arrive via job timer make sure to put radio to rest.
    os_radio(RADIO_RST);
    498e:	80 e0       	ldi	r24, 0x00	; 0
    4990:	0e 94 88 12 	call	0x2510	; 0x2510 <os_radio>
    os_clearCallback(&LMIC.osjob);
    4994:	84 e2       	ldi	r24, 0x24	; 36
    4996:	93 e0       	ldi	r25, 0x03	; 3
    4998:	0e 94 a3 0c 	call	0x1946	; 0x1946 <os_clearCallback>
    if( LMIC.dataLen == 0 ) {
    499c:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    49a0:	81 11       	cpse	r24, r1
    49a2:	0b c0       	rjmp	.+22     	; 0x49ba <onBcnRx+0x2c>
        // Nothing received - timeout
        LMIC.opmode &= ~(OP_SCAN | OP_TRACK);
    49a4:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    49a8:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    49ac:	8c 7f       	andi	r24, 0xFC	; 252
    49ae:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    49b2:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
        reportEvent(EV_SCAN_TIMEOUT);
    49b6:	81 e0       	ldi	r24, 0x01	; 1
    49b8:	49 c0       	rjmp	.+146    	; 0x4a4c <onBcnRx+0xbe>
        return;
    }
    if( decodeBeacon() <= 0 ) {
    49ba:	0e 94 cb 18 	call	0x3196	; 0x3196 <decodeBeacon>
    49be:	18 16       	cp	r1, r24
    49c0:	19 06       	cpc	r1, r25
    49c2:	9c f0       	brlt	.+38     	; 0x49ea <onBcnRx+0x5c>
        // Something is wrong with the beacon - continue scan
        LMIC.dataLen = 0;
    49c4:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
        os_radio(RADIO_RXON);
    49c8:	83 e0       	ldi	r24, 0x03	; 3
    49ca:	0e 94 88 12 	call	0x2510	; 0x2510 <os_radio>
        os_setTimedCallback(&LMIC.osjob, LMIC.bcninfo.txtime, FUNC_ADDR(onBcnRx));
    49ce:	40 91 98 04 	lds	r20, 0x0498	; 0x800498 <LMIC+0x187>
    49d2:	50 91 99 04 	lds	r21, 0x0499	; 0x800499 <LMIC+0x188>
    49d6:	60 91 9a 04 	lds	r22, 0x049A	; 0x80049a <LMIC+0x189>
    49da:	70 91 9b 04 	lds	r23, 0x049B	; 0x80049b <LMIC+0x18a>
    49de:	27 ec       	ldi	r18, 0xC7	; 199
    49e0:	34 e2       	ldi	r19, 0x24	; 36
    49e2:	84 e2       	ldi	r24, 0x24	; 36
    49e4:	93 e0       	ldi	r25, 0x03	; 3
    49e6:	0c 94 dc 0c 	jmp	0x19b8	; 0x19b8 <os_setTimedCallback>


// Setup beacon RX parameters assuming we have an error of ms (aka +/-(ms/2))
static void calcBcnRxWindowFromMillis (u1_t ms, bit_t ini) {
    if( ini ) {
        LMIC.drift = 0;
    49ea:	10 92 c0 03 	sts	0x03C0, r1	; 0x8003c0 <LMIC+0xaf>
    49ee:	10 92 bf 03 	sts	0x03BF, r1	; 0x8003bf <LMIC+0xae>
        LMIC.maxDriftDiff = 0;
    49f2:	10 92 c4 03 	sts	0x03C4, r1	; 0x8003c4 <LMIC+0xb3>
    49f6:	10 92 c3 03 	sts	0x03C3, r1	; 0x8003c3 <LMIC+0xb2>
        LMIC.missedBcns = 0;
    49fa:	10 92 3b 04 	sts	0x043B, r1	; 0x80043b <LMIC+0x12a>
        LMIC.bcninfo.flags |= BCN_NODRIFT|BCN_NODDIFF;
    49fe:	80 91 9e 04 	lds	r24, 0x049E	; 0x80049e <LMIC+0x18d>
    4a02:	8c 60       	ori	r24, 0x0C	; 12
    4a04:	80 93 9e 04 	sts	0x049E, r24	; 0x80049e <LMIC+0x18d>
    }
    ostime_t hsym = dr2hsym(DR_BCN);
    LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
    4a08:	8b e0       	ldi	r24, 0x0B	; 11
    4a0a:	80 93 93 04 	sts	0x0493, r24	; 0x800493 <LMIC+0x182>
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
    4a0e:	80 91 98 04 	lds	r24, 0x0498	; 0x800498 <LMIC+0x187>
    4a12:	90 91 99 04 	lds	r25, 0x0499	; 0x800499 <LMIC+0x188>
    4a16:	a0 91 9a 04 	lds	r26, 0x049A	; 0x80049a <LMIC+0x189>
    4a1a:	b0 91 9b 04 	lds	r27, 0x049B	; 0x80049b <LMIC+0x18a>
    4a1e:	80 5c       	subi	r24, 0xC0	; 192
    4a20:	97 4f       	sbci	r25, 0xF7	; 247
    4a22:	a2 4c       	sbci	r26, 0xC2	; 194
    4a24:	bf 4f       	sbci	r27, 0xFF	; 255
    4a26:	80 93 94 04 	sts	0x0494, r24	; 0x800494 <LMIC+0x183>
    4a2a:	90 93 95 04 	sts	0x0495, r25	; 0x800495 <LMIC+0x184>
    4a2e:	a0 93 96 04 	sts	0x0496, r26	; 0x800496 <LMIC+0x185>
    4a32:	b0 93 97 04 	sts	0x0497, r27	; 0x800497 <LMIC+0x186>
    // Found our 1st beacon
    // We don't have a previous beacon to calc some drift - assume
    // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
    calcBcnRxWindowFromMillis(13,1);
    LMIC.opmode &= ~OP_SCAN;          // turn SCAN off
    LMIC.opmode |=  OP_TRACK;         // auto enable tracking
    4a36:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4a3a:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    4a3e:	8e 7f       	andi	r24, 0xFE	; 254
    4a40:	82 60       	ori	r24, 0x02	; 2
    4a42:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    4a46:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    reportEvent(EV_BEACON_FOUND);    // can be disabled in callback
    4a4a:	82 e0       	ldi	r24, 0x02	; 2
    4a4c:	0c 94 c3 24 	jmp	0x4986	; 0x4986 <reportEvent>

00004a50 <processBeacon>:
    }
    goto txcomplete;
}


static void processBeacon (xref2osjob_t osjob) {
    4a50:	cf 92       	push	r12
    4a52:	df 92       	push	r13
    4a54:	ef 92       	push	r14
    4a56:	ff 92       	push	r15
    4a58:	cf 93       	push	r28
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
    u1_t flags = LMIC.bcninfo.flags;
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
    4a5a:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    4a5e:	88 23       	and	r24, r24
    4a60:	09 f4       	brne	.+2      	; 0x4a64 <processBeacon+0x14>
    4a62:	7b c0       	rjmp	.+246    	; 0x4b5a <processBeacon+0x10a>
    goto txcomplete;
}


static void processBeacon (xref2osjob_t osjob) {
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
    4a64:	c0 90 98 04 	lds	r12, 0x0498	; 0x800498 <LMIC+0x187>
    4a68:	d0 90 99 04 	lds	r13, 0x0499	; 0x800499 <LMIC+0x188>
    4a6c:	e0 90 9a 04 	lds	r14, 0x049A	; 0x80049a <LMIC+0x189>
    4a70:	f0 90 9b 04 	lds	r15, 0x049B	; 0x80049b <LMIC+0x18a>
    u1_t flags = LMIC.bcninfo.flags;
    4a74:	c0 91 9e 04 	lds	r28, 0x049E	; 0x80049e <LMIC+0x18d>
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
    4a78:	0e 94 cb 18 	call	0x3196	; 0x3196 <decodeBeacon>
    4a7c:	18 16       	cp	r1, r24
    4a7e:	19 06       	cpc	r1, r25
    4a80:	0c f0       	brlt	.+2      	; 0x4a84 <processBeacon+0x34>
    4a82:	6b c0       	rjmp	.+214    	; 0x4b5a <processBeacon+0x10a>
        ev = EV_BEACON_TRACKED;
        if( (flags & (BCN_PARTIAL|BCN_FULL)) == 0 ) {
    4a84:	c3 70       	andi	r28, 0x03	; 3
    4a86:	c9 f4       	brne	.+50     	; 0x4aba <processBeacon+0x6a>
        LMIC.maxDriftDiff = 0;
        LMIC.missedBcns = 0;
        LMIC.bcninfo.flags |= BCN_NODRIFT|BCN_NODDIFF;
    }
    ostime_t hsym = dr2hsym(DR_BCN);
    LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
    4a88:	8b e0       	ldi	r24, 0x0B	; 11
    4a8a:	80 93 93 04 	sts	0x0493, r24	; 0x800493 <LMIC+0x182>
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
    4a8e:	80 91 98 04 	lds	r24, 0x0498	; 0x800498 <LMIC+0x187>
    4a92:	90 91 99 04 	lds	r25, 0x0499	; 0x800499 <LMIC+0x188>
    4a96:	a0 91 9a 04 	lds	r26, 0x049A	; 0x80049a <LMIC+0x189>
    4a9a:	b0 91 9b 04 	lds	r27, 0x049B	; 0x80049b <LMIC+0x18a>
    4a9e:	80 5c       	subi	r24, 0xC0	; 192
    4aa0:	97 4f       	sbci	r25, 0xF7	; 247
    4aa2:	a2 4c       	sbci	r26, 0xC2	; 194
    4aa4:	bf 4f       	sbci	r27, 0xFF	; 255
    4aa6:	80 93 94 04 	sts	0x0494, r24	; 0x800494 <LMIC+0x183>
    4aaa:	90 93 95 04 	sts	0x0495, r25	; 0x800495 <LMIC+0x184>
    4aae:	a0 93 96 04 	sts	0x0496, r26	; 0x800496 <LMIC+0x185>
    4ab2:	b0 93 97 04 	sts	0x0497, r27	; 0x800497 <LMIC+0x186>
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
    u1_t flags = LMIC.bcninfo.flags;
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
        ev = EV_BEACON_TRACKED;
    4ab6:	c4 e0       	ldi	r28, 0x04	; 4
    4ab8:	da c0       	rjmp	.+436    	; 0x4c6e <processBeacon+0x21e>
            // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
            calcBcnRxWindowFromMillis(13,0);
            goto rev;
        }
        // We have a previous BEACON to calculate some drift
        s2_t drift = BCN_INTV_osticks - (LMIC.bcninfo.txtime - lasttx);
    4aba:	27 ef       	ldi	r18, 0xF7	; 247
    4abc:	d2 1a       	sub	r13, r18
    4abe:	80 91 98 04 	lds	r24, 0x0498	; 0x800498 <LMIC+0x187>
    4ac2:	90 91 99 04 	lds	r25, 0x0499	; 0x800499 <LMIC+0x188>
    4ac6:	c8 1a       	sub	r12, r24
    4ac8:	d9 0a       	sbc	r13, r25
        if( LMIC.missedBcns > 0 ) {
    4aca:	60 91 3b 04 	lds	r22, 0x043B	; 0x80043b <LMIC+0x12a>
    4ace:	66 23       	and	r22, r22
    4ad0:	79 f0       	breq	.+30     	; 0x4af0 <processBeacon+0xa0>
            drift = LMIC.drift + (drift - LMIC.drift) / (LMIC.missedBcns+1);
    4ad2:	20 91 bf 03 	lds	r18, 0x03BF	; 0x8003bf <LMIC+0xae>
    4ad6:	30 91 c0 03 	lds	r19, 0x03C0	; 0x8003c0 <LMIC+0xaf>
    4ada:	c6 01       	movw	r24, r12
    4adc:	82 1b       	sub	r24, r18
    4ade:	93 0b       	sbc	r25, r19
    4ae0:	70 e0       	ldi	r23, 0x00	; 0
    4ae2:	6f 5f       	subi	r22, 0xFF	; 255
    4ae4:	7f 4f       	sbci	r23, 0xFF	; 255
    4ae6:	0e 94 68 32 	call	0x64d0	; 0x64d0 <__divmodhi4>
    4aea:	69 01       	movw	r12, r18
    4aec:	c6 0e       	add	r12, r22
    4aee:	d7 1e       	adc	r13, r23
        }
        if( (LMIC.bcninfo.flags & BCN_NODRIFT) == 0 ) {
    4af0:	20 91 9e 04 	lds	r18, 0x049E	; 0x80049e <LMIC+0x18d>
    4af4:	22 fd       	sbrc	r18, 2
    4af6:	1d c0       	rjmp	.+58     	; 0x4b32 <processBeacon+0xe2>
            s2_t diff = LMIC.drift - drift;
    4af8:	80 91 bf 03 	lds	r24, 0x03BF	; 0x8003bf <LMIC+0xae>
    4afc:	90 91 c0 03 	lds	r25, 0x03C0	; 0x8003c0 <LMIC+0xaf>
    4b00:	8c 19       	sub	r24, r12
    4b02:	9d 09       	sbc	r25, r13
    4b04:	97 ff       	sbrs	r25, 7
    4b06:	03 c0       	rjmp	.+6      	; 0x4b0e <processBeacon+0xbe>
    4b08:	91 95       	neg	r25
    4b0a:	81 95       	neg	r24
    4b0c:	91 09       	sbc	r25, r1
            if( diff < 0 ) diff = -diff;
            LMIC.lastDriftDiff = diff;
    4b0e:	90 93 c2 03 	sts	0x03C2, r25	; 0x8003c2 <LMIC+0xb1>
    4b12:	80 93 c1 03 	sts	0x03C1, r24	; 0x8003c1 <LMIC+0xb0>
            if( LMIC.maxDriftDiff < diff )
    4b16:	40 91 c3 03 	lds	r20, 0x03C3	; 0x8003c3 <LMIC+0xb2>
    4b1a:	50 91 c4 03 	lds	r21, 0x03C4	; 0x8003c4 <LMIC+0xb3>
    4b1e:	48 17       	cp	r20, r24
    4b20:	59 07       	cpc	r21, r25
    4b22:	24 f4       	brge	.+8      	; 0x4b2c <processBeacon+0xdc>
                LMIC.maxDriftDiff = diff;
    4b24:	90 93 c4 03 	sts	0x03C4, r25	; 0x8003c4 <LMIC+0xb3>
    4b28:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <LMIC+0xb2>
            LMIC.bcninfo.flags &= ~BCN_NODDIFF;
    4b2c:	27 7f       	andi	r18, 0xF7	; 247
    4b2e:	20 93 9e 04 	sts	0x049E, r18	; 0x80049e <LMIC+0x18d>
        }
        LMIC.drift = drift;
    4b32:	d0 92 c0 03 	sts	0x03C0, r13	; 0x8003c0 <LMIC+0xaf>
    4b36:	c0 92 bf 03 	sts	0x03BF, r12	; 0x8003bf <LMIC+0xae>
        LMIC.missedBcns = LMIC.rejoinCnt = 0;
    4b3a:	10 92 be 03 	sts	0x03BE, r1	; 0x8003be <LMIC+0xad>
    4b3e:	10 92 3b 04 	sts	0x043B, r1	; 0x80043b <LMIC+0x12a>
        LMIC.bcninfo.flags &= ~BCN_NODRIFT;
    4b42:	80 91 9e 04 	lds	r24, 0x049E	; 0x80049e <LMIC+0x18d>
    4b46:	98 2f       	mov	r25, r24
    4b48:	9b 7f       	andi	r25, 0xFB	; 251
    4b4a:	90 93 9e 04 	sts	0x049E, r25	; 0x80049e <LMIC+0x18d>
        EV(devCond,INFO,(e_.reason = EV::devCond_t::CLOCK_DRIFT,
                         e_.eui    = MAIN::CDEV->getEui(),
                         e_.info   = drift,
                         e_.info2  = /*occasion BEACON*/0));
        ASSERT((LMIC.bcninfo.flags & (BCN_PARTIAL|BCN_FULL)) != 0);
    4b4e:	83 70       	andi	r24, 0x03	; 3
    4b50:	09 f0       	breq	.+2      	; 0x4b54 <processBeacon+0x104>
    4b52:	69 c0       	rjmp	.+210    	; 0x4c26 <processBeacon+0x1d6>
    4b54:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    4b58:	66 c0       	rjmp	.+204    	; 0x4c26 <processBeacon+0x1d6>
    } else {
        ev = EV_BEACON_MISSED;
        LMIC.bcninfo.txtime += BCN_INTV_osticks - LMIC.drift;
    4b5a:	c0 90 bf 03 	lds	r12, 0x03BF	; 0x8003bf <LMIC+0xae>
    4b5e:	d0 90 c0 03 	lds	r13, 0x03C0	; 0x8003c0 <LMIC+0xaf>
    4b62:	0d 2c       	mov	r0, r13
    4b64:	00 0c       	add	r0, r0
    4b66:	ee 08       	sbc	r14, r14
    4b68:	ff 08       	sbc	r15, r15
    4b6a:	80 e0       	ldi	r24, 0x00	; 0
    4b6c:	99 e0       	ldi	r25, 0x09	; 9
    4b6e:	ad e3       	ldi	r26, 0x3D	; 61
    4b70:	b0 e0       	ldi	r27, 0x00	; 0
    4b72:	ac 01       	movw	r20, r24
    4b74:	bd 01       	movw	r22, r26
    4b76:	4c 19       	sub	r20, r12
    4b78:	5d 09       	sbc	r21, r13
    4b7a:	6e 09       	sbc	r22, r14
    4b7c:	7f 09       	sbc	r23, r15
    4b7e:	80 91 98 04 	lds	r24, 0x0498	; 0x800498 <LMIC+0x187>
    4b82:	90 91 99 04 	lds	r25, 0x0499	; 0x800499 <LMIC+0x188>
    4b86:	a0 91 9a 04 	lds	r26, 0x049A	; 0x80049a <LMIC+0x189>
    4b8a:	b0 91 9b 04 	lds	r27, 0x049B	; 0x80049b <LMIC+0x18a>
    4b8e:	84 0f       	add	r24, r20
    4b90:	95 1f       	adc	r25, r21
    4b92:	a6 1f       	adc	r26, r22
    4b94:	b7 1f       	adc	r27, r23
    4b96:	80 93 98 04 	sts	0x0498, r24	; 0x800498 <LMIC+0x187>
    4b9a:	90 93 99 04 	sts	0x0499, r25	; 0x800499 <LMIC+0x188>
    4b9e:	a0 93 9a 04 	sts	0x049A, r26	; 0x80049a <LMIC+0x189>
    4ba2:	b0 93 9b 04 	sts	0x049B, r27	; 0x80049b <LMIC+0x18a>
        LMIC.bcninfo.time   += BCN_INTV_sec;
    4ba6:	c0 90 9f 04 	lds	r12, 0x049F	; 0x80049f <LMIC+0x18e>
    4baa:	d0 90 a0 04 	lds	r13, 0x04A0	; 0x8004a0 <LMIC+0x18f>
    4bae:	e0 90 a1 04 	lds	r14, 0x04A1	; 0x8004a1 <LMIC+0x190>
    4bb2:	f0 90 a2 04 	lds	r15, 0x04A2	; 0x8004a2 <LMIC+0x191>
    4bb6:	20 e8       	ldi	r18, 0x80	; 128
    4bb8:	c2 0e       	add	r12, r18
    4bba:	d1 1c       	adc	r13, r1
    4bbc:	e1 1c       	adc	r14, r1
    4bbe:	f1 1c       	adc	r15, r1
    4bc0:	c0 92 9f 04 	sts	0x049F, r12	; 0x80049f <LMIC+0x18e>
    4bc4:	d0 92 a0 04 	sts	0x04A0, r13	; 0x8004a0 <LMIC+0x18f>
    4bc8:	e0 92 a1 04 	sts	0x04A1, r14	; 0x8004a1 <LMIC+0x190>
    4bcc:	f0 92 a2 04 	sts	0x04A2, r15	; 0x8004a2 <LMIC+0x191>
        LMIC.missedBcns++;
    4bd0:	20 91 3b 04 	lds	r18, 0x043B	; 0x80043b <LMIC+0x12a>
    4bd4:	2f 5f       	subi	r18, 0xFF	; 255
    4bd6:	20 93 3b 04 	sts	0x043B, r18	; 0x80043b <LMIC+0x12a>
        // Delay any possible TX after surmised beacon - it's there although we missed it
        txDelay(LMIC.bcninfo.txtime + BCN_RESERVE_osticks, 4);
    4bda:	bc 01       	movw	r22, r24
    4bdc:	cd 01       	movw	r24, r26
    4bde:	66 53       	subi	r22, 0x36	; 54
    4be0:	7d 4f       	sbci	r23, 0xFD	; 253
    4be2:	8e 4f       	sbci	r24, 0xFE	; 254
    4be4:	9f 4f       	sbci	r25, 0xFF	; 255
    4be6:	44 e0       	ldi	r20, 0x04	; 4
    4be8:	0e 94 54 14 	call	0x28a8	; 0x28a8 <txDelay>
        if( LMIC.missedBcns > MAX_MISSED_BCNS )
    4bec:	80 91 3b 04 	lds	r24, 0x043B	; 0x80043b <LMIC+0x12a>
    4bf0:	85 31       	cpi	r24, 0x15	; 21
    4bf2:	48 f0       	brcs	.+18     	; 0x4c06 <processBeacon+0x1b6>
            LMIC.opmode |= OP_REJOIN;  // try if we can roam to another network
    4bf4:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4bf8:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    4bfc:	80 62       	ori	r24, 0x20	; 32
    4bfe:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    4c02:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
        if( LMIC.bcnRxsyms > MAX_RXSYMS ) {
    4c06:	80 91 93 04 	lds	r24, 0x0493	; 0x800493 <LMIC+0x182>
    4c0a:	85 36       	cpi	r24, 0x65	; 101
    4c0c:	70 f0       	brcs	.+28     	; 0x4c2a <processBeacon+0x1da>
            LMIC.opmode &= ~(OP_TRACK|OP_PINGABLE|OP_PINGINI|OP_REJOIN);
    4c0e:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4c12:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    4c16:	8d 7d       	andi	r24, 0xDD	; 221
    4c18:	99 7f       	andi	r25, 0xF9	; 249
    4c1a:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    4c1e:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
            reportEvent(EV_LOST_TSYNC);
    4c22:	8b e0       	ldi	r24, 0x0B	; 11
    4c24:	2c c0       	rjmp	.+88     	; 0x4c7e <processBeacon+0x22e>
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
    u1_t flags = LMIC.bcninfo.flags;
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
        ev = EV_BEACON_TRACKED;
    4c26:	c4 e0       	ldi	r28, 0x04	; 4
    4c28:	01 c0       	rjmp	.+2      	; 0x4c2c <processBeacon+0x1dc>
                         e_.eui    = MAIN::CDEV->getEui(),
                         e_.info   = drift,
                         e_.info2  = /*occasion BEACON*/0));
        ASSERT((LMIC.bcninfo.flags & (BCN_PARTIAL|BCN_FULL)) != 0);
    } else {
        ev = EV_BEACON_MISSED;
    4c2a:	c3 e0       	ldi	r28, 0x03	; 3
            LMIC.opmode &= ~(OP_TRACK|OP_PINGABLE|OP_PINGINI|OP_REJOIN);
            reportEvent(EV_LOST_TSYNC);
            return;
        }
    }
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - calcRxWindow(0,DR_BCN);
    4c2c:	c0 90 98 04 	lds	r12, 0x0498	; 0x800498 <LMIC+0x187>
    4c30:	d0 90 99 04 	lds	r13, 0x0499	; 0x800499 <LMIC+0x188>
    4c34:	e0 90 9a 04 	lds	r14, 0x049A	; 0x80049a <LMIC+0x189>
    4c38:	f0 90 9b 04 	lds	r15, 0x049B	; 0x80049b <LMIC+0x18a>
    4c3c:	89 e0       	ldi	r24, 0x09	; 9
    4c3e:	d8 0e       	add	r13, r24
    4c40:	8d e3       	ldi	r24, 0x3D	; 61
    4c42:	e8 1e       	adc	r14, r24
    4c44:	f1 1c       	adc	r15, r1
    4c46:	63 e0       	ldi	r22, 0x03	; 3
    4c48:	80 e0       	ldi	r24, 0x00	; 0
    4c4a:	0e 94 3f 13 	call	0x267e	; 0x267e <calcRxWindow>
    4c4e:	c6 1a       	sub	r12, r22
    4c50:	d7 0a       	sbc	r13, r23
    4c52:	e8 0a       	sbc	r14, r24
    4c54:	f9 0a       	sbc	r15, r25
    4c56:	c0 92 94 04 	sts	0x0494, r12	; 0x800494 <LMIC+0x183>
    4c5a:	d0 92 95 04 	sts	0x0495, r13	; 0x800495 <LMIC+0x184>
    4c5e:	e0 92 96 04 	sts	0x0496, r14	; 0x800496 <LMIC+0x185>
    4c62:	f0 92 97 04 	sts	0x0497, r15	; 0x800497 <LMIC+0x186>
    LMIC.bcnRxsyms = LMIC.rxsyms;    
    4c66:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <LMIC+0x10>
    4c6a:	80 93 93 04 	sts	0x0493, r24	; 0x800493 <LMIC+0x182>
  rev:
#if CFG_us915
    LMIC.bcnChnl = (LMIC.bcnChnl+1) & 7;
#endif
    if( (LMIC.opmode & OP_PINGINI) != 0 )
    4c6e:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4c72:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    4c76:	91 fd       	sbrc	r25, 1
        rxschedInit(&LMIC.ping);  // note: reuses LMIC.frame buffer!
    4c78:	0e 94 6c 17 	call	0x2ed8	; 0x2ed8 <rxschedInit.constprop.10>
    reportEvent(ev);
    4c7c:	8c 2f       	mov	r24, r28
}
    4c7e:	cf 91       	pop	r28
    4c80:	ff 90       	pop	r15
    4c82:	ef 90       	pop	r14
    4c84:	df 90       	pop	r13
    4c86:	cf 90       	pop	r12
#if CFG_us915
    LMIC.bcnChnl = (LMIC.bcnChnl+1) & 7;
#endif
    if( (LMIC.opmode & OP_PINGINI) != 0 )
        rxschedInit(&LMIC.ping);  // note: reuses LMIC.frame buffer!
    reportEvent(ev);
    4c88:	0c 94 c3 24 	jmp	0x4986	; 0x4986 <reportEvent>

00004c8c <processJoinAccept>:
    // otherwise join procedure continues.
    reportEvent(EV_JOIN_FAILED);
}


static bit_t processJoinAccept (void) {
    4c8c:	cf 92       	push	r12
    4c8e:	df 92       	push	r13
    4c90:	ef 92       	push	r14
    4c92:	ff 92       	push	r15
    4c94:	0f 93       	push	r16
    4c96:	1f 93       	push	r17
    4c98:	cf 93       	push	r28
    4c9a:	df 93       	push	r29
    ASSERT(LMIC.txrxFlags != TXRX_DNW1 || LMIC.dataLen != 0);
    4c9c:	80 91 4f 04 	lds	r24, 0x044F	; 0x80044f <LMIC+0x13e>
    4ca0:	81 30       	cpi	r24, 0x01	; 1
    4ca2:	31 f4       	brne	.+12     	; 0x4cb0 <processJoinAccept+0x24>
    4ca4:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    4ca8:	81 11       	cpse	r24, r1
    4caa:	02 c0       	rjmp	.+4      	; 0x4cb0 <processJoinAccept+0x24>
    4cac:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
    4cb0:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4cb4:	87 ff       	sbrs	r24, 7
    4cb6:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>

    if( LMIC.dataLen == 0 ) {
    4cba:	10 91 51 04 	lds	r17, 0x0451	; 0x800451 <LMIC+0x140>
    4cbe:	11 11       	cpse	r17, r1
    4cc0:	8f c0       	rjmp	.+286    	; 0x4de0 <processJoinAccept+0x154>
      nojoinframe:
        if( (LMIC.opmode & OP_JOINING) == 0 ) {
    4cc2:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4cc6:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    4cca:	82 fd       	sbrc	r24, 2
    4ccc:	15 c0       	rjmp	.+42     	; 0x4cf8 <processJoinAccept+0x6c>
            ASSERT((LMIC.opmode & OP_REJOIN) != 0);
    4cce:	85 ff       	sbrs	r24, 5
    4cd0:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
            // REJOIN attempt for roaming
            LMIC.opmode &= ~(OP_REJOIN|OP_TXRXPEND);
    4cd4:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4cd8:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    4cdc:	8f 75       	andi	r24, 0x5F	; 95
    4cde:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    4ce2:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
            if( LMIC.rejoinCnt < 10 )
    4ce6:	80 91 be 03 	lds	r24, 0x03BE	; 0x8003be <LMIC+0xad>
    4cea:	8a 30       	cpi	r24, 0x0A	; 10
    4cec:	18 f4       	brcc	.+6      	; 0x4cf4 <processJoinAccept+0x68>
                LMIC.rejoinCnt++;
    4cee:	8f 5f       	subi	r24, 0xFF	; 255
    4cf0:	80 93 be 03 	sts	0x03BE, r24	; 0x8003be <LMIC+0xad>
            reportEvent(EV_REJOIN_FAILED);
    4cf4:	89 e0       	ldi	r24, 0x09	; 9
    4cf6:	5c c1       	rjmp	.+696    	; 0x4fb0 <processJoinAccept+0x324>
static ostime_t nextJoinState (void) {
    u1_t failed = 0;

    // Try 869.x and then 864.x with same DR
    // If both fail try next lower datarate
    if( ++LMIC.txChnl == NUM_DEFAULT_CHANNELS )
    4cf8:	20 91 ae 03 	lds	r18, 0x03AE	; 0x8003ae <LMIC+0x9d>
    4cfc:	2f 5f       	subi	r18, 0xFF	; 255
    4cfe:	26 30       	cpi	r18, 0x06	; 6
    4d00:	19 f0       	breq	.+6      	; 0x4d08 <processJoinAccept+0x7c>
    4d02:	20 93 ae 03 	sts	0x03AE, r18	; 0x8003ae <LMIC+0x9d>
    4d06:	02 c0       	rjmp	.+4      	; 0x4d0c <processJoinAccept+0x80>
        LMIC.txChnl = 0;
    4d08:	10 92 ae 03 	sts	0x03AE, r1	; 0x8003ae <LMIC+0x9d>
    if( (++LMIC.txCnt & 1) == 0 ) {
    4d0c:	20 91 4e 04 	lds	r18, 0x044E	; 0x80044e <LMIC+0x13d>
    4d10:	2f 5f       	subi	r18, 0xFF	; 255
    4d12:	20 93 4e 04 	sts	0x044E, r18	; 0x80044e <LMIC+0x13d>
    4d16:	20 fd       	sbrc	r18, 0
    4d18:	0e c0       	rjmp	.+28     	; 0x4d36 <processJoinAccept+0xaa>
        // Lower DR every 2nd try (having tried 868.x and 864.x with the same DR)
        if( LMIC.datarate == DR_SF12 )
    4d1a:	20 91 bc 03 	lds	r18, 0x03BC	; 0x8003bc <LMIC+0xab>
    4d1e:	22 23       	and	r18, r18
    4d20:	61 f0       	breq	.+24     	; 0x4d3a <processJoinAccept+0xae>
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
    4d22:	e2 2f       	mov	r30, r18
    4d24:	f0 e0       	ldi	r31, 0x00	; 0
    4d26:	ec 53       	subi	r30, 0x3C	; 60
    4d28:	fd 4f       	sbci	r31, 0xFD	; 253
    4d2a:	30 81       	ld	r19, Z
    4d2c:	3f 3f       	cpi	r19, 0xFF	; 255
    4d2e:	09 f0       	breq	.+2      	; 0x4d32 <processJoinAccept+0xa6>
    4d30:	21 50       	subi	r18, 0x01	; 1
                        e_.deveui    = MAIN::CDEV->getEui(),
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = LMIC.adrTxPow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    LMIC.datarate = dr;
    4d32:	20 93 bc 03 	sts	0x03BC, r18	; 0x8003bc <LMIC+0xab>
    LMIC.txend = LMIC.bands[BAND_MILLI].avail + rndDelay(8);
}


static ostime_t nextJoinState (void) {
    u1_t failed = 0;
    4d36:	c0 e0       	ldi	r28, 0x00	; 0
    4d38:	01 c0       	rjmp	.+2      	; 0x4d3c <processJoinAccept+0xb0>
    if( ++LMIC.txChnl == NUM_DEFAULT_CHANNELS )
        LMIC.txChnl = 0;
    if( (++LMIC.txCnt & 1) == 0 ) {
        // Lower DR every 2nd try (having tried 868.x and 864.x with the same DR)
        if( LMIC.datarate == DR_SF12 )
            failed = 1; // we have tried all DR - signal EV_JOIN_FAILED
    4d3a:	c1 e0       	ldi	r28, 0x01	; 1
        else
            setDrJoin(DRCHG_NOJACC, decDR((dr_t)LMIC.datarate));
    }
    // Clear NEXTCHNL because join state engine controls channel hopping
    LMIC.opmode &= ~OP_NEXTCHNL;
    4d3c:	8f 77       	andi	r24, 0x7F	; 127
    4d3e:	97 7f       	andi	r25, 0xF7	; 247
    4d40:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    4d44:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    // Move txend to randomize synchronized concurrent joins.
    // Duty cycle is based on txend.
    ostime_t time = os_getTime();
    4d48:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    4d4c:	6b 01       	movw	r12, r22
    4d4e:	7c 01       	movw	r14, r24
    if( time - LMIC.bands[BAND_MILLI].avail < 0 )
    4d50:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <LMIC+0x1f>
    4d54:	90 91 31 03 	lds	r25, 0x0331	; 0x800331 <LMIC+0x20>
    4d58:	a0 91 32 03 	lds	r26, 0x0332	; 0x800332 <LMIC+0x21>
    4d5c:	b0 91 33 03 	lds	r27, 0x0333	; 0x800333 <LMIC+0x22>
    4d60:	b7 01       	movw	r22, r14
    4d62:	a6 01       	movw	r20, r12
    4d64:	48 1b       	sub	r20, r24
    4d66:	59 0b       	sbc	r21, r25
    4d68:	6a 0b       	sbc	r22, r26
    4d6a:	7b 0b       	sbc	r23, r27
    4d6c:	77 ff       	sbrs	r23, 7
    4d6e:	02 c0       	rjmp	.+4      	; 0x4d74 <processJoinAccept+0xe8>
        time = LMIC.bands[BAND_MILLI].avail;
    4d70:	6c 01       	movw	r12, r24
    4d72:	7d 01       	movw	r14, r26
        (isTESTMODE()
         // Avoid collision with JOIN ACCEPT @ SF12 being sent by GW (but we missed it)
         ? DNW2_SAFETY_ZONE
         // Otherwise: randomize join (street lamp case):
         // SF12:255, SF11:127, .., SF7:8secs
         : DNW2_SAFETY_ZONE+rndDelay(255>>LMIC.datarate));
    4d74:	8f ef       	ldi	r24, 0xFF	; 255
    4d76:	90 e0       	ldi	r25, 0x00	; 0
    4d78:	00 90 bc 03 	lds	r0, 0x03BC	; 0x8003bc <LMIC+0xab>
    4d7c:	02 c0       	rjmp	.+4      	; 0x4d82 <processJoinAccept+0xf6>
    4d7e:	95 95       	asr	r25
    4d80:	87 95       	ror	r24
    4d82:	0a 94       	dec	r0
    4d84:	e2 f7       	brpl	.-8      	; 0x4d7e <processJoinAccept+0xf2>
    4d86:	0e 94 12 14 	call	0x2824	; 0x2824 <rndDelay>
    // Move txend to randomize synchronized concurrent joins.
    // Duty cycle is based on txend.
    ostime_t time = os_getTime();
    if( time - LMIC.bands[BAND_MILLI].avail < 0 )
        time = LMIC.bands[BAND_MILLI].avail;
    LMIC.txend = time +
    4d8a:	dc 01       	movw	r26, r24
    4d8c:	cb 01       	movw	r24, r22
    4d8e:	8a 5c       	subi	r24, 0xCA	; 202
    4d90:	91 49       	sbci	r25, 0x91	; 145
    4d92:	ae 4f       	sbci	r26, 0xFE	; 254
    4d94:	bf 4f       	sbci	r27, 0xFF	; 255
    4d96:	c8 0e       	add	r12, r24
    4d98:	d9 1e       	adc	r13, r25
    4d9a:	ea 1e       	adc	r14, r26
    4d9c:	fb 1e       	adc	r15, r27
    4d9e:	c0 92 11 03 	sts	0x0311, r12	; 0x800311 <LMIC>
    4da2:	d0 92 12 03 	sts	0x0312, r13	; 0x800312 <LMIC+0x1>
    4da6:	e0 92 13 03 	sts	0x0313, r14	; 0x800313 <LMIC+0x2>
    4daa:	f0 92 14 03 	sts	0x0314, r15	; 0x800314 <LMIC+0x3>
         ? DNW2_SAFETY_ZONE
         // Otherwise: randomize join (street lamp case):
         // SF12:255, SF11:127, .., SF7:8secs
         : DNW2_SAFETY_ZONE+rndDelay(255>>LMIC.datarate));
    // 1 - triggers EV_JOIN_FAILED event
    return failed;
    4dae:	cc 2e       	mov	r12, r28
    4db0:	d1 2c       	mov	r13, r1
    4db2:	e1 2c       	mov	r14, r1
    4db4:	f1 2c       	mov	r15, r1
                            e_.info   = LMIC.datarate|DR_PAGE,
                            e_.info2  = osticks2ms(delay)));
        // Build next JOIN REQUEST with next engineUpdate call
        // Optionally, report join failed.
        // Both after a random/chosen amount of ticks.
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
    4db6:	c1 11       	cpse	r28, r1
    4db8:	03 c0       	rjmp	.+6      	; 0x4dc0 <processJoinAccept+0x134>
    4dba:	c3 e0       	ldi	r28, 0x03	; 3
    4dbc:	d8 e2       	ldi	r29, 0x28	; 40
    4dbe:	02 c0       	rjmp	.+4      	; 0x4dc4 <processJoinAccept+0x138>
    4dc0:	cd ef       	ldi	r28, 0xFD	; 253
    4dc2:	d7 e2       	ldi	r29, 0x27	; 39
    4dc4:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    4dc8:	ab 01       	movw	r20, r22
    4dca:	bc 01       	movw	r22, r24
    4dcc:	4c 0d       	add	r20, r12
    4dce:	5d 1d       	adc	r21, r13
    4dd0:	6e 1d       	adc	r22, r14
    4dd2:	7f 1d       	adc	r23, r15
    4dd4:	9e 01       	movw	r18, r28
    4dd6:	84 e2       	ldi	r24, 0x24	; 36
    4dd8:	93 e0       	ldi	r25, 0x03	; 3
    4dda:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <os_setTimedCallback>
    4dde:	ea c0       	rjmp	.+468    	; 0x4fb4 <processJoinAccept+0x328>
        return 1;
    }
    u1_t hdr  = LMIC.frame[0];
    u1_t dlen = LMIC.dataLen;
    u4_t mic  = os_rlsbf4(&LMIC.frame[dlen-4]); // safe before modified by encrypt!
    if( (dlen != LEN_JA && dlen != LEN_JAEXT)
    4de0:	11 31       	cpi	r17, 0x11	; 17
    4de2:	41 f0       	breq	.+16     	; 0x4df4 <processJoinAccept+0x168>
    4de4:	11 32       	cpi	r17, 0x21	; 33
    4de6:	31 f0       	breq	.+12     	; 0x4df4 <processJoinAccept+0x168>
        EV(specCond, ERR, (e_.reason = EV::specCond_t::UNEXPECTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = dlen < 4 ? 0 : mic,
                           e_.info2  = hdr + (dlen<<8)));
      badframe:
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
    4de8:	80 91 4f 04 	lds	r24, 0x044F	; 0x80044f <LMIC+0x13e>
    4dec:	80 ff       	sbrs	r24, 0
    4dee:	69 cf       	rjmp	.-302    	; 0x4cc2 <processJoinAccept+0x36>
            return 0;
    4df0:	80 e0       	ldi	r24, 0x00	; 0
    4df2:	e1 c0       	rjmp	.+450    	; 0x4fb6 <processJoinAccept+0x32a>
    }
    u1_t hdr  = LMIC.frame[0];
    u1_t dlen = LMIC.dataLen;
    u4_t mic  = os_rlsbf4(&LMIC.frame[dlen-4]); // safe before modified by encrypt!
    if( (dlen != LEN_JA && dlen != LEN_JAEXT)
        || (hdr & (HDR_FTYPE|HDR_MAJOR)) != (HDR_FTYPE_JACC|HDR_MAJOR_V1) ) {
    4df4:	80 91 52 04 	lds	r24, 0x0452	; 0x800452 <LMIC+0x141>
    4df8:	83 7e       	andi	r24, 0xE3	; 227
    4dfa:	80 32       	cpi	r24, 0x20	; 32
    4dfc:	a9 f7       	brne	.-22     	; 0x4de8 <processJoinAccept+0x15c>
                            : FUNC_ADDR(runEngineUpdate)); // next step to be delayed
        return 1;
    }
    u1_t hdr  = LMIC.frame[0];
    u1_t dlen = LMIC.dataLen;
    u4_t mic  = os_rlsbf4(&LMIC.frame[dlen-4]); // safe before modified by encrypt!
    4dfe:	c1 2f       	mov	r28, r17
    4e00:	d0 e0       	ldi	r29, 0x00	; 0
    return os_aes(AES_MIC|AES_MICNOAUX, pdu, len) == os_rmsbf4(pdu+len);
}


static void aes_encrypt (xref2u1_t pdu, int len) {
    os_getDevKey(AESkey);
    4e02:	8d ea       	ldi	r24, 0xAD	; 173
    4e04:	94 e0       	ldi	r25, 0x04	; 4
    4e06:	0e 94 e7 09 	call	0x13ce	; 0x13ce <os_getDevKey>
    os_aes(AES_ENC, pdu, len);
    4e0a:	ae 01       	movw	r20, r28
    4e0c:	41 50       	subi	r20, 0x01	; 1
    4e0e:	51 09       	sbc	r21, r1
    4e10:	63 e5       	ldi	r22, 0x53	; 83
    4e12:	74 e0       	ldi	r23, 0x04	; 4
    4e14:	80 e0       	ldi	r24, 0x00	; 0
    4e16:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
    os_wmsbf4(pdu+len, os_aes(AES_MIC|AES_MICNOAUX, pdu, len));  // MSB because of internal structure of AES
}


static int aes_verifyMic0 (xref2u1_t pdu, int len) {
    os_getDevKey(AESkey);
    4e1a:	8d ea       	ldi	r24, 0xAD	; 173
    4e1c:	94 e0       	ldi	r25, 0x04	; 4
    4e1e:	0e 94 e7 09 	call	0x13ce	; 0x13ce <os_getDevKey>
    return os_aes(AES_MIC|AES_MICNOAUX, pdu, len) == os_rmsbf4(pdu+len);
    4e22:	24 97       	sbiw	r28, 0x04	; 4
    4e24:	ae 01       	movw	r20, r28
    4e26:	62 e5       	ldi	r22, 0x52	; 82
    4e28:	74 e0       	ldi	r23, 0x04	; 4
    4e2a:	8a e0       	ldi	r24, 0x0A	; 10
    4e2c:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
    4e30:	6b 01       	movw	r12, r22
    4e32:	7c 01       	movw	r14, r24
    4e34:	ce 01       	movw	r24, r28
    4e36:	8e 5a       	subi	r24, 0xAE	; 174
    4e38:	9b 4f       	sbci	r25, 0xFB	; 251
    4e3a:	0e 94 f7 16 	call	0x2dee	; 0x2dee <os_rmsbf4>
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto nojoinframe;
    }
    aes_encrypt(LMIC.frame+1, dlen-1);
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
    4e3e:	c6 16       	cp	r12, r22
    4e40:	d7 06       	cpc	r13, r23
    4e42:	e8 06       	cpc	r14, r24
    4e44:	f9 06       	cpc	r15, r25
    4e46:	81 f6       	brne	.-96     	; 0x4de8 <processJoinAccept+0x15c>
        EV(specCond, ERR, (e_.reason = EV::specCond_t::JOIN_BAD_MIC,
                           e_.info   = mic));
        goto badframe;
    }

    u4_t addr = os_rlsbf4(LMIC.frame+OFF_JA_DEVADDR);
    4e48:	89 e5       	ldi	r24, 0x59	; 89
    4e4a:	94 e0       	ldi	r25, 0x04	; 4
    4e4c:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <os_rlsbf4>
    LMIC.devaddr = addr;
    4e50:	60 93 1e 04 	sts	0x041E, r22	; 0x80041e <LMIC+0x10d>
    4e54:	70 93 1f 04 	sts	0x041F, r23	; 0x80041f <LMIC+0x10e>
    4e58:	80 93 20 04 	sts	0x0420, r24	; 0x800420 <LMIC+0x10f>
    4e5c:	90 93 21 04 	sts	0x0421, r25	; 0x800421 <LMIC+0x110>
    LMIC.netid = os_rlsbf4(&LMIC.frame[OFF_JA_NETID]) & 0xFFFFFF;
    4e60:	86 e5       	ldi	r24, 0x56	; 86
    4e62:	94 e0       	ldi	r25, 0x04	; 4
    4e64:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <os_rlsbf4>
    4e68:	dc 01       	movw	r26, r24
    4e6a:	cb 01       	movw	r24, r22
    4e6c:	bb 27       	eor	r27, r27
    4e6e:	80 93 b4 03 	sts	0x03B4, r24	; 0x8003b4 <LMIC+0xa3>
    4e72:	90 93 b5 03 	sts	0x03B5, r25	; 0x8003b5 <LMIC+0xa4>
    4e76:	a0 93 b6 03 	sts	0x03B6, r26	; 0x8003b6 <LMIC+0xa5>
    4e7a:	b0 93 b7 03 	sts	0x03B7, r27	; 0x8003b7 <LMIC+0xa6>

#if defined(CFG_eu868)
    initDefaultChannels(0);
    4e7e:	80 e0       	ldi	r24, 0x00	; 0
    4e80:	0e 94 77 15 	call	0x2aee	; 0x2aee <initDefaultChannels>
#endif
    if( dlen > LEN_JA ) {
    4e84:	12 31       	cpi	r17, 0x12	; 18
    4e86:	08 f0       	brcs	.+2      	; 0x4e8a <processJoinAccept+0x1fe>
    4e88:	49 c0       	rjmp	.+146    	; 0x4f1c <processJoinAccept+0x290>
                LMIC_setupChannel(chidx, freq, 0, -1);
        }
    }

    // already incremented when JOIN REQ got sent off
    aes_sessKeys(LMIC.devNonce-1, &LMIC.frame[OFF_JA_ARTNONCE], LMIC.nwkKey, LMIC.artKey);
    4e8a:	80 91 fc 03 	lds	r24, 0x03FC	; 0x8003fc <LMIC+0xeb>
    4e8e:	90 91 fd 03 	lds	r25, 0x03FD	; 0x8003fd <LMIC+0xec>
    4e92:	01 97       	sbiw	r24, 0x01	; 1
    os_aes(AES_CTR, payload, len);
}


static void aes_sessKeys (u2_t devnonce, xref2cu1_t artnonce, xref2u1_t nwkkey, xref2u1_t artkey) {
    os_clearMem(nwkkey, 16);
    4e94:	20 e1       	ldi	r18, 0x10	; 16
    4e96:	ee ef       	ldi	r30, 0xFE	; 254
    4e98:	f3 e0       	ldi	r31, 0x03	; 3
    4e9a:	df 01       	movw	r26, r30
    4e9c:	32 2f       	mov	r19, r18
    4e9e:	1d 92       	st	X+, r1
    4ea0:	3a 95       	dec	r19
    4ea2:	e9 f7       	brne	.-6      	; 0x4e9e <processJoinAccept+0x212>
    nwkkey[0] = 0x01;
    4ea4:	31 e0       	ldi	r19, 0x01	; 1
    4ea6:	30 93 fe 03 	sts	0x03FE, r19	; 0x8003fe <LMIC+0xed>
    os_copyMem(nwkkey+1, artnonce, LEN_ARTNONCE+LEN_NETID);
    4eaa:	36 e0       	ldi	r19, 0x06	; 6
    4eac:	e3 e5       	ldi	r30, 0x53	; 83
    4eae:	f4 e0       	ldi	r31, 0x04	; 4
    4eb0:	af ef       	ldi	r26, 0xFF	; 255
    4eb2:	b3 e0       	ldi	r27, 0x03	; 3
    4eb4:	01 90       	ld	r0, Z+
    4eb6:	0d 92       	st	X+, r0
    4eb8:	3a 95       	dec	r19
    4eba:	e1 f7       	brne	.-8      	; 0x4eb4 <processJoinAccept+0x228>
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (xref2u1_t buf, u2_t v) {
    buf[0] = v;
    4ebc:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <LMIC+0xf4>
    buf[1] = v>>8;
    4ec0:	90 93 06 04 	sts	0x0406, r25	; 0x800406 <LMIC+0xf5>
static void aes_sessKeys (u2_t devnonce, xref2cu1_t artnonce, xref2u1_t nwkkey, xref2u1_t artkey) {
    os_clearMem(nwkkey, 16);
    nwkkey[0] = 0x01;
    os_copyMem(nwkkey+1, artnonce, LEN_ARTNONCE+LEN_NETID);
    os_wlsbf2(nwkkey+1+LEN_ARTNONCE+LEN_NETID, devnonce);
    os_copyMem(artkey, nwkkey, 16);
    4ec4:	ee ef       	ldi	r30, 0xFE	; 254
    4ec6:	f3 e0       	ldi	r31, 0x03	; 3
    4ec8:	ae e0       	ldi	r26, 0x0E	; 14
    4eca:	b4 e0       	ldi	r27, 0x04	; 4
    4ecc:	01 90       	ld	r0, Z+
    4ece:	0d 92       	st	X+, r0
    4ed0:	2a 95       	dec	r18
    4ed2:	e1 f7       	brne	.-8      	; 0x4ecc <processJoinAccept+0x240>
    artkey[0] = 0x02;
    4ed4:	82 e0       	ldi	r24, 0x02	; 2
    4ed6:	80 93 0e 04 	sts	0x040E, r24	; 0x80040e <LMIC+0xfd>

    os_getDevKey(AESkey);
    4eda:	8d ea       	ldi	r24, 0xAD	; 173
    4edc:	94 e0       	ldi	r25, 0x04	; 4
    4ede:	0e 94 e7 09 	call	0x13ce	; 0x13ce <os_getDevKey>
    os_aes(AES_ENC, nwkkey, 16);
    4ee2:	40 e1       	ldi	r20, 0x10	; 16
    4ee4:	50 e0       	ldi	r21, 0x00	; 0
    4ee6:	6e ef       	ldi	r22, 0xFE	; 254
    4ee8:	73 e0       	ldi	r23, 0x03	; 3
    4eea:	80 e0       	ldi	r24, 0x00	; 0
    4eec:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
    os_getDevKey(AESkey);
    4ef0:	8d ea       	ldi	r24, 0xAD	; 173
    4ef2:	94 e0       	ldi	r25, 0x04	; 4
    4ef4:	0e 94 e7 09 	call	0x13ce	; 0x13ce <os_getDevKey>
    os_aes(AES_ENC, artkey, 16);
    4ef8:	40 e1       	ldi	r20, 0x10	; 16
    4efa:	50 e0       	ldi	r21, 0x00	; 0
    4efc:	6e e0       	ldi	r22, 0x0E	; 14
    4efe:	74 e0       	ldi	r23, 0x04	; 4
    4f00:	80 e0       	ldi	r24, 0x00	; 0
    4f02:	0e 94 2d 2a 	call	0x545a	; 0x545a <os_aes>
                        e_.mic     = mic,
                        e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                      ? EV::joininfo_t::REJOIN_ACCEPT
                                      : EV::joininfo_t::ACCEPT)));
    
    ASSERT((LMIC.opmode & (OP_JOINING|OP_REJOIN))!=0);
    4f06:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4f0a:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    4f0e:	84 72       	andi	r24, 0x24	; 36
    4f10:	99 27       	eor	r25, r25
    4f12:	89 2b       	or	r24, r25
    4f14:	f9 f4       	brne	.+62     	; 0x4f54 <processJoinAccept+0x2c8>
    4f16:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>
    4f1a:	1c c0       	rjmp	.+56     	; 0x4f54 <processJoinAccept+0x2c8>
    4f1c:	8f e5       	ldi	r24, 0x5F	; 95
    4f1e:	e8 2e       	mov	r14, r24
    4f20:	84 e0       	ldi	r24, 0x04	; 4
    4f22:	f8 2e       	mov	r15, r24
    LMIC.netid = os_rlsbf4(&LMIC.frame[OFF_JA_NETID]) & 0xFFFFFF;

#if defined(CFG_eu868)
    initDefaultChannels(0);
#endif
    if( dlen > LEN_JA ) {
    4f24:	c3 e0       	ldi	r28, 0x03	; 3
#if defined(CFG_us915)
        goto badframe;
#endif
        dlen = OFF_CFLIST;
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
            u4_t freq = convFreq(&LMIC.frame[dlen]);
    4f26:	c7 01       	movw	r24, r14
    4f28:	0e 94 d9 16 	call	0x2db2	; 0x2db2 <convFreq>
    4f2c:	ab 01       	movw	r20, r22
    4f2e:	bc 01       	movw	r22, r24
            if( freq )
    4f30:	41 15       	cp	r20, r1
    4f32:	51 05       	cpc	r21, r1
    4f34:	61 05       	cpc	r22, r1
    4f36:	71 05       	cpc	r23, r1
    4f38:	31 f0       	breq	.+12     	; 0x4f46 <processJoinAccept+0x2ba>
                LMIC_setupChannel(chidx, freq, 0, -1);
    4f3a:	0f ef       	ldi	r16, 0xFF	; 255
    4f3c:	20 e0       	ldi	r18, 0x00	; 0
    4f3e:	30 e0       	ldi	r19, 0x00	; 0
    4f40:	8c 2f       	mov	r24, r28
    4f42:	0e 94 4b 1a 	call	0x3496	; 0x3496 <LMIC_setupChannel>
    if( dlen > LEN_JA ) {
#if defined(CFG_us915)
        goto badframe;
#endif
        dlen = OFF_CFLIST;
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
    4f46:	cf 5f       	subi	r28, 0xFF	; 255
    4f48:	83 e0       	ldi	r24, 0x03	; 3
    4f4a:	e8 0e       	add	r14, r24
    4f4c:	f1 1c       	adc	r15, r1
    4f4e:	c8 30       	cpi	r28, 0x08	; 8
    4f50:	51 f7       	brne	.-44     	; 0x4f26 <processJoinAccept+0x29a>
    4f52:	9b cf       	rjmp	.-202    	; 0x4e8a <processJoinAccept+0x1fe>
                        e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                      ? EV::joininfo_t::REJOIN_ACCEPT
                                      : EV::joininfo_t::ACCEPT)));
    
    ASSERT((LMIC.opmode & (OP_JOINING|OP_REJOIN))!=0);
    if( (LMIC.opmode & OP_REJOIN) != 0 ) {
    4f54:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    4f58:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    4f5c:	85 ff       	sbrs	r24, 5
    4f5e:	11 c0       	rjmp	.+34     	; 0x4f82 <processJoinAccept+0x2f6>
        // Lower DR every try below current UP DR
        LMIC.datarate = lowerDR(LMIC.datarate, LMIC.rejoinCnt);
    4f60:	30 91 be 03 	lds	r19, 0x03BE	; 0x8003be <LMIC+0xad>
    4f64:	20 91 bc 03 	lds	r18, 0x03BC	; 0x8003bc <LMIC+0xab>
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
    4f68:	31 50       	subi	r19, 0x01	; 1
    4f6a:	48 f0       	brcs	.+18     	; 0x4f7e <processJoinAccept+0x2f2>
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
    4f6c:	e2 2f       	mov	r30, r18
    4f6e:	f0 e0       	ldi	r31, 0x00	; 0
    4f70:	ec 53       	subi	r30, 0x3C	; 60
    4f72:	fd 4f       	sbci	r31, 0xFD	; 253
    4f74:	40 81       	ld	r20, Z
    4f76:	4f 3f       	cpi	r20, 0xFF	; 255
    4f78:	b9 f3       	breq	.-18     	; 0x4f68 <processJoinAccept+0x2dc>
    4f7a:	21 50       	subi	r18, 0x01	; 1
    4f7c:	f5 cf       	rjmp	.-22     	; 0x4f68 <processJoinAccept+0x2dc>
    4f7e:	20 93 bc 03 	sts	0x03BC, r18	; 0x8003bc <LMIC+0xab>
    }
    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI) | OP_NEXTCHNL;
    4f82:	89 75       	andi	r24, 0x59	; 89
    4f84:	9d 7f       	andi	r25, 0xFD	; 253
    4f86:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    4f8a:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    LMIC.txCnt = 0;
    4f8e:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <LMIC+0x13d>
    stateJustJoined();
    4f92:	0e 94 cc 13 	call	0x2798	; 0x2798 <stateJustJoined>
    LMIC.dn2Dr = LMIC.frame[OFF_JA_DLSET] & 0x0F;
    4f96:	80 91 5d 04 	lds	r24, 0x045D	; 0x80045d <LMIC+0x14c>
    4f9a:	8f 70       	andi	r24, 0x0F	; 15
    4f9c:	80 93 35 04 	sts	0x0435, r24	; 0x800435 <LMIC+0x124>
    LMIC.rxDelay = LMIC.frame[OFF_JA_RXDLY];
    4fa0:	80 91 5e 04 	lds	r24, 0x045E	; 0x80045e <LMIC+0x14d>
    if (LMIC.rxDelay == 0) LMIC.rxDelay = 1;   
    4fa4:	81 11       	cpse	r24, r1
    4fa6:	01 c0       	rjmp	.+2      	; 0x4faa <processJoinAccept+0x31e>
    4fa8:	81 e0       	ldi	r24, 0x01	; 1
    4faa:	80 93 2d 04 	sts	0x042D, r24	; 0x80042d <LMIC+0x11c>
    reportEvent(EV_JOINED);
    4fae:	86 e0       	ldi	r24, 0x06	; 6
    4fb0:	0e 94 c3 24 	call	0x4986	; 0x4986 <reportEvent>
    return 1;
    4fb4:	81 e0       	ldi	r24, 0x01	; 1
}
    4fb6:	df 91       	pop	r29
    4fb8:	cf 91       	pop	r28
    4fba:	1f 91       	pop	r17
    4fbc:	0f 91       	pop	r16
    4fbe:	ff 90       	pop	r15
    4fc0:	ef 90       	pop	r14
    4fc2:	df 90       	pop	r13
    4fc4:	cf 90       	pop	r12
    4fc6:	08 95       	ret

00004fc8 <processRx1Jacc>:
    setupRx2();
}


static void processRx1Jacc (xref2osjob_t osjob) {
    if( LMIC.dataLen == 0 || !processJoinAccept() )
    4fc8:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    4fcc:	81 11       	cpse	r24, r1
    4fce:	08 c0       	rjmp	.+16     	; 0x4fe0 <processRx1Jacc+0x18>
        schedRx2(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc));
    4fd0:	48 e2       	ldi	r20, 0x28	; 40
    4fd2:	55 e1       	ldi	r21, 0x15	; 21
    4fd4:	6c e6       	ldi	r22, 0x6C	; 108
    4fd6:	7c ed       	ldi	r23, 0xDC	; 220
    4fd8:	82 e0       	ldi	r24, 0x02	; 2
    4fda:	90 e0       	ldi	r25, 0x00	; 0
    4fdc:	0c 94 90 14 	jmp	0x2920	; 0x2920 <schedRx2>
    setupRx2();
}


static void processRx1Jacc (xref2osjob_t osjob) {
    if( LMIC.dataLen == 0 || !processJoinAccept() )
    4fe0:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <processJoinAccept>
    4fe4:	88 23       	and	r24, r24
    4fe6:	a1 f3       	breq	.-24     	; 0x4fd0 <processRx1Jacc+0x8>
        schedRx2(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc));
}
    4fe8:	08 95       	ret

00004fea <processRx2Jacc>:
    return 1;
}


static void processRx2Jacc (xref2osjob_t osjob) {
    if( LMIC.dataLen == 0 )
    4fea:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    4fee:	81 11       	cpse	r24, r1
    4ff0:	02 c0       	rjmp	.+4      	; 0x4ff6 <processRx2Jacc+0xc>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
    4ff2:	10 92 4f 04 	sts	0x044F, r1	; 0x80044f <LMIC+0x13e>
    processJoinAccept();
    4ff6:	0c 94 46 26 	jmp	0x4c8c	; 0x4c8c <processJoinAccept>

00004ffa <onJoinFailed>:


static void onJoinFailed (xref2osjob_t osjob) {
    // Notify app - must call LMIC_reset() to stop joining
    // otherwise join procedure continues.
    reportEvent(EV_JOIN_FAILED);
    4ffa:	88 e0       	ldi	r24, 0x08	; 8
    4ffc:	0c 94 c3 24 	jmp	0x4986	; 0x4986 <reportEvent>

00005000 <startJoining>:
    LMIC.devNonce++;
    DO_DEVDB(LMIC.devNonce,devNonce);
}

static void startJoining (xref2osjob_t osjob) {
    reportEvent(EV_JOINING);
    5000:	85 e0       	ldi	r24, 0x05	; 5
    5002:	0c 94 c3 24 	jmp	0x4986	; 0x4986 <reportEvent>

00005006 <runEngineUpdate>:
#error Unsupported frequency band!
#endif


static void runEngineUpdate (xref2osjob_t osjob) {
    engineUpdate();
    5006:	0c 94 0b 1f 	jmp	0x3e16	; 0x3e16 <engineUpdate>

0000500a <processPingRx>:
//
//
// ================================================================================

static void processPingRx (xref2osjob_t osjob) {
    if( LMIC.dataLen != 0 ) {
    500a:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    500e:	88 23       	and	r24, r24
    5010:	51 f0       	breq	.+20     	; 0x5026 <processPingRx+0x1c>
        LMIC.txrxFlags = TXRX_PING;
    5012:	84 e0       	ldi	r24, 0x04	; 4
    5014:	80 93 4f 04 	sts	0x044F, r24	; 0x80044f <LMIC+0x13e>
        if( decodeFrame() ) {
    5018:	0e 94 d3 1a 	call	0x35a6	; 0x35a6 <decodeFrame>
    501c:	88 23       	and	r24, r24
    501e:	19 f0       	breq	.+6      	; 0x5026 <processPingRx+0x1c>
            reportEvent(EV_RXCOMPLETE);
    5020:	8d e0       	ldi	r24, 0x0D	; 13
    5022:	0c 94 c3 24 	jmp	0x4986	; 0x4986 <reportEvent>
            return;
        }
    }
    // Pick next ping slot
    engineUpdate();
    5026:	0c 94 0b 1f 	jmp	0x3e16	; 0x3e16 <engineUpdate>

0000502a <processDnData>:
}


static bit_t processDnData (void) {
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
    502a:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    502e:	87 ff       	sbrs	r24, 7
    5030:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <hal_failed>

    if( LMIC.dataLen == 0 ) {
    5034:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    5038:	81 11       	cpse	r24, r1
    503a:	98 c0       	rjmp	.+304    	; 0x516c <processDnData+0x142>
      norx:
        if( LMIC.txCnt != 0 ) {
    503c:	e0 91 4e 04 	lds	r30, 0x044E	; 0x80044e <LMIC+0x13d>
    5040:	ee 23       	and	r30, r30
    5042:	91 f1       	breq	.+100    	; 0x50a8 <processDnData+0x7e>
            if( LMIC.txCnt < TXCONF_ATTEMPTS ) {
    5044:	e8 30       	cpi	r30, 0x08	; 8
    5046:	70 f5       	brcc	.+92     	; 0x50a4 <processDnData+0x7a>
                LMIC.txCnt += 1;
    5048:	ef 5f       	subi	r30, 0xFF	; 255
    504a:	e0 93 4e 04 	sts	0x044E, r30	; 0x80044e <LMIC+0x13d>
                setDrTxpow(DRCHG_NOACK, lowerDR(LMIC.datarate, DRADJUST[LMIC.txCnt]), KEEP_TXPOW);
    504e:	f0 e0       	ldi	r31, 0x00	; 0
    5050:	eb 56       	subi	r30, 0x6B	; 107
    5052:	fd 4f       	sbci	r31, 0xFD	; 253
    5054:	90 81       	ld	r25, Z
    5056:	80 91 bc 03 	lds	r24, 0x03BC	; 0x8003bc <LMIC+0xab>
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
    505a:	91 50       	subi	r25, 0x01	; 1
    505c:	48 f0       	brcs	.+18     	; 0x5070 <processDnData+0x46>
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
    505e:	e8 2f       	mov	r30, r24
    5060:	f0 e0       	ldi	r31, 0x00	; 0
    5062:	ec 53       	subi	r30, 0x3C	; 60
    5064:	fd 4f       	sbci	r31, 0xFD	; 253
    5066:	20 81       	ld	r18, Z
    5068:	2f 3f       	cpi	r18, 0xFF	; 255
    506a:	b9 f3       	breq	.-18     	; 0x505a <processDnData+0x30>
    506c:	81 50       	subi	r24, 0x01	; 1
    506e:	f5 cf       	rjmp	.-22     	; 0x505a <processDnData+0x30>
    5070:	60 e8       	ldi	r22, 0x80	; 128
    5072:	0e 94 fa 15 	call	0x2bf4	; 0x2bf4 <setDrTxpow.isra.1>
                // Schedule another retransmission
                txDelay(LMIC.rxtime, RETRY_PERIOD_secs);
    5076:	60 91 15 03 	lds	r22, 0x0315	; 0x800315 <LMIC+0x4>
    507a:	70 91 16 03 	lds	r23, 0x0316	; 0x800316 <LMIC+0x5>
    507e:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <LMIC+0x6>
    5082:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <LMIC+0x7>
    5086:	43 e0       	ldi	r20, 0x03	; 3
    5088:	0e 94 54 14 	call	0x28a8	; 0x28a8 <txDelay>
                LMIC.opmode &= ~OP_TXRXPEND;
    508c:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    5090:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    5094:	8f 77       	andi	r24, 0x7F	; 127
    5096:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    509a:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
                engineUpdate();
    509e:	0e 94 0b 1f 	call	0x3e16	; 0x3e16 <engineUpdate>
    50a2:	62 c0       	rjmp	.+196    	; 0x5168 <processDnData+0x13e>
                return 1;
            }
            LMIC.txrxFlags = TXRX_NACK | TXRX_NOPORT;
    50a4:	80 e6       	ldi	r24, 0x60	; 96
    50a6:	01 c0       	rjmp	.+2      	; 0x50aa <processDnData+0x80>
        } else {
            // Nothing received - implies no port
            LMIC.txrxFlags = TXRX_NOPORT;
    50a8:	80 e2       	ldi	r24, 0x20	; 32
    50aa:	80 93 4f 04 	sts	0x044F, r24	; 0x80044f <LMIC+0x13e>
        }
        if( LMIC.adrAckReq != LINK_CHECK_OFF )
    50ae:	80 91 2b 04 	lds	r24, 0x042B	; 0x80042b <LMIC+0x11a>
    50b2:	80 38       	cpi	r24, 0x80	; 128
    50b4:	19 f0       	breq	.+6      	; 0x50bc <processDnData+0x92>
            LMIC.adrAckReq += 1;
    50b6:	8f 5f       	subi	r24, 0xFF	; 255
    50b8:	80 93 2b 04 	sts	0x042B, r24	; 0x80042b <LMIC+0x11a>
        LMIC.dataBeg = LMIC.dataLen = 0;
    50bc:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <LMIC+0x140>
    50c0:	10 92 50 04 	sts	0x0450, r1	; 0x800450 <LMIC+0x13f>
      txcomplete:
        LMIC.opmode &= ~(OP_TXDATA|OP_TXRXPEND);
    50c4:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    50c8:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    50cc:	9c 01       	movw	r18, r24
    50ce:	27 77       	andi	r18, 0x77	; 119
    50d0:	30 93 b9 03 	sts	0x03B9, r19	; 0x8003b9 <LMIC+0xa8>
    50d4:	20 93 b8 03 	sts	0x03B8, r18	; 0x8003b8 <LMIC+0xa7>
        if( (LMIC.txrxFlags & (TXRX_DNW1|TXRX_DNW2|TXRX_PING)) != 0  &&  (LMIC.opmode & OP_LINKDEAD) != 0 ) {
    50d8:	20 91 4f 04 	lds	r18, 0x044F	; 0x80044f <LMIC+0x13e>
    50dc:	27 70       	andi	r18, 0x07	; 7
    50de:	59 f0       	breq	.+22     	; 0x50f6 <processDnData+0xcc>
    50e0:	94 ff       	sbrs	r25, 4
    50e2:	09 c0       	rjmp	.+18     	; 0x50f6 <processDnData+0xcc>
            LMIC.opmode &= ~OP_LINKDEAD;
    50e4:	87 77       	andi	r24, 0x77	; 119
    50e6:	9f 7e       	andi	r25, 0xEF	; 239
    50e8:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    50ec:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
            reportEvent(EV_LINK_ALIVE);
    50f0:	8f e0       	ldi	r24, 0x0F	; 15
    50f2:	0e 94 c3 24 	call	0x4986	; 0x4986 <reportEvent>
        }
        reportEvent(EV_TXCOMPLETE);
    50f6:	8a e0       	ldi	r24, 0x0A	; 10
    50f8:	0e 94 c3 24 	call	0x4986	; 0x4986 <reportEvent>
        // If we haven't heard from NWK in a while although we asked for a sign
        // assume link is dead - notify application and keep going
        if( LMIC.adrAckReq > LINK_CHECK_DEAD ) {
    50fc:	80 91 2b 04 	lds	r24, 0x042B	; 0x80042b <LMIC+0x11a>
    5100:	89 31       	cpi	r24, 0x19	; 25
    5102:	ec f0       	brlt	.+58     	; 0x513e <processDnData+0x114>
            // We haven't heard from NWK for some time although we
            // asked for a response for some time - assume we're disconnected. Lower DR one notch.
            EV(devCond, ERR, (e_.reason = EV::devCond_t::LINK_DEAD,
                              e_.eui    = MAIN::CDEV->getEui(),
                              e_.info   = LMIC.adrAckReq));
            setDrTxpow(DRCHG_NOADRACK, decDR((dr_t)LMIC.datarate), KEEP_TXPOW);
    5104:	80 91 bc 03 	lds	r24, 0x03BC	; 0x8003bc <LMIC+0xab>
    5108:	e8 2f       	mov	r30, r24
    510a:	f0 e0       	ldi	r31, 0x00	; 0
    510c:	ec 53       	subi	r30, 0x3C	; 60
    510e:	fd 4f       	sbci	r31, 0xFD	; 253
    5110:	90 81       	ld	r25, Z
    5112:	9f 3f       	cpi	r25, 0xFF	; 255
    5114:	09 f0       	breq	.+2      	; 0x5118 <processDnData+0xee>
    5116:	81 50       	subi	r24, 0x01	; 1
    5118:	60 e8       	ldi	r22, 0x80	; 128
    511a:	0e 94 fa 15 	call	0x2bf4	; 0x2bf4 <setDrTxpow.isra.1>
            LMIC.adrAckReq = LINK_CHECK_CONT;
    511e:	8c e0       	ldi	r24, 0x0C	; 12
    5120:	80 93 2b 04 	sts	0x042B, r24	; 0x80042b <LMIC+0x11a>
            LMIC.opmode |= OP_REJOIN|OP_LINKDEAD;
    5124:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    5128:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    512c:	80 62       	ori	r24, 0x20	; 32
    512e:	90 61       	ori	r25, 0x10	; 16
    5130:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    5134:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
            reportEvent(EV_LINK_DEAD);
    5138:	8e e0       	ldi	r24, 0x0E	; 14
    513a:	0e 94 c3 24 	call	0x4986	; 0x4986 <reportEvent>
        }
        // If this falls to zero the NWK did not answer our MCMD_BCNI_REQ commands - try full scan
        if( LMIC.bcninfoTries > 0 ) {
    513e:	80 91 3c 04 	lds	r24, 0x043C	; 0x80043c <LMIC+0x12b>
    5142:	88 23       	and	r24, r24
    5144:	89 f0       	breq	.+34     	; 0x5168 <processDnData+0x13e>
            if( (LMIC.opmode & OP_TRACK) != 0 ) {
    5146:	90 91 b8 03 	lds	r25, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    514a:	91 ff       	sbrs	r25, 1
    514c:	06 c0       	rjmp	.+12     	; 0x515a <processDnData+0x130>
                reportEvent(EV_BEACON_FOUND);
    514e:	82 e0       	ldi	r24, 0x02	; 2
    5150:	0e 94 c3 24 	call	0x4986	; 0x4986 <reportEvent>
                LMIC.bcninfoTries = 0;
    5154:	10 92 3c 04 	sts	0x043C, r1	; 0x80043c <LMIC+0x12b>
    5158:	07 c0       	rjmp	.+14     	; 0x5168 <processDnData+0x13e>
            }
            else if( --LMIC.bcninfoTries == 0 ) {
    515a:	81 50       	subi	r24, 0x01	; 1
    515c:	80 93 3c 04 	sts	0x043C, r24	; 0x80043c <LMIC+0x12b>
    5160:	81 11       	cpse	r24, r1
    5162:	02 c0       	rjmp	.+4      	; 0x5168 <processDnData+0x13e>
                startScan();   // NWK did not answer - try scan
    5164:	0e 94 30 15 	call	0x2a60	; 0x2a60 <startScan>
            }
        }
        return 1;
    5168:	81 e0       	ldi	r24, 0x01	; 1
    516a:	08 95       	ret
    }
    if( !decodeFrame() ) {
    516c:	0e 94 d3 1a 	call	0x35a6	; 0x35a6 <decodeFrame>
    5170:	81 11       	cpse	r24, r1
    5172:	a8 cf       	rjmp	.-176    	; 0x50c4 <processDnData+0x9a>
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
    5174:	90 91 4f 04 	lds	r25, 0x044F	; 0x80044f <LMIC+0x13e>
    5178:	90 ff       	sbrs	r25, 0
    517a:	60 cf       	rjmp	.-320    	; 0x503c <processDnData+0x12>
            return 0;
        goto norx;
    }
    goto txcomplete;
}
    517c:	08 95       	ret

0000517e <processRx1DnData>:
    setupRx2();
}


static void processRx1DnData (xref2osjob_t osjob) {
    if( LMIC.dataLen == 0 || !processDnData() )
    517e:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    5182:	81 11       	cpse	r24, r1
    5184:	0c c0       	rjmp	.+24     	; 0x519e <processRx1DnData+0x20>
        schedRx2(sec2osticks(LMIC.rxDelay + (int)DELAY_EXTDNW2), FUNC_ADDR(setupRx2DnData));
    5186:	a0 91 2d 04 	lds	r26, 0x042D	; 0x80042d <LMIC+0x11c>
    518a:	b0 e0       	ldi	r27, 0x00	; 0
    518c:	11 96       	adiw	r26, 0x01	; 1
    518e:	22 e1       	ldi	r18, 0x12	; 18
    5190:	3a e7       	ldi	r19, 0x7A	; 122
    5192:	0e 94 b7 32 	call	0x656e	; 0x656e <__usmulhisi3>
    5196:	40 e2       	ldi	r20, 0x20	; 32
    5198:	55 e1       	ldi	r21, 0x15	; 21
    519a:	0c 94 90 14 	jmp	0x2920	; 0x2920 <schedRx2>
    setupRx2();
}


static void processRx1DnData (xref2osjob_t osjob) {
    if( LMIC.dataLen == 0 || !processDnData() )
    519e:	0e 94 15 28 	call	0x502a	; 0x502a <processDnData>
    51a2:	88 23       	and	r24, r24
    51a4:	81 f3       	breq	.-32     	; 0x5186 <processRx1DnData+0x8>
        schedRx2(sec2osticks(LMIC.rxDelay + (int)DELAY_EXTDNW2), FUNC_ADDR(setupRx2DnData));
}
    51a6:	08 95       	ret

000051a8 <processRx2DnData>:

static void processRx2DnDataDelay (xref2osjob_t osjob) {
    processDnData();
}

static void processRx2DnData (xref2osjob_t osjob) {
    51a8:	cf 92       	push	r12
    51aa:	df 92       	push	r13
    51ac:	ef 92       	push	r14
    51ae:	ff 92       	push	r15
    if( LMIC.dataLen == 0 ) {
    51b0:	80 91 51 04 	lds	r24, 0x0451	; 0x800451 <LMIC+0x140>
    51b4:	81 11       	cpse	r24, r1
    51b6:	20 c0       	rjmp	.+64     	; 0x51f8 <processRx2DnData+0x50>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
    51b8:	10 92 4f 04 	sts	0x044F, r1	; 0x80044f <LMIC+0x13e>
        // Delay callback processing to avoid up TX while gateway is txing our missed frame! 
        // Since DNW2 uses SF12 by default we wait 3 secs.
        os_setTimedCallback(&LMIC.osjob,
                            (os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
    51bc:	0e 94 a1 0c 	call	0x1942	; 0x1942 <os_getTime>
    51c0:	6b 01       	movw	r12, r22
    51c2:	7c 01       	movw	r14, r24
    51c4:	82 e0       	ldi	r24, 0x02	; 2
    51c6:	0e 94 12 14 	call	0x2824	; 0x2824 <rndDelay>
static void processRx2DnData (xref2osjob_t osjob) {
    if( LMIC.dataLen == 0 ) {
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
        // Delay callback processing to avoid up TX while gateway is txing our missed frame! 
        // Since DNW2 uses SF12 by default we wait 3 secs.
        os_setTimedCallback(&LMIC.osjob,
    51ca:	26 e3       	ldi	r18, 0x36	; 54
    51cc:	c2 0e       	add	r12, r18
    51ce:	2e e6       	ldi	r18, 0x6E	; 110
    51d0:	d2 1e       	adc	r13, r18
    51d2:	21 e0       	ldi	r18, 0x01	; 1
    51d4:	e2 1e       	adc	r14, r18
    51d6:	f1 1c       	adc	r15, r1
    51d8:	ab 01       	movw	r20, r22
    51da:	bc 01       	movw	r22, r24
    51dc:	4c 0d       	add	r20, r12
    51de:	5d 1d       	adc	r21, r13
    51e0:	6e 1d       	adc	r22, r14
    51e2:	7f 1d       	adc	r23, r15
    51e4:	22 e0       	ldi	r18, 0x02	; 2
    51e6:	39 e2       	ldi	r19, 0x29	; 41
    51e8:	84 e2       	ldi	r24, 0x24	; 36
    51ea:	93 e0       	ldi	r25, 0x03	; 3
                            (os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
                            FUNC_ADDR(processRx2DnDataDelay));
        return;
    }
    processDnData();
}
    51ec:	ff 90       	pop	r15
    51ee:	ef 90       	pop	r14
    51f0:	df 90       	pop	r13
    51f2:	cf 90       	pop	r12
static void processRx2DnData (xref2osjob_t osjob) {
    if( LMIC.dataLen == 0 ) {
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
        // Delay callback processing to avoid up TX while gateway is txing our missed frame! 
        // Since DNW2 uses SF12 by default we wait 3 secs.
        os_setTimedCallback(&LMIC.osjob,
    51f4:	0c 94 dc 0c 	jmp	0x19b8	; 0x19b8 <os_setTimedCallback>
                            (os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
                            FUNC_ADDR(processRx2DnDataDelay));
        return;
    }
    processDnData();
}
    51f8:	ff 90       	pop	r15
    51fa:	ef 90       	pop	r14
    51fc:	df 90       	pop	r13
    51fe:	cf 90       	pop	r12
        os_setTimedCallback(&LMIC.osjob,
                            (os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
                            FUNC_ADDR(processRx2DnDataDelay));
        return;
    }
    processDnData();
    5200:	0c 94 15 28 	jmp	0x502a	; 0x502a <processDnData>

00005204 <processRx2DnDataDelay>:

// Fwd decl.
static bit_t processDnData(void);

static void processRx2DnDataDelay (xref2osjob_t osjob) {
    processDnData();
    5204:	0c 94 15 28 	jmp	0x502a	; 0x502a <processDnData>

00005208 <LMIC_disableTracking>:
    return 1;  // enabled
}


void LMIC_disableTracking (void) {
    LMIC.opmode &= ~(OP_SCAN|OP_TRACK);
    5208:	e8 eb       	ldi	r30, 0xB8	; 184
    520a:	f3 e0       	ldi	r31, 0x03	; 3
    520c:	80 81       	ld	r24, Z
    520e:	91 81       	ldd	r25, Z+1	; 0x01
    5210:	8c 7f       	andi	r24, 0xFC	; 252
    5212:	91 83       	std	Z+1, r25	; 0x01
    5214:	80 83       	st	Z, r24
    LMIC.bcninfoTries = 0;
    5216:	10 92 3c 04 	sts	0x043C, r1	; 0x80043c <LMIC+0x12b>
    engineUpdate();
    521a:	0c 94 0b 1f 	jmp	0x3e16	; 0x3e16 <engineUpdate>

0000521e <LMIC_setAdrMode>:
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
}


void LMIC_setAdrMode (bit_t enabled) {
    LMIC.adrEnabled = enabled ? FCT_ADREN : 0;
    521e:	81 11       	cpse	r24, r1
    5220:	80 e8       	ldi	r24, 0x80	; 128
    5222:	80 93 31 04 	sts	0x0431, r24	; 0x800431 <LMIC+0x120>
    5226:	08 95       	ret

00005228 <LMIC_setDrTxpow>:
}


//  Should we have/need an ext. API like this?
void LMIC_setDrTxpow (dr_t dr, s1_t txpow) {
    setDrTxpow(DRCHG_SET, dr, txpow);
    5228:	0c 94 fa 15 	jmp	0x2bf4	; 0x2bf4 <setDrTxpow.isra.1>

0000522c <LMIC_shutdown>:
}


void LMIC_shutdown (void) {
    os_clearCallback(&LMIC.osjob);
    522c:	84 e2       	ldi	r24, 0x24	; 36
    522e:	93 e0       	ldi	r25, 0x03	; 3
    5230:	0e 94 a3 0c 	call	0x1946	; 0x1946 <os_clearCallback>
    os_radio(RADIO_RST);
    5234:	80 e0       	ldi	r24, 0x00	; 0
    5236:	0e 94 88 12 	call	0x2510	; 0x2510 <os_radio>
    LMIC.opmode |= OP_SHUTDOWN;
    523a:	e8 eb       	ldi	r30, 0xB8	; 184
    523c:	f3 e0       	ldi	r31, 0x03	; 3
    523e:	80 81       	ld	r24, Z
    5240:	91 81       	ldd	r25, Z+1	; 0x01
    5242:	80 64       	ori	r24, 0x40	; 64
    5244:	91 83       	std	Z+1, r25	; 0x01
    5246:	80 83       	st	Z, r24
    5248:	08 95       	ret

0000524a <LMIC_reset>:
}


void LMIC_reset (void) {
    524a:	cf 93       	push	r28
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = EV_RESET));
    os_radio(RADIO_RST);
    524c:	80 e0       	ldi	r24, 0x00	; 0
    524e:	0e 94 88 12 	call	0x2510	; 0x2510 <os_radio>
    os_clearCallback(&LMIC.osjob);
    5252:	84 e2       	ldi	r24, 0x24	; 36
    5254:	93 e0       	ldi	r25, 0x03	; 3
    5256:	0e 94 a3 0c 	call	0x1946	; 0x1946 <os_clearCallback>

    os_clearMem((xref2u1_t)&LMIC,SIZEOFEXPR(LMIC));
    525a:	8c e9       	ldi	r24, 0x9C	; 156
    525c:	91 e0       	ldi	r25, 0x01	; 1
    525e:	e1 e1       	ldi	r30, 0x11	; 17
    5260:	f3 e0       	ldi	r31, 0x03	; 3
    5262:	df 01       	movw	r26, r30
    5264:	9c 01       	movw	r18, r24
    5266:	1d 92       	st	X+, r1
    5268:	21 50       	subi	r18, 0x01	; 1
    526a:	30 40       	sbci	r19, 0x00	; 0
    526c:	e1 f7       	brne	.-8      	; 0x5266 <LMIC_reset+0x1c>
    LMIC.devaddr      =  0;
    LMIC.devNonce     =  os_getRndU2();
    526e:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    5272:	c8 2f       	mov	r28, r24
    5274:	0e 94 af 11 	call	0x235e	; 0x235e <radio_rand1>
    5278:	2c 2f       	mov	r18, r28
    527a:	30 e0       	ldi	r19, 0x00	; 0
    527c:	32 2f       	mov	r19, r18
    527e:	22 27       	eor	r18, r18
    5280:	28 2b       	or	r18, r24
    5282:	30 93 fd 03 	sts	0x03FD, r19	; 0x8003fd <LMIC+0xec>
    5286:	20 93 fc 03 	sts	0x03FC, r18	; 0x8003fc <LMIC+0xeb>
    LMIC.opmode       =  OP_NONE;
    528a:	10 92 b9 03 	sts	0x03B9, r1	; 0x8003b9 <LMIC+0xa8>
    528e:	10 92 b8 03 	sts	0x03B8, r1	; 0x8003b8 <LMIC+0xa7>
    LMIC.errcr        =  CR_4_5;
    5292:	10 92 bd 03 	sts	0x03BD, r1	; 0x8003bd <LMIC+0xac>
    LMIC.adrEnabled   =  FCT_ADREN;
    5296:	80 e8       	ldi	r24, 0x80	; 128
    5298:	80 93 31 04 	sts	0x0431, r24	; 0x800431 <LMIC+0x120>
    LMIC.dn2Dr        =  DR_DNW2;   // we need this for 2nd DN window of join accept
    529c:	10 92 35 04 	sts	0x0435, r1	; 0x800435 <LMIC+0x124>
    LMIC.dn2Freq      =  FREQ_DNW2; // ditto
    52a0:	88 e0       	ldi	r24, 0x08	; 8
    52a2:	96 ee       	ldi	r25, 0xE6	; 230
    52a4:	a3 ed       	ldi	r26, 0xD3	; 211
    52a6:	b3 e3       	ldi	r27, 0x33	; 51
    52a8:	80 93 36 04 	sts	0x0436, r24	; 0x800436 <LMIC+0x125>
    52ac:	90 93 37 04 	sts	0x0437, r25	; 0x800437 <LMIC+0x126>
    52b0:	a0 93 38 04 	sts	0x0438, r26	; 0x800438 <LMIC+0x127>
    52b4:	b0 93 39 04 	sts	0x0439, r27	; 0x800439 <LMIC+0x128>
    LMIC.rxDelay      =  DELAY_DNW1;
    52b8:	21 e0       	ldi	r18, 0x01	; 1
    52ba:	20 93 2d 04 	sts	0x042D, r18	; 0x80042d <LMIC+0x11c>
    LMIC.ping.freq    =  FREQ_PING; // defaults for ping
    52be:	80 93 4a 04 	sts	0x044A, r24	; 0x80044a <LMIC+0x139>
    52c2:	90 93 4b 04 	sts	0x044B, r25	; 0x80044b <LMIC+0x13a>
    52c6:	a0 93 4c 04 	sts	0x044C, r26	; 0x80044c <LMIC+0x13b>
    52ca:	b0 93 4d 04 	sts	0x044D, r27	; 0x80044d <LMIC+0x13c>
    LMIC.ping.dr      =  DR_PING;   // ditto
    52ce:	83 e0       	ldi	r24, 0x03	; 3
    52d0:	80 93 3e 04 	sts	0x043E, r24	; 0x80043e <LMIC+0x12d>
    LMIC.ping.intvExp =  0xFF;
    52d4:	8f ef       	ldi	r24, 0xFF	; 255
    52d6:	80 93 3f 04 	sts	0x043F, r24	; 0x80043f <LMIC+0x12e>
    DO_DEVDB(LMIC.dn2Dr,        dn2Dr);
    DO_DEVDB(LMIC.dn2Freq,      dn2Freq);
    DO_DEVDB(LMIC.ping.freq,    pingFreq);
    DO_DEVDB(LMIC.ping.dr,      pingDr);
    DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
}
    52da:	cf 91       	pop	r28
    52dc:	08 95       	ret

000052de <runReset>:
}


static void runReset (xref2osjob_t osjob) {
    // Disable session
    LMIC_reset();
    52de:	0e 94 25 29 	call	0x524a	; 0x524a <LMIC_reset>
    LMIC_startJoining();
    52e2:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <LMIC_startJoining>
    reportEvent(EV_RESET);
    52e6:	8c e0       	ldi	r24, 0x0C	; 12
    52e8:	0c 94 c3 24 	jmp	0x4986	; 0x4986 <reportEvent>

000052ec <LMIC_init>:
    DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
}


void LMIC_init (void) {
    LMIC.opmode = OP_SHUTDOWN;
    52ec:	80 e4       	ldi	r24, 0x40	; 64
    52ee:	90 e0       	ldi	r25, 0x00	; 0
    52f0:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    52f4:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    52f8:	08 95       	ret

000052fa <LMIC_clrTxData>:
}


void LMIC_clrTxData (void) {
    LMIC.opmode &= ~(OP_TXDATA|OP_TXRXPEND|OP_POLL);
    52fa:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    52fe:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    5302:	9c 01       	movw	r18, r24
    5304:	27 76       	andi	r18, 0x67	; 103
    5306:	30 93 b9 03 	sts	0x03B9, r19	; 0x8003b9 <LMIC+0xa8>
    530a:	20 93 b8 03 	sts	0x03B8, r18	; 0x8003b8 <LMIC+0xa7>
    LMIC.pendTxLen = 0;
    530e:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <LMIC+0xb6>
    if( (LMIC.opmode & (OP_JOINING|OP_SCAN)) != 0 ) // do not interfere with JOINING
    5312:	85 70       	andi	r24, 0x05	; 5
    5314:	99 27       	eor	r25, r25
    5316:	89 2b       	or	r24, r25
    5318:	49 f4       	brne	.+18     	; 0x532c <LMIC_clrTxData+0x32>
        return;
    os_clearCallback(&LMIC.osjob);
    531a:	84 e2       	ldi	r24, 0x24	; 36
    531c:	93 e0       	ldi	r25, 0x03	; 3
    531e:	0e 94 a3 0c 	call	0x1946	; 0x1946 <os_clearCallback>
    os_radio(RADIO_RST);
    5322:	80 e0       	ldi	r24, 0x00	; 0
    5324:	0e 94 88 12 	call	0x2510	; 0x2510 <os_radio>
    engineUpdate();
    5328:	0c 94 0b 1f 	jmp	0x3e16	; 0x3e16 <engineUpdate>
    532c:	08 95       	ret

0000532e <LMIC_setTxData>:
}


void LMIC_setTxData (void) {
    LMIC.opmode |= OP_TXDATA;
    532e:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    5332:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    5336:	9c 01       	movw	r18, r24
    5338:	28 60       	ori	r18, 0x08	; 8
    533a:	30 93 b9 03 	sts	0x03B9, r19	; 0x8003b9 <LMIC+0xa8>
    533e:	20 93 b8 03 	sts	0x03B8, r18	; 0x8003b8 <LMIC+0xa7>
    if( (LMIC.opmode & OP_JOINING) == 0 )
    5342:	82 ff       	sbrs	r24, 2
        LMIC.txCnt = 0;             // cancel any ongoing TX/RX retries
    5344:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <LMIC+0x13d>
    engineUpdate();
    5348:	0c 94 0b 1f 	jmp	0x3e16	; 0x3e16 <engineUpdate>

0000534c <LMIC_setTxData2>:
}


//
int LMIC_setTxData2 (u1_t port, xref2u1_t data, u1_t dlen, u1_t confirmed) {
    534c:	1f 93       	push	r17
    534e:	cf 93       	push	r28
    5350:	df 93       	push	r29
    if( dlen > SIZEOFEXPR(LMIC.pendTxData) )
    5352:	45 33       	cpi	r20, 0x35	; 53
    5354:	b0 f4       	brcc	.+44     	; 0x5382 <LMIC_setTxData2+0x36>
    5356:	12 2f       	mov	r17, r18
    5358:	c4 2f       	mov	r28, r20
    535a:	d8 2f       	mov	r29, r24
        return -2;
    if( data != (xref2u1_t)0 )
    535c:	61 15       	cp	r22, r1
    535e:	71 05       	cpc	r23, r1
    5360:	29 f0       	breq	.+10     	; 0x536c <LMIC_setTxData2+0x20>
        os_copyMem(LMIC.pendTxData, data, dlen);
    5362:	50 e0       	ldi	r21, 0x00	; 0
    5364:	88 ec       	ldi	r24, 0xC8	; 200
    5366:	93 e0       	ldi	r25, 0x03	; 3
    5368:	0e 94 85 34 	call	0x690a	; 0x690a <memcpy>
    LMIC.pendTxConf = confirmed;
    536c:	10 93 c6 03 	sts	0x03C6, r17	; 0x8003c6 <LMIC+0xb5>
    LMIC.pendTxPort = port;
    5370:	d0 93 c5 03 	sts	0x03C5, r29	; 0x8003c5 <LMIC+0xb4>
    LMIC.pendTxLen  = dlen;
    5374:	c0 93 c7 03 	sts	0x03C7, r28	; 0x8003c7 <LMIC+0xb6>
    LMIC_setTxData();
    5378:	0e 94 97 29 	call	0x532e	; 0x532e <LMIC_setTxData>
    return 0;
    537c:	80 e0       	ldi	r24, 0x00	; 0
    537e:	90 e0       	ldi	r25, 0x00	; 0
    5380:	02 c0       	rjmp	.+4      	; 0x5386 <LMIC_setTxData2+0x3a>


//
int LMIC_setTxData2 (u1_t port, xref2u1_t data, u1_t dlen, u1_t confirmed) {
    if( dlen > SIZEOFEXPR(LMIC.pendTxData) )
        return -2;
    5382:	8e ef       	ldi	r24, 0xFE	; 254
    5384:	9f ef       	ldi	r25, 0xFF	; 255
    LMIC.pendTxConf = confirmed;
    LMIC.pendTxPort = port;
    LMIC.pendTxLen  = dlen;
    LMIC_setTxData();
    return 0;
}
    5386:	df 91       	pop	r29
    5388:	cf 91       	pop	r28
    538a:	1f 91       	pop	r17
    538c:	08 95       	ret

0000538e <LMIC_sendAlive>:


// Send a payload-less message to signal device is alive
void LMIC_sendAlive (void) {
    LMIC.opmode |= OP_POLL;
    538e:	e8 eb       	ldi	r30, 0xB8	; 184
    5390:	f3 e0       	ldi	r31, 0x03	; 3
    5392:	80 81       	ld	r24, Z
    5394:	91 81       	ldd	r25, Z+1	; 0x01
    5396:	80 61       	ori	r24, 0x10	; 16
    5398:	91 83       	std	Z+1, r25	; 0x01
    539a:	80 83       	st	Z, r24
    engineUpdate();
    539c:	0c 94 0b 1f 	jmp	0x3e16	; 0x3e16 <engineUpdate>

000053a0 <LMIC_tryRejoin>:
}


// Check if other networks are around.
void LMIC_tryRejoin (void) {
    LMIC.opmode |= OP_REJOIN;
    53a0:	e8 eb       	ldi	r30, 0xB8	; 184
    53a2:	f3 e0       	ldi	r31, 0x03	; 3
    53a4:	80 81       	ld	r24, Z
    53a6:	91 81       	ldd	r25, Z+1	; 0x01
    53a8:	80 62       	ori	r24, 0x20	; 32
    53aa:	91 83       	std	Z+1, r25	; 0x01
    53ac:	80 83       	st	Z, r24
    engineUpdate();
    53ae:	0c 94 0b 1f 	jmp	0x3e16	; 0x3e16 <engineUpdate>

000053b2 <LMIC_setSession>:
//!    to ensure that different devices use different numbers with high probability.
//! \param nwkKey  the 16 byte network session key used for message integrity.
//!     If NULL the caller has copied the key into `LMIC.nwkKey` before.
//! \param artKey  the 16 byte application router session key used for message confidentiality.
//!     If NULL the caller has copied the key into `LMIC.artKey` before.
void LMIC_setSession (u4_t netid, devaddr_t devaddr, xref2u1_t nwkKey, xref2u1_t artKey) {
    53b2:	ef 92       	push	r14
    53b4:	ff 92       	push	r15
    53b6:	0f 93       	push	r16
    53b8:	1f 93       	push	r17
    LMIC.netid = netid;
    53ba:	60 93 b4 03 	sts	0x03B4, r22	; 0x8003b4 <LMIC+0xa3>
    53be:	70 93 b5 03 	sts	0x03B5, r23	; 0x8003b5 <LMIC+0xa4>
    53c2:	80 93 b6 03 	sts	0x03B6, r24	; 0x8003b6 <LMIC+0xa5>
    53c6:	90 93 b7 03 	sts	0x03B7, r25	; 0x8003b7 <LMIC+0xa6>
    LMIC.devaddr = devaddr;
    53ca:	20 93 1e 04 	sts	0x041E, r18	; 0x80041e <LMIC+0x10d>
    53ce:	30 93 1f 04 	sts	0x041F, r19	; 0x80041f <LMIC+0x10e>
    53d2:	40 93 20 04 	sts	0x0420, r20	; 0x800420 <LMIC+0x10f>
    53d6:	50 93 21 04 	sts	0x0421, r21	; 0x800421 <LMIC+0x110>
    if( nwkKey != (xref2u1_t)0 )
    53da:	01 15       	cp	r16, r1
    53dc:	11 05       	cpc	r17, r1
    53de:	41 f0       	breq	.+16     	; 0x53f0 <LMIC_setSession+0x3e>
        os_copyMem(LMIC.nwkKey, nwkKey, 16);
    53e0:	80 e1       	ldi	r24, 0x10	; 16
    53e2:	f8 01       	movw	r30, r16
    53e4:	ae ef       	ldi	r26, 0xFE	; 254
    53e6:	b3 e0       	ldi	r27, 0x03	; 3
    53e8:	01 90       	ld	r0, Z+
    53ea:	0d 92       	st	X+, r0
    53ec:	8a 95       	dec	r24
    53ee:	e1 f7       	brne	.-8      	; 0x53e8 <LMIC_setSession+0x36>
    if( artKey != (xref2u1_t)0 )
    53f0:	e1 14       	cp	r14, r1
    53f2:	f1 04       	cpc	r15, r1
    53f4:	41 f0       	breq	.+16     	; 0x5406 <LMIC_setSession+0x54>
        os_copyMem(LMIC.artKey, artKey, 16);
    53f6:	80 e1       	ldi	r24, 0x10	; 16
    53f8:	f7 01       	movw	r30, r14
    53fa:	ae e0       	ldi	r26, 0x0E	; 14
    53fc:	b4 e0       	ldi	r27, 0x04	; 4
    53fe:	01 90       	ld	r0, Z+
    5400:	0d 92       	st	X+, r0
    5402:	8a 95       	dec	r24
    5404:	e1 f7       	brne	.-8      	; 0x53fe <LMIC_setSession+0x4c>
    
#if defined(CFG_eu868)
    initDefaultChannels(0);
    5406:	80 e0       	ldi	r24, 0x00	; 0
    5408:	0e 94 77 15 	call	0x2aee	; 0x2aee <initDefaultChannels>
#endif
 
    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI);
    LMIC.opmode |= OP_NEXTCHNL;
    540c:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <LMIC+0xa7>
    5410:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <LMIC+0xa8>
    5414:	89 75       	andi	r24, 0x59	; 89
    5416:	9d 7f       	andi	r25, 0xFD	; 253
    5418:	98 60       	ori	r25, 0x08	; 8
    541a:	90 93 b9 03 	sts	0x03B9, r25	; 0x8003b9 <LMIC+0xa8>
    541e:	80 93 b8 03 	sts	0x03B8, r24	; 0x8003b8 <LMIC+0xa7>
    DO_DEVDB(LMIC.devaddr, devaddr);
    DO_DEVDB(LMIC.nwkKey,  nwkkey);
    DO_DEVDB(LMIC.artKey,  artkey);
    DO_DEVDB(LMIC.seqnoUp, seqnoUp);
    DO_DEVDB(LMIC.seqnoDn, seqnoDn);
}
    5422:	1f 91       	pop	r17
    5424:	0f 91       	pop	r16
    5426:	ff 90       	pop	r15
    5428:	ef 90       	pop	r14
    initDefaultChannels(0);
#endif
 
    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI);
    LMIC.opmode |= OP_NEXTCHNL;
    stateJustJoined();
    542a:	0c 94 cc 13 	jmp	0x2798	; 0x2798 <stateJustJoined>

0000542e <LMIC_setLinkCheckMode>:
// then the datarate is lowered and a LINK_DEAD event is generated.
// This mode can be disabled and no connectivity prove (ADRACKREQ) is requested
// nor is the datarate changed.
// This must be called only if a session is established (e.g. after EV_JOINED)
void LMIC_setLinkCheckMode (bit_t enabled) {
    LMIC.adrChanged = 0;
    542e:	10 92 2c 04 	sts	0x042C, r1	; 0x80042c <LMIC+0x11b>
    LMIC.adrAckReq = enabled ? LINK_CHECK_INIT : LINK_CHECK_OFF;
    5432:	81 11       	cpse	r24, r1
    5434:	02 c0       	rjmp	.+4      	; 0x543a <LMIC_setLinkCheckMode+0xc>
    5436:	80 e8       	ldi	r24, 0x80	; 128
    5438:	01 c0       	rjmp	.+2      	; 0x543c <LMIC_setLinkCheckMode+0xe>
    543a:	84 ef       	ldi	r24, 0xF4	; 244
    543c:	80 93 2b 04 	sts	0x042B, r24	; 0x80042b <LMIC+0x11a>
    5440:	08 95       	ret

00005442 <table_get_u4>:

    TABLE_GETTER(_u1, u1_t, byte);
    TABLE_GETTER(_s1, s1_t, byte);
    TABLE_GETTER(_u2, u2_t, word);
    TABLE_GETTER(_s2, s2_t, word);
    TABLE_GETTER(_u4, u4_t, dword);
    5442:	66 0f       	add	r22, r22
    5444:	77 1f       	adc	r23, r23
    5446:	66 0f       	add	r22, r22
    5448:	77 1f       	adc	r23, r23
    544a:	86 0f       	add	r24, r22
    544c:	97 1f       	adc	r25, r23
    544e:	fc 01       	movw	r30, r24
    5450:	65 91       	lpm	r22, Z+
    5452:	75 91       	lpm	r23, Z+
    5454:	85 91       	lpm	r24, Z+
    5456:	94 91       	lpm	r25, Z
    5458:	08 95       	ret

0000545a <os_aes>:
        }
        AESKEY[i] = b ^= AESKEY[i-4];
    }
}

u4_t os_aes (u1_t mode, xref2u1_t buf, u2_t len) {
    545a:	2f 92       	push	r2
    545c:	3f 92       	push	r3
    545e:	4f 92       	push	r4
    5460:	5f 92       	push	r5
    5462:	6f 92       	push	r6
    5464:	7f 92       	push	r7
    5466:	8f 92       	push	r8
    5468:	9f 92       	push	r9
    546a:	af 92       	push	r10
    546c:	bf 92       	push	r11
    546e:	cf 92       	push	r12
    5470:	df 92       	push	r13
    5472:	ef 92       	push	r14
    5474:	ff 92       	push	r15
    5476:	0f 93       	push	r16
    5478:	1f 93       	push	r17
    547a:	cf 93       	push	r28
    547c:	df 93       	push	r29
    547e:	cd b7       	in	r28, 0x3d	; 61
    5480:	de b7       	in	r29, 0x3e	; 62
    5482:	ab 97       	sbiw	r28, 0x2b	; 43
    5484:	0f b6       	in	r0, 0x3f	; 63
    5486:	f8 94       	cli
    5488:	de bf       	out	0x3e, r29	; 62
    548a:	0f be       	out	0x3f, r0	; 63
    548c:	cd bf       	out	0x3d, r28	; 61
    548e:	89 8b       	std	Y+17, r24	; 0x11
    5490:	7b a7       	std	Y+43, r23	; 0x2b
    5492:	6a a7       	std	Y+42, r22	; 0x2a
    5494:	1a 01       	movw	r2, r20
    5496:	0d ea       	ldi	r16, 0xAD	; 173
    5498:	14 e0       	ldi	r17, 0x04	; 4
    549a:	1a 87       	std	Y+10, r17	; 0x0a
    549c:	09 87       	std	Y+9, r16	; 0x09
    549e:	2d eb       	ldi	r18, 0xBD	; 189
    54a0:	34 e0       	ldi	r19, 0x04	; 4
    54a2:	f8 01       	movw	r30, r16
    54a4:	60 81       	ld	r22, Z
    54a6:	71 81       	ldd	r23, Z+1	; 0x01
    54a8:	82 81       	ldd	r24, Z+2	; 0x02
    54aa:	93 81       	ldd	r25, Z+3	; 0x03
    54ac:	0e 94 a1 32 	call	0x6542	; 0x6542 <__bswapsi2>
static void aesroundkeys () {
    int i;
    u4_t b;

    for( i=0; i<4; i++) {
        AESKEY[i] = swapmsbf(AESKEY[i]);
    54b0:	61 93       	st	Z+, r22
    54b2:	71 93       	st	Z+, r23
    54b4:	81 93       	st	Z+, r24
    54b6:	91 93       	st	Z+, r25
// read 128-bit key from AESKEY in MSBF, generate roundkey words in place
static void aesroundkeys () {
    int i;
    u4_t b;

    for( i=0; i<4; i++) {
    54b8:	2e 17       	cp	r18, r30
    54ba:	3f 07       	cpc	r19, r31
    54bc:	99 f7       	brne	.-26     	; 0x54a4 <os_aes+0x4a>
        AESKEY[i] = swapmsbf(AESKEY[i]);
    }

    b = AESKEY[3];
    54be:	80 91 b9 04 	lds	r24, 0x04B9	; 0x8004b9 <AESKEY+0xc>
    54c2:	90 91 ba 04 	lds	r25, 0x04BA	; 0x8004ba <AESKEY+0xd>
    54c6:	a0 91 bb 04 	lds	r26, 0x04BB	; 0x8004bb <AESKEY+0xe>
    54ca:	b0 91 bc 04 	lds	r27, 0x04BC	; 0x8004bc <AESKEY+0xf>
    54ce:	04 e0       	ldi	r16, 0x04	; 4
    54d0:	10 e0       	ldi	r17, 0x00	; 0
    for( ; i<44; i++ ) {
        if( i%4==0 ) {
    54d2:	98 01       	movw	r18, r16
    54d4:	23 70       	andi	r18, 0x03	; 3
    54d6:	33 27       	eor	r19, r19
    54d8:	23 2b       	or	r18, r19
    54da:	81 f5       	brne	.+96     	; 0x553c <os_aes+0xe2>
            if (__builtin_constant_p(table[index])) \
                return table[index]; \
            return pgm_read_ ## pgm_type(&table[index]); \
        }

    TABLE_GETTER(_u1, u1_t, byte);
    54dc:	ea 2f       	mov	r30, r26
    54de:	f0 e0       	ldi	r31, 0x00	; 0
    54e0:	e6 57       	subi	r30, 0x76	; 118
    54e2:	ff 4e       	sbci	r31, 0xEF	; 239
    54e4:	24 91       	lpm	r18, Z
    54e6:	2a 8b       	std	Y+18, r18	; 0x12
    54e8:	e9 2f       	mov	r30, r25
    54ea:	f0 e0       	ldi	r31, 0x00	; 0
    54ec:	e6 57       	subi	r30, 0x76	; 118
    54ee:	ff 4e       	sbci	r31, 0xEF	; 239
    54f0:	34 91       	lpm	r19, Z
    54f2:	3d 87       	std	Y+13, r19	; 0x0d
    54f4:	e8 2f       	mov	r30, r24
    54f6:	f0 e0       	ldi	r31, 0x00	; 0
    54f8:	e6 57       	subi	r30, 0x76	; 118
    54fa:	ff 4e       	sbci	r31, 0xEF	; 239
    54fc:	44 91       	lpm	r20, Z
    54fe:	4e 8b       	std	Y+22, r20	; 0x16
    5500:	8b 2f       	mov	r24, r27
    5502:	99 27       	eor	r25, r25
    5504:	aa 27       	eor	r26, r26
    5506:	bb 27       	eor	r27, r27
    5508:	fc 01       	movw	r30, r24
    550a:	e6 57       	subi	r30, 0x76	; 118
    550c:	ff 4e       	sbci	r31, 0xEF	; 239
    550e:	54 91       	lpm	r21, Z
    5510:	5a 8f       	std	Y+26, r21	; 0x1a
            // b = SubWord(RotWord(b)) xor Rcon[i/4]
            b = ((u4_t)TABLE_GET_U1(AES_S, u1(b >> 16)) << 24) ^
                ((u4_t)TABLE_GET_U1(AES_S, u1(b >>  8)) << 16) ^
                ((u4_t)TABLE_GET_U1(AES_S, u1(b)      ) <<  8) ^
                ((u4_t)TABLE_GET_U1(AES_S,    b >> 24 )      ) ^
                 TABLE_GET_U4(AES_RCON, (i-4)/4);
    5512:	b8 01       	movw	r22, r16
    5514:	64 50       	subi	r22, 0x04	; 4
    5516:	71 09       	sbc	r23, r1
    5518:	75 95       	asr	r23
    551a:	67 95       	ror	r22
    551c:	75 95       	asr	r23
    551e:	67 95       	ror	r22
    5520:	8a e8       	ldi	r24, 0x8A	; 138
    5522:	91 e1       	ldi	r25, 0x11	; 17
    5524:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>

    b = AESKEY[3];
    for( ; i<44; i++ ) {
        if( i%4==0 ) {
            // b = SubWord(RotWord(b)) xor Rcon[i/4]
            b = ((u4_t)TABLE_GET_U1(AES_S, u1(b >> 16)) << 24) ^
    5528:	dc 01       	movw	r26, r24
    552a:	cb 01       	movw	r24, r22
    552c:	ea 8d       	ldd	r30, Y+26	; 0x1a
    552e:	8e 27       	eor	r24, r30
    5530:	fa 89       	ldd	r31, Y+18	; 0x12
    5532:	bf 27       	eor	r27, r31
    5534:	2d 85       	ldd	r18, Y+13	; 0x0d
    5536:	a2 27       	eor	r26, r18
    5538:	3e 89       	ldd	r19, Y+22	; 0x16
    553a:	93 27       	eor	r25, r19
                ((u4_t)TABLE_GET_U1(AES_S, u1(b >>  8)) << 16) ^
                ((u4_t)TABLE_GET_U1(AES_S, u1(b)      ) <<  8) ^
                ((u4_t)TABLE_GET_U1(AES_S,    b >> 24 )      ) ^
                 TABLE_GET_U4(AES_RCON, (i-4)/4);
        }
        AESKEY[i] = b ^= AESKEY[i-4];
    553c:	e9 85       	ldd	r30, Y+9	; 0x09
    553e:	fa 85       	ldd	r31, Y+10	; 0x0a
    5540:	41 91       	ld	r20, Z+
    5542:	51 91       	ld	r21, Z+
    5544:	61 91       	ld	r22, Z+
    5546:	71 91       	ld	r23, Z+
    5548:	fa 87       	std	Y+10, r31	; 0x0a
    554a:	e9 87       	std	Y+9, r30	; 0x09
    554c:	84 27       	eor	r24, r20
    554e:	95 27       	eor	r25, r21
    5550:	a6 27       	eor	r26, r22
    5552:	b7 27       	eor	r27, r23
    5554:	84 87       	std	Z+12, r24	; 0x0c
    5556:	95 87       	std	Z+13, r25	; 0x0d
    5558:	a6 87       	std	Z+14, r26	; 0x0e
    555a:	b7 87       	std	Z+15, r27	; 0x0f
    for( i=0; i<4; i++) {
        AESKEY[i] = swapmsbf(AESKEY[i]);
    }

    b = AESKEY[3];
    for( ; i<44; i++ ) {
    555c:	0f 5f       	subi	r16, 0xFF	; 255
    555e:	1f 4f       	sbci	r17, 0xFF	; 255
    5560:	0c 32       	cpi	r16, 0x2C	; 44
    5562:	11 05       	cpc	r17, r1
    5564:	09 f0       	breq	.+2      	; 0x5568 <os_aes+0x10e>
    5566:	b5 cf       	rjmp	.-150    	; 0x54d2 <os_aes+0x78>

u4_t os_aes (u1_t mode, xref2u1_t buf, u2_t len) {

        aesroundkeys();

        if( mode & AES_MICNOAUX ) {
    5568:	09 89       	ldd	r16, Y+17	; 0x11
    556a:	03 ff       	sbrs	r16, 3
    556c:	21 c0       	rjmp	.+66     	; 0x55b0 <os_aes+0x156>
            AESAUX[0] = AESAUX[1] = AESAUX[2] = AESAUX[3] = 0;
    556e:	10 92 69 05 	sts	0x0569, r1	; 0x800569 <AESAUX+0xc>
    5572:	10 92 6a 05 	sts	0x056A, r1	; 0x80056a <AESAUX+0xd>
    5576:	10 92 6b 05 	sts	0x056B, r1	; 0x80056b <AESAUX+0xe>
    557a:	10 92 6c 05 	sts	0x056C, r1	; 0x80056c <AESAUX+0xf>
    557e:	10 92 65 05 	sts	0x0565, r1	; 0x800565 <AESAUX+0x8>
    5582:	10 92 66 05 	sts	0x0566, r1	; 0x800566 <AESAUX+0x9>
    5586:	10 92 67 05 	sts	0x0567, r1	; 0x800567 <AESAUX+0xa>
    558a:	10 92 68 05 	sts	0x0568, r1	; 0x800568 <AESAUX+0xb>
    558e:	10 92 61 05 	sts	0x0561, r1	; 0x800561 <AESAUX+0x4>
    5592:	10 92 62 05 	sts	0x0562, r1	; 0x800562 <AESAUX+0x5>
    5596:	10 92 63 05 	sts	0x0563, r1	; 0x800563 <AESAUX+0x6>
    559a:	10 92 64 05 	sts	0x0564, r1	; 0x800564 <AESAUX+0x7>
    559e:	10 92 5d 05 	sts	0x055D, r1	; 0x80055d <AESAUX>
    55a2:	10 92 5e 05 	sts	0x055E, r1	; 0x80055e <AESAUX+0x1>
    55a6:	10 92 5f 05 	sts	0x055F, r1	; 0x80055f <AESAUX+0x2>
    55aa:	10 92 60 05 	sts	0x0560, r1	; 0x800560 <AESAUX+0x3>
    55ae:	77 c0       	rjmp	.+238    	; 0x569e <os_aes+0x244>
    55b0:	60 91 5d 05 	lds	r22, 0x055D	; 0x80055d <AESAUX>
    55b4:	70 91 5e 05 	lds	r23, 0x055E	; 0x80055e <AESAUX+0x1>
    55b8:	80 91 5f 05 	lds	r24, 0x055F	; 0x80055f <AESAUX+0x2>
    55bc:	90 91 60 05 	lds	r25, 0x0560	; 0x800560 <AESAUX+0x3>
    55c0:	0e 94 a1 32 	call	0x6542	; 0x6542 <__bswapsi2>
        } else {
            AESAUX[0] = swapmsbf(AESAUX[0]);
    55c4:	60 93 5d 05 	sts	0x055D, r22	; 0x80055d <AESAUX>
    55c8:	70 93 5e 05 	sts	0x055E, r23	; 0x80055e <AESAUX+0x1>
    55cc:	80 93 5f 05 	sts	0x055F, r24	; 0x80055f <AESAUX+0x2>
    55d0:	90 93 60 05 	sts	0x0560, r25	; 0x800560 <AESAUX+0x3>
    55d4:	60 91 61 05 	lds	r22, 0x0561	; 0x800561 <AESAUX+0x4>
    55d8:	70 91 62 05 	lds	r23, 0x0562	; 0x800562 <AESAUX+0x5>
    55dc:	80 91 63 05 	lds	r24, 0x0563	; 0x800563 <AESAUX+0x6>
    55e0:	90 91 64 05 	lds	r25, 0x0564	; 0x800564 <AESAUX+0x7>
    55e4:	0e 94 a1 32 	call	0x6542	; 0x6542 <__bswapsi2>
            AESAUX[1] = swapmsbf(AESAUX[1]);
    55e8:	60 93 61 05 	sts	0x0561, r22	; 0x800561 <AESAUX+0x4>
    55ec:	70 93 62 05 	sts	0x0562, r23	; 0x800562 <AESAUX+0x5>
    55f0:	80 93 63 05 	sts	0x0563, r24	; 0x800563 <AESAUX+0x6>
    55f4:	90 93 64 05 	sts	0x0564, r25	; 0x800564 <AESAUX+0x7>
    55f8:	60 91 65 05 	lds	r22, 0x0565	; 0x800565 <AESAUX+0x8>
    55fc:	70 91 66 05 	lds	r23, 0x0566	; 0x800566 <AESAUX+0x9>
    5600:	80 91 67 05 	lds	r24, 0x0567	; 0x800567 <AESAUX+0xa>
    5604:	90 91 68 05 	lds	r25, 0x0568	; 0x800568 <AESAUX+0xb>
    5608:	0e 94 a1 32 	call	0x6542	; 0x6542 <__bswapsi2>
            AESAUX[2] = swapmsbf(AESAUX[2]);
    560c:	60 93 65 05 	sts	0x0565, r22	; 0x800565 <AESAUX+0x8>
    5610:	70 93 66 05 	sts	0x0566, r23	; 0x800566 <AESAUX+0x9>
    5614:	80 93 67 05 	sts	0x0567, r24	; 0x800567 <AESAUX+0xa>
    5618:	90 93 68 05 	sts	0x0568, r25	; 0x800568 <AESAUX+0xb>
    561c:	60 91 69 05 	lds	r22, 0x0569	; 0x800569 <AESAUX+0xc>
    5620:	70 91 6a 05 	lds	r23, 0x056A	; 0x80056a <AESAUX+0xd>
    5624:	80 91 6b 05 	lds	r24, 0x056B	; 0x80056b <AESAUX+0xe>
    5628:	90 91 6c 05 	lds	r25, 0x056C	; 0x80056c <AESAUX+0xf>
    562c:	0e 94 a1 32 	call	0x6542	; 0x6542 <__bswapsi2>
            AESAUX[3] = swapmsbf(AESAUX[3]);
    5630:	60 93 69 05 	sts	0x0569, r22	; 0x800569 <AESAUX+0xc>
    5634:	70 93 6a 05 	sts	0x056A, r23	; 0x80056a <AESAUX+0xd>
    5638:	80 93 6b 05 	sts	0x056B, r24	; 0x80056b <AESAUX+0xe>
    563c:	90 93 6c 05 	sts	0x056C, r25	; 0x80056c <AESAUX+0xf>
    5640:	2e c0       	rjmp	.+92     	; 0x569e <os_aes+0x244>
                    AESAUX[3] ^= a3;
                    mode &= ~AES_MICSUB;
                    goto LOADDATA;
                } else {
                    // save cipher block as new iv
                    AESAUX[0] = a0;
    5642:	29 81       	ldd	r18, Y+1	; 0x01
    5644:	3a 81       	ldd	r19, Y+2	; 0x02
    5646:	4b 81       	ldd	r20, Y+3	; 0x03
    5648:	5c 81       	ldd	r21, Y+4	; 0x04
    564a:	20 93 5d 05 	sts	0x055D, r18	; 0x80055d <AESAUX>
    564e:	30 93 5e 05 	sts	0x055E, r19	; 0x80055e <AESAUX+0x1>
    5652:	40 93 5f 05 	sts	0x055F, r20	; 0x80055f <AESAUX+0x2>
    5656:	50 93 60 05 	sts	0x0560, r21	; 0x800560 <AESAUX+0x3>
                    AESAUX[1] = a1;
    565a:	c0 92 61 05 	sts	0x0561, r12	; 0x800561 <AESAUX+0x4>
    565e:	d0 92 62 05 	sts	0x0562, r13	; 0x800562 <AESAUX+0x5>
    5662:	e0 92 63 05 	sts	0x0563, r14	; 0x800563 <AESAUX+0x6>
    5666:	f0 92 64 05 	sts	0x0564, r15	; 0x800564 <AESAUX+0x7>
                    AESAUX[2] = a2;
    566a:	40 92 65 05 	sts	0x0565, r4	; 0x800565 <AESAUX+0x8>
    566e:	50 92 66 05 	sts	0x0566, r5	; 0x800566 <AESAUX+0x9>
    5672:	60 92 67 05 	sts	0x0567, r6	; 0x800567 <AESAUX+0xa>
    5676:	70 92 68 05 	sts	0x0568, r7	; 0x800568 <AESAUX+0xb>
                    AESAUX[3] = a3;
    567a:	80 92 69 05 	sts	0x0569, r8	; 0x800569 <AESAUX+0xc>
    567e:	90 92 6a 05 	sts	0x056A, r9	; 0x80056a <AESAUX+0xd>
    5682:	a0 92 6b 05 	sts	0x056B, r10	; 0x80056b <AESAUX+0xe>
    5686:	b0 92 6c 05 	sts	0x056C, r11	; 0x80056c <AESAUX+0xf>
                    msbf4_write(buf+12, a3);
                }
            }

            // update block state
            if( (mode & AES_MIC)==0 || (mode & AES_MICNOAUX) ) {
    568a:	09 89       	ldd	r16, Y+17	; 0x11
    568c:	1d 82       	std	Y+5, r1	; 0x05
    568e:	1e 82       	std	Y+6, r1	; 0x06
    5690:	1f 82       	std	Y+7, r1	; 0x07
    5692:	18 86       	std	Y+8, r1	; 0x08
    5694:	03 fd       	sbrc	r16, 3
    5696:	d1 c6       	rjmp	.+3490   	; 0x643a <os_aes+0xfe0>
                buf += 16;
                len -= 16;
            }
            mode |= AES_MICNOAUX;
    5698:	09 89       	ldd	r16, Y+17	; 0x11
    569a:	08 60       	ori	r16, 0x08	; 8
    569c:	09 8b       	std	Y+17, r16	; 0x11
            AESAUX[1] = swapmsbf(AESAUX[1]);
            AESAUX[2] = swapmsbf(AESAUX[2]);
            AESAUX[3] = swapmsbf(AESAUX[3]);
        }

        while( (signed char)len > 0 ) {
    569e:	12 14       	cp	r1, r2
    56a0:	0c f0       	brlt	.+2      	; 0x56a4 <os_aes+0x24a>
    56a2:	d5 c6       	rjmp	.+3498   	; 0x644e <os_aes+0xff4>
            u4_t a0, a1, a2, a3;
            u4_t t0, t1, t2, t3;
            u4_t *ki, *ke;

            // load input block
            if( (mode & AES_CTR) || ((mode & AES_MIC) && (mode & AES_MICNOAUX)==0) ) { // load CTR block or first MIC block
    56a4:	19 89       	ldd	r17, Y+17	; 0x11
    56a6:	12 fd       	sbrc	r17, 2
    56a8:	04 c0       	rjmp	.+8      	; 0x56b2 <os_aes+0x258>
    56aa:	11 ff       	sbrs	r17, 1
    56ac:	19 c6       	rjmp	.+3122   	; 0x62e0 <os_aes+0xe86>
    56ae:	13 fd       	sbrc	r17, 3
    56b0:	25 c0       	rjmp	.+74     	; 0x56fc <os_aes+0x2a2>
                a0 = AESAUX[0];
    56b2:	20 91 5d 05 	lds	r18, 0x055D	; 0x80055d <AESAUX>
    56b6:	30 91 5e 05 	lds	r19, 0x055E	; 0x80055e <AESAUX+0x1>
    56ba:	40 91 5f 05 	lds	r20, 0x055F	; 0x80055f <AESAUX+0x2>
    56be:	50 91 60 05 	lds	r21, 0x0560	; 0x800560 <AESAUX+0x3>
    56c2:	29 83       	std	Y+1, r18	; 0x01
    56c4:	3a 83       	std	Y+2, r19	; 0x02
    56c6:	4b 83       	std	Y+3, r20	; 0x03
    56c8:	5c 83       	std	Y+4, r21	; 0x04
                a1 = AESAUX[1];
    56ca:	c0 90 61 05 	lds	r12, 0x0561	; 0x800561 <AESAUX+0x4>
    56ce:	d0 90 62 05 	lds	r13, 0x0562	; 0x800562 <AESAUX+0x5>
    56d2:	e0 90 63 05 	lds	r14, 0x0563	; 0x800563 <AESAUX+0x6>
    56d6:	f0 90 64 05 	lds	r15, 0x0564	; 0x800564 <AESAUX+0x7>
                a2 = AESAUX[2];
    56da:	40 90 65 05 	lds	r4, 0x0565	; 0x800565 <AESAUX+0x8>
    56de:	50 90 66 05 	lds	r5, 0x0566	; 0x800566 <AESAUX+0x9>
    56e2:	60 90 67 05 	lds	r6, 0x0567	; 0x800567 <AESAUX+0xa>
    56e6:	70 90 68 05 	lds	r7, 0x0568	; 0x800568 <AESAUX+0xb>
                a3 = AESAUX[3];
    56ea:	80 90 69 05 	lds	r8, 0x0569	; 0x800569 <AESAUX+0xc>
    56ee:	90 90 6a 05 	lds	r9, 0x056A	; 0x80056a <AESAUX+0xd>
    56f2:	a0 90 6b 05 	lds	r10, 0x056B	; 0x80056b <AESAUX+0xe>
    56f6:	b0 90 6c 05 	lds	r11, 0x056C	; 0x80056c <AESAUX+0xf>
    56fa:	9d c0       	rjmp	.+314    	; 0x5836 <os_aes+0x3dc>
            }
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
    56fc:	31 e1       	ldi	r19, 0x11	; 17
    56fe:	23 16       	cp	r2, r19
    5700:	31 04       	cpc	r3, r1
    5702:	08 f0       	brcs	.+2      	; 0x5706 <os_aes+0x2ac>
    5704:	ed c5       	rjmp	.+3034   	; 0x62e0 <os_aes+0xe86>
                a0 = a1 = a2 = a3 = 0; // load null block
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
    5706:	40 e1       	ldi	r20, 0x10	; 16
    5708:	24 16       	cp	r2, r20
    570a:	31 04       	cpc	r3, r1
    570c:	11 f4       	brne	.+4      	; 0x5712 <os_aes+0x2b8>
    570e:	80 e1       	ldi	r24, 0x10	; 16
    5710:	01 c0       	rjmp	.+2      	; 0x5714 <os_aes+0x2ba>
    5712:	80 e2       	ldi	r24, 0x20	; 32
    5714:	09 89       	ldd	r16, Y+17	; 0x11
    5716:	08 2b       	or	r16, r24
    5718:	09 8b       	std	Y+17, r16	; 0x11
                a1 = AESAUX[1];
                a2 = AESAUX[2];
                a3 = AESAUX[3];
            }
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
                a0 = a1 = a2 = a3 = 0; // load null block
    571a:	81 2c       	mov	r8, r1
    571c:	91 2c       	mov	r9, r1
    571e:	54 01       	movw	r10, r8
    5720:	41 2c       	mov	r4, r1
    5722:	51 2c       	mov	r5, r1
    5724:	32 01       	movw	r6, r4
    5726:	c1 2c       	mov	r12, r1
    5728:	d1 2c       	mov	r13, r1
    572a:	76 01       	movw	r14, r12
    572c:	19 82       	std	Y+1, r1	; 0x01
    572e:	1a 82       	std	Y+2, r1	; 0x02
    5730:	1b 82       	std	Y+3, r1	; 0x03
    5732:	1c 82       	std	Y+4, r1	; 0x04
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
    5734:	80 c0       	rjmp	.+256    	; 0x5836 <os_aes+0x3dc>
            } else
        LOADDATA: { // load data block (partially)
                for(t0=0; t0<16; t0++) {
                    t1 = (t1<<8) | ((t0<len) ? buf[t0] : (t0==len) ? 0x80 : 0x00);
    5736:	4d 81       	ldd	r20, Y+5	; 0x05
    5738:	5e 81       	ldd	r21, Y+6	; 0x06
    573a:	6f 81       	ldd	r22, Y+7	; 0x07
    573c:	78 85       	ldd	r23, Y+8	; 0x08
    573e:	76 2f       	mov	r23, r22
    5740:	65 2f       	mov	r22, r21
    5742:	54 2f       	mov	r21, r20
    5744:	44 27       	eor	r20, r20
    5746:	4d 83       	std	Y+5, r20	; 0x05
    5748:	5e 83       	std	Y+6, r21	; 0x06
    574a:	6f 83       	std	Y+7, r22	; 0x07
    574c:	78 87       	std	Y+8, r23	; 0x08
    574e:	09 85       	ldd	r16, Y+9	; 0x09
    5750:	1a 85       	ldd	r17, Y+10	; 0x0a
    5752:	2b 85       	ldd	r18, Y+11	; 0x0b
    5754:	3c 85       	ldd	r19, Y+12	; 0x0c
    5756:	80 17       	cp	r24, r16
    5758:	91 07       	cpc	r25, r17
    575a:	a2 07       	cpc	r26, r18
    575c:	b3 07       	cpc	r27, r19
    575e:	08 f0       	brcs	.+2      	; 0x5762 <os_aes+0x308>
    5760:	cc c5       	rjmp	.+2968   	; 0x62fa <os_aes+0xea0>
    5762:	40 81       	ld	r20, Z
    5764:	50 e0       	ldi	r21, 0x00	; 0
    5766:	60 e0       	ldi	r22, 0x00	; 0
    5768:	70 e0       	ldi	r23, 0x00	; 0
    576a:	0d 81       	ldd	r16, Y+5	; 0x05
    576c:	1e 81       	ldd	r17, Y+6	; 0x06
    576e:	2f 81       	ldd	r18, Y+7	; 0x07
    5770:	38 85       	ldd	r19, Y+8	; 0x08
    5772:	04 2b       	or	r16, r20
    5774:	15 2b       	or	r17, r21
    5776:	26 2b       	or	r18, r22
    5778:	37 2b       	or	r19, r23
    577a:	0d 83       	std	Y+5, r16	; 0x05
    577c:	1e 83       	std	Y+6, r17	; 0x06
    577e:	2f 83       	std	Y+7, r18	; 0x07
    5780:	38 87       	std	Y+8, r19	; 0x08
                    if((t0&3)==3) {
    5782:	ac 01       	movw	r20, r24
    5784:	bd 01       	movw	r22, r26
    5786:	43 70       	andi	r20, 0x03	; 3
    5788:	55 27       	eor	r21, r21
    578a:	66 27       	eor	r22, r22
    578c:	77 27       	eor	r23, r23
    578e:	43 30       	cpi	r20, 0x03	; 3
    5790:	51 05       	cpc	r21, r1
    5792:	61 05       	cpc	r22, r1
    5794:	71 05       	cpc	r23, r1
    5796:	51 f4       	brne	.+20     	; 0x57ac <os_aes+0x352>
    5798:	c9 82       	std	Y+1, r12	; 0x01
    579a:	da 82       	std	Y+2, r13	; 0x02
    579c:	eb 82       	std	Y+3, r14	; 0x03
    579e:	fc 82       	std	Y+4, r15	; 0x04
    57a0:	73 01       	movw	r14, r6
    57a2:	62 01       	movw	r12, r4
    57a4:	24 01       	movw	r4, r8
    57a6:	35 01       	movw	r6, r10
                        a0 = a1;
                        a1 = a2;
                        a2 = a3;
                        a3 = t1;
    57a8:	48 01       	movw	r8, r16
    57aa:	59 01       	movw	r10, r18
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
                a0 = a1 = a2 = a3 = 0; // load null block
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
            } else
        LOADDATA: { // load data block (partially)
                for(t0=0; t0<16; t0++) {
    57ac:	01 96       	adiw	r24, 0x01	; 1
    57ae:	a1 1d       	adc	r26, r1
    57b0:	b1 1d       	adc	r27, r1
    57b2:	31 96       	adiw	r30, 0x01	; 1
    57b4:	80 31       	cpi	r24, 0x10	; 16
    57b6:	91 05       	cpc	r25, r1
    57b8:	a1 05       	cpc	r26, r1
    57ba:	b1 05       	cpc	r27, r1
    57bc:	09 f0       	breq	.+2      	; 0x57c0 <os_aes+0x366>
    57be:	bb cf       	rjmp	.-138    	; 0x5736 <os_aes+0x2dc>
                        a1 = a2;
                        a2 = a3;
                        a3 = t1;
                    }
                }
                if( mode & AES_MIC ) {
    57c0:	19 89       	ldd	r17, Y+17	; 0x11
    57c2:	11 ff       	sbrs	r17, 1
    57c4:	38 c0       	rjmp	.+112    	; 0x5836 <os_aes+0x3dc>
                    a0 ^= AESAUX[0];
    57c6:	80 91 5d 05 	lds	r24, 0x055D	; 0x80055d <AESAUX>
    57ca:	90 91 5e 05 	lds	r25, 0x055E	; 0x80055e <AESAUX+0x1>
    57ce:	a0 91 5f 05 	lds	r26, 0x055F	; 0x80055f <AESAUX+0x2>
    57d2:	b0 91 60 05 	lds	r27, 0x0560	; 0x800560 <AESAUX+0x3>
    57d6:	29 81       	ldd	r18, Y+1	; 0x01
    57d8:	3a 81       	ldd	r19, Y+2	; 0x02
    57da:	4b 81       	ldd	r20, Y+3	; 0x03
    57dc:	5c 81       	ldd	r21, Y+4	; 0x04
    57de:	28 27       	eor	r18, r24
    57e0:	39 27       	eor	r19, r25
    57e2:	4a 27       	eor	r20, r26
    57e4:	5b 27       	eor	r21, r27
    57e6:	29 83       	std	Y+1, r18	; 0x01
    57e8:	3a 83       	std	Y+2, r19	; 0x02
    57ea:	4b 83       	std	Y+3, r20	; 0x03
    57ec:	5c 83       	std	Y+4, r21	; 0x04
                    a1 ^= AESAUX[1];
    57ee:	80 91 61 05 	lds	r24, 0x0561	; 0x800561 <AESAUX+0x4>
    57f2:	90 91 62 05 	lds	r25, 0x0562	; 0x800562 <AESAUX+0x5>
    57f6:	a0 91 63 05 	lds	r26, 0x0563	; 0x800563 <AESAUX+0x6>
    57fa:	b0 91 64 05 	lds	r27, 0x0564	; 0x800564 <AESAUX+0x7>
    57fe:	c8 26       	eor	r12, r24
    5800:	d9 26       	eor	r13, r25
    5802:	ea 26       	eor	r14, r26
    5804:	fb 26       	eor	r15, r27
                    a2 ^= AESAUX[2];
    5806:	80 91 65 05 	lds	r24, 0x0565	; 0x800565 <AESAUX+0x8>
    580a:	90 91 66 05 	lds	r25, 0x0566	; 0x800566 <AESAUX+0x9>
    580e:	a0 91 67 05 	lds	r26, 0x0567	; 0x800567 <AESAUX+0xa>
    5812:	b0 91 68 05 	lds	r27, 0x0568	; 0x800568 <AESAUX+0xb>
    5816:	48 26       	eor	r4, r24
    5818:	59 26       	eor	r5, r25
    581a:	6a 26       	eor	r6, r26
    581c:	7b 26       	eor	r7, r27
                    a3 ^= AESAUX[3];
    581e:	80 91 69 05 	lds	r24, 0x0569	; 0x800569 <AESAUX+0xc>
    5822:	90 91 6a 05 	lds	r25, 0x056A	; 0x80056a <AESAUX+0xd>
    5826:	a0 91 6b 05 	lds	r26, 0x056B	; 0x80056b <AESAUX+0xe>
    582a:	b0 91 6c 05 	lds	r27, 0x056C	; 0x80056c <AESAUX+0xf>
    582e:	88 26       	eor	r8, r24
    5830:	99 26       	eor	r9, r25
    5832:	aa 26       	eor	r10, r26
    5834:	bb 26       	eor	r11, r27
            }

            // perform AES encryption on block in a0-a3
            ki = AESKEY;
            ke = ki + 8*4;
            a0 ^= ki[0];
    5836:	80 91 ad 04 	lds	r24, 0x04AD	; 0x8004ad <AESKEY>
    583a:	90 91 ae 04 	lds	r25, 0x04AE	; 0x8004ae <AESKEY+0x1>
    583e:	a0 91 af 04 	lds	r26, 0x04AF	; 0x8004af <AESKEY+0x2>
    5842:	b0 91 b0 04 	lds	r27, 0x04B0	; 0x8004b0 <AESKEY+0x3>
    5846:	49 81       	ldd	r20, Y+1	; 0x01
    5848:	5a 81       	ldd	r21, Y+2	; 0x02
    584a:	6b 81       	ldd	r22, Y+3	; 0x03
    584c:	7c 81       	ldd	r23, Y+4	; 0x04
    584e:	48 27       	eor	r20, r24
    5850:	59 27       	eor	r21, r25
    5852:	6a 27       	eor	r22, r26
    5854:	7b 27       	eor	r23, r27
    5856:	49 83       	std	Y+1, r20	; 0x01
    5858:	5a 83       	std	Y+2, r21	; 0x02
    585a:	6b 83       	std	Y+3, r22	; 0x03
    585c:	7c 83       	std	Y+4, r23	; 0x04
            a1 ^= ki[1];
    585e:	80 91 b1 04 	lds	r24, 0x04B1	; 0x8004b1 <AESKEY+0x4>
    5862:	90 91 b2 04 	lds	r25, 0x04B2	; 0x8004b2 <AESKEY+0x5>
    5866:	a0 91 b3 04 	lds	r26, 0x04B3	; 0x8004b3 <AESKEY+0x6>
    586a:	b0 91 b4 04 	lds	r27, 0x04B4	; 0x8004b4 <AESKEY+0x7>
    586e:	97 01       	movw	r18, r14
    5870:	86 01       	movw	r16, r12
    5872:	08 27       	eor	r16, r24
    5874:	19 27       	eor	r17, r25
    5876:	2a 27       	eor	r18, r26
    5878:	3b 27       	eor	r19, r27
    587a:	0d 83       	std	Y+5, r16	; 0x05
    587c:	1e 83       	std	Y+6, r17	; 0x06
    587e:	2f 83       	std	Y+7, r18	; 0x07
    5880:	38 87       	std	Y+8, r19	; 0x08
            a2 ^= ki[2];
    5882:	80 91 b5 04 	lds	r24, 0x04B5	; 0x8004b5 <AESKEY+0x8>
    5886:	90 91 b6 04 	lds	r25, 0x04B6	; 0x8004b6 <AESKEY+0x9>
    588a:	a0 91 b7 04 	lds	r26, 0x04B7	; 0x8004b7 <AESKEY+0xa>
    588e:	b0 91 b8 04 	lds	r27, 0x04B8	; 0x8004b8 <AESKEY+0xb>
    5892:	a3 01       	movw	r20, r6
    5894:	92 01       	movw	r18, r4
    5896:	28 27       	eor	r18, r24
    5898:	39 27       	eor	r19, r25
    589a:	4a 27       	eor	r20, r26
    589c:	5b 27       	eor	r21, r27
    589e:	29 87       	std	Y+9, r18	; 0x09
    58a0:	3a 87       	std	Y+10, r19	; 0x0a
    58a2:	4b 87       	std	Y+11, r20	; 0x0b
    58a4:	5c 87       	std	Y+12, r21	; 0x0c
            a3 ^= ki[3];
    58a6:	80 91 b9 04 	lds	r24, 0x04B9	; 0x8004b9 <AESKEY+0xc>
    58aa:	90 91 ba 04 	lds	r25, 0x04BA	; 0x8004ba <AESKEY+0xd>
    58ae:	a0 91 bb 04 	lds	r26, 0x04BB	; 0x8004bb <AESKEY+0xe>
    58b2:	b0 91 bc 04 	lds	r27, 0x04BC	; 0x8004bc <AESKEY+0xf>
    58b6:	b5 01       	movw	r22, r10
    58b8:	a4 01       	movw	r20, r8
    58ba:	48 27       	eor	r20, r24
    58bc:	59 27       	eor	r21, r25
    58be:	6a 27       	eor	r22, r26
    58c0:	7b 27       	eor	r23, r27
    58c2:	4a 8b       	std	Y+18, r20	; 0x12
    58c4:	5b 8b       	std	Y+19, r21	; 0x13
    58c6:	6c 8b       	std	Y+20, r22	; 0x14
    58c8:	7d 8b       	std	Y+21, r23	; 0x15
                    a3 ^= AESAUX[3];
                }
            }

            // perform AES encryption on block in a0-a3
            ki = AESKEY;
    58ca:	0d ea       	ldi	r16, 0xAD	; 173
    58cc:	14 e0       	ldi	r17, 0x04	; 4
            a0 ^= ki[0];
            a1 ^= ki[1];
            a2 ^= ki[2];
            a3 ^= ki[3];
            do {
                AES_key4 (t1,t2,t3,t0,4);
    58ce:	d8 01       	movw	r26, r16
    58d0:	54 96       	adiw	r26, 0x14	; 20
    58d2:	6d 91       	ld	r22, X+
    58d4:	7d 91       	ld	r23, X+
    58d6:	8d 91       	ld	r24, X+
    58d8:	9c 91       	ld	r25, X
    58da:	57 97       	sbiw	r26, 0x17	; 23
    58dc:	6d 87       	std	Y+13, r22	; 0x0d
    58de:	7e 87       	std	Y+14, r23	; 0x0e
    58e0:	8f 87       	std	Y+15, r24	; 0x0f
    58e2:	98 8b       	std	Y+16, r25	; 0x10
    58e4:	58 96       	adiw	r26, 0x18	; 24
    58e6:	2d 91       	ld	r18, X+
    58e8:	3d 91       	ld	r19, X+
    58ea:	4d 91       	ld	r20, X+
    58ec:	5c 91       	ld	r21, X
    58ee:	5b 97       	sbiw	r26, 0x1b	; 27
    58f0:	2e 8b       	std	Y+22, r18	; 0x16
    58f2:	3f 8b       	std	Y+23, r19	; 0x17
    58f4:	48 8f       	std	Y+24, r20	; 0x18
    58f6:	59 8f       	std	Y+25, r21	; 0x19
    58f8:	5c 96       	adiw	r26, 0x1c	; 28
    58fa:	2d 91       	ld	r18, X+
    58fc:	3d 91       	ld	r19, X+
    58fe:	4d 91       	ld	r20, X+
    5900:	5c 91       	ld	r21, X
    5902:	5f 97       	sbiw	r26, 0x1f	; 31
    5904:	2a 8f       	std	Y+26, r18	; 0x1a
    5906:	3b 8f       	std	Y+27, r19	; 0x1b
    5908:	4c 8f       	std	Y+28, r20	; 0x1c
    590a:	5d 8f       	std	Y+29, r21	; 0x1d
    590c:	50 96       	adiw	r26, 0x10	; 16
    590e:	2d 91       	ld	r18, X+
    5910:	3d 91       	ld	r19, X+
    5912:	4d 91       	ld	r20, X+
    5914:	5c 91       	ld	r21, X
    5916:	53 97       	sbiw	r26, 0x13	; 19
    5918:	2e 8f       	std	Y+30, r18	; 0x1e
    591a:	3f 8f       	std	Y+31, r19	; 0x1f
    591c:	48 a3       	std	Y+32, r20	; 0x20
    591e:	59 a3       	std	Y+33, r21	; 0x21
                AES_expr4(t1,t2,t3,t0,a0);
    5920:	b9 81       	ldd	r27, Y+1	; 0x01
    5922:	6b 2f       	mov	r22, r27
    5924:	70 e0       	ldi	r23, 0x00	; 0
    5926:	8a e8       	ldi	r24, 0x8A	; 138
    5928:	90 e0       	ldi	r25, 0x00	; 0
    592a:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    592e:	6a a3       	std	Y+34, r22	; 0x22
    5930:	7b a3       	std	Y+35, r23	; 0x23
    5932:	8c a3       	std	Y+36, r24	; 0x24
    5934:	9d a3       	std	Y+37, r25	; 0x25
    5936:	ea 81       	ldd	r30, Y+2	; 0x02
    5938:	6e 2f       	mov	r22, r30
    593a:	70 e0       	ldi	r23, 0x00	; 0
    593c:	8a e8       	ldi	r24, 0x8A	; 138
    593e:	94 e0       	ldi	r25, 0x04	; 4
    5940:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5944:	2b 01       	movw	r4, r22
    5946:	3c 01       	movw	r6, r24
    5948:	fb 81       	ldd	r31, Y+3	; 0x03
    594a:	6f 2f       	mov	r22, r31
    594c:	70 e0       	ldi	r23, 0x00	; 0
    594e:	8a e8       	ldi	r24, 0x8A	; 138
    5950:	98 e0       	ldi	r25, 0x08	; 8
    5952:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5956:	4b 01       	movw	r8, r22
    5958:	5c 01       	movw	r10, r24
    595a:	29 81       	ldd	r18, Y+1	; 0x01
    595c:	3a 81       	ldd	r19, Y+2	; 0x02
    595e:	4b 81       	ldd	r20, Y+3	; 0x03
    5960:	5c 81       	ldd	r21, Y+4	; 0x04
    5962:	65 2f       	mov	r22, r21
    5964:	77 27       	eor	r23, r23
    5966:	88 27       	eor	r24, r24
    5968:	99 27       	eor	r25, r25
    596a:	8a e8       	ldi	r24, 0x8A	; 138
    596c:	9c e0       	ldi	r25, 0x0C	; 12
    596e:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5972:	6b 01       	movw	r12, r22
    5974:	7c 01       	movw	r14, r24
                AES_expr4(t2,t3,t0,t1,a1);
    5976:	3d 81       	ldd	r19, Y+5	; 0x05
    5978:	63 2f       	mov	r22, r19
    597a:	70 e0       	ldi	r23, 0x00	; 0
    597c:	8a e8       	ldi	r24, 0x8A	; 138
    597e:	90 e0       	ldi	r25, 0x00	; 0
    5980:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5984:	a3 01       	movw	r20, r6
    5986:	92 01       	movw	r18, r4
    5988:	26 27       	eor	r18, r22
    598a:	37 27       	eor	r19, r23
    598c:	48 27       	eor	r20, r24
    598e:	59 27       	eor	r21, r25
    5990:	2e a3       	std	Y+38, r18	; 0x26
    5992:	3f a3       	std	Y+39, r19	; 0x27
    5994:	48 a7       	std	Y+40, r20	; 0x28
    5996:	59 a7       	std	Y+41, r21	; 0x29
    5998:	3e 81       	ldd	r19, Y+6	; 0x06
    599a:	63 2f       	mov	r22, r19
    599c:	70 e0       	ldi	r23, 0x00	; 0
    599e:	8a e8       	ldi	r24, 0x8A	; 138
    59a0:	94 e0       	ldi	r25, 0x04	; 4
    59a2:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    59a6:	86 26       	eor	r8, r22
    59a8:	97 26       	eor	r9, r23
    59aa:	a8 26       	eor	r10, r24
    59ac:	b9 26       	eor	r11, r25
    59ae:	4f 81       	ldd	r20, Y+7	; 0x07
    59b0:	64 2f       	mov	r22, r20
    59b2:	70 e0       	ldi	r23, 0x00	; 0
    59b4:	8a e8       	ldi	r24, 0x8A	; 138
    59b6:	98 e0       	ldi	r25, 0x08	; 8
    59b8:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    59bc:	c6 26       	eor	r12, r22
    59be:	d7 26       	eor	r13, r23
    59c0:	e8 26       	eor	r14, r24
    59c2:	f9 26       	eor	r15, r25
    59c4:	2d 81       	ldd	r18, Y+5	; 0x05
    59c6:	3e 81       	ldd	r19, Y+6	; 0x06
    59c8:	4f 81       	ldd	r20, Y+7	; 0x07
    59ca:	58 85       	ldd	r21, Y+8	; 0x08
    59cc:	65 2f       	mov	r22, r21
    59ce:	77 27       	eor	r23, r23
    59d0:	88 27       	eor	r24, r24
    59d2:	99 27       	eor	r25, r25
    59d4:	8a e8       	ldi	r24, 0x8A	; 138
    59d6:	9c e0       	ldi	r25, 0x0C	; 12
    59d8:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    59dc:	4a a0       	ldd	r4, Y+34	; 0x22
    59de:	5b a0       	ldd	r5, Y+35	; 0x23
    59e0:	6c a0       	ldd	r6, Y+36	; 0x24
    59e2:	7d a0       	ldd	r7, Y+37	; 0x25
    59e4:	46 26       	eor	r4, r22
    59e6:	57 26       	eor	r5, r23
    59e8:	68 26       	eor	r6, r24
    59ea:	79 26       	eor	r7, r25
                AES_expr4(t3,t0,t1,t2,a2);
    59ec:	39 85       	ldd	r19, Y+9	; 0x09
    59ee:	63 2f       	mov	r22, r19
    59f0:	70 e0       	ldi	r23, 0x00	; 0
    59f2:	8a e8       	ldi	r24, 0x8A	; 138
    59f4:	90 e0       	ldi	r25, 0x00	; 0
    59f6:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    59fa:	9b 01       	movw	r18, r22
    59fc:	ac 01       	movw	r20, r24
    59fe:	28 25       	eor	r18, r8
    5a00:	39 25       	eor	r19, r9
    5a02:	4a 25       	eor	r20, r10
    5a04:	5b 25       	eor	r21, r11
    5a06:	29 83       	std	Y+1, r18	; 0x01
    5a08:	3a 83       	std	Y+2, r19	; 0x02
    5a0a:	4b 83       	std	Y+3, r20	; 0x03
    5a0c:	5c 83       	std	Y+4, r21	; 0x04
    5a0e:	3a 85       	ldd	r19, Y+10	; 0x0a
    5a10:	63 2f       	mov	r22, r19
    5a12:	70 e0       	ldi	r23, 0x00	; 0
    5a14:	8a e8       	ldi	r24, 0x8A	; 138
    5a16:	94 e0       	ldi	r25, 0x04	; 4
    5a18:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5a1c:	c6 26       	eor	r12, r22
    5a1e:	d7 26       	eor	r13, r23
    5a20:	e8 26       	eor	r14, r24
    5a22:	f9 26       	eor	r15, r25
    5a24:	4b 85       	ldd	r20, Y+11	; 0x0b
    5a26:	64 2f       	mov	r22, r20
    5a28:	70 e0       	ldi	r23, 0x00	; 0
    5a2a:	8a e8       	ldi	r24, 0x8A	; 138
    5a2c:	98 e0       	ldi	r25, 0x08	; 8
    5a2e:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5a32:	4b 01       	movw	r8, r22
    5a34:	5c 01       	movw	r10, r24
    5a36:	84 24       	eor	r8, r4
    5a38:	95 24       	eor	r9, r5
    5a3a:	a6 24       	eor	r10, r6
    5a3c:	b7 24       	eor	r11, r7
    5a3e:	29 85       	ldd	r18, Y+9	; 0x09
    5a40:	3a 85       	ldd	r19, Y+10	; 0x0a
    5a42:	4b 85       	ldd	r20, Y+11	; 0x0b
    5a44:	5c 85       	ldd	r21, Y+12	; 0x0c
    5a46:	65 2f       	mov	r22, r21
    5a48:	77 27       	eor	r23, r23
    5a4a:	88 27       	eor	r24, r24
    5a4c:	99 27       	eor	r25, r25
    5a4e:	8a e8       	ldi	r24, 0x8A	; 138
    5a50:	9c e0       	ldi	r25, 0x0C	; 12
    5a52:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5a56:	4e a0       	ldd	r4, Y+38	; 0x26
    5a58:	5f a0       	ldd	r5, Y+39	; 0x27
    5a5a:	68 a4       	ldd	r6, Y+40	; 0x28
    5a5c:	79 a4       	ldd	r7, Y+41	; 0x29
    5a5e:	46 26       	eor	r4, r22
    5a60:	57 26       	eor	r5, r23
    5a62:	68 26       	eor	r6, r24
    5a64:	79 26       	eor	r7, r25
                AES_expr4(t0,t1,t2,t3,a3);
    5a66:	3a 89       	ldd	r19, Y+18	; 0x12
    5a68:	63 2f       	mov	r22, r19
    5a6a:	70 e0       	ldi	r23, 0x00	; 0
    5a6c:	8a e8       	ldi	r24, 0x8A	; 138
    5a6e:	90 e0       	ldi	r25, 0x00	; 0
    5a70:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5a74:	c6 26       	eor	r12, r22
    5a76:	d7 26       	eor	r13, r23
    5a78:	e8 26       	eor	r14, r24
    5a7a:	f9 26       	eor	r15, r25
    5a7c:	4e 8d       	ldd	r20, Y+30	; 0x1e
    5a7e:	5f 8d       	ldd	r21, Y+31	; 0x1f
    5a80:	68 a1       	ldd	r22, Y+32	; 0x20
    5a82:	79 a1       	ldd	r23, Y+33	; 0x21
    5a84:	c4 26       	eor	r12, r20
    5a86:	d5 26       	eor	r13, r21
    5a88:	e6 26       	eor	r14, r22
    5a8a:	f7 26       	eor	r15, r23
    5a8c:	5b 89       	ldd	r21, Y+19	; 0x13
    5a8e:	65 2f       	mov	r22, r21
    5a90:	70 e0       	ldi	r23, 0x00	; 0
    5a92:	8a e8       	ldi	r24, 0x8A	; 138
    5a94:	94 e0       	ldi	r25, 0x04	; 4
    5a96:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5a9a:	dc 01       	movw	r26, r24
    5a9c:	cb 01       	movw	r24, r22
    5a9e:	88 25       	eor	r24, r8
    5aa0:	99 25       	eor	r25, r9
    5aa2:	aa 25       	eor	r26, r10
    5aa4:	bb 25       	eor	r27, r11
    5aa6:	2d 85       	ldd	r18, Y+13	; 0x0d
    5aa8:	3e 85       	ldd	r19, Y+14	; 0x0e
    5aaa:	4f 85       	ldd	r20, Y+15	; 0x0f
    5aac:	58 89       	ldd	r21, Y+16	; 0x10
    5aae:	28 27       	eor	r18, r24
    5ab0:	39 27       	eor	r19, r25
    5ab2:	4a 27       	eor	r20, r26
    5ab4:	5b 27       	eor	r21, r27
    5ab6:	2d 87       	std	Y+13, r18	; 0x0d
    5ab8:	3e 87       	std	Y+14, r19	; 0x0e
    5aba:	4f 87       	std	Y+15, r20	; 0x0f
    5abc:	58 8b       	std	Y+16, r21	; 0x10
    5abe:	3c 89       	ldd	r19, Y+20	; 0x14
    5ac0:	63 2f       	mov	r22, r19
    5ac2:	70 e0       	ldi	r23, 0x00	; 0
    5ac4:	8a e8       	ldi	r24, 0x8A	; 138
    5ac6:	98 e0       	ldi	r25, 0x08	; 8
    5ac8:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5acc:	46 26       	eor	r4, r22
    5ace:	57 26       	eor	r5, r23
    5ad0:	68 26       	eor	r6, r24
    5ad2:	79 26       	eor	r7, r25
    5ad4:	4e 89       	ldd	r20, Y+22	; 0x16
    5ad6:	5f 89       	ldd	r21, Y+23	; 0x17
    5ad8:	68 8d       	ldd	r22, Y+24	; 0x18
    5ada:	79 8d       	ldd	r23, Y+25	; 0x19
    5adc:	44 25       	eor	r20, r4
    5ade:	55 25       	eor	r21, r5
    5ae0:	66 25       	eor	r22, r6
    5ae2:	77 25       	eor	r23, r7
    5ae4:	4e 8b       	std	Y+22, r20	; 0x16
    5ae6:	5f 8b       	std	Y+23, r21	; 0x17
    5ae8:	68 8f       	std	Y+24, r22	; 0x18
    5aea:	79 8f       	std	Y+25, r23	; 0x19
    5aec:	2a 89       	ldd	r18, Y+18	; 0x12
    5aee:	3b 89       	ldd	r19, Y+19	; 0x13
    5af0:	4c 89       	ldd	r20, Y+20	; 0x14
    5af2:	5d 89       	ldd	r21, Y+21	; 0x15
    5af4:	65 2f       	mov	r22, r21
    5af6:	77 27       	eor	r23, r23
    5af8:	88 27       	eor	r24, r24
    5afa:	99 27       	eor	r25, r25
    5afc:	8a e8       	ldi	r24, 0x8A	; 138
    5afe:	9c e0       	ldi	r25, 0x0C	; 12
    5b00:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5b04:	89 80       	ldd	r8, Y+1	; 0x01
    5b06:	9a 80       	ldd	r9, Y+2	; 0x02
    5b08:	ab 80       	ldd	r10, Y+3	; 0x03
    5b0a:	bc 80       	ldd	r11, Y+4	; 0x04
    5b0c:	86 26       	eor	r8, r22
    5b0e:	97 26       	eor	r9, r23
    5b10:	a8 26       	eor	r10, r24
    5b12:	b9 26       	eor	r11, r25
    5b14:	4a 8d       	ldd	r20, Y+26	; 0x1a
    5b16:	5b 8d       	ldd	r21, Y+27	; 0x1b
    5b18:	6c 8d       	ldd	r22, Y+28	; 0x1c
    5b1a:	7d 8d       	ldd	r23, Y+29	; 0x1d
    5b1c:	48 25       	eor	r20, r8
    5b1e:	59 25       	eor	r21, r9
    5b20:	6a 25       	eor	r22, r10
    5b22:	7b 25       	eor	r23, r11
    5b24:	4a 8f       	std	Y+26, r20	; 0x1a
    5b26:	5b 8f       	std	Y+27, r21	; 0x1b
    5b28:	6c 8f       	std	Y+28, r22	; 0x1c
    5b2a:	7d 8f       	std	Y+29, r23	; 0x1d

                AES_key4 (a1,a2,a3,a0,8);
    5b2c:	d8 01       	movw	r26, r16
    5b2e:	94 96       	adiw	r26, 0x24	; 36
    5b30:	6d 91       	ld	r22, X+
    5b32:	7d 91       	ld	r23, X+
    5b34:	8d 91       	ld	r24, X+
    5b36:	9c 91       	ld	r25, X
    5b38:	97 97       	sbiw	r26, 0x27	; 39
    5b3a:	6d 83       	std	Y+5, r22	; 0x05
    5b3c:	7e 83       	std	Y+6, r23	; 0x06
    5b3e:	8f 83       	std	Y+7, r24	; 0x07
    5b40:	98 87       	std	Y+8, r25	; 0x08
    5b42:	98 96       	adiw	r26, 0x28	; 40
    5b44:	2d 91       	ld	r18, X+
    5b46:	3d 91       	ld	r19, X+
    5b48:	4d 91       	ld	r20, X+
    5b4a:	5c 91       	ld	r21, X
    5b4c:	9b 97       	sbiw	r26, 0x2b	; 43
    5b4e:	29 87       	std	Y+9, r18	; 0x09
    5b50:	3a 87       	std	Y+10, r19	; 0x0a
    5b52:	4b 87       	std	Y+11, r20	; 0x0b
    5b54:	5c 87       	std	Y+12, r21	; 0x0c
    5b56:	9c 96       	adiw	r26, 0x2c	; 44
    5b58:	2d 91       	ld	r18, X+
    5b5a:	3d 91       	ld	r19, X+
    5b5c:	4d 91       	ld	r20, X+
    5b5e:	5c 91       	ld	r21, X
    5b60:	9f 97       	sbiw	r26, 0x2f	; 47
    5b62:	2a 8b       	std	Y+18, r18	; 0x12
    5b64:	3b 8b       	std	Y+19, r19	; 0x13
    5b66:	4c 8b       	std	Y+20, r20	; 0x14
    5b68:	5d 8b       	std	Y+21, r21	; 0x15
    5b6a:	90 96       	adiw	r26, 0x20	; 32
    5b6c:	2d 91       	ld	r18, X+
    5b6e:	3d 91       	ld	r19, X+
    5b70:	4d 91       	ld	r20, X+
    5b72:	5c 91       	ld	r21, X
    5b74:	93 97       	sbiw	r26, 0x23	; 35
    5b76:	29 83       	std	Y+1, r18	; 0x01
    5b78:	3a 83       	std	Y+2, r19	; 0x02
    5b7a:	4b 83       	std	Y+3, r20	; 0x03
    5b7c:	5c 83       	std	Y+4, r21	; 0x04
                AES_expr4(a1,a2,a3,a0,t0);
    5b7e:	6c 2d       	mov	r22, r12
    5b80:	70 e0       	ldi	r23, 0x00	; 0
    5b82:	8a e8       	ldi	r24, 0x8A	; 138
    5b84:	90 e0       	ldi	r25, 0x00	; 0
    5b86:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5b8a:	6e 8f       	std	Y+30, r22	; 0x1e
    5b8c:	7f 8f       	std	Y+31, r23	; 0x1f
    5b8e:	88 a3       	std	Y+32, r24	; 0x20
    5b90:	99 a3       	std	Y+33, r25	; 0x21
    5b92:	6d 2d       	mov	r22, r13
    5b94:	70 e0       	ldi	r23, 0x00	; 0
    5b96:	8a e8       	ldi	r24, 0x8A	; 138
    5b98:	94 e0       	ldi	r25, 0x04	; 4
    5b9a:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5b9e:	2b 01       	movw	r4, r22
    5ba0:	3c 01       	movw	r6, r24
    5ba2:	6e 2d       	mov	r22, r14
    5ba4:	70 e0       	ldi	r23, 0x00	; 0
    5ba6:	8a e8       	ldi	r24, 0x8A	; 138
    5ba8:	98 e0       	ldi	r25, 0x08	; 8
    5baa:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5bae:	4b 01       	movw	r8, r22
    5bb0:	5c 01       	movw	r10, r24
    5bb2:	6f 2d       	mov	r22, r15
    5bb4:	77 27       	eor	r23, r23
    5bb6:	88 27       	eor	r24, r24
    5bb8:	99 27       	eor	r25, r25
    5bba:	8a e8       	ldi	r24, 0x8A	; 138
    5bbc:	9c e0       	ldi	r25, 0x0C	; 12
    5bbe:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5bc2:	6b 01       	movw	r12, r22
    5bc4:	7c 01       	movw	r14, r24
                AES_expr4(a2,a3,a0,a1,t1);
    5bc6:	bd 85       	ldd	r27, Y+13	; 0x0d
    5bc8:	6b 2f       	mov	r22, r27
    5bca:	70 e0       	ldi	r23, 0x00	; 0
    5bcc:	8a e8       	ldi	r24, 0x8A	; 138
    5bce:	90 e0       	ldi	r25, 0x00	; 0
    5bd0:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5bd4:	a3 01       	movw	r20, r6
    5bd6:	92 01       	movw	r18, r4
    5bd8:	26 27       	eor	r18, r22
    5bda:	37 27       	eor	r19, r23
    5bdc:	48 27       	eor	r20, r24
    5bde:	59 27       	eor	r21, r25
    5be0:	2a a3       	std	Y+34, r18	; 0x22
    5be2:	3b a3       	std	Y+35, r19	; 0x23
    5be4:	4c a3       	std	Y+36, r20	; 0x24
    5be6:	5d a3       	std	Y+37, r21	; 0x25
    5be8:	3e 85       	ldd	r19, Y+14	; 0x0e
    5bea:	63 2f       	mov	r22, r19
    5bec:	70 e0       	ldi	r23, 0x00	; 0
    5bee:	8a e8       	ldi	r24, 0x8A	; 138
    5bf0:	94 e0       	ldi	r25, 0x04	; 4
    5bf2:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5bf6:	24 01       	movw	r4, r8
    5bf8:	35 01       	movw	r6, r10
    5bfa:	46 26       	eor	r4, r22
    5bfc:	57 26       	eor	r5, r23
    5bfe:	68 26       	eor	r6, r24
    5c00:	79 26       	eor	r7, r25
    5c02:	4f 85       	ldd	r20, Y+15	; 0x0f
    5c04:	64 2f       	mov	r22, r20
    5c06:	70 e0       	ldi	r23, 0x00	; 0
    5c08:	8a e8       	ldi	r24, 0x8A	; 138
    5c0a:	98 e0       	ldi	r25, 0x08	; 8
    5c0c:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5c10:	c6 26       	eor	r12, r22
    5c12:	d7 26       	eor	r13, r23
    5c14:	e8 26       	eor	r14, r24
    5c16:	f9 26       	eor	r15, r25
    5c18:	2d 85       	ldd	r18, Y+13	; 0x0d
    5c1a:	3e 85       	ldd	r19, Y+14	; 0x0e
    5c1c:	4f 85       	ldd	r20, Y+15	; 0x0f
    5c1e:	58 89       	ldd	r21, Y+16	; 0x10
    5c20:	65 2f       	mov	r22, r21
    5c22:	77 27       	eor	r23, r23
    5c24:	88 27       	eor	r24, r24
    5c26:	99 27       	eor	r25, r25
    5c28:	8a e8       	ldi	r24, 0x8A	; 138
    5c2a:	9c e0       	ldi	r25, 0x0C	; 12
    5c2c:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5c30:	8e 8c       	ldd	r8, Y+30	; 0x1e
    5c32:	9f 8c       	ldd	r9, Y+31	; 0x1f
    5c34:	a8 a0       	ldd	r10, Y+32	; 0x20
    5c36:	b9 a0       	ldd	r11, Y+33	; 0x21
    5c38:	86 26       	eor	r8, r22
    5c3a:	97 26       	eor	r9, r23
    5c3c:	a8 26       	eor	r10, r24
    5c3e:	b9 26       	eor	r11, r25
                AES_expr4(a3,a0,a1,a2,t2);
    5c40:	3e 89       	ldd	r19, Y+22	; 0x16
    5c42:	63 2f       	mov	r22, r19
    5c44:	70 e0       	ldi	r23, 0x00	; 0
    5c46:	8a e8       	ldi	r24, 0x8A	; 138
    5c48:	90 e0       	ldi	r25, 0x00	; 0
    5c4a:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5c4e:	9b 01       	movw	r18, r22
    5c50:	ac 01       	movw	r20, r24
    5c52:	24 25       	eor	r18, r4
    5c54:	35 25       	eor	r19, r5
    5c56:	46 25       	eor	r20, r6
    5c58:	57 25       	eor	r21, r7
    5c5a:	2d 87       	std	Y+13, r18	; 0x0d
    5c5c:	3e 87       	std	Y+14, r19	; 0x0e
    5c5e:	4f 87       	std	Y+15, r20	; 0x0f
    5c60:	58 8b       	std	Y+16, r21	; 0x10
    5c62:	3f 89       	ldd	r19, Y+23	; 0x17
    5c64:	63 2f       	mov	r22, r19
    5c66:	70 e0       	ldi	r23, 0x00	; 0
    5c68:	8a e8       	ldi	r24, 0x8A	; 138
    5c6a:	94 e0       	ldi	r25, 0x04	; 4
    5c6c:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5c70:	c6 26       	eor	r12, r22
    5c72:	d7 26       	eor	r13, r23
    5c74:	e8 26       	eor	r14, r24
    5c76:	f9 26       	eor	r15, r25
    5c78:	48 8d       	ldd	r20, Y+24	; 0x18
    5c7a:	64 2f       	mov	r22, r20
    5c7c:	70 e0       	ldi	r23, 0x00	; 0
    5c7e:	8a e8       	ldi	r24, 0x8A	; 138
    5c80:	98 e0       	ldi	r25, 0x08	; 8
    5c82:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5c86:	86 26       	eor	r8, r22
    5c88:	97 26       	eor	r9, r23
    5c8a:	a8 26       	eor	r10, r24
    5c8c:	b9 26       	eor	r11, r25
    5c8e:	2e 89       	ldd	r18, Y+22	; 0x16
    5c90:	3f 89       	ldd	r19, Y+23	; 0x17
    5c92:	48 8d       	ldd	r20, Y+24	; 0x18
    5c94:	59 8d       	ldd	r21, Y+25	; 0x19
    5c96:	65 2f       	mov	r22, r21
    5c98:	77 27       	eor	r23, r23
    5c9a:	88 27       	eor	r24, r24
    5c9c:	99 27       	eor	r25, r25
    5c9e:	8a e8       	ldi	r24, 0x8A	; 138
    5ca0:	9c e0       	ldi	r25, 0x0C	; 12
    5ca2:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5ca6:	4a a0       	ldd	r4, Y+34	; 0x22
    5ca8:	5b a0       	ldd	r5, Y+35	; 0x23
    5caa:	6c a0       	ldd	r6, Y+36	; 0x24
    5cac:	7d a0       	ldd	r7, Y+37	; 0x25
    5cae:	46 26       	eor	r4, r22
    5cb0:	57 26       	eor	r5, r23
    5cb2:	68 26       	eor	r6, r24
    5cb4:	79 26       	eor	r7, r25
                AES_expr4(a0,a1,a2,a3,t3);
    5cb6:	3a 8d       	ldd	r19, Y+26	; 0x1a
    5cb8:	63 2f       	mov	r22, r19
    5cba:	70 e0       	ldi	r23, 0x00	; 0
    5cbc:	8a e8       	ldi	r24, 0x8A	; 138
    5cbe:	90 e0       	ldi	r25, 0x00	; 0
    5cc0:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5cc4:	c6 26       	eor	r12, r22
    5cc6:	d7 26       	eor	r13, r23
    5cc8:	e8 26       	eor	r14, r24
    5cca:	f9 26       	eor	r15, r25
    5ccc:	49 81       	ldd	r20, Y+1	; 0x01
    5cce:	5a 81       	ldd	r21, Y+2	; 0x02
    5cd0:	6b 81       	ldd	r22, Y+3	; 0x03
    5cd2:	7c 81       	ldd	r23, Y+4	; 0x04
    5cd4:	4c 25       	eor	r20, r12
    5cd6:	5d 25       	eor	r21, r13
    5cd8:	6e 25       	eor	r22, r14
    5cda:	7f 25       	eor	r23, r15
    5cdc:	49 83       	std	Y+1, r20	; 0x01
    5cde:	5a 83       	std	Y+2, r21	; 0x02
    5ce0:	6b 83       	std	Y+3, r22	; 0x03
    5ce2:	7c 83       	std	Y+4, r23	; 0x04
    5ce4:	5b 8d       	ldd	r21, Y+27	; 0x1b
    5ce6:	65 2f       	mov	r22, r21
    5ce8:	70 e0       	ldi	r23, 0x00	; 0
    5cea:	8a e8       	ldi	r24, 0x8A	; 138
    5cec:	94 e0       	ldi	r25, 0x04	; 4
    5cee:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5cf2:	dc 01       	movw	r26, r24
    5cf4:	cb 01       	movw	r24, r22
    5cf6:	88 25       	eor	r24, r8
    5cf8:	99 25       	eor	r25, r9
    5cfa:	aa 25       	eor	r26, r10
    5cfc:	bb 25       	eor	r27, r11
    5cfe:	2d 81       	ldd	r18, Y+5	; 0x05
    5d00:	3e 81       	ldd	r19, Y+6	; 0x06
    5d02:	4f 81       	ldd	r20, Y+7	; 0x07
    5d04:	58 85       	ldd	r21, Y+8	; 0x08
    5d06:	28 27       	eor	r18, r24
    5d08:	39 27       	eor	r19, r25
    5d0a:	4a 27       	eor	r20, r26
    5d0c:	5b 27       	eor	r21, r27
    5d0e:	2d 83       	std	Y+5, r18	; 0x05
    5d10:	3e 83       	std	Y+6, r19	; 0x06
    5d12:	4f 83       	std	Y+7, r20	; 0x07
    5d14:	58 87       	std	Y+8, r21	; 0x08
    5d16:	3c 8d       	ldd	r19, Y+28	; 0x1c
    5d18:	63 2f       	mov	r22, r19
    5d1a:	70 e0       	ldi	r23, 0x00	; 0
    5d1c:	8a e8       	ldi	r24, 0x8A	; 138
    5d1e:	98 e0       	ldi	r25, 0x08	; 8
    5d20:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5d24:	46 26       	eor	r4, r22
    5d26:	57 26       	eor	r5, r23
    5d28:	68 26       	eor	r6, r24
    5d2a:	79 26       	eor	r7, r25
    5d2c:	49 85       	ldd	r20, Y+9	; 0x09
    5d2e:	5a 85       	ldd	r21, Y+10	; 0x0a
    5d30:	6b 85       	ldd	r22, Y+11	; 0x0b
    5d32:	7c 85       	ldd	r23, Y+12	; 0x0c
    5d34:	44 25       	eor	r20, r4
    5d36:	55 25       	eor	r21, r5
    5d38:	66 25       	eor	r22, r6
    5d3a:	77 25       	eor	r23, r7
    5d3c:	49 87       	std	Y+9, r20	; 0x09
    5d3e:	5a 87       	std	Y+10, r21	; 0x0a
    5d40:	6b 87       	std	Y+11, r22	; 0x0b
    5d42:	7c 87       	std	Y+12, r23	; 0x0c
    5d44:	2a 8d       	ldd	r18, Y+26	; 0x1a
    5d46:	3b 8d       	ldd	r19, Y+27	; 0x1b
    5d48:	4c 8d       	ldd	r20, Y+28	; 0x1c
    5d4a:	5d 8d       	ldd	r21, Y+29	; 0x1d
    5d4c:	65 2f       	mov	r22, r21
    5d4e:	77 27       	eor	r23, r23
    5d50:	88 27       	eor	r24, r24
    5d52:	99 27       	eor	r25, r25
    5d54:	8a e8       	ldi	r24, 0x8A	; 138
    5d56:	9c e0       	ldi	r25, 0x0C	; 12
    5d58:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5d5c:	8d 84       	ldd	r8, Y+13	; 0x0d
    5d5e:	9e 84       	ldd	r9, Y+14	; 0x0e
    5d60:	af 84       	ldd	r10, Y+15	; 0x0f
    5d62:	b8 88       	ldd	r11, Y+16	; 0x10
    5d64:	86 26       	eor	r8, r22
    5d66:	97 26       	eor	r9, r23
    5d68:	a8 26       	eor	r10, r24
    5d6a:	b9 26       	eor	r11, r25
    5d6c:	4a 89       	ldd	r20, Y+18	; 0x12
    5d6e:	5b 89       	ldd	r21, Y+19	; 0x13
    5d70:	6c 89       	ldd	r22, Y+20	; 0x14
    5d72:	7d 89       	ldd	r23, Y+21	; 0x15
    5d74:	48 25       	eor	r20, r8
    5d76:	59 25       	eor	r21, r9
    5d78:	6a 25       	eor	r22, r10
    5d7a:	7b 25       	eor	r23, r11
    5d7c:	4a 8b       	std	Y+18, r20	; 0x12
    5d7e:	5b 8b       	std	Y+19, r21	; 0x13
    5d80:	6c 8b       	std	Y+20, r22	; 0x14
    5d82:	7d 8b       	std	Y+21, r23	; 0x15
            } while( (ki+=8) < ke );
    5d84:	00 5e       	subi	r16, 0xE0	; 224
    5d86:	1f 4f       	sbci	r17, 0xFF	; 255
    5d88:	55 e0       	ldi	r21, 0x05	; 5
    5d8a:	0d 32       	cpi	r16, 0x2D	; 45
    5d8c:	15 07       	cpc	r17, r21
    5d8e:	09 f0       	breq	.+2      	; 0x5d92 <os_aes+0x938>
    5d90:	9e cd       	rjmp	.-1220   	; 0x58ce <os_aes+0x474>

            AES_key4 (t1,t2,t3,t0,4);
    5d92:	60 91 41 05 	lds	r22, 0x0541	; 0x800541 <AESKEY+0x94>
    5d96:	70 91 42 05 	lds	r23, 0x0542	; 0x800542 <AESKEY+0x95>
    5d9a:	80 91 43 05 	lds	r24, 0x0543	; 0x800543 <AESKEY+0x96>
    5d9e:	90 91 44 05 	lds	r25, 0x0544	; 0x800544 <AESKEY+0x97>
    5da2:	6a 8f       	std	Y+26, r22	; 0x1a
    5da4:	7b 8f       	std	Y+27, r23	; 0x1b
    5da6:	8c 8f       	std	Y+28, r24	; 0x1c
    5da8:	9d 8f       	std	Y+29, r25	; 0x1d
    5daa:	80 91 45 05 	lds	r24, 0x0545	; 0x800545 <AESKEY+0x98>
    5dae:	90 91 46 05 	lds	r25, 0x0546	; 0x800546 <AESKEY+0x99>
    5db2:	a0 91 47 05 	lds	r26, 0x0547	; 0x800547 <AESKEY+0x9a>
    5db6:	b0 91 48 05 	lds	r27, 0x0548	; 0x800548 <AESKEY+0x9b>
    5dba:	8e 8b       	std	Y+22, r24	; 0x16
    5dbc:	9f 8b       	std	Y+23, r25	; 0x17
    5dbe:	a8 8f       	std	Y+24, r26	; 0x18
    5dc0:	b9 8f       	std	Y+25, r27	; 0x19
    5dc2:	00 91 49 05 	lds	r16, 0x0549	; 0x800549 <AESKEY+0x9c>
    5dc6:	10 91 4a 05 	lds	r17, 0x054A	; 0x80054a <AESKEY+0x9d>
    5dca:	20 91 4b 05 	lds	r18, 0x054B	; 0x80054b <AESKEY+0x9e>
    5dce:	30 91 4c 05 	lds	r19, 0x054C	; 0x80054c <AESKEY+0x9f>
    5dd2:	0d 87       	std	Y+13, r16	; 0x0d
    5dd4:	1e 87       	std	Y+14, r17	; 0x0e
    5dd6:	2f 87       	std	Y+15, r18	; 0x0f
    5dd8:	38 8b       	std	Y+16, r19	; 0x10
    5dda:	20 91 3d 05 	lds	r18, 0x053D	; 0x80053d <AESKEY+0x90>
    5dde:	30 91 3e 05 	lds	r19, 0x053E	; 0x80053e <AESKEY+0x91>
    5de2:	40 91 3f 05 	lds	r20, 0x053F	; 0x80053f <AESKEY+0x92>
    5de6:	50 91 40 05 	lds	r21, 0x0540	; 0x800540 <AESKEY+0x93>
    5dea:	2e 8f       	std	Y+30, r18	; 0x1e
    5dec:	3f 8f       	std	Y+31, r19	; 0x1f
    5dee:	48 a3       	std	Y+32, r20	; 0x20
    5df0:	59 a3       	std	Y+33, r21	; 0x21
            AES_expr4(t1,t2,t3,t0,a0);
    5df2:	39 81       	ldd	r19, Y+1	; 0x01
    5df4:	63 2f       	mov	r22, r19
    5df6:	70 e0       	ldi	r23, 0x00	; 0
    5df8:	8a e8       	ldi	r24, 0x8A	; 138
    5dfa:	90 e0       	ldi	r25, 0x00	; 0
    5dfc:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5e00:	6a a3       	std	Y+34, r22	; 0x22
    5e02:	7b a3       	std	Y+35, r23	; 0x23
    5e04:	8c a3       	std	Y+36, r24	; 0x24
    5e06:	9d a3       	std	Y+37, r25	; 0x25
    5e08:	4a 81       	ldd	r20, Y+2	; 0x02
    5e0a:	64 2f       	mov	r22, r20
    5e0c:	70 e0       	ldi	r23, 0x00	; 0
    5e0e:	8a e8       	ldi	r24, 0x8A	; 138
    5e10:	94 e0       	ldi	r25, 0x04	; 4
    5e12:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5e16:	2b 01       	movw	r4, r22
    5e18:	3c 01       	movw	r6, r24
    5e1a:	5b 81       	ldd	r21, Y+3	; 0x03
    5e1c:	65 2f       	mov	r22, r21
    5e1e:	70 e0       	ldi	r23, 0x00	; 0
    5e20:	8a e8       	ldi	r24, 0x8A	; 138
    5e22:	98 e0       	ldi	r25, 0x08	; 8
    5e24:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5e28:	4b 01       	movw	r8, r22
    5e2a:	5c 01       	movw	r10, r24
    5e2c:	09 81       	ldd	r16, Y+1	; 0x01
    5e2e:	1a 81       	ldd	r17, Y+2	; 0x02
    5e30:	2b 81       	ldd	r18, Y+3	; 0x03
    5e32:	3c 81       	ldd	r19, Y+4	; 0x04
    5e34:	63 2f       	mov	r22, r19
    5e36:	77 27       	eor	r23, r23
    5e38:	88 27       	eor	r24, r24
    5e3a:	99 27       	eor	r25, r25
    5e3c:	8a e8       	ldi	r24, 0x8A	; 138
    5e3e:	9c e0       	ldi	r25, 0x0C	; 12
    5e40:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5e44:	6b 01       	movw	r12, r22
    5e46:	7c 01       	movw	r14, r24
            AES_expr4(t2,t3,t0,t1,a1);
    5e48:	1d 81       	ldd	r17, Y+5	; 0x05
    5e4a:	61 2f       	mov	r22, r17
    5e4c:	70 e0       	ldi	r23, 0x00	; 0
    5e4e:	8a e8       	ldi	r24, 0x8A	; 138
    5e50:	90 e0       	ldi	r25, 0x00	; 0
    5e52:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5e56:	46 26       	eor	r4, r22
    5e58:	57 26       	eor	r5, r23
    5e5a:	68 26       	eor	r6, r24
    5e5c:	79 26       	eor	r7, r25
    5e5e:	2e 89       	ldd	r18, Y+22	; 0x16
    5e60:	3f 89       	ldd	r19, Y+23	; 0x17
    5e62:	48 8d       	ldd	r20, Y+24	; 0x18
    5e64:	59 8d       	ldd	r21, Y+25	; 0x19
    5e66:	24 25       	eor	r18, r4
    5e68:	35 25       	eor	r19, r5
    5e6a:	46 25       	eor	r20, r6
    5e6c:	57 25       	eor	r21, r7
    5e6e:	2e 8b       	std	Y+22, r18	; 0x16
    5e70:	3f 8b       	std	Y+23, r19	; 0x17
    5e72:	48 8f       	std	Y+24, r20	; 0x18
    5e74:	59 8f       	std	Y+25, r21	; 0x19
    5e76:	3e 81       	ldd	r19, Y+6	; 0x06
    5e78:	63 2f       	mov	r22, r19
    5e7a:	70 e0       	ldi	r23, 0x00	; 0
    5e7c:	8a e8       	ldi	r24, 0x8A	; 138
    5e7e:	94 e0       	ldi	r25, 0x04	; 4
    5e80:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5e84:	86 26       	eor	r8, r22
    5e86:	97 26       	eor	r9, r23
    5e88:	a8 26       	eor	r10, r24
    5e8a:	b9 26       	eor	r11, r25
    5e8c:	4d 85       	ldd	r20, Y+13	; 0x0d
    5e8e:	5e 85       	ldd	r21, Y+14	; 0x0e
    5e90:	6f 85       	ldd	r22, Y+15	; 0x0f
    5e92:	78 89       	ldd	r23, Y+16	; 0x10
    5e94:	48 25       	eor	r20, r8
    5e96:	59 25       	eor	r21, r9
    5e98:	6a 25       	eor	r22, r10
    5e9a:	7b 25       	eor	r23, r11
    5e9c:	4d 87       	std	Y+13, r20	; 0x0d
    5e9e:	5e 87       	std	Y+14, r21	; 0x0e
    5ea0:	6f 87       	std	Y+15, r22	; 0x0f
    5ea2:	78 8b       	std	Y+16, r23	; 0x10
    5ea4:	5f 81       	ldd	r21, Y+7	; 0x07
    5ea6:	65 2f       	mov	r22, r21
    5ea8:	70 e0       	ldi	r23, 0x00	; 0
    5eaa:	8a e8       	ldi	r24, 0x8A	; 138
    5eac:	98 e0       	ldi	r25, 0x08	; 8
    5eae:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5eb2:	c6 26       	eor	r12, r22
    5eb4:	d7 26       	eor	r13, r23
    5eb6:	e8 26       	eor	r14, r24
    5eb8:	f9 26       	eor	r15, r25
    5eba:	6e 8d       	ldd	r22, Y+30	; 0x1e
    5ebc:	7f 8d       	ldd	r23, Y+31	; 0x1f
    5ebe:	88 a1       	ldd	r24, Y+32	; 0x20
    5ec0:	99 a1       	ldd	r25, Y+33	; 0x21
    5ec2:	c6 26       	eor	r12, r22
    5ec4:	d7 26       	eor	r13, r23
    5ec6:	e8 26       	eor	r14, r24
    5ec8:	f9 26       	eor	r15, r25
    5eca:	0d 81       	ldd	r16, Y+5	; 0x05
    5ecc:	1e 81       	ldd	r17, Y+6	; 0x06
    5ece:	2f 81       	ldd	r18, Y+7	; 0x07
    5ed0:	38 85       	ldd	r19, Y+8	; 0x08
    5ed2:	63 2f       	mov	r22, r19
    5ed4:	77 27       	eor	r23, r23
    5ed6:	88 27       	eor	r24, r24
    5ed8:	99 27       	eor	r25, r25
    5eda:	8a e8       	ldi	r24, 0x8A	; 138
    5edc:	9c e0       	ldi	r25, 0x0C	; 12
    5ede:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5ee2:	8a a0       	ldd	r8, Y+34	; 0x22
    5ee4:	9b a0       	ldd	r9, Y+35	; 0x23
    5ee6:	ac a0       	ldd	r10, Y+36	; 0x24
    5ee8:	bd a0       	ldd	r11, Y+37	; 0x25
    5eea:	86 26       	eor	r8, r22
    5eec:	97 26       	eor	r9, r23
    5eee:	a8 26       	eor	r10, r24
    5ef0:	b9 26       	eor	r11, r25
    5ef2:	4a 8c       	ldd	r4, Y+26	; 0x1a
    5ef4:	5b 8c       	ldd	r5, Y+27	; 0x1b
    5ef6:	6c 8c       	ldd	r6, Y+28	; 0x1c
    5ef8:	7d 8c       	ldd	r7, Y+29	; 0x1d
    5efa:	48 24       	eor	r4, r8
    5efc:	59 24       	eor	r5, r9
    5efe:	6a 24       	eor	r6, r10
    5f00:	7b 24       	eor	r7, r11
            AES_expr4(t3,t0,t1,t2,a2);
    5f02:	19 85       	ldd	r17, Y+9	; 0x09
    5f04:	61 2f       	mov	r22, r17
    5f06:	70 e0       	ldi	r23, 0x00	; 0
    5f08:	8a e8       	ldi	r24, 0x8A	; 138
    5f0a:	90 e0       	ldi	r25, 0x00	; 0
    5f0c:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5f10:	2d 85       	ldd	r18, Y+13	; 0x0d
    5f12:	3e 85       	ldd	r19, Y+14	; 0x0e
    5f14:	4f 85       	ldd	r20, Y+15	; 0x0f
    5f16:	58 89       	ldd	r21, Y+16	; 0x10
    5f18:	26 27       	eor	r18, r22
    5f1a:	37 27       	eor	r19, r23
    5f1c:	48 27       	eor	r20, r24
    5f1e:	59 27       	eor	r21, r25
    5f20:	2d 87       	std	Y+13, r18	; 0x0d
    5f22:	3e 87       	std	Y+14, r19	; 0x0e
    5f24:	4f 87       	std	Y+15, r20	; 0x0f
    5f26:	58 8b       	std	Y+16, r21	; 0x10
    5f28:	3a 85       	ldd	r19, Y+10	; 0x0a
    5f2a:	63 2f       	mov	r22, r19
    5f2c:	70 e0       	ldi	r23, 0x00	; 0
    5f2e:	8a e8       	ldi	r24, 0x8A	; 138
    5f30:	94 e0       	ldi	r25, 0x04	; 4
    5f32:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5f36:	c6 26       	eor	r12, r22
    5f38:	d7 26       	eor	r13, r23
    5f3a:	e8 26       	eor	r14, r24
    5f3c:	f9 26       	eor	r15, r25
    5f3e:	4b 85       	ldd	r20, Y+11	; 0x0b
    5f40:	64 2f       	mov	r22, r20
    5f42:	70 e0       	ldi	r23, 0x00	; 0
    5f44:	8a e8       	ldi	r24, 0x8A	; 138
    5f46:	98 e0       	ldi	r25, 0x08	; 8
    5f48:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5f4c:	53 01       	movw	r10, r6
    5f4e:	42 01       	movw	r8, r4
    5f50:	86 26       	eor	r8, r22
    5f52:	97 26       	eor	r9, r23
    5f54:	a8 26       	eor	r10, r24
    5f56:	b9 26       	eor	r11, r25
    5f58:	09 85       	ldd	r16, Y+9	; 0x09
    5f5a:	1a 85       	ldd	r17, Y+10	; 0x0a
    5f5c:	2b 85       	ldd	r18, Y+11	; 0x0b
    5f5e:	3c 85       	ldd	r19, Y+12	; 0x0c
    5f60:	63 2f       	mov	r22, r19
    5f62:	77 27       	eor	r23, r23
    5f64:	88 27       	eor	r24, r24
    5f66:	99 27       	eor	r25, r25
    5f68:	8a e8       	ldi	r24, 0x8A	; 138
    5f6a:	9c e0       	ldi	r25, 0x0C	; 12
    5f6c:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5f70:	4e 88       	ldd	r4, Y+22	; 0x16
    5f72:	5f 88       	ldd	r5, Y+23	; 0x17
    5f74:	68 8c       	ldd	r6, Y+24	; 0x18
    5f76:	79 8c       	ldd	r7, Y+25	; 0x19
    5f78:	46 26       	eor	r4, r22
    5f7a:	57 26       	eor	r5, r23
    5f7c:	68 26       	eor	r6, r24
    5f7e:	79 26       	eor	r7, r25
            AES_expr4(t0,t1,t2,t3,a3);
    5f80:	1a 89       	ldd	r17, Y+18	; 0x12
    5f82:	61 2f       	mov	r22, r17
    5f84:	70 e0       	ldi	r23, 0x00	; 0
    5f86:	8a e8       	ldi	r24, 0x8A	; 138
    5f88:	90 e0       	ldi	r25, 0x00	; 0
    5f8a:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5f8e:	a7 01       	movw	r20, r14
    5f90:	96 01       	movw	r18, r12
    5f92:	26 27       	eor	r18, r22
    5f94:	37 27       	eor	r19, r23
    5f96:	48 27       	eor	r20, r24
    5f98:	59 27       	eor	r21, r25
    5f9a:	29 87       	std	Y+9, r18	; 0x09
    5f9c:	3a 87       	std	Y+10, r19	; 0x0a
    5f9e:	4b 87       	std	Y+11, r20	; 0x0b
    5fa0:	5c 87       	std	Y+12, r21	; 0x0c
    5fa2:	3b 89       	ldd	r19, Y+19	; 0x13
    5fa4:	63 2f       	mov	r22, r19
    5fa6:	70 e0       	ldi	r23, 0x00	; 0
    5fa8:	8a e8       	ldi	r24, 0x8A	; 138
    5faa:	94 e0       	ldi	r25, 0x04	; 4
    5fac:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5fb0:	95 01       	movw	r18, r10
    5fb2:	84 01       	movw	r16, r8
    5fb4:	06 27       	eor	r16, r22
    5fb6:	17 27       	eor	r17, r23
    5fb8:	28 27       	eor	r18, r24
    5fba:	39 27       	eor	r19, r25
    5fbc:	0d 83       	std	Y+5, r16	; 0x05
    5fbe:	1e 83       	std	Y+6, r17	; 0x06
    5fc0:	2f 83       	std	Y+7, r18	; 0x07
    5fc2:	38 87       	std	Y+8, r19	; 0x08
    5fc4:	1c 89       	ldd	r17, Y+20	; 0x14
    5fc6:	61 2f       	mov	r22, r17
    5fc8:	70 e0       	ldi	r23, 0x00	; 0
    5fca:	8a e8       	ldi	r24, 0x8A	; 138
    5fcc:	98 e0       	ldi	r25, 0x08	; 8
    5fce:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5fd2:	53 01       	movw	r10, r6
    5fd4:	42 01       	movw	r8, r4
    5fd6:	86 26       	eor	r8, r22
    5fd8:	97 26       	eor	r9, r23
    5fda:	a8 26       	eor	r10, r24
    5fdc:	b9 26       	eor	r11, r25
    5fde:	2a 89       	ldd	r18, Y+18	; 0x12
    5fe0:	3b 89       	ldd	r19, Y+19	; 0x13
    5fe2:	4c 89       	ldd	r20, Y+20	; 0x14
    5fe4:	5d 89       	ldd	r21, Y+21	; 0x15
    5fe6:	65 2f       	mov	r22, r21
    5fe8:	77 27       	eor	r23, r23
    5fea:	88 27       	eor	r24, r24
    5fec:	99 27       	eor	r25, r25
    5fee:	8a e8       	ldi	r24, 0x8A	; 138
    5ff0:	9c e0       	ldi	r25, 0x0C	; 12
    5ff2:	0e 94 21 2a 	call	0x5442	; 0x5442 <table_get_u4>
    5ff6:	0d 85       	ldd	r16, Y+13	; 0x0d
    5ff8:	1e 85       	ldd	r17, Y+14	; 0x0e
    5ffa:	2f 85       	ldd	r18, Y+15	; 0x0f
    5ffc:	38 89       	ldd	r19, Y+16	; 0x10
    5ffe:	06 27       	eor	r16, r22
    6000:	17 27       	eor	r17, r23
    6002:	28 27       	eor	r18, r24
    6004:	39 27       	eor	r19, r25
    6006:	d9 01       	movw	r26, r18
    6008:	c8 01       	movw	r24, r16
    600a:	49 85       	ldd	r20, Y+9	; 0x09
    600c:	5a 85       	ldd	r21, Y+10	; 0x0a
    600e:	6b 85       	ldd	r22, Y+11	; 0x0b
    6010:	7c 85       	ldd	r23, Y+12	; 0x0c
    6012:	07 2f       	mov	r16, r23
    6014:	11 27       	eor	r17, r17
    6016:	22 27       	eor	r18, r18
    6018:	33 27       	eor	r19, r19
    601a:	f8 01       	movw	r30, r16
    601c:	e6 57       	subi	r30, 0x76	; 118
    601e:	ff 4e       	sbci	r31, 0xEF	; 239
    6020:	44 91       	lpm	r20, Z
    6022:	5f 81       	ldd	r21, Y+7	; 0x07
    6024:	e5 2f       	mov	r30, r21
    6026:	f0 e0       	ldi	r31, 0x00	; 0
    6028:	e6 57       	subi	r30, 0x76	; 118
    602a:	ff 4e       	sbci	r31, 0xEF	; 239
    602c:	34 91       	lpm	r19, Z
    602e:	e9 2d       	mov	r30, r9
    6030:	f0 e0       	ldi	r31, 0x00	; 0
    6032:	e6 57       	subi	r30, 0x76	; 118
    6034:	ff 4e       	sbci	r31, 0xEF	; 239
    6036:	24 91       	lpm	r18, Z
    6038:	e8 2f       	mov	r30, r24
    603a:	f0 e0       	ldi	r31, 0x00	; 0
    603c:	e6 57       	subi	r30, 0x76	; 118
    603e:	ff 4e       	sbci	r31, 0xEF	; 239
    6040:	e4 91       	lpm	r30, Z
    6042:	c0 90 4d 05 	lds	r12, 0x054D	; 0x80054d <AESKEY+0xa0>
    6046:	d0 90 4e 05 	lds	r13, 0x054E	; 0x80054e <AESKEY+0xa1>
    604a:	e0 90 4f 05 	lds	r14, 0x054F	; 0x80054f <AESKEY+0xa2>
    604e:	f0 90 50 05 	lds	r15, 0x0550	; 0x800550 <AESKEY+0xa3>
    6052:	ce 26       	eor	r12, r30
    6054:	f4 26       	eor	r15, r20
    6056:	e3 26       	eor	r14, r19

            AES_expr(a0,t0,t1,t2,t3,8);
    6058:	b7 01       	movw	r22, r14
    605a:	a6 01       	movw	r20, r12
    605c:	52 27       	eor	r21, r18
    605e:	49 83       	std	Y+1, r20	; 0x01
    6060:	5a 83       	std	Y+2, r21	; 0x02
    6062:	6b 83       	std	Y+3, r22	; 0x03
    6064:	7c 83       	std	Y+4, r23	; 0x04
    6066:	4d 81       	ldd	r20, Y+5	; 0x05
    6068:	5e 81       	ldd	r21, Y+6	; 0x06
    606a:	6f 81       	ldd	r22, Y+7	; 0x07
    606c:	78 85       	ldd	r23, Y+8	; 0x08
    606e:	07 2f       	mov	r16, r23
    6070:	11 27       	eor	r17, r17
    6072:	22 27       	eor	r18, r18
    6074:	33 27       	eor	r19, r19
    6076:	f8 01       	movw	r30, r16
    6078:	e6 57       	subi	r30, 0x76	; 118
    607a:	ff 4e       	sbci	r31, 0xEF	; 239
    607c:	44 91       	lpm	r20, Z
    607e:	ea 2d       	mov	r30, r10
    6080:	f0 e0       	ldi	r31, 0x00	; 0
    6082:	e6 57       	subi	r30, 0x76	; 118
    6084:	ff 4e       	sbci	r31, 0xEF	; 239
    6086:	34 91       	lpm	r19, Z
    6088:	e9 2f       	mov	r30, r25
    608a:	f0 e0       	ldi	r31, 0x00	; 0
    608c:	e6 57       	subi	r30, 0x76	; 118
    608e:	ff 4e       	sbci	r31, 0xEF	; 239
    6090:	24 91       	lpm	r18, Z
    6092:	59 85       	ldd	r21, Y+9	; 0x09
    6094:	e5 2f       	mov	r30, r21
    6096:	f0 e0       	ldi	r31, 0x00	; 0
    6098:	e6 57       	subi	r30, 0x76	; 118
    609a:	ff 4e       	sbci	r31, 0xEF	; 239
    609c:	e4 91       	lpm	r30, Z
    609e:	c0 90 51 05 	lds	r12, 0x0551	; 0x800551 <AESKEY+0xa4>
    60a2:	d0 90 52 05 	lds	r13, 0x0552	; 0x800552 <AESKEY+0xa5>
    60a6:	e0 90 53 05 	lds	r14, 0x0553	; 0x800553 <AESKEY+0xa6>
    60aa:	f0 90 54 05 	lds	r15, 0x0554	; 0x800554 <AESKEY+0xa7>
    60ae:	ce 26       	eor	r12, r30
    60b0:	f4 26       	eor	r15, r20
    60b2:	e3 26       	eor	r14, r19
            AES_expr(a1,t1,t2,t3,t0,9);
    60b4:	d2 26       	eor	r13, r18
    60b6:	0b 2d       	mov	r16, r11
    60b8:	11 27       	eor	r17, r17
    60ba:	22 27       	eor	r18, r18
    60bc:	33 27       	eor	r19, r19
    60be:	f8 01       	movw	r30, r16
    60c0:	e6 57       	subi	r30, 0x76	; 118
    60c2:	ff 4e       	sbci	r31, 0xEF	; 239
    60c4:	44 91       	lpm	r20, Z
    60c6:	ea 2f       	mov	r30, r26
    60c8:	f0 e0       	ldi	r31, 0x00	; 0
    60ca:	e6 57       	subi	r30, 0x76	; 118
    60cc:	ff 4e       	sbci	r31, 0xEF	; 239
    60ce:	34 91       	lpm	r19, Z
    60d0:	6a 85       	ldd	r22, Y+10	; 0x0a
    60d2:	e6 2f       	mov	r30, r22
    60d4:	f0 e0       	ldi	r31, 0x00	; 0
    60d6:	e6 57       	subi	r30, 0x76	; 118
    60d8:	ff 4e       	sbci	r31, 0xEF	; 239
    60da:	24 91       	lpm	r18, Z
    60dc:	7d 81       	ldd	r23, Y+5	; 0x05
    60de:	e7 2f       	mov	r30, r23
    60e0:	f0 e0       	ldi	r31, 0x00	; 0
    60e2:	e6 57       	subi	r30, 0x76	; 118
    60e4:	ff 4e       	sbci	r31, 0xEF	; 239
    60e6:	e4 91       	lpm	r30, Z
    60e8:	40 90 55 05 	lds	r4, 0x0555	; 0x800555 <AESKEY+0xa8>
    60ec:	50 90 56 05 	lds	r5, 0x0556	; 0x800556 <AESKEY+0xa9>
    60f0:	60 90 57 05 	lds	r6, 0x0557	; 0x800557 <AESKEY+0xaa>
    60f4:	70 90 58 05 	lds	r7, 0x0558	; 0x800558 <AESKEY+0xab>
    60f8:	4e 26       	eor	r4, r30
    60fa:	74 26       	eor	r7, r20
    60fc:	63 26       	eor	r6, r19
            AES_expr(a2,t2,t3,t0,t1,10);
    60fe:	52 26       	eor	r5, r18
    6100:	8b 2f       	mov	r24, r27
    6102:	99 27       	eor	r25, r25
    6104:	aa 27       	eor	r26, r26
    6106:	bb 27       	eor	r27, r27
    6108:	fc 01       	movw	r30, r24
    610a:	e6 57       	subi	r30, 0x76	; 118
    610c:	ff 4e       	sbci	r31, 0xEF	; 239
    610e:	84 91       	lpm	r24, Z
    6110:	9b 85       	ldd	r25, Y+11	; 0x0b
    6112:	e9 2f       	mov	r30, r25
    6114:	f0 e0       	ldi	r31, 0x00	; 0
    6116:	e6 57       	subi	r30, 0x76	; 118
    6118:	ff 4e       	sbci	r31, 0xEF	; 239
    611a:	24 91       	lpm	r18, Z
    611c:	ae 81       	ldd	r26, Y+6	; 0x06
    611e:	ea 2f       	mov	r30, r26
    6120:	f0 e0       	ldi	r31, 0x00	; 0
    6122:	e6 57       	subi	r30, 0x76	; 118
    6124:	ff 4e       	sbci	r31, 0xEF	; 239
    6126:	94 91       	lpm	r25, Z
    6128:	e8 2d       	mov	r30, r8
    612a:	f0 e0       	ldi	r31, 0x00	; 0
    612c:	e6 57       	subi	r30, 0x76	; 118
    612e:	ff 4e       	sbci	r31, 0xEF	; 239
    6130:	e4 91       	lpm	r30, Z
    6132:	80 90 59 05 	lds	r8, 0x0559	; 0x800559 <AESKEY+0xac>
    6136:	90 90 5a 05 	lds	r9, 0x055A	; 0x80055a <AESKEY+0xad>
    613a:	a0 90 5b 05 	lds	r10, 0x055B	; 0x80055b <AESKEY+0xae>
    613e:	b0 90 5c 05 	lds	r11, 0x055C	; 0x80055c <AESKEY+0xaf>
    6142:	8e 26       	eor	r8, r30
    6144:	b8 26       	eor	r11, r24
    6146:	a2 26       	eor	r10, r18
            AES_expr(a3,t3,t0,t1,t2,11);
    6148:	99 26       	eor	r9, r25
            // result of AES encryption in a0-a3

            if( mode & AES_MIC ) {
    614a:	09 89       	ldd	r16, Y+17	; 0x11
    614c:	01 ff       	sbrs	r16, 1
    614e:	e7 c0       	rjmp	.+462    	; 0x631e <os_aes+0xec4>
                if( (t1 = (mode & AES_MICSUB) >> 4) != 0 ) { // last block
    6150:	40 2f       	mov	r20, r16
    6152:	40 73       	andi	r20, 0x30	; 48
    6154:	50 e0       	ldi	r21, 0x00	; 0
    6156:	64 e0       	ldi	r22, 0x04	; 4
    6158:	55 95       	asr	r21
    615a:	47 95       	ror	r20
    615c:	6a 95       	dec	r22
    615e:	e1 f7       	brne	.-8      	; 0x6158 <os_aes+0xcfe>
    6160:	41 15       	cp	r20, r1
    6162:	51 05       	cpc	r21, r1
    6164:	09 f4       	brne	.+2      	; 0x6168 <os_aes+0xd0e>
    6166:	6d ca       	rjmp	.-2854   	; 0x5642 <os_aes+0x1e8>
    6168:	ba 01       	movw	r22, r20
    616a:	55 0f       	add	r21, r21
    616c:	88 0b       	sbc	r24, r24
    616e:	99 0b       	sbc	r25, r25
    6170:	6d 83       	std	Y+5, r22	; 0x05
    6172:	7e 83       	std	Y+6, r23	; 0x06
    6174:	8f 83       	std	Y+7, r24	; 0x07
    6176:	98 87       	std	Y+8, r25	; 0x08
                    do {
                        // compute CMAC subkey K1 and K2
                        t0 = a0 >> 31; // save MSB
    6178:	89 81       	ldd	r24, Y+1	; 0x01
    617a:	9a 81       	ldd	r25, Y+2	; 0x02
    617c:	ab 81       	ldd	r26, Y+3	; 0x03
    617e:	bc 81       	ldd	r27, Y+4	; 0x04
    6180:	88 27       	eor	r24, r24
    6182:	b7 fd       	sbrc	r27, 7
    6184:	83 95       	inc	r24
    6186:	99 27       	eor	r25, r25
    6188:	aa 27       	eor	r26, r26
    618a:	bb 27       	eor	r27, r27
                        a0 = (a0 << 1) | (a1 >> 31);
    618c:	49 81       	ldd	r20, Y+1	; 0x01
    618e:	5a 81       	ldd	r21, Y+2	; 0x02
    6190:	6b 81       	ldd	r22, Y+3	; 0x03
    6192:	7c 81       	ldd	r23, Y+4	; 0x04
    6194:	44 0f       	add	r20, r20
    6196:	55 1f       	adc	r21, r21
    6198:	66 1f       	adc	r22, r22
    619a:	77 1f       	adc	r23, r23
    619c:	97 01       	movw	r18, r14
    619e:	86 01       	movw	r16, r12
    61a0:	00 27       	eor	r16, r16
    61a2:	37 fd       	sbrc	r19, 7
    61a4:	03 95       	inc	r16
    61a6:	11 27       	eor	r17, r17
    61a8:	22 27       	eor	r18, r18
    61aa:	33 27       	eor	r19, r19
    61ac:	04 2b       	or	r16, r20
    61ae:	15 2b       	or	r17, r21
    61b0:	26 2b       	or	r18, r22
    61b2:	37 2b       	or	r19, r23
    61b4:	09 83       	std	Y+1, r16	; 0x01
    61b6:	1a 83       	std	Y+2, r17	; 0x02
    61b8:	2b 83       	std	Y+3, r18	; 0x03
    61ba:	3c 83       	std	Y+4, r19	; 0x04
                        a1 = (a1 << 1) | (a2 >> 31);
    61bc:	cc 0c       	add	r12, r12
    61be:	dd 1c       	adc	r13, r13
    61c0:	ee 1c       	adc	r14, r14
    61c2:	ff 1c       	adc	r15, r15
    61c4:	b3 01       	movw	r22, r6
    61c6:	a2 01       	movw	r20, r4
    61c8:	44 27       	eor	r20, r20
    61ca:	77 fd       	sbrc	r23, 7
    61cc:	43 95       	inc	r20
    61ce:	55 27       	eor	r21, r21
    61d0:	66 27       	eor	r22, r22
    61d2:	77 27       	eor	r23, r23
    61d4:	c4 2a       	or	r12, r20
    61d6:	d5 2a       	or	r13, r21
    61d8:	e6 2a       	or	r14, r22
    61da:	f7 2a       	or	r15, r23
                        a2 = (a2 << 1) | (a3 >> 31);
    61dc:	44 0c       	add	r4, r4
    61de:	55 1c       	adc	r5, r5
    61e0:	66 1c       	adc	r6, r6
    61e2:	77 1c       	adc	r7, r7
    61e4:	b5 01       	movw	r22, r10
    61e6:	a4 01       	movw	r20, r8
    61e8:	44 27       	eor	r20, r20
    61ea:	77 fd       	sbrc	r23, 7
    61ec:	43 95       	inc	r20
    61ee:	55 27       	eor	r21, r21
    61f0:	66 27       	eor	r22, r22
    61f2:	77 27       	eor	r23, r23
    61f4:	44 2a       	or	r4, r20
    61f6:	55 2a       	or	r5, r21
    61f8:	66 2a       	or	r6, r22
    61fa:	77 2a       	or	r7, r23
                        a3 = (a3 << 1);
    61fc:	88 0c       	add	r8, r8
    61fe:	99 1c       	adc	r9, r9
    6200:	aa 1c       	adc	r10, r10
    6202:	bb 1c       	adc	r11, r11
                        if( t0 ) a3 ^= 0x87;
    6204:	89 2b       	or	r24, r25
    6206:	8a 2b       	or	r24, r26
    6208:	8b 2b       	or	r24, r27
    620a:	11 f0       	breq	.+4      	; 0x6210 <os_aes+0xdb6>
    620c:	17 e8       	ldi	r17, 0x87	; 135
    620e:	81 26       	eor	r8, r17
                    } while( --t1 );
    6210:	2d 81       	ldd	r18, Y+5	; 0x05
    6212:	3e 81       	ldd	r19, Y+6	; 0x06
    6214:	4f 81       	ldd	r20, Y+7	; 0x07
    6216:	58 85       	ldd	r21, Y+8	; 0x08
    6218:	21 50       	subi	r18, 0x01	; 1
    621a:	31 09       	sbc	r19, r1
    621c:	41 09       	sbc	r20, r1
    621e:	51 09       	sbc	r21, r1
    6220:	2d 83       	std	Y+5, r18	; 0x05
    6222:	3e 83       	std	Y+6, r19	; 0x06
    6224:	4f 83       	std	Y+7, r20	; 0x07
    6226:	58 87       	std	Y+8, r21	; 0x08
    6228:	23 2b       	or	r18, r19
    622a:	24 2b       	or	r18, r20
    622c:	25 2b       	or	r18, r21
    622e:	09 f0       	breq	.+2      	; 0x6232 <os_aes+0xdd8>
    6230:	a3 cf       	rjmp	.-186    	; 0x6178 <os_aes+0xd1e>

                    AESAUX[0] ^= a0;
    6232:	80 91 5d 05 	lds	r24, 0x055D	; 0x80055d <AESAUX>
    6236:	90 91 5e 05 	lds	r25, 0x055E	; 0x80055e <AESAUX+0x1>
    623a:	a0 91 5f 05 	lds	r26, 0x055F	; 0x80055f <AESAUX+0x2>
    623e:	b0 91 60 05 	lds	r27, 0x0560	; 0x800560 <AESAUX+0x3>
    6242:	49 81       	ldd	r20, Y+1	; 0x01
    6244:	5a 81       	ldd	r21, Y+2	; 0x02
    6246:	6b 81       	ldd	r22, Y+3	; 0x03
    6248:	7c 81       	ldd	r23, Y+4	; 0x04
    624a:	84 27       	eor	r24, r20
    624c:	95 27       	eor	r25, r21
    624e:	a6 27       	eor	r26, r22
    6250:	b7 27       	eor	r27, r23
    6252:	80 93 5d 05 	sts	0x055D, r24	; 0x80055d <AESAUX>
    6256:	90 93 5e 05 	sts	0x055E, r25	; 0x80055e <AESAUX+0x1>
    625a:	a0 93 5f 05 	sts	0x055F, r26	; 0x80055f <AESAUX+0x2>
    625e:	b0 93 60 05 	sts	0x0560, r27	; 0x800560 <AESAUX+0x3>
                    AESAUX[1] ^= a1;
    6262:	80 91 61 05 	lds	r24, 0x0561	; 0x800561 <AESAUX+0x4>
    6266:	90 91 62 05 	lds	r25, 0x0562	; 0x800562 <AESAUX+0x5>
    626a:	a0 91 63 05 	lds	r26, 0x0563	; 0x800563 <AESAUX+0x6>
    626e:	b0 91 64 05 	lds	r27, 0x0564	; 0x800564 <AESAUX+0x7>
    6272:	8c 25       	eor	r24, r12
    6274:	9d 25       	eor	r25, r13
    6276:	ae 25       	eor	r26, r14
    6278:	bf 25       	eor	r27, r15
    627a:	80 93 61 05 	sts	0x0561, r24	; 0x800561 <AESAUX+0x4>
    627e:	90 93 62 05 	sts	0x0562, r25	; 0x800562 <AESAUX+0x5>
    6282:	a0 93 63 05 	sts	0x0563, r26	; 0x800563 <AESAUX+0x6>
    6286:	b0 93 64 05 	sts	0x0564, r27	; 0x800564 <AESAUX+0x7>
                    AESAUX[2] ^= a2;
    628a:	80 91 65 05 	lds	r24, 0x0565	; 0x800565 <AESAUX+0x8>
    628e:	90 91 66 05 	lds	r25, 0x0566	; 0x800566 <AESAUX+0x9>
    6292:	a0 91 67 05 	lds	r26, 0x0567	; 0x800567 <AESAUX+0xa>
    6296:	b0 91 68 05 	lds	r27, 0x0568	; 0x800568 <AESAUX+0xb>
    629a:	84 25       	eor	r24, r4
    629c:	95 25       	eor	r25, r5
    629e:	a6 25       	eor	r26, r6
    62a0:	b7 25       	eor	r27, r7
    62a2:	80 93 65 05 	sts	0x0565, r24	; 0x800565 <AESAUX+0x8>
    62a6:	90 93 66 05 	sts	0x0566, r25	; 0x800566 <AESAUX+0x9>
    62aa:	a0 93 67 05 	sts	0x0567, r26	; 0x800567 <AESAUX+0xa>
    62ae:	b0 93 68 05 	sts	0x0568, r27	; 0x800568 <AESAUX+0xb>
                    AESAUX[3] ^= a3;
    62b2:	80 91 69 05 	lds	r24, 0x0569	; 0x800569 <AESAUX+0xc>
    62b6:	90 91 6a 05 	lds	r25, 0x056A	; 0x80056a <AESAUX+0xd>
    62ba:	a0 91 6b 05 	lds	r26, 0x056B	; 0x80056b <AESAUX+0xe>
    62be:	b0 91 6c 05 	lds	r27, 0x056C	; 0x80056c <AESAUX+0xf>
    62c2:	88 25       	eor	r24, r8
    62c4:	99 25       	eor	r25, r9
    62c6:	aa 25       	eor	r26, r10
    62c8:	bb 25       	eor	r27, r11
    62ca:	80 93 69 05 	sts	0x0569, r24	; 0x800569 <AESAUX+0xc>
    62ce:	90 93 6a 05 	sts	0x056A, r25	; 0x80056a <AESAUX+0xd>
    62d2:	a0 93 6b 05 	sts	0x056B, r26	; 0x80056b <AESAUX+0xe>
    62d6:	b0 93 6c 05 	sts	0x056C, r27	; 0x80056c <AESAUX+0xf>
                    mode &= ~AES_MICSUB;
    62da:	09 89       	ldd	r16, Y+17	; 0x11
    62dc:	0f 7c       	andi	r16, 0xCF	; 207
    62de:	09 8b       	std	Y+17, r16	; 0x11
    62e0:	ea a5       	ldd	r30, Y+42	; 0x2a
    62e2:	fb a5       	ldd	r31, Y+43	; 0x2b
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
                a0 = a1 = a2 = a3 = 0; // load null block
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
            } else
        LOADDATA: { // load data block (partially)
                for(t0=0; t0<16; t0++) {
    62e4:	80 e0       	ldi	r24, 0x00	; 0
    62e6:	90 e0       	ldi	r25, 0x00	; 0
    62e8:	dc 01       	movw	r26, r24
                    t1 = (t1<<8) | ((t0<len) ? buf[t0] : (t0==len) ? 0x80 : 0x00);
    62ea:	91 01       	movw	r18, r2
    62ec:	40 e0       	ldi	r20, 0x00	; 0
    62ee:	50 e0       	ldi	r21, 0x00	; 0
    62f0:	29 87       	std	Y+9, r18	; 0x09
    62f2:	3a 87       	std	Y+10, r19	; 0x0a
    62f4:	4b 87       	std	Y+11, r20	; 0x0b
    62f6:	5c 87       	std	Y+12, r21	; 0x0c
    62f8:	1e ca       	rjmp	.-3012   	; 0x5736 <os_aes+0x2dc>
    62fa:	29 85       	ldd	r18, Y+9	; 0x09
    62fc:	3a 85       	ldd	r19, Y+10	; 0x0a
    62fe:	4b 85       	ldd	r20, Y+11	; 0x0b
    6300:	5c 85       	ldd	r21, Y+12	; 0x0c
    6302:	28 17       	cp	r18, r24
    6304:	39 07       	cpc	r19, r25
    6306:	4a 07       	cpc	r20, r26
    6308:	5b 07       	cpc	r21, r27
    630a:	29 f4       	brne	.+10     	; 0x6316 <os_aes+0xebc>
    630c:	40 e8       	ldi	r20, 0x80	; 128
    630e:	50 e0       	ldi	r21, 0x00	; 0
    6310:	60 e0       	ldi	r22, 0x00	; 0
    6312:	70 e0       	ldi	r23, 0x00	; 0
    6314:	2a ca       	rjmp	.-2988   	; 0x576a <os_aes+0x310>
    6316:	40 e0       	ldi	r20, 0x00	; 0
    6318:	50 e0       	ldi	r21, 0x00	; 0
    631a:	ba 01       	movw	r22, r20
    631c:	26 ca       	rjmp	.-2996   	; 0x576a <os_aes+0x310>
                    AESAUX[1] = a1;
                    AESAUX[2] = a2;
                    AESAUX[3] = a3;
                }
            } else { // CIPHER
                if( mode & AES_CTR ) { // xor block (partially)
    631e:	19 89       	ldd	r17, Y+17	; 0x11
    6320:	12 ff       	sbrs	r17, 2
    6322:	58 c0       	rjmp	.+176    	; 0x63d4 <os_aes+0xf7a>
                    t0 = (len > 16) ? 16: len;
    6324:	a1 01       	movw	r20, r2
    6326:	21 e1       	ldi	r18, 0x11	; 17
    6328:	22 16       	cp	r2, r18
    632a:	31 04       	cpc	r3, r1
    632c:	10 f0       	brcs	.+4      	; 0x6332 <os_aes+0xed8>
    632e:	40 e1       	ldi	r20, 0x10	; 16
    6330:	50 e0       	ldi	r21, 0x00	; 0
    6332:	ba 01       	movw	r22, r20
    6334:	80 e0       	ldi	r24, 0x00	; 0
    6336:	90 e0       	ldi	r25, 0x00	; 0
    6338:	6d 83       	std	Y+5, r22	; 0x05
    633a:	7e 83       	std	Y+6, r23	; 0x06
    633c:	8f 83       	std	Y+7, r24	; 0x07
    633e:	98 87       	std	Y+8, r25	; 0x08
    6340:	ea a5       	ldd	r30, Y+42	; 0x2a
    6342:	fb a5       	ldd	r31, Y+43	; 0x2b
                    for(t1=0; t1<t0; t1++) {
    6344:	80 e0       	ldi	r24, 0x00	; 0
    6346:	90 e0       	ldi	r25, 0x00	; 0
    6348:	dc 01       	movw	r26, r24
    634a:	2d 81       	ldd	r18, Y+5	; 0x05
    634c:	3e 81       	ldd	r19, Y+6	; 0x06
    634e:	4f 81       	ldd	r20, Y+7	; 0x07
    6350:	58 85       	ldd	r21, Y+8	; 0x08
    6352:	82 17       	cp	r24, r18
    6354:	93 07       	cpc	r25, r19
    6356:	a4 07       	cpc	r26, r20
    6358:	b5 07       	cpc	r27, r21
    635a:	40 f5       	brcc	.+80     	; 0x63ac <os_aes+0xf52>
                        buf[t1] ^= (a0>>24);
    635c:	20 81       	ld	r18, Z
    635e:	7c 81       	ldd	r23, Y+4	; 0x04
    6360:	27 27       	eor	r18, r23
    6362:	21 93       	st	Z+, r18
                        a0 <<= 8;
                        if((t1&3)==3) {
    6364:	ac 01       	movw	r20, r24
    6366:	bd 01       	movw	r22, r26
    6368:	43 70       	andi	r20, 0x03	; 3
    636a:	55 27       	eor	r21, r21
    636c:	66 27       	eor	r22, r22
    636e:	77 27       	eor	r23, r23
    6370:	43 30       	cpi	r20, 0x03	; 3
    6372:	51 05       	cpc	r21, r1
    6374:	61 05       	cpc	r22, r1
    6376:	71 05       	cpc	r23, r1
    6378:	69 f0       	breq	.+26     	; 0x6394 <os_aes+0xf3a>
            } else { // CIPHER
                if( mode & AES_CTR ) { // xor block (partially)
                    t0 = (len > 16) ? 16: len;
                    for(t1=0; t1<t0; t1++) {
                        buf[t1] ^= (a0>>24);
                        a0 <<= 8;
    637a:	09 81       	ldd	r16, Y+1	; 0x01
    637c:	1a 81       	ldd	r17, Y+2	; 0x02
    637e:	2b 81       	ldd	r18, Y+3	; 0x03
    6380:	3c 81       	ldd	r19, Y+4	; 0x04
    6382:	32 2f       	mov	r19, r18
    6384:	21 2f       	mov	r18, r17
    6386:	10 2f       	mov	r17, r16
    6388:	00 27       	eor	r16, r16
    638a:	09 83       	std	Y+1, r16	; 0x01
    638c:	1a 83       	std	Y+2, r17	; 0x02
    638e:	2b 83       	std	Y+3, r18	; 0x03
    6390:	3c 83       	std	Y+4, r19	; 0x04
    6392:	08 c0       	rjmp	.+16     	; 0x63a4 <os_aes+0xf4a>
    6394:	c9 82       	std	Y+1, r12	; 0x01
    6396:	da 82       	std	Y+2, r13	; 0x02
    6398:	eb 82       	std	Y+3, r14	; 0x03
    639a:	fc 82       	std	Y+4, r15	; 0x04
    639c:	73 01       	movw	r14, r6
    639e:	62 01       	movw	r12, r4
                        if((t1&3)==3) {
                            a0 = a1;
                            a1 = a2;
                            a2 = a3;
    63a0:	24 01       	movw	r4, r8
    63a2:	35 01       	movw	r6, r10
                    AESAUX[3] = a3;
                }
            } else { // CIPHER
                if( mode & AES_CTR ) { // xor block (partially)
                    t0 = (len > 16) ? 16: len;
                    for(t1=0; t1<t0; t1++) {
    63a4:	01 96       	adiw	r24, 0x01	; 1
    63a6:	a1 1d       	adc	r26, r1
    63a8:	b1 1d       	adc	r27, r1
    63aa:	cf cf       	rjmp	.-98     	; 0x634a <os_aes+0xef0>
                            a1 = a2;
                            a2 = a3;
                        }
                    }
                    // update counter
                    AESAUX[3]++;
    63ac:	80 91 69 05 	lds	r24, 0x0569	; 0x800569 <AESAUX+0xc>
    63b0:	90 91 6a 05 	lds	r25, 0x056A	; 0x80056a <AESAUX+0xd>
    63b4:	a0 91 6b 05 	lds	r26, 0x056B	; 0x80056b <AESAUX+0xe>
    63b8:	b0 91 6c 05 	lds	r27, 0x056C	; 0x80056c <AESAUX+0xf>
    63bc:	01 96       	adiw	r24, 0x01	; 1
    63be:	a1 1d       	adc	r26, r1
    63c0:	b1 1d       	adc	r27, r1
    63c2:	80 93 69 05 	sts	0x0569, r24	; 0x800569 <AESAUX+0xc>
    63c6:	90 93 6a 05 	sts	0x056A, r25	; 0x80056a <AESAUX+0xd>
    63ca:	a0 93 6b 05 	sts	0x056B, r26	; 0x80056b <AESAUX+0xe>
    63ce:	b0 93 6c 05 	sts	0x056C, r27	; 0x80056c <AESAUX+0xf>
    63d2:	33 c0       	rjmp	.+102    	; 0x643a <os_aes+0xfe0>
                } else { // ECB
                    // store block
                    msbf4_write(buf+0,  a0);
    63d4:	ec 81       	ldd	r30, Y+4	; 0x04
    63d6:	aa a5       	ldd	r26, Y+42	; 0x2a
    63d8:	bb a5       	ldd	r27, Y+43	; 0x2b
    63da:	ec 93       	st	X, r30
    63dc:	fb 81       	ldd	r31, Y+3	; 0x03
    63de:	11 96       	adiw	r26, 0x01	; 1
    63e0:	fc 93       	st	X, r31
    63e2:	11 97       	sbiw	r26, 0x01	; 1
    63e4:	0a 81       	ldd	r16, Y+2	; 0x02
    63e6:	12 96       	adiw	r26, 0x02	; 2
    63e8:	0c 93       	st	X, r16
    63ea:	12 97       	sbiw	r26, 0x02	; 2
    63ec:	19 81       	ldd	r17, Y+1	; 0x01
    63ee:	13 96       	adiw	r26, 0x03	; 3
    63f0:	1c 93       	st	X, r17
    63f2:	13 97       	sbiw	r26, 0x03	; 3
                    msbf4_write(buf+4,  a1);
    63f4:	14 96       	adiw	r26, 0x04	; 4
    63f6:	fc 92       	st	X, r15
    63f8:	14 97       	sbiw	r26, 0x04	; 4
    63fa:	15 96       	adiw	r26, 0x05	; 5
    63fc:	ec 92       	st	X, r14
    63fe:	15 97       	sbiw	r26, 0x05	; 5
    6400:	16 96       	adiw	r26, 0x06	; 6
    6402:	dc 92       	st	X, r13
    6404:	16 97       	sbiw	r26, 0x06	; 6
    6406:	17 96       	adiw	r26, 0x07	; 7
    6408:	cc 92       	st	X, r12
    640a:	17 97       	sbiw	r26, 0x07	; 7
                    msbf4_write(buf+8,  a2);
    640c:	18 96       	adiw	r26, 0x08	; 8
    640e:	7c 92       	st	X, r7
    6410:	18 97       	sbiw	r26, 0x08	; 8
    6412:	19 96       	adiw	r26, 0x09	; 9
    6414:	6c 92       	st	X, r6
    6416:	19 97       	sbiw	r26, 0x09	; 9
    6418:	1a 96       	adiw	r26, 0x0a	; 10
    641a:	5c 92       	st	X, r5
    641c:	1a 97       	sbiw	r26, 0x0a	; 10
    641e:	1b 96       	adiw	r26, 0x0b	; 11
    6420:	4c 92       	st	X, r4
    6422:	1b 97       	sbiw	r26, 0x0b	; 11
                    msbf4_write(buf+12, a3);
    6424:	1c 96       	adiw	r26, 0x0c	; 12
    6426:	bc 92       	st	X, r11
    6428:	1c 97       	sbiw	r26, 0x0c	; 12
    642a:	1d 96       	adiw	r26, 0x0d	; 13
    642c:	ac 92       	st	X, r10
    642e:	1d 97       	sbiw	r26, 0x0d	; 13
    6430:	1e 96       	adiw	r26, 0x0e	; 14
    6432:	9c 92       	st	X, r9
    6434:	1e 97       	sbiw	r26, 0x0e	; 14
    6436:	1f 96       	adiw	r26, 0x0f	; 15
    6438:	8c 92       	st	X, r8
                }
            }

            // update block state
            if( (mode & AES_MIC)==0 || (mode & AES_MICNOAUX) ) {
                buf += 16;
    643a:	0a a5       	ldd	r16, Y+42	; 0x2a
    643c:	1b a5       	ldd	r17, Y+43	; 0x2b
    643e:	00 5f       	subi	r16, 0xF0	; 240
    6440:	1f 4f       	sbci	r17, 0xFF	; 255
    6442:	1b a7       	std	Y+43, r17	; 0x2b
    6444:	0a a7       	std	Y+42, r16	; 0x2a
                len -= 16;
    6446:	10 e1       	ldi	r17, 0x10	; 16
    6448:	21 1a       	sub	r2, r17
    644a:	31 08       	sbc	r3, r1
    644c:	25 c9       	rjmp	.-3510   	; 0x5698 <os_aes+0x23e>
            }
            mode |= AES_MICNOAUX;
        }
        return AESAUX[0];
    644e:	60 91 5d 05 	lds	r22, 0x055D	; 0x80055d <AESAUX>
    6452:	70 91 5e 05 	lds	r23, 0x055E	; 0x80055e <AESAUX+0x1>
    6456:	80 91 5f 05 	lds	r24, 0x055F	; 0x80055f <AESAUX+0x2>
    645a:	90 91 60 05 	lds	r25, 0x0560	; 0x800560 <AESAUX+0x3>
}
    645e:	ab 96       	adiw	r28, 0x2b	; 43
    6460:	0f b6       	in	r0, 0x3f	; 63
    6462:	f8 94       	cli
    6464:	de bf       	out	0x3e, r29	; 62
    6466:	0f be       	out	0x3f, r0	; 63
    6468:	cd bf       	out	0x3d, r28	; 61
    646a:	df 91       	pop	r29
    646c:	cf 91       	pop	r28
    646e:	1f 91       	pop	r17
    6470:	0f 91       	pop	r16
    6472:	ff 90       	pop	r15
    6474:	ef 90       	pop	r14
    6476:	df 90       	pop	r13
    6478:	cf 90       	pop	r12
    647a:	bf 90       	pop	r11
    647c:	af 90       	pop	r10
    647e:	9f 90       	pop	r9
    6480:	8f 90       	pop	r8
    6482:	7f 90       	pop	r7
    6484:	6f 90       	pop	r6
    6486:	5f 90       	pop	r5
    6488:	4f 90       	pop	r4
    648a:	3f 90       	pop	r3
    648c:	2f 90       	pop	r2
    648e:	08 95       	ret

00006490 <__udivmodqi4>:
    6490:	99 1b       	sub	r25, r25
    6492:	79 e0       	ldi	r23, 0x09	; 9
    6494:	04 c0       	rjmp	.+8      	; 0x649e <__udivmodqi4_ep>

00006496 <__udivmodqi4_loop>:
    6496:	99 1f       	adc	r25, r25
    6498:	96 17       	cp	r25, r22
    649a:	08 f0       	brcs	.+2      	; 0x649e <__udivmodqi4_ep>
    649c:	96 1b       	sub	r25, r22

0000649e <__udivmodqi4_ep>:
    649e:	88 1f       	adc	r24, r24
    64a0:	7a 95       	dec	r23
    64a2:	c9 f7       	brne	.-14     	; 0x6496 <__udivmodqi4_loop>
    64a4:	80 95       	com	r24
    64a6:	08 95       	ret

000064a8 <__udivmodhi4>:
    64a8:	aa 1b       	sub	r26, r26
    64aa:	bb 1b       	sub	r27, r27
    64ac:	51 e1       	ldi	r21, 0x11	; 17
    64ae:	07 c0       	rjmp	.+14     	; 0x64be <__udivmodhi4_ep>

000064b0 <__udivmodhi4_loop>:
    64b0:	aa 1f       	adc	r26, r26
    64b2:	bb 1f       	adc	r27, r27
    64b4:	a6 17       	cp	r26, r22
    64b6:	b7 07       	cpc	r27, r23
    64b8:	10 f0       	brcs	.+4      	; 0x64be <__udivmodhi4_ep>
    64ba:	a6 1b       	sub	r26, r22
    64bc:	b7 0b       	sbc	r27, r23

000064be <__udivmodhi4_ep>:
    64be:	88 1f       	adc	r24, r24
    64c0:	99 1f       	adc	r25, r25
    64c2:	5a 95       	dec	r21
    64c4:	a9 f7       	brne	.-22     	; 0x64b0 <__udivmodhi4_loop>
    64c6:	80 95       	com	r24
    64c8:	90 95       	com	r25
    64ca:	bc 01       	movw	r22, r24
    64cc:	cd 01       	movw	r24, r26
    64ce:	08 95       	ret

000064d0 <__divmodhi4>:
    64d0:	97 fb       	bst	r25, 7
    64d2:	07 2e       	mov	r0, r23
    64d4:	16 f4       	brtc	.+4      	; 0x64da <__divmodhi4+0xa>
    64d6:	00 94       	com	r0
    64d8:	07 d0       	rcall	.+14     	; 0x64e8 <__divmodhi4_neg1>
    64da:	77 fd       	sbrc	r23, 7
    64dc:	09 d0       	rcall	.+18     	; 0x64f0 <__divmodhi4_neg2>
    64de:	0e 94 54 32 	call	0x64a8	; 0x64a8 <__udivmodhi4>
    64e2:	07 fc       	sbrc	r0, 7
    64e4:	05 d0       	rcall	.+10     	; 0x64f0 <__divmodhi4_neg2>
    64e6:	3e f4       	brtc	.+14     	; 0x64f6 <__divmodhi4_exit>

000064e8 <__divmodhi4_neg1>:
    64e8:	90 95       	com	r25
    64ea:	81 95       	neg	r24
    64ec:	9f 4f       	sbci	r25, 0xFF	; 255
    64ee:	08 95       	ret

000064f0 <__divmodhi4_neg2>:
    64f0:	70 95       	com	r23
    64f2:	61 95       	neg	r22
    64f4:	7f 4f       	sbci	r23, 0xFF	; 255

000064f6 <__divmodhi4_exit>:
    64f6:	08 95       	ret

000064f8 <__divmodsi4>:
    64f8:	05 2e       	mov	r0, r21
    64fa:	97 fb       	bst	r25, 7
    64fc:	1e f4       	brtc	.+6      	; 0x6504 <__divmodsi4+0xc>
    64fe:	00 94       	com	r0
    6500:	0e 94 93 32 	call	0x6526	; 0x6526 <__negsi2>
    6504:	57 fd       	sbrc	r21, 7
    6506:	07 d0       	rcall	.+14     	; 0x6516 <__divmodsi4_neg2>
    6508:	0e 94 63 34 	call	0x68c6	; 0x68c6 <__udivmodsi4>
    650c:	07 fc       	sbrc	r0, 7
    650e:	03 d0       	rcall	.+6      	; 0x6516 <__divmodsi4_neg2>
    6510:	4e f4       	brtc	.+18     	; 0x6524 <__divmodsi4_exit>
    6512:	0c 94 93 32 	jmp	0x6526	; 0x6526 <__negsi2>

00006516 <__divmodsi4_neg2>:
    6516:	50 95       	com	r21
    6518:	40 95       	com	r20
    651a:	30 95       	com	r19
    651c:	21 95       	neg	r18
    651e:	3f 4f       	sbci	r19, 0xFF	; 255
    6520:	4f 4f       	sbci	r20, 0xFF	; 255
    6522:	5f 4f       	sbci	r21, 0xFF	; 255

00006524 <__divmodsi4_exit>:
    6524:	08 95       	ret

00006526 <__negsi2>:
    6526:	90 95       	com	r25
    6528:	80 95       	com	r24
    652a:	70 95       	com	r23
    652c:	61 95       	neg	r22
    652e:	7f 4f       	sbci	r23, 0xFF	; 255
    6530:	8f 4f       	sbci	r24, 0xFF	; 255
    6532:	9f 4f       	sbci	r25, 0xFF	; 255
    6534:	08 95       	ret

00006536 <__tablejump2__>:
    6536:	ee 0f       	add	r30, r30
    6538:	ff 1f       	adc	r31, r31
    653a:	05 90       	lpm	r0, Z+
    653c:	f4 91       	lpm	r31, Z
    653e:	e0 2d       	mov	r30, r0
    6540:	09 94       	ijmp

00006542 <__bswapsi2>:
    6542:	69 27       	eor	r22, r25
    6544:	96 27       	eor	r25, r22
    6546:	69 27       	eor	r22, r25
    6548:	78 27       	eor	r23, r24
    654a:	87 27       	eor	r24, r23
    654c:	78 27       	eor	r23, r24
    654e:	08 95       	ret

00006550 <__umulhisi3>:
    6550:	a2 9f       	mul	r26, r18
    6552:	b0 01       	movw	r22, r0
    6554:	b3 9f       	mul	r27, r19
    6556:	c0 01       	movw	r24, r0
    6558:	a3 9f       	mul	r26, r19
    655a:	70 0d       	add	r23, r0
    655c:	81 1d       	adc	r24, r1
    655e:	11 24       	eor	r1, r1
    6560:	91 1d       	adc	r25, r1
    6562:	b2 9f       	mul	r27, r18
    6564:	70 0d       	add	r23, r0
    6566:	81 1d       	adc	r24, r1
    6568:	11 24       	eor	r1, r1
    656a:	91 1d       	adc	r25, r1
    656c:	08 95       	ret

0000656e <__usmulhisi3>:
    656e:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>

00006572 <__usmulhisi3_tail>:
    6572:	b7 ff       	sbrs	r27, 7
    6574:	08 95       	ret
    6576:	82 1b       	sub	r24, r18
    6578:	93 0b       	sbc	r25, r19
    657a:	08 95       	ret

0000657c <__muluhisi3>:
    657c:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    6580:	a5 9f       	mul	r26, r21
    6582:	90 0d       	add	r25, r0
    6584:	b4 9f       	mul	r27, r20
    6586:	90 0d       	add	r25, r0
    6588:	a4 9f       	mul	r26, r20
    658a:	80 0d       	add	r24, r0
    658c:	91 1d       	adc	r25, r1
    658e:	11 24       	eor	r1, r1
    6590:	08 95       	ret

00006592 <__mulshisi3>:
    6592:	b7 ff       	sbrs	r27, 7
    6594:	0c 94 be 32 	jmp	0x657c	; 0x657c <__muluhisi3>

00006598 <__mulohisi3>:
    6598:	0e 94 be 32 	call	0x657c	; 0x657c <__muluhisi3>
    659c:	82 1b       	sub	r24, r18
    659e:	93 0b       	sbc	r25, r19
    65a0:	08 95       	ret

000065a2 <__muldi3>:
    65a2:	df 93       	push	r29
    65a4:	cf 93       	push	r28
    65a6:	1f 93       	push	r17
    65a8:	0f 93       	push	r16
    65aa:	9a 9d       	mul	r25, r10
    65ac:	f0 2d       	mov	r31, r0
    65ae:	21 9f       	mul	r18, r17
    65b0:	f0 0d       	add	r31, r0
    65b2:	8b 9d       	mul	r24, r11
    65b4:	f0 0d       	add	r31, r0
    65b6:	8a 9d       	mul	r24, r10
    65b8:	e0 2d       	mov	r30, r0
    65ba:	f1 0d       	add	r31, r1
    65bc:	03 9f       	mul	r16, r19
    65be:	f0 0d       	add	r31, r0
    65c0:	02 9f       	mul	r16, r18
    65c2:	e0 0d       	add	r30, r0
    65c4:	f1 1d       	adc	r31, r1
    65c6:	4e 9d       	mul	r20, r14
    65c8:	e0 0d       	add	r30, r0
    65ca:	f1 1d       	adc	r31, r1
    65cc:	5e 9d       	mul	r21, r14
    65ce:	f0 0d       	add	r31, r0
    65d0:	4f 9d       	mul	r20, r15
    65d2:	f0 0d       	add	r31, r0
    65d4:	7f 93       	push	r23
    65d6:	6f 93       	push	r22
    65d8:	bf 92       	push	r11
    65da:	af 92       	push	r10
    65dc:	5f 93       	push	r21
    65de:	4f 93       	push	r20
    65e0:	d5 01       	movw	r26, r10
    65e2:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    65e6:	8b 01       	movw	r16, r22
    65e8:	ac 01       	movw	r20, r24
    65ea:	d7 01       	movw	r26, r14
    65ec:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    65f0:	eb 01       	movw	r28, r22
    65f2:	e8 0f       	add	r30, r24
    65f4:	f9 1f       	adc	r31, r25
    65f6:	d6 01       	movw	r26, r12
    65f8:	0e 94 21 33 	call	0x6642	; 0x6642 <__muldi3_6>
    65fc:	2f 91       	pop	r18
    65fe:	3f 91       	pop	r19
    6600:	d6 01       	movw	r26, r12
    6602:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    6606:	c6 0f       	add	r28, r22
    6608:	d7 1f       	adc	r29, r23
    660a:	e8 1f       	adc	r30, r24
    660c:	f9 1f       	adc	r31, r25
    660e:	af 91       	pop	r26
    6610:	bf 91       	pop	r27
    6612:	0e 94 21 33 	call	0x6642	; 0x6642 <__muldi3_6>
    6616:	2f 91       	pop	r18
    6618:	3f 91       	pop	r19
    661a:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    661e:	c6 0f       	add	r28, r22
    6620:	d7 1f       	adc	r29, r23
    6622:	e8 1f       	adc	r30, r24
    6624:	f9 1f       	adc	r31, r25
    6626:	d6 01       	movw	r26, r12
    6628:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    662c:	e6 0f       	add	r30, r22
    662e:	f7 1f       	adc	r31, r23
    6630:	98 01       	movw	r18, r16
    6632:	be 01       	movw	r22, r28
    6634:	cf 01       	movw	r24, r30
    6636:	11 24       	eor	r1, r1
    6638:	0f 91       	pop	r16
    663a:	1f 91       	pop	r17
    663c:	cf 91       	pop	r28
    663e:	df 91       	pop	r29
    6640:	08 95       	ret

00006642 <__muldi3_6>:
    6642:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    6646:	46 0f       	add	r20, r22
    6648:	57 1f       	adc	r21, r23
    664a:	c8 1f       	adc	r28, r24
    664c:	d9 1f       	adc	r29, r25
    664e:	08 f4       	brcc	.+2      	; 0x6652 <__muldi3_6+0x10>
    6650:	31 96       	adiw	r30, 0x01	; 1
    6652:	08 95       	ret

00006654 <__umulsidi3>:
    6654:	e8 94       	clt

00006656 <__umulsidi3_helper>:
    6656:	df 93       	push	r29
    6658:	cf 93       	push	r28
    665a:	fc 01       	movw	r30, r24
    665c:	db 01       	movw	r26, r22
    665e:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    6662:	7f 93       	push	r23
    6664:	6f 93       	push	r22
    6666:	e9 01       	movw	r28, r18
    6668:	9a 01       	movw	r18, r20
    666a:	ac 01       	movw	r20, r24
    666c:	bf 93       	push	r27
    666e:	af 93       	push	r26
    6670:	3f 93       	push	r19
    6672:	2f 93       	push	r18
    6674:	df 01       	movw	r26, r30
    6676:	0e 94 a8 32 	call	0x6550	; 0x6550 <__umulhisi3>
    667a:	26 f4       	brtc	.+8      	; 0x6684 <__umulsidi3_helper+0x2e>
    667c:	6c 1b       	sub	r22, r28
    667e:	7d 0b       	sbc	r23, r29
    6680:	82 0b       	sbc	r24, r18
    6682:	93 0b       	sbc	r25, r19
    6684:	9e 01       	movw	r18, r28
    6686:	eb 01       	movw	r28, r22
    6688:	fc 01       	movw	r30, r24
    668a:	0e 94 21 33 	call	0x6642	; 0x6642 <__muldi3_6>
    668e:	af 91       	pop	r26
    6690:	bf 91       	pop	r27
    6692:	2f 91       	pop	r18
    6694:	3f 91       	pop	r19
    6696:	0e 94 21 33 	call	0x6642	; 0x6642 <__muldi3_6>
    669a:	be 01       	movw	r22, r28
    669c:	cf 01       	movw	r24, r30
    669e:	f9 01       	movw	r30, r18
    66a0:	2f 91       	pop	r18
    66a2:	3f 91       	pop	r19
    66a4:	cf 91       	pop	r28
    66a6:	df 91       	pop	r29
    66a8:	08 95       	ret

000066aa <__moddi3>:
    66aa:	68 94       	set
    66ac:	01 c0       	rjmp	.+2      	; 0x66b0 <__divdi3_moddi3>

000066ae <__divdi3>:
    66ae:	e8 94       	clt

000066b0 <__divdi3_moddi3>:
    66b0:	f9 2f       	mov	r31, r25
    66b2:	f1 2b       	or	r31, r17
    66b4:	12 f0       	brmi	.+4      	; 0x66ba <__divdi3_moddi3+0xa>
    66b6:	0c 94 89 33 	jmp	0x6712	; 0x6712 <__udivdi3_umoddi3>
    66ba:	a0 e0       	ldi	r26, 0x00	; 0
    66bc:	b0 e0       	ldi	r27, 0x00	; 0
    66be:	e3 e6       	ldi	r30, 0x63	; 99
    66c0:	f3 e3       	ldi	r31, 0x33	; 51
    66c2:	0c 94 fb 33 	jmp	0x67f6	; 0x67f6 <__prologue_saves__+0xc>
    66c6:	09 2e       	mov	r0, r25
    66c8:	05 94       	asr	r0
    66ca:	22 f4       	brpl	.+8      	; 0x66d4 <__divdi3_moddi3+0x24>
    66cc:	0e 94 e5 33 	call	0x67ca	; 0x67ca <__negdi2>
    66d0:	11 23       	and	r17, r17
    66d2:	92 f4       	brpl	.+36     	; 0x66f8 <__divdi3_moddi3+0x48>
    66d4:	f0 e8       	ldi	r31, 0x80	; 128
    66d6:	0f 26       	eor	r0, r31
    66d8:	ff ef       	ldi	r31, 0xFF	; 255
    66da:	e0 94       	com	r14
    66dc:	f0 94       	com	r15
    66de:	00 95       	com	r16
    66e0:	10 95       	com	r17
    66e2:	b0 94       	com	r11
    66e4:	c0 94       	com	r12
    66e6:	d0 94       	com	r13
    66e8:	a1 94       	neg	r10
    66ea:	bf 0a       	sbc	r11, r31
    66ec:	cf 0a       	sbc	r12, r31
    66ee:	df 0a       	sbc	r13, r31
    66f0:	ef 0a       	sbc	r14, r31
    66f2:	ff 0a       	sbc	r15, r31
    66f4:	0f 0b       	sbc	r16, r31
    66f6:	1f 0b       	sbc	r17, r31
    66f8:	0e 94 94 33 	call	0x6728	; 0x6728 <__udivmod64>
    66fc:	07 fc       	sbrc	r0, 7
    66fe:	0e 94 e5 33 	call	0x67ca	; 0x67ca <__negdi2>
    6702:	cd b7       	in	r28, 0x3d	; 61
    6704:	de b7       	in	r29, 0x3e	; 62
    6706:	ec e0       	ldi	r30, 0x0C	; 12
    6708:	0c 94 17 34 	jmp	0x682e	; 0x682e <__epilogue_restores__+0xc>

0000670c <__umoddi3>:
    670c:	68 94       	set
    670e:	01 c0       	rjmp	.+2      	; 0x6712 <__udivdi3_umoddi3>

00006710 <__udivdi3>:
    6710:	e8 94       	clt

00006712 <__udivdi3_umoddi3>:
    6712:	8f 92       	push	r8
    6714:	9f 92       	push	r9
    6716:	cf 93       	push	r28
    6718:	df 93       	push	r29
    671a:	0e 94 94 33 	call	0x6728	; 0x6728 <__udivmod64>
    671e:	df 91       	pop	r29
    6720:	cf 91       	pop	r28
    6722:	9f 90       	pop	r9
    6724:	8f 90       	pop	r8
    6726:	08 95       	ret

00006728 <__udivmod64>:
    6728:	88 24       	eor	r8, r8
    672a:	99 24       	eor	r9, r9
    672c:	f4 01       	movw	r30, r8
    672e:	e4 01       	movw	r28, r8
    6730:	b0 e4       	ldi	r27, 0x40	; 64
    6732:	9f 93       	push	r25
    6734:	aa 27       	eor	r26, r26
    6736:	9a 15       	cp	r25, r10
    6738:	8b 04       	cpc	r8, r11
    673a:	9c 04       	cpc	r9, r12
    673c:	ed 05       	cpc	r30, r13
    673e:	fe 05       	cpc	r31, r14
    6740:	cf 05       	cpc	r28, r15
    6742:	d0 07       	cpc	r29, r16
    6744:	a1 07       	cpc	r26, r17
    6746:	98 f4       	brcc	.+38     	; 0x676e <__udivmod64+0x46>
    6748:	ad 2f       	mov	r26, r29
    674a:	dc 2f       	mov	r29, r28
    674c:	cf 2f       	mov	r28, r31
    674e:	fe 2f       	mov	r31, r30
    6750:	e9 2d       	mov	r30, r9
    6752:	98 2c       	mov	r9, r8
    6754:	89 2e       	mov	r8, r25
    6756:	98 2f       	mov	r25, r24
    6758:	87 2f       	mov	r24, r23
    675a:	76 2f       	mov	r23, r22
    675c:	65 2f       	mov	r22, r21
    675e:	54 2f       	mov	r21, r20
    6760:	43 2f       	mov	r20, r19
    6762:	32 2f       	mov	r19, r18
    6764:	22 27       	eor	r18, r18
    6766:	b8 50       	subi	r27, 0x08	; 8
    6768:	31 f7       	brne	.-52     	; 0x6736 <__udivmod64+0xe>
    676a:	bf 91       	pop	r27
    676c:	27 c0       	rjmp	.+78     	; 0x67bc <__udivmod64+0x94>
    676e:	1b 2e       	mov	r1, r27
    6770:	bf 91       	pop	r27
    6772:	bb 27       	eor	r27, r27
    6774:	22 0f       	add	r18, r18
    6776:	33 1f       	adc	r19, r19
    6778:	44 1f       	adc	r20, r20
    677a:	55 1f       	adc	r21, r21
    677c:	66 1f       	adc	r22, r22
    677e:	77 1f       	adc	r23, r23
    6780:	88 1f       	adc	r24, r24
    6782:	99 1f       	adc	r25, r25
    6784:	88 1c       	adc	r8, r8
    6786:	99 1c       	adc	r9, r9
    6788:	ee 1f       	adc	r30, r30
    678a:	ff 1f       	adc	r31, r31
    678c:	cc 1f       	adc	r28, r28
    678e:	dd 1f       	adc	r29, r29
    6790:	aa 1f       	adc	r26, r26
    6792:	bb 1f       	adc	r27, r27
    6794:	8a 14       	cp	r8, r10
    6796:	9b 04       	cpc	r9, r11
    6798:	ec 05       	cpc	r30, r12
    679a:	fd 05       	cpc	r31, r13
    679c:	ce 05       	cpc	r28, r14
    679e:	df 05       	cpc	r29, r15
    67a0:	a0 07       	cpc	r26, r16
    67a2:	b1 07       	cpc	r27, r17
    67a4:	48 f0       	brcs	.+18     	; 0x67b8 <__udivmod64+0x90>
    67a6:	8a 18       	sub	r8, r10
    67a8:	9b 08       	sbc	r9, r11
    67aa:	ec 09       	sbc	r30, r12
    67ac:	fd 09       	sbc	r31, r13
    67ae:	ce 09       	sbc	r28, r14
    67b0:	df 09       	sbc	r29, r15
    67b2:	a0 0b       	sbc	r26, r16
    67b4:	b1 0b       	sbc	r27, r17
    67b6:	21 60       	ori	r18, 0x01	; 1
    67b8:	1a 94       	dec	r1
    67ba:	e1 f6       	brne	.-72     	; 0x6774 <__udivmod64+0x4c>
    67bc:	2e f4       	brtc	.+10     	; 0x67c8 <__udivmod64+0xa0>
    67be:	94 01       	movw	r18, r8
    67c0:	af 01       	movw	r20, r30
    67c2:	be 01       	movw	r22, r28
    67c4:	cd 01       	movw	r24, r26
    67c6:	00 0c       	add	r0, r0
    67c8:	08 95       	ret

000067ca <__negdi2>:
    67ca:	60 95       	com	r22
    67cc:	70 95       	com	r23
    67ce:	80 95       	com	r24
    67d0:	90 95       	com	r25
    67d2:	30 95       	com	r19
    67d4:	40 95       	com	r20
    67d6:	50 95       	com	r21
    67d8:	21 95       	neg	r18
    67da:	3f 4f       	sbci	r19, 0xFF	; 255
    67dc:	4f 4f       	sbci	r20, 0xFF	; 255
    67de:	5f 4f       	sbci	r21, 0xFF	; 255
    67e0:	6f 4f       	sbci	r22, 0xFF	; 255
    67e2:	7f 4f       	sbci	r23, 0xFF	; 255
    67e4:	8f 4f       	sbci	r24, 0xFF	; 255
    67e6:	9f 4f       	sbci	r25, 0xFF	; 255
    67e8:	08 95       	ret

000067ea <__prologue_saves__>:
    67ea:	2f 92       	push	r2
    67ec:	3f 92       	push	r3
    67ee:	4f 92       	push	r4
    67f0:	5f 92       	push	r5
    67f2:	6f 92       	push	r6
    67f4:	7f 92       	push	r7
    67f6:	8f 92       	push	r8
    67f8:	9f 92       	push	r9
    67fa:	af 92       	push	r10
    67fc:	bf 92       	push	r11
    67fe:	cf 92       	push	r12
    6800:	df 92       	push	r13
    6802:	ef 92       	push	r14
    6804:	ff 92       	push	r15
    6806:	0f 93       	push	r16
    6808:	1f 93       	push	r17
    680a:	cf 93       	push	r28
    680c:	df 93       	push	r29
    680e:	cd b7       	in	r28, 0x3d	; 61
    6810:	de b7       	in	r29, 0x3e	; 62
    6812:	ca 1b       	sub	r28, r26
    6814:	db 0b       	sbc	r29, r27
    6816:	0f b6       	in	r0, 0x3f	; 63
    6818:	f8 94       	cli
    681a:	de bf       	out	0x3e, r29	; 62
    681c:	0f be       	out	0x3f, r0	; 63
    681e:	cd bf       	out	0x3d, r28	; 61
    6820:	09 94       	ijmp

00006822 <__epilogue_restores__>:
    6822:	2a 88       	ldd	r2, Y+18	; 0x12
    6824:	39 88       	ldd	r3, Y+17	; 0x11
    6826:	48 88       	ldd	r4, Y+16	; 0x10
    6828:	5f 84       	ldd	r5, Y+15	; 0x0f
    682a:	6e 84       	ldd	r6, Y+14	; 0x0e
    682c:	7d 84       	ldd	r7, Y+13	; 0x0d
    682e:	8c 84       	ldd	r8, Y+12	; 0x0c
    6830:	9b 84       	ldd	r9, Y+11	; 0x0b
    6832:	aa 84       	ldd	r10, Y+10	; 0x0a
    6834:	b9 84       	ldd	r11, Y+9	; 0x09
    6836:	c8 84       	ldd	r12, Y+8	; 0x08
    6838:	df 80       	ldd	r13, Y+7	; 0x07
    683a:	ee 80       	ldd	r14, Y+6	; 0x06
    683c:	fd 80       	ldd	r15, Y+5	; 0x05
    683e:	0c 81       	ldd	r16, Y+4	; 0x04
    6840:	1b 81       	ldd	r17, Y+3	; 0x03
    6842:	aa 81       	ldd	r26, Y+2	; 0x02
    6844:	b9 81       	ldd	r27, Y+1	; 0x01
    6846:	ce 0f       	add	r28, r30
    6848:	d1 1d       	adc	r29, r1
    684a:	0f b6       	in	r0, 0x3f	; 63
    684c:	f8 94       	cli
    684e:	de bf       	out	0x3e, r29	; 62
    6850:	0f be       	out	0x3f, r0	; 63
    6852:	cd bf       	out	0x3d, r28	; 61
    6854:	ed 01       	movw	r28, r26
    6856:	08 95       	ret

00006858 <__ashldi3>:
    6858:	0f 93       	push	r16
    685a:	08 30       	cpi	r16, 0x08	; 8
    685c:	90 f0       	brcs	.+36     	; 0x6882 <__ashldi3+0x2a>
    685e:	98 2f       	mov	r25, r24
    6860:	87 2f       	mov	r24, r23
    6862:	76 2f       	mov	r23, r22
    6864:	65 2f       	mov	r22, r21
    6866:	54 2f       	mov	r21, r20
    6868:	43 2f       	mov	r20, r19
    686a:	32 2f       	mov	r19, r18
    686c:	22 27       	eor	r18, r18
    686e:	08 50       	subi	r16, 0x08	; 8
    6870:	f4 cf       	rjmp	.-24     	; 0x685a <__ashldi3+0x2>
    6872:	22 0f       	add	r18, r18
    6874:	33 1f       	adc	r19, r19
    6876:	44 1f       	adc	r20, r20
    6878:	55 1f       	adc	r21, r21
    687a:	66 1f       	adc	r22, r22
    687c:	77 1f       	adc	r23, r23
    687e:	88 1f       	adc	r24, r24
    6880:	99 1f       	adc	r25, r25
    6882:	0a 95       	dec	r16
    6884:	b2 f7       	brpl	.-20     	; 0x6872 <__ashldi3+0x1a>
    6886:	0f 91       	pop	r16
    6888:	08 95       	ret

0000688a <__ashrdi3>:
    688a:	97 fb       	bst	r25, 7
    688c:	10 f8       	bld	r1, 0

0000688e <__lshrdi3>:
    688e:	16 94       	lsr	r1
    6890:	00 08       	sbc	r0, r0
    6892:	0f 93       	push	r16
    6894:	08 30       	cpi	r16, 0x08	; 8
    6896:	98 f0       	brcs	.+38     	; 0x68be <__lshrdi3+0x30>
    6898:	08 50       	subi	r16, 0x08	; 8
    689a:	23 2f       	mov	r18, r19
    689c:	34 2f       	mov	r19, r20
    689e:	45 2f       	mov	r20, r21
    68a0:	56 2f       	mov	r21, r22
    68a2:	67 2f       	mov	r22, r23
    68a4:	78 2f       	mov	r23, r24
    68a6:	89 2f       	mov	r24, r25
    68a8:	90 2d       	mov	r25, r0
    68aa:	f4 cf       	rjmp	.-24     	; 0x6894 <__lshrdi3+0x6>
    68ac:	05 94       	asr	r0
    68ae:	97 95       	ror	r25
    68b0:	87 95       	ror	r24
    68b2:	77 95       	ror	r23
    68b4:	67 95       	ror	r22
    68b6:	57 95       	ror	r21
    68b8:	47 95       	ror	r20
    68ba:	37 95       	ror	r19
    68bc:	27 95       	ror	r18
    68be:	0a 95       	dec	r16
    68c0:	aa f7       	brpl	.-22     	; 0x68ac <__lshrdi3+0x1e>
    68c2:	0f 91       	pop	r16
    68c4:	08 95       	ret

000068c6 <__udivmodsi4>:
    68c6:	a1 e2       	ldi	r26, 0x21	; 33
    68c8:	1a 2e       	mov	r1, r26
    68ca:	aa 1b       	sub	r26, r26
    68cc:	bb 1b       	sub	r27, r27
    68ce:	fd 01       	movw	r30, r26
    68d0:	0d c0       	rjmp	.+26     	; 0x68ec <__udivmodsi4_ep>

000068d2 <__udivmodsi4_loop>:
    68d2:	aa 1f       	adc	r26, r26
    68d4:	bb 1f       	adc	r27, r27
    68d6:	ee 1f       	adc	r30, r30
    68d8:	ff 1f       	adc	r31, r31
    68da:	a2 17       	cp	r26, r18
    68dc:	b3 07       	cpc	r27, r19
    68de:	e4 07       	cpc	r30, r20
    68e0:	f5 07       	cpc	r31, r21
    68e2:	20 f0       	brcs	.+8      	; 0x68ec <__udivmodsi4_ep>
    68e4:	a2 1b       	sub	r26, r18
    68e6:	b3 0b       	sbc	r27, r19
    68e8:	e4 0b       	sbc	r30, r20
    68ea:	f5 0b       	sbc	r31, r21

000068ec <__udivmodsi4_ep>:
    68ec:	66 1f       	adc	r22, r22
    68ee:	77 1f       	adc	r23, r23
    68f0:	88 1f       	adc	r24, r24
    68f2:	99 1f       	adc	r25, r25
    68f4:	1a 94       	dec	r1
    68f6:	69 f7       	brne	.-38     	; 0x68d2 <__udivmodsi4_loop>
    68f8:	60 95       	com	r22
    68fa:	70 95       	com	r23
    68fc:	80 95       	com	r24
    68fe:	90 95       	com	r25
    6900:	9b 01       	movw	r18, r22
    6902:	ac 01       	movw	r20, r24
    6904:	bd 01       	movw	r22, r26
    6906:	cf 01       	movw	r24, r30
    6908:	08 95       	ret

0000690a <memcpy>:
    690a:	fb 01       	movw	r30, r22
    690c:	dc 01       	movw	r26, r24
    690e:	02 c0       	rjmp	.+4      	; 0x6914 <memcpy+0xa>
    6910:	01 90       	ld	r0, Z+
    6912:	0d 92       	st	X+, r0
    6914:	41 50       	subi	r20, 0x01	; 1
    6916:	50 40       	sbci	r21, 0x00	; 0
    6918:	d8 f7       	brcc	.-10     	; 0x6910 <memcpy+0x6>
    691a:	08 95       	ret

0000691c <_exit>:
    691c:	f8 94       	cli

0000691e <__stop_program>:
    691e:	ff cf       	rjmp	.-2      	; 0x691e <__stop_program>
