INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_uart_tx
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv:35]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'transmit' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv:36]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv:37]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'tx_sig' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv:38]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'ready' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/src/custom_uart_tx.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'tx_sig' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main_test.sv:39]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'nfsr_byte' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main_test.sv:41]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'out_o' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main_test.sv:42]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'cnt' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/main_test.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nfsr
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pause' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:35]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'nfsr_data' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:36]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'iout' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:41]
WARNING: [VRFC 10-3248] data object 'nfsr' is already declared [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:45]
WARNING: [VRFC 10-9364] second declaration of 'nfsr' is ignored [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb5
