<root><simulation><result_generated_time />2023-05-24 01:12:57<layer><layer_spec />{'B': 1, 'K': 16, 'C': 32, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6422528<total_data_size_element />{'W': 512, 'I': 401408, 'O': 200704}<total_data_reuse />{'W': 12544, 'I': 16.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 4), ('C', 2), ('C', 2), ('OX', 28), ('OY', 112)], [], []]<I />[[('OX', 4), ('C', 2), ('C', 2)], [('OX', 28), ('OY', 112)], []]<O />[[('OX', 4), ('C', 2), ('C', 2)], [('OX', 28), ('OY', 112)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 12544, 1, 1], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 4096, 4096], 'I': [128, 3211264, 3211264], 'O': [32, 1605632, 1605632], 'O_partial': [32, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.25, 0.38, 0.0], 'O': [0.06, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.57, 0.0], 'I': [0.25, 0.57, 0.0], 'O': [0.06, 0.57, 0.0]}<effective_mem_size_bit />{'W': [32, 4096, 4096], 'I': [64, 3211264, 3211264], 'O': [32, 57344, 1605632], 'O_partial': [32, 0, 0], 'O_final': [0, 57344, 1605632]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1605632, 512], [512, 512], [512, 0]]<I />[[401408, 401408], [401408, 401408], [401408, 0]]<O />[[(602112, 802816), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(602112, 802816), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[200704, 64], [32, 32], [2, 0]]<I />[[50176, 50176], [25088, 25088], [1568, 0]]<O />[[(75264, 100352), (25088, 0)], [(0, 12544), (12544, 0)], [(0, 784), (0, 0)]]<O_partial />[([75264, 100352], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 12544], [12544, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />6422528<idle />0</mac_count></basic_info><energy><total_energy />14044820.4<mem_energy_breakdown><W />[67.5, 1.6, 2.7]<I />[35.2, 1243.0, 2088.3]<O />[70.3, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />14039646.2<idle_MAC />0.0<total />14039646.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6663<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.6663<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />75304<latency_cycle_without_data_loading />50176<ideal_computing_cycle />50176<data_loading><load_cycle_total />25128<load_cycle_individual />{'W': [32, 32, 0], 'I': [8, 25088, 0]}<load_cycle_combined />{'W': 33, 'I': 25088}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-50175], [-50176, -50176], [-50176, -50176]], 'I': [[-50175], [-43890, -25080], [-50176, -50176]], 'O': [[-50176], [-50176, -37632], [-37632, -49392]]}<mem_stall_cycle_shared />{'W': [[-50175], [-50176, 0], [0, 0]], 'I': [[-50175], [-43890, 0], [0, 0]], 'O': [[-50176], [-50176, -37632], [-37632, -49392]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 4096, 4096], 'I': [128, 3211264, 3211264], 'O': [32, 1605632, 1605632], 'O_partial': [32, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [4096, 4096, 4096], 'I': [1024, 3211264, 3211264], 'O': [512, 1605632, 1605632]}<loop_cycles_each_level />{'W': [50176, 50176, 50176], 'I': [16, 50176, 50176], 'O': [16, 50176, 50176]}<top_ir_loop_size />{'W': [3136, 1, 1], 'I': [1, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 2.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [256.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [128.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 2.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [96.1, 96.1], [64.1, 32.0]], 'I': [[8.0, 8.0], [96.1, 96.1], [64.1, 32.0]], 'O': [[8.0, 2.0], [96.1, 96.1], [64.1, 32.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [50176, 50176, 1], [50176, 50176, 1]], 'I': [[1, 1, 50176], [16, 16, 3136], [50176, 50176, 1]], 'O': [[1, 1, 50176], [16, 16, 3136], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[0, 50176, 1], [32, 50176, 1]], [[32, 50176, 1], [2, 50176, 1]]], 'I': [[0, 1, 50176], [[2, 16, 3136], [8, 16, 3136]], [[25088, 50176, 1], [1568, 50176, 1]]], 'O': [[0, 1, 50176], [[0, 16, 3136], [4, 16, 3136]], [[12544, 50176, 1], [784, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-50176, -50144], [-50144, -50174]], 'I': [[-1], [-14, -8], [-25088, -48608]], 'O': [[-1], [-16, -12], [-37632, -49392]]}<single_stall_count />{'W': [50175, 0, 0], 'I': [50175, 3135, 0], 'O': [50176, 3136, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}, 1: {'W': [0, 0], 'I': [25080, 0], 'O': [12544, 12544]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-50176, -50176], [-37632, -50176]], 1: [[-25096, -50176], [-37632, -37632]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>