// Seed: 4050630804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  assign module_1.id_5 = 0;
  wire [-1 : -1 'b0 ^  1] id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri0 id_3
);
  logic id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_19 = 32'd87,
    parameter id_26 = 32'd88,
    parameter id_8  = 32'd38
) (
    inout uwire id_0,
    output wire id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input wand id_5,
    input uwire id_6,
    input wor id_7,
    output wire _id_8,
    output tri0 id_9,
    output wand id_10,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    input tri1 id_14,
    input wand id_15,
    input supply1 id_16,
    output uwire id_17,
    output supply1 id_18,
    output wire _id_19,
    input supply0 id_20,
    input supply0 id_21,
    input wire id_22
);
  tri1  id_24  ,  id_25  ,  _id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ;
  wire [id_8 : id_26] id_52;
  assign id_19 = id_3;
  assign id_35 = 1;
  assign id_38 = id_30;
  module_0 modCall_1 (
      id_41,
      id_38,
      id_38,
      id_32
  );
  assign id_34 = -1;
  id_53 :
  assert property (@(1) id_11)
  else cover (1'b0);
  assign id_44 = 1'b0;
  assign id_24 = id_47;
  assign id_18 = id_52;
  parameter id_54 = 1;
  assign id_33 = 1'd0;
  logic ["" : id_19] id_55;
  logic id_56;
endmodule
