Analysis & Synthesis report for Processor
Tue Oct 22 23:38:26 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: mux_2:mux_pc
 10. Parameter Settings for User Entity Instance: mux_4:mux_RR1
 11. Parameter Settings for User Entity Instance: mux_2:mux_RR2
 12. Parameter Settings for User Entity Instance: mux_4:mux_RR3
 13. Parameter Settings for User Entity Instance: mux_2:mux_alu
 14. Parameter Settings for User Entity Instance: mux_2:mux_wb
 15. Port Connectivity Checks: "segment_ex_mem:ex_mem"
 16. Port Connectivity Checks: "mux_4:mux_RR3"
 17. Port Connectivity Checks: "adder:add_pc"
 18. Port Connectivity Checks: "pc_register:pc"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+---------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 22 23:38:26 2024              ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name                   ; Processor                                          ;
; Top-level Entity Name           ; pipeline                                           ;
; Family                          ; Cyclone V                                          ;
; Logic utilization (in ALMs)     ; N/A                                                ;
; Total registers                 ; 0                                                  ;
; Total pins                      ; 3                                                  ;
; Total virtual pins              ; 0                                                  ;
; Total block memory bits         ; 0                                                  ;
; Total DSP Blocks                ; 0                                                  ;
; Total HSSI RX PCSs              ; 0                                                  ;
; Total HSSI PMA RX Deserializers ; 0                                                  ;
; Total HSSI TX PCSs              ; 0                                                  ;
; Total HSSI PMA TX Serializers   ; 0                                                  ;
; Total PLLs                      ; 0                                                  ;
; Total DLLs                      ; 0                                                  ;
+---------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pipeline           ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; memoryController.sv              ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv            ;         ;
; imem.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv                        ;         ;
; dmem_rom.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv                    ;         ;
; dmem_ram.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_ram.sv                    ;         ;
; SEGMENTATION/segment_ex_mem.sv   ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_ex_mem.sv ;         ;
; MUX/mux_4.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_4.sv                   ;         ;
; MUX/mux_2.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_2.sv                   ;         ;
; ALU/alu.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ALU/alu.sv                     ;         ;
; ADDER/adder.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ADDER/adder.sv                 ;         ;
; CONTROL_UNIT/control_unit.sv     ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv   ;         ;
; PC_REG/pc_register.sv            ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/PC_REG/pc_register.sv          ;         ;
; ID_STAGE/sign_extend.sv          ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ID_STAGE/sign_extend.sv        ;         ;
; JUMP_UNIT/jump_unit.sv           ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/JUMP_UNIT/jump_unit.sv         ;         ;
; SEGMENTATION/segment_id_ex.sv    ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_id_ex.sv  ;         ;
; SEGMENTATION/segment_if_id.sv    ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_if_id.sv  ;         ;
; SEGMENTATION/segment_mem_wb.sv   ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb.sv ;         ;
; REG_FILE/register_file.sv        ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/REG_FILE/register_file.sv      ;         ;
; pipeline.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv                    ;         ;
; memoryAccess.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryAccess.sv                ;         ;
; pruebas/test4/instructions.txt   ; yes             ; Auto-Found File              ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pruebas/test4/instructions.txt ;         ;
; pruebas/test4/imagedata.txt      ; yes             ; Auto-Found File              ; D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pruebas/test4/imagedata.txt    ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 3     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 3     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |pipeline                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 3    ; 0            ; |pipeline           ; pipeline    ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_pc ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4:mux_RR1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_RR2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4:mux_RR3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_alu ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_wb ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment_ex_mem:ex_mem"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; MemRead_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux_4:mux_RR3" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; D    ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:add_pc"   ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; B[31..1] ; Input ; Info     ; Stuck at GND ;
; B[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "pc_register:pc" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; load ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 3                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
    Info: Processing started: Tue Oct 22 23:38:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_tb.sv
    Info (12023): Found entity 1: pipeline_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline_tb.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file memorycontroller.sv
    Info (12023): Found entity 1: memoryController File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem_rom.sv
    Info (12023): Found entity 1: dmem_rom File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem_ram.sv
    Info (12023): Found entity 1: dmem_ram File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentation/segment_ex_mem.sv
    Info (12023): Found entity 1: segment_ex_mem File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_ex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux/mux_4.sv
    Info (12023): Found entity 1: mux_4 File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux/mux_2.sv
    Info (12023): Found entity 1: mux_2 File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.sv
    Info (12023): Found entity 1: alu File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ALU/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder/adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ADDER/adder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder/adder.sv
    Info (12023): Found entity 1: adder File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ADDER/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ALU/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux/mux_4_tb.sv
    Info (12023): Found entity 1: mux_4_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_4_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux/mux_2_tb.sv
    Info (12023): Found entity 1: mux_2_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/MUX/mux_2_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit/control_unit.sv
    Info (12023): Found entity 1: control_unit File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit/control_unit_tb.sv
    Info (12023): Found entity 1: control_unit_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg/pc_register.sv
    Info (12023): Found entity 1: pc_register File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/PC_REG/pc_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg/pc_register_tb.sv
    Info (12023): Found entity 1: pc_register_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/PC_REG/pc_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ID_STAGE/sign_extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/sign_extend_tb.sv
    Info (12023): Found entity 1: sign_extend_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ID_STAGE/sign_extend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jump_unit/jump_unit.sv
    Info (12023): Found entity 1: jump_unit File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/JUMP_UNIT/jump_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jump_unit/jump_unit_tb.sv
    Info (12023): Found entity 1: jump_unit_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/JUMP_UNIT/jump_unit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentation/segment_ex_mem_tb.sv
    Info (12023): Found entity 1: segment_ex_mem_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_ex_mem_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentation/segment_id_ex.sv
    Info (12023): Found entity 1: segment_id_ex File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_id_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentation/segment_id_ex_tb.sv
    Info (12023): Found entity 1: segment_id_ex_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_id_ex_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentation/segment_if_id.sv
    Info (12023): Found entity 1: segment_if_id File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentation/segment_if_id_tb.sv
    Info (12023): Found entity 1: segment_if_id_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_if_id_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file segmentation/segment_mem_wb.sv
    Info (12023): Found entity 1: segment_mem_wb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb.sv Line: 1
Warning (10229): Verilog HDL Expression warning at segment_mem_wb_tb.sv(45): truncated literal to match 22 bits File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb_tb.sv Line: 45
Warning (10229): Verilog HDL Expression warning at segment_mem_wb_tb.sv(51): truncated literal to match 22 bits File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb_tb.sv Line: 51
Warning (10229): Verilog HDL Expression warning at segment_mem_wb_tb.sv(52): truncated literal to match 22 bits File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb_tb.sv Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file segmentation/segment_mem_wb_tb.sv
    Info (12023): Found entity 1: segment_mem_wb_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/SEGMENTATION/segment_mem_wb_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file/register_file.sv
    Info (12023): Found entity 1: register_file File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/REG_FILE/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file/register_file_tb.sv
    Info (12023): Found entity 1: register_file_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/REG_FILE/register_file_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.sv
    Info (12023): Found entity 1: pipeline File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryaccess.sv
    Info (12023): Found entity 1: memoryAccess File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryAccess.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryaccess_tb.sv
    Info (12023): Found entity 1: memoryAccess_tb File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryAccess_tb.sv Line: 1
Info (12127): Elaborating entity "pipeline" for the top level hierarchy
Info (12128): Elaborating entity "pc_register" for hierarchy "pc_register:pc" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 42
Warning (10036): Verilog HDL or VHDL warning at pc_register.sv(10): object "pc_temp" assigned a value but never read File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/PC_REG/pc_register.sv Line: 10
Info (12128): Elaborating entity "adder" for hierarchy "adder:add_pc" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 44
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:mux_pc" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 46
Info (12128): Elaborating entity "segment_if_id" for hierarchy "segment_if_id:if_id" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 53
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 60
Info (10041): Inferred latch for "RegWrite" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "MemWrite" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "MemRead" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "MemToReg" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "RegSrc1[0]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "RegSrc1[1]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "RegDtn[0]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "RegDtn[1]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "ImmSrc[0]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "ImmSrc[1]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "ALUOp[0]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "ALUOp[1]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "ALUOp[2]" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "ALUSrc" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "JumpCD" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "JumpCI" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "JumpI" at control_unit.sv(124) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 124
Info (10041): Inferred latch for "RegSrc2" at control_unit.sv(86) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/CONTROL_UNIT/control_unit.sv Line: 86
Info (12128): Elaborating entity "mux_4" for hierarchy "mux_4:mux_RR1" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 62
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:mux_RR2" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 64
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extend" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 68
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:register_file" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 70
Info (12128): Elaborating entity "segment_id_ex" for hierarchy "segment_id_ex:id_ex" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 79
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 86
Info (12128): Elaborating entity "jump_unit" for hierarchy "jump_unit:jump_unit" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 88
Info (12128): Elaborating entity "segment_ex_mem" for hierarchy "segment_ex_mem:ex_mem" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 96
Info (12128): Elaborating entity "memoryAccess" for hierarchy "memoryAccess:memory" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 100
Info (12128): Elaborating entity "memoryController" for hierarchy "memoryAccess:memory|memoryController:memoryControllerUnit" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryAccess.sv Line: 22
Info (10041): Inferred latch for "mapAddressRAM[0]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[1]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[2]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[3]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[4]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[5]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[6]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[7]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[8]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[9]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[10]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[11]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[12]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[13]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[14]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[15]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[16]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[17]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[18]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[19]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[20]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[21]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[22]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[23]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[24]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[25]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[26]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[27]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[28]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[29]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[30]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[31]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[0]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[1]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[2]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[3]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[4]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[5]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[6]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[7]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[8]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[9]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[10]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[11]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[12]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[13]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[14]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[15]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[16]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[17]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[18]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[19]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[20]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[21]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[22]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[23]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[24]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[25]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[26]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[27]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[28]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[29]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[30]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[31]" at memoryController.sv(30) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 30
Info (10041): Inferred latch for "instruction[0]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[1]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[2]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[3]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[4]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[5]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[6]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[7]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[8]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[9]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[10]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[11]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[12]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[13]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[14]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[15]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[16]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[17]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[18]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[19]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[20]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[21]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[22]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[23]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[24]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[25]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[26]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[27]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[28]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[29]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[30]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "instruction[31]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[0]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[1]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[2]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[3]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[4]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[5]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[6]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[7]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[8]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[9]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[10]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[11]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[12]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[13]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[14]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[15]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[16]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[17]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[18]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[19]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[20]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[21]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[22]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[23]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[24]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[25]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[26]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[27]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[28]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[29]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[30]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (10041): Inferred latch for "mapAddressInstructions[31]" at memoryController.sv(18) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 18
Info (12128): Elaborating entity "dmem_ram" for hierarchy "memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 11
Warning (10230): Verilog HDL assignment warning at dmem_ram.sv(42): truncated value with size 63 to match size of target (32) File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_ram.sv Line: 42
Info (12128): Elaborating entity "dmem_rom" for hierarchy "memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 12
Warning (10030): Net "dmem_ROM.data_a" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0' File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv Line: 4
Warning (10030): Net "dmem_ROM.waddr_a" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0' File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv Line: 4
Warning (10030): Net "dmem_ROM.we_a" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0' File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/dmem_rom.sv Line: 4
Info (12128): Elaborating entity "imem" for hierarchy "memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/memoryController.sv Line: 13
Warning (10850): Verilog HDL warning at imem.sv(9): number of words (232) in memory file does not match the number of elements in the address range [0:399] File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv Line: 9
Warning (10030): Net "imem_ROM.data_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv Line: 4
Warning (10030): Net "imem_ROM.waddr_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv Line: 4
Warning (10030): Net "imem_ROM.we_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/imem.sv Line: 4
Info (12128): Elaborating entity "segment_mem_wb" for hierarchy "segment_mem_wb:mem_wb" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 107
Info (144001): Generated suppressed messages file D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 2
    Warning (15610): No output dependent on input pin "rst" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 3
    Warning (15610): No output dependent on input pin "switchStart" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/pipeline.sv Line: 5
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5403 megabytes
    Info: Processing ended: Tue Oct 22 23:38:26 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/output_files/Processor.map.smsg.


