{"vcs1":{"timestamp_begin":1677542249.068850284, "rt":0.34, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1677542249.472015162, "rt":0.41, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1677542249.929990277, "rt":0.19, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677542248.772110145}
{"VCS_COMP_START_TIME": 1677542248.772110145}
{"VCS_COMP_END_TIME": 1677542250.182529053}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 337056}}
{"stitch_vcselab": {"peak_mem": 238980}}
