// Seed: 3758423927
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    output tri id_7
    , id_10, id_11,
    output wor id_8
);
  wire id_12;
  wire id_13;
  wire id_14;
  assign id_4 = id_5;
  wire id_15;
  initial begin
    id_6 = id_1;
  end
  wire id_16, id_17;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  wire  id_3,
    output logic id_4,
    input  wire  id_5
    , id_7
);
  always #(1) begin
    id_4 <= 1;
  end
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  tri  id_21 = {1, id_7} - 1'b0;
  wire id_22;
  module_0(
      id_2, id_5, id_2, id_0, id_0, id_1, id_0, id_0, id_0
  );
endmodule
