<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 18866, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  2732, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  1010, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    899, user inline pragmas are applied</column>
            <column name="">(4) simplification,    890, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    890, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    890, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate,    920, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    950, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    953, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    893, loop and instruction simplification</column>
            <column name="">(2) parallelization,    893, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  2565, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  2148, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  2156, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  2295, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="pyramidal_hs" col1="pyramidal_hs.cpp:6" col2="18866" col3="890" col4="953" col5="2148" col6="2295">
                    <row id="1" col0="downsample2x_64_to_32" col1="pyramid_hls.cpp:4" col2="1366" col2_disp="1,366 (2 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="7" col0="downsample2x_32_to_16" col1="pyramid_hls.cpp:15" col2="1366" col2_disp="1,366 (2 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="5" col0="compute_derivatives_16" col1="derivatives_hls.cpp:62" col2="1050" col3="64" col4="64" col5="172" col6="180"/>
                    <row id="8" col0="horn_schunck_16" col1="horn_schunck_hsl.cpp:97" col2="3959" col3="141" col4="142" col5="391" col6="410"/>
                    <row id="9" col0="upsample2x_16_to_32" col1="pyramid_hls.cpp:27" col2="62" col2_disp="   62 (2 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="6" col0="compute_derivatives_32" col1="derivatives_hls.cpp:38" col2="1050" col3="64" col4="64" col5="177" col6="185"/>
                    <row id="3" col0="horn_schunck_32" col1="horn_schunck_hsl.cpp:50" col2="3959" col3="127" col4="128" col5="307" col6="319"/>
                    <row id="4" col0="upsample2x_32_to_64" col1="pyramid_hls.cpp:37" col2="62" col2_disp="   62 (2 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="2" col0="compute_derivatives" col1="derivatives_hls.cpp:3" col2="1050" col3="64" col4="76" col5="64" col6="72"/>
                    <row id="10" col0="horn_schunck_64" col1="horn_schunck_hsl.cpp:3" col2="3959" col3="127" col4="148" col5="128" col6="140"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>
