//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.10"
//Sun May 07 03:27:41 2023

//Source file index table:
//file0 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/gowin/clk_100.v"
//file1 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/gowin/clk_125.v"
//file2 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/gowin/dvi_tx.v"
//file3 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/top.v"
//file4 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_color.vhd"
//file5 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_core.vhd"
//file6 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_counters.vhd"
//file7 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_cpu.vhd"
//file8 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_div32x16.vhd"
//file9 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_gpu.vhd"
//file10 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_single_port_ram.vhd"
//file11 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_sprites.vhd"
//file12 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_tile_linebuf.vhd"
//file13 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_tiles.vhd"
//file14 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_top.vhd"
//file15 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_version.vhd"
//file16 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_vga_cont_640_60.vhd"
//file17 "\D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_vram.vhd"
`timescale 100 ps/100 ps
module CLK_100 (
  clk_d,
  n6_6,
  clk_100_w,
  clk_100_lock_w
)
;
input clk_d;
input n6_6;
output clk_100_w;
output clk_100_lock_w;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_100_w),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(clk_100_lock_w),
    .CLKIN(clk_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(n6_6),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NR-9C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=25;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=6;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CLK_100 */
module CLK_125 (
  clk_25_w,
  n11_6,
  clk_125_w,
  clk_125_lock_w
)
;
input clk_25_w;
input n11_6;
output clk_125_w;
output clk_125_lock_w;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_125_w),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(clk_125_lock_w),
    .CLKIN(clk_25_w),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(n11_6),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NR-9C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=4;
defparam rpll_inst.FCLKIN="25.071";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* CLK_125 */
`pragma protect begin_protected
`pragma protect version="2.2"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.2"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2022-10",key_method="rsa"
`pragma protect key_block
lMnxvXQKNrxq3ZwKIWT7L/AR7uRDickKpbsD8PAD1QjR7gxS8GmisutumfNJp799WbeiBlb0S/rR
ToNG+S5q10yzQK4KJI+dMKEnbWZU3DBldikrv3v3PCL6wY5ehu9xpthRD15EHv5wjVVhP/XtTbuH
vZUS2O8xCSCHRFpZKeQfxObzSGo05ifm0YB0P05ahoGqV5fruw0AC2/j4aWWxuH66wnJsGNbkWm5
2szf+Si4jl2VVApyWisJ5aLSDSAuPkIHaRSjFLTAbYfkupw1CKyGwsoydWV2dc9mGKvGFA2nMyWw
GYko/r6rmUt0orxoiPZ/15iSfN5cdqLNIYKmVA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=57488)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cbc"
`pragma protect data_block
rqIPWH759x35biBKvng5ngIwP5ku/WFLQk9NlwsmEArpcHtonP8Bn7i6YuKnU6wjxaiF7lwmFi5F
9c/F7TZiEBv6186b9R1xn+mtfCTVrBDRnEcDAkN8USkrpp10J0xIKtVQ4Df+b3QhdjYCeAEryBG9
Pe5sdTeFoQPjrm/YLA6M3UUb2TyBSVTysiK+rkJTnzOju3NAvnntLZazCwcZ6xMTl17FpY34ZtzA
DCBJkLKyO8e4cnGB3yJLw+VX+0lgn9C76P7Bp+1GosaseT2pnuN+izO5Dh9Yc9Bq11lZX6/dck1H
WNh8N+g9CEadEkC31j6i2pbGNBTO2PbIVvGJDESEmIAe6BdlD7ZvzdE4tzxF5+bHIHfpy2+pm3F4
Bn+Gy22hPeBbnDwtddjphNf7LYWEW2gYYETNY+dVcV/4wHKWQSX0WwwLlanpxBNql3xrFlBSH4xZ
fupipJVNSMG3Ieu8JvKH6ECfn1IkXClr05PwsI35JPIN3y2AKSgzgmOF/CJDmo0+dlH0AYUiDOHD
oCoD/goODoLBXjhnrtDNWXqDyXTnWvGIgJobHQxVoZwe1uxxX04viGXzyX1AeM/I/XP24nGrLGU9
BoJQ+hgKEnG3AD6k/2mp76pupvs+Fx0iukF9yemtD62Jmn1buw9lPBkpmO+xLhvP14WmEI61dfJE
4HuhBKFTZQZefPjYP5hn117gp2XU7XIEGZawPjk51Qn6Gwv3scGYOQb2gMIS38xrPeXVmvJWKLB4
CFuP1hJ1sduTrIjdIV4i2SLNA6Hog25ljpbK1JLh/vyHm+AwKDk29WJqHHAuuI3buD4pXUdNBegf
0WWvaeTkxec7292kMDD4wcZiczurjEkpUKVQLOmvy1QtSioQLugFKYTPAUTq/8o6j25Q8mhbOBbm
rwwtAa1BifEICF9XyOSDfFALHP17x55ZgyB7qJbOoZH+dG00skxCU+sRkH6XTNhg78fhuTIeibNi
MSdHpY88HPIVQxNqFzx+Q20U1k00s0QWfa55u9slfNGXd0+3AZSQNksBH1wcDAnDDvOzLZ3496j2
j6MawQRJPFMiCH8DDwgj5Q/6GFJdP9VfpqrQNOcEkpe/uMzx/VDyL7ICKSAUg2+TchoWl9G1E0wq
2ZShjMR4NdFQLky6C43Udoo2BfC9g1chR0IQdo0rRjsDsQayEK2jwmC0iaLP2leNLbABR0htGv8L
IdlL/i1pSNPvDboguTvUHD07lxEuStw7nIsDqd5eH04EA70nGTbPICt61klBzINBM5XegF/bPcVg
C28X0D1y43hbGI8jlLV4LmtwY3Jo46x5GVmGkLcm5aDQXBOVW/V1t3+kSxM9AnwXu4fpKNypIbbc
jYGxfHacm9Nrd1VD1mYgaRxVV8srqnOfYiev8HWcIp28W47pdpDFbiFGEt8Z1jDk9YhKRbsXi0Su
yX9a8Z+96/gtSAm84xRFp8ExGHNdReF48zImB/YtrmqRwecdW+WD6f4tn0WfL6Swc/ZUFsQM6Ji/
sqGGB7FD6xuA2/tP4utNOYknbK6JUtPYSjvQfK43pxq5T4cmtsKX2IKEA/Rq5MY1zrZr9ZEo5sG1
II3SyGWT9KNU12/Tbo5pgND4e7ue8QynLnj07FmpQ2hD2i3cnWdmD2vmzGVGQ0BNQIrtdqopjbjQ
i0GHeAOGySfPUN2roCA1/5nhAsLbZUpNTTN26lurU72WwUxxMG5btGU5l+F3NVccBTrs4Fk4uFfO
O0mRM22s8Aw50UkOJvtHe5+cFtAOcsdccuQCkY6pMENJVzpQaUqU5rcFXg/qYtJd/GAkORdnGKb7
96B8l0/c+hTD2/uOX4NrCdMSo6kdnmcJhTxJwDo6GurGSGYBfPzg3+4ITJ0qSawqUQTz4LF5aj5h
or20Dflm4bv9DcI2rHbuE/CgVQysA62aMga6pOfOF9tJYQmCChVdfcwShiNrzzlos57nC2MHlg2x
HybpR8yljjr/YCy5CkSEP0sQQd+CVK0KztVwu/wetKNdncXtb9Ws2NTybYo9V3K0vTH9ot4cBgr6
AIwBPh0sPv0s6ai7FfgnEPQwsSZQytfjYgK1qgPrCDTEeGdIUSlBx//fSnSjrF9F9XqrYP6bV7+L
lMjON9sQHbblixk/nCe3FztFHd2nA2wJgpezoPFSj78M4zGxdUfaEG6cg8KfWFDnr/qB2LwvPZzL
ZFmjCdgKJpyHqvQZRxYCnr5u4bZh0Tvooe/eYfE8G3wuz3STBnapIHbI6WA19+MI1BQY3J9sTsQe
G6IW4u8kIw+iInoXS2sTSRH6frzLDNs9J8rY5wb1t5ArdaKXDxF3d0J4Nq/aC8oO+giVOvF7lZ5/
7rd9cvqj4bA5YFkKZfkUQ3S9CULPmJMo+MizB56hr3OclxDbDQcY+O1aTnOsxce+COdMLPrsBKjy
ZDictfKNSjGmjc7d6V/3PrDuN/jWuDfeZWmc7P2y3UJO3Zh4QY4+vJE1v5uLKKShFJzzCcH0RQ/Q
zRr42/b9QbbrtmcjASWl+ItacEH3SgrUzjDDnV8fYYd7iRvClN8gaP5P63Q8VCQjwJa6kNknf8ff
Oim+J4GDDjWU4p58LE0x+BwPBhIcXw38p1MMTKITBz5yaWPWgtwPYvWudOnH6PpQecpqbXzLMopM
iGr3F0Rko8mysEB5PJEYFg+fu/pyoD7CQYzbg3RHDbHIzSc9pKIcrtTSz4xGwjG60epfoOiZGVma
ptI4xYyhGqtnf+DmGFAnXOx0/E8VnP5buuNOxbAaerZiwlzGO0eyDYg8RksYQbqULOec6L+EXUgf
Pb3l76YX9Ncmg1TWRpZQ0JY+J/wgHfrCBjoG1vr57k7aTEsAirn+xu5Iao3oKPGzVUWgMtlnyrwc
Gqbqvny3hjS1/vDBETDhQa7BHyJ4f01ShVQMYBoaBN6u+Qfdr5+t1iGTxWAcf6bhrxKzfbUar3Th
cEuf1ZlttjoRWrAG567J0wUiCzrjOERWtBFAv2ocK30uV4xVbLfTjL2+QFL9siPcFGJZ//VVDik/
CBp9EdIUtjf3YP4iA7c2G3NYZQC40GvTcZt1zKs+oXD4V40a/N6ml6HOVGE5jjWNvwRNBH2zV4zT
oPeGWCZ0Zg3vgOX3MCgDKCOfBMUfo5wzqxjuQ/H7LaCxbDwFUICnBoiSjV3mHJojuOFe5ZI+Bwso
Ijsmca3VIKBwiXlK6ZGZFfkYk2nE0OOGLxvZckex5sSec5uQohTXBjdkfciOR55fjHnlUndxgSM4
rtyvZ7bhGHO0bLaOFbhsxMN34vZFgrYo/0H4+oLTTg4wDaL6+dHPOUA812iS6m3hiGulElUuDxje
qKrKmLFvB041+wf89IbmaRBjl6BPHBeWzCtzRsD/kas+MsmGQIs1MI20fxiRxXIwiZeU5bbKIJe0
bR7zBhsAPpGeMnHR3fPNnSbYsogMdg73HxknFu4YDTV0GPchbrZXl+p9IDgQzASBC/rUHS6NZT/w
dD3dKMxflQHbLjcN+/b+xFbVRGgD3viphEP/Ahl5RdGFx7YIsDT/5F8KXTWHxvuDcxw9WbfUEanL
5HY1xHZh/b1unJqOlKgn3zC6zs0gMOB65icjcXlAXdIM/tDRcSznMCUs7pdAK1yByuWXz3Zu0p/4
TXESR0xoQWjgYhcU0BuSiWU5M8HaVD+yq5X4ZGpWU5u3cLe053pM43TDg144h1Oz7ucYEMBpiGzQ
ngpzm2tRpN+G50f/TLoDIgU1H9kc65e/lKLBDLLtELx/49nh2dRb8yIWCEGgWUY5SqsgNGOXGkZ6
9pWWM3zUAatS1oDwORTXV8n29s7u1BHYfMimhcAHLzvAa8qF+cIpVUEoQreU07TudldPpapDRyXS
lBZRc+J9IaKKJOl2Knv82RYE0x0RWnwLAdn+MGiHOUSwrikoudmdo5T+AI3N1QRb45tdnstKnCbY
3YhS2vle8MDnC33qW0mh+s3bUtltmyu2GsuU7kMScCfCwfCHEo236w8XtYiq0z8mpnWSG8jnVPgC
AJ3d7NyxVI44RUUxRtae0u3QOVI6KiYCbDjWiwtjozwHxxfDryqPNtXiB3jszKWL2HNzx54M6SuB
Sze3qaMYBmCo06vLz2/G+9QSdJ+dYpY/jr+8llVzg/4omDmPOvsxYmUlDRcwkOmGt7yMSt5Bo2ta
49bDTVkwDsy0LVkF3L/b/kQ6YTxx+BwyyvZjEohNaTSRAUa56YvxoeVE7rairbuULjCbktN12Pgw
D4Or0R/ybVFdaJqAPPp6NHYB5vCzCCvgA8Uq2e0SURTcFtXh24xJCPLUlFcQXNG/UieLYSCxK6ne
6KSF8v7ijSgM+887QdiXnwSL0kuh1bbIK0zYFs1T6gE3ImPlGK/JNUSK86hhXdEu2wNub/2nQRtp
I1w+nMgy/+vC2fPYDJNxhm7x7BK2KihFB8iVTJ5D5oYVcWuDt3Bms4X2z3ds1PlaAkQx17h3SKca
ZK4SUlef81lX81qhhYjjnSWbm19dRpJ2kzJssn0NEB8wLJkZ1V9OoNiUE50pq8v0wq5djkmZIEb8
WLkC5HnIDMo9dSnWxI/0r4989tiC7JjTi9FKMkKRuvEC6q4XgAnQ4TtMdoTXEm2bxTL2WkT2iJup
UjfYmS9fpvu3HQH7q5+q/atbBF/CC15G/GtR7+/ahNm7kvzXrjhZBRoJFVYEc+x7eVaPONWZPRNw
zb719fIecZVWWczfbE2Vx6epQONf+1oO85bsHEfSBhQ5b/Q1qGKb6tv+w+44w3+NaS2kEKuwMNPV
nPPKz+qD+vSm29sHLgiZ+cHqUAur8sYaK1MAP5PQNw7jrs/fMOlFJKEwxoHBu3x7qvFq9Ve3a6kd
OJldHGs4nVs1tjCQo6u5n/CJ6gyI/5cUQD3+SidbeDjmsC3oS7G4uwJIJgOAcZwDDwXL9S0hQd0J
xyy63WM3Gm3QotzJWS6LyGEK69xJEm4x0NM5KFRP7ni4ZySyaK1Ko9Pw83W+ZjF9GM0kWy/AgOD5
bj+x0EaN10k9O0JyOryuGlk01A/uZTxrLsC/jVKAlbqSGais4xYgrnJ7Sixhf3R71GEpPcTFZ7cu
HxHwcbTrI7JR2CDcu3wKZr0q74l5VMBFTrD1cEeW5SC3gCo5hWUf21hLF+Mbnv/2TQsl4UD4o+/x
I43CI6s5MdUTDV0arkhpz/4bxmV9Z3Mjppu2X/4bOwK3eT5F/yuV6uAjrvJ4Hj3OMpGCtQRBf4lJ
V3w92x9fKUUClW+W6zJEyp6FrwiQzCT+RwK/qh0zKdc7dW+P+/O2ryBBuE0DWvF7ua5aFt86p1Tb
0TaohhfpY3VgW+N7SYWp+W0Y43t3nvtoOsxlP4KP8bjSl0Jvw2GefdNyW13GXO1fz5JmLjIJLXYU
VaqEw2HADeV5xRzL8LV94uv4sgQao0ho/8A9+2DvQt9iP3thtUXKMZOV+sh7DEyZi+lwq/P1j74j
4+6QbyYy9yuWK/VEXhor2sQqpfOCTsl2a0v2eOO3FMl8Tlx4+PfyN1bbxMA+fiA86yJ1TGs0TCYQ
zyXevWjXWhVQ7l4Wg0mzG2yV1DrBELIuxtkqbu7n9QkYtE9cITi0sw7h2SDKnIFvmvMU4K81vkg9
yzpuROny/2+CTJgNFWxLQvOkvn0gG1tfhXzzq6sDuQZZ8fc7drFubEF/TFF1FdEddL531pSFQPZX
vtPYHB+CAi24SSnwEEqStlRBt5nYRDzcWrrg0D8tshNokQG6R8G/1KDf7jFot6sHMSadzllfOoAT
Dgfg1bC/uNMntkuJnWpfpaJWQAH+T1TVwA5XnyIPoJQ7YKWuzFQAUgAI7Cabp5icrUhDSlfetiSG
jvjChs7sdrjLxfWmzmMldYDsJ9gK51x5LI7/PpQsCFEvWIqVAjsgLhUroQNo1NwdNAgnMVAHTFS/
wIqeRpPMWXSLdHJUMXBuKzYedxMzuE/Q0UdsEwRoLSqJxcbLOg2rMic5MgepwStUB+2TpmfwSnqu
XTjMbLdwOtp41QGzJSMNeHfOiHiz4tlaAnthfqxpQ7RTGhvDb36fcEwIpk+QbQI3E239+QK5kLgi
AhvJuPnnn4LZqjyXYNYLA2iy8u3nodvH/YNwMYllURoOy1eYnDZQkKn4fExoa74fkfcYX35EZ6Ft
pXz4nLPqIXPT6q1TkaM/3pK3v8/hRdxiXnUog9wRKlCuAWGgylUTUyM94yXAgF/eGSzDsvqNmsrB
HthcRuH38s936BmKJN8gtXNef47iNW1gDdr6OY1K3FCZ2IQUBbjFZhdQ2X5spX+sOGO0KL5D5c7M
uib0AHnpJy7y7OBLSdGlXX+WziYn2L8R0FXBdUDi1umnJDt6I24V9pSqOtaFI5Vd4daEcfKOQfMI
d8jp7gbbYfQhq9CRYC8sXPsib1tkvfuotz6a40hwdT97nkDsRrX8adqXqHy46kceyZaQwFrSofiz
Fj5aqVYBHO45Gon7k2BPfUaBXtIbee22pEDFZOKJcvsZ/xCAEY7DeMbM2xt+Y5dt2xqIkqI+jZYA
E+LdS9cJE97aSVeTnZUJXhrXLlYn2cuomT5/EE6dElaUKqX4pLEXM2gEoVbPrDPy7e2/v2dM3B/n
UJGdibLMS8PHPTtk4jxydjVWGPaGFbX86MsHi+HTgmar/reWFjtW45jYqL4uWCHw2FV+9ygf4zV7
w87T3ElXL9bIxhJXThVeGAqsk8eza9RrfmlT6NkComCPunedAtt+hMXD+Tz67lWPvRs2u+MHk7Io
zTJVV3vmag9daODLD7d153tJP+ocDXcF34/gEI+9cY3oR6HUj+4qr24IKSWciCIV3T7bJvJsoB+k
7ka+9upEVjcgrbP4pwEC6feBUXT6JIf0ghfo7/r+EMwKJnP8pWbUki9HgY73i5lPiw7WmrHe42SN
HqyEXOQ0Os6KqMH7OQLqA398G3wGYthd+qG9b4zrZoSDL3dE93rh5vqK+E2N7DKn9cR/WpWx+n/9
rdcmULm/3HViRvTGbOPyY6jWbzKl5/WstiwF8d0B5Gwbk27AX79atY6fDh0avABkmmqmYjWpckZA
Cf6rP+rD4ElFUdqtf0nTcJXD1Vza2Yyxho9ClIyZ+TXRmpHPxCbrhaUQRrTeqQtSV14/i2ZMR5Mq
HRZxMF7biSF4I71/cvXTIt3TxxDfe4uCfI2c6OlfwGKSkUGoUOOcherAUxYBVzHW1ty/e4CFEwe9
lK1TXppr7JwDC8QyRoM9N2F3zVHTZ6E66RJi0E3rdxSnz9EcLvUHcErC8nU2DV2CMofE4odbrf/X
qU/81xhS+rdrJwsI0GpUoR0ZSHkVmXEO4h/6J+tCpVVWF2Um7iZiwJFb74CtY+k6HEGc5p8eFeaI
gSXRIBhtfCXwW9q5vZWshpN+Wp9WQfcuRiBT7Fm/aarAB3gkEioUNxbmZVFq4A6Q3pDzujP+4LpO
+i6nD+ndKUmOTejiyflDgc966okulB9sDZgXcqUCKt+NNB04WvyBGK2Xs3PCshW014AlGYfpBcEN
zbiXmomJUBDOSTqZy0cs7SomzniJ8wLU9dJbVjTz23C6nYxaGOKfwZyH/dy5IVZZj/dUBCNQxQQO
GLOJ01irvFQ1+d5sxmvIJhtI5RR2cST3soYtj2/ZLfG7TDWxGKSt5/ySCg0ERZrGNAc7CdYuyZqL
b4s7RTtlYVDoJEMI8yay/+Og5GDt26x+7CwXq0ag9DfenuAupWMAbViGt9BrsVEArAEIO2PM2FBG
4eXtaR6Jp2GcirQJ0J6O6BIkrpMeYypikJW4jw1pAuSRhrska1guK9HoXSJCKxcMW0ZY1aEl05RX
AnZgDLOf1UjsNd/RdyIi6eaOr8YnrVsCHUfn/RtxHYa6d298n7MB3rxnRlcS6CPHMNN0NheMLy4c
EenVyxk4j8uQVYzFsJq+Fr4zfJFXzOPU+sr+3eCJQMdetYtdvyxGvC04ypqz9BjRVh4doujm1AJG
AY4s24uyQq3eHEuL7BA/ZYiwi2ylZohuNZMByY11O89AvGCerya0yGdrclu2VyjgwwJM4PhbYBPv
6Xu/bJHlw8kqUFcQOriyN0NO/QDcLT7CQnJ+o1Ko/pDCq5a/VrpRLGvjZo5SL8QHI9LLAmsdb1E2
tN0w8VbFKzHnGbdESeSworjrZaX9izFnTPGznSr3u+kV+La8I6BCYUGsZsK8nkrfyVpe6SkN87iq
uP1a/oCinHgNHFb/2+uMmZ1AAWK2yhRUfOvKUX9KFbCyMtd9MF0+gf271pfjsE1Prp0nzE8sl4HI
ES/E1lURVLL73HqqP608BVv3gHl46nfbpelKez9EvkGo5ve8dWs/DAwZfjPiACsPrKSiHahMIeoC
KH+UTKva8PdOp0vdcvm8mI6U+BpuJY2RFp32AbnLBc7Cf7aw3uXKU7KV8Iy4pNXZj/1YWoQH45xx
HYoc4CZQj0wHcN7Dau8TzTBxzhgZCW2kFz1RxH2YE4EA2iUUXezdCw6qI9hwnaEak7PBa0cL0PaI
sm//Zi+3zfCknyUFYxbF/yJiGQ09UqjQB08xLfvKcDY5EdkOCbuFo97480hhZ+D9zYboSDIV7rbJ
ABFvm2wndKvda8iK83bCMWdzmSbsVQAKP14Mq476HksjIRZ4Ujtz5RZTmCmhnBFGZlVfE1ks18fZ
FsDOCZgSLO6D2J6j43+G28/70KoT/NXgwR4tDp8/HQJJq8LnbrTQuU4HQF0+oiB8RkCC3q0GCoMf
N1ePdSuxzfAKGSInWULo9tvJFc4GlrSRRiHYvQGpf0+ibUCwqv19VaeNu21gNWNXNMLREmSwlDka
387uja/rmY8qRxjbM2tThTo7C/mvfGRAGruVE1h1SaYY5HVvCTWe6b96UfKAoN3lNswVPpsNUso0
YVXrzGi5t/cOhUsYoIxbExOum8lYEa3z69GXQT4871ySDYEQ0e1LbeVcJA1vI9EWXXFAhAQKXGnC
zwkGbnXYOTj1itGNQa9TOd1zvC4cT5Ypw0hSqD5ivpj0TT/jYvYsrH/6meCNWzUQwFg2xDhKmcnl
mRpU57N74w6WN8gT+j4G1DFIILt3sjuv6xhizdldCu64ZDJE/c8RncfELiXbhHXk6B929Ru3Hyfc
WOOMHvt7uaNOTKYpwqY18/tf6+fOohOthlUpvL+b05q7Te+gmec49lDlwvFo1lyGV9lIeMXuqm6+
mItc7sjFrWdeDEw2SkQHh2SPjg55z8qZDvzGEdnsD8W+ZzhZJQb0TJPxujyQ+J9yqE/g5Q3tqrAH
ZIoOMjDK8lQSS3REyUFCauKgCv2fZu316YhcBf7xZ5bz2abfgki0tfc1rXKTVTmJpmRWOAC2/NKU
SWFUY4Q5JHirnXO+VRW75kX7Q916+TljTWozaKyLU1F66hT9dy3U9j1LlYE/hdaMsN7aL70OnYCx
wy8BFHSIBlJcWf5pOU8cRAZmFWrXwaaNfSoYG1rE25iheGTETKVagU26BmYBJz6vFb4UlJZgQ7qh
0mz2TO/0BZMo0NnXsZ9XPC2J8fledJKUUoPA4LK+sYYfvqg3DJkWuvFmftALvdBy857jipky/vzo
45xdenHck8yxcx2jrp1P8hfjfAQqScNNN5A5KjgJvpjk/KFRvne8NaINHL39uO1WY98MT78TWI+1
2MsnCnExDVcJcETSe05uBDrTMDdojcviv1SKbpQ4oh/sivucRmHJ/NeB8lBf3p4hFPZCxNUbKUIY
IbSQ6iUEzfAFKAIfTNNUjMEh7ic+I+PD1W+ZnqqjKfcrp8ujmJPJ5JXtdTDYM8P0Epm2+qlwOBCX
LNbZic8rK+7G5q/E8FXMZ1dj/3Jbzf4ALlAElhVWObTGnKCmZhsoBFxHAs7OQGhUhO6vqFjBAjZ6
T+PRES6BsfA8fSvGTCLEluiLPn849y0eYW+UnVDdIOO1meC8U+C1PNFBFmCgFdMrnQED+nBQEqz3
RwEQgXeG5C70mxir7RKVvwBtFFn0M62FX+3t8um1rgqbL9uPHcl+MkFQ1CTIo/mJ4dcgVu+m8EZg
GKGvR0hFiU/W1CWlaRFCIurYL6TRW8z2c2+MCGCHJcGIxV35ov6tExwbEVv4CEW3LaiAK6dTMyHl
BczpY0rJAVk4UnbGnXhbdA96CkZev0a9PGs7OHks42nG8xvN0Fc9T9OOQP8MAgaxPv5v6xC6LffG
x8RyYlOlUyb38iptWBcIJSxO7FqLuTrhq1sfQQCfd3I/IfrM02DjvlV6tJV5lGUwCgoWImD4hKDv
l9uMr6bGD5t+1usx5GPtO41kr74OI/k3U+qKpDqovBCvJSyUg9MeAR3p8eB/nNOrUPNbgGk7ddAD
qoLHEiQnQ6jUFiHDnDyPWmXtE/n1Us1QJ3XoSOpTEjTlZ/6IlmpC5ciYFwQ4iZA4DF+sq1ZuH13D
VeLNHHVJ+RfAm/mKO3CYZ3YdmfzWT/TJdI3n6RdsWTrprg7BcuFvOweewwYOyt+gT8+26e3ssiDV
BtJpS9REMz9H8tzff5NEo+3VGfWOL+hEo+HzzxqnRntC4zF7aIVIWrMY2yFACKPQlAr4rrRUe2Ub
8ra4qElffe3jgYOvUvmoaTWIVieFWz1vVBXXLdKZpKjy2YqAIhKmAPk8xvEbPrqkyfPWWyBbI5Lx
09bKmj1gi+RU3vkcvWqoug0tBiE3PTcCZkaoXWU8J2jFPStLRJUdRRbR13iXpee7tcKyC56rwWTV
4mAW5UF5j02Y8p94MhQU7uHNdPOtJWPwgLj2eUOGiTDgI3B0FOGsaY9XaX+c620GTIlQHhd86s/q
twkGlLqO7S+1585amp6zJB4YjXE2aqFMeyl3YMXXkoBDHRowsdReqjlXEMpZ8yjH8jzb9D5uYXD+
16y8b4yvtriPgoZJ9cXhfMPW0kxdQWilP/v7Cf3D4Xmq9dABB4S8+Fzjw2Vrwz4uX4+JTpBtuZKe
SHUcJkH4xb4r3pAC2XBBPGTb7cjpvMGFg5WPE9qKXfCREvfxnN/6Ht0oYEX4qerPA/T030yRRj7I
YmgMZhAyNh6fjEwsSp63wX1l6G7jaHidUAiBXbTEkXNL09Z7O723VxnqxNwmJlwTCL9f8K3rHjxq
Wp6+L4L8pzk0tcEzfMltUgVBtyeKbzN0xXnisSR8vkxuS8d+PtkjXYi7ts3kihtAPVOcg90pR2q0
/0N136SY4J5179R1PCq7iIu6yhOnuWSUzg6cpOSdl+BCVCHN9FKUfA/V1MLR/z32QF/WbTF5R+2j
69/NnOTuX+d4hKAeVSHDFX54dabLmj6Qdz7cueAl76XVTG9PXYIG9ajmhF8k7POjJh3ZXJDIsLBN
vETWY8fo6NntxZNrchZY550h8H8gYg62Dk3hDbn+mUCFDpxEf0HQjFe0eOWDPLxR6hrmbBihSuN6
JvEMaIgKlOAHOT0NGVGF5WL5BlgSVg7CBeXL/i4firi8TMCAz4dchN8qowh1UOPLBfi3MV4GF+84
fBgzhA4Z2Llfvww0JsVETjGqLSwwoauCx5AcU60UZYU0uU+qnm9VZ9Ew/kWhJ8SZTrb4qeqIY7N0
zqNfP8WsYutBX4atyBoEmn2FTtstJRCatREESP6VOKAfixaVJ/Ktc9PNc3lIk1+kRKyoUa9pT2dR
kDmwUhx4OYCA/d7s3mCb+sfh8weAAF45F2K+1HuvUB++yGYQ5jPetnNeEPA6JLSCaMxXBbto9crC
+Rze8+jqrhzwsCSDrRPmIKjGY/Zth/gjsnhUSGp3IlVpP1De0wtlXTsSIK1a0PMuxS6bY2Cffz0P
6u5UXW4BbHu8kGuCtA7YKwt2bMKG2unKEi2NG5R2oIX8glHYQn46Zk4CNnNsHJ6jgvbtJjuA4dpn
odtaAYfp5FrFkvSbHEvowHKrA2iPkrq+aLe7yLLcJK/N3Qu52i8hh0KfO8mB4hB1ai//q1z/DzJ1
Erq7qu2PYLKdHoP23FAjwUJm19EUC8YAzfHm88eWAbDJ5RDMiY76DFNTU8bXnct6mFEEFLh6J+Vw
5Pf2s6oIIUG41YnH1U4OMeR7F4vymAW1k5De8+ezEnwkUpDZyvEQ+Jq7/91gJBOtQLIjSWDe4JLR
Y1zoSYEKy6BAWWIlQU8kf+/lBo3IjULgUrIja89H379HDqGEupbVnJFN6KcOr9psZDrsgs17ts3f
zNOjxJG7QZ/Cs/6ZeA5qXJQHSVfEeal1BOtewOJJ9ndXRnzI3dlTZnX8Oy8TQhbQFBqZ87ALPfC7
f3tnBU7IS6q67coZEdkM0+Bb76wiVN7WNnywNoI+gLMV9IKLQkX9wae/YjrKzUrZLycwgS746At1
ZGRjM2OVSse9EHRcXCMgeiKvTDA9ib/OOg9riWF14PQT3nfyRIlOw/fiwzPFZVL4Vs/deJFVRYxy
wM8Kk24U7vKzm8J7JK9/dfalcFJ9LStH0ohRVLo/XqhJfis9qgq1n7n6m6FZPIOVatXpLSdrPrdM
n8JNVJ4Cs4vkwz8skhk2BTChj1ynsIePVZDuxrRQgqG/25704zcYbVUo2QDZn/j4vwpdYqstjbFS
TTpczm4ODR/DJmumMVuMZfbZePHU1Jt+nBtEljwsMRRobMTbeBZpYlvqWJYBkI6Hrxk/3PfCO67V
GHVmyvLGoHEIo9HvwmGgrohxbFK1YIEhliOj2Ds13bhPZ+XZQc/mew8yp7QNxUp2dRUhc14YKtdd
q0wmTM8fnp16G/uaZR0m7Y0tuoTWG96WxsbQYfRYuZBf4Pc3vKd5Y18Zryxfwd5EvpZQMDO33FjN
3jkU+fyU4SFW/yBTod9IvZJsFPEhguEgmG31nX1/xkrUUQofW5itNNxf4sl2CR881mNe0Rgt7TzA
SEhWwS+EBdkimyAAFDBNJQM9y9lzsFxaBS/LudUZWdn/oJ+GfuKQbwSg9cp9pjg4ywbZ8s5+LO7p
fW48jVoUJqiwILv8bzEkL6E6QWAWzo/8FGImUOawUSJ7LK0H8xg0uL8cl5ED5pbZ8s2G+rasGMol
3qhfLUBAxEmMD36kbMpSFJ5rZMq9se0yX8ND7nL4SHLXcPb3RpLueJwmvlb06FIW014wpNxJ8ugm
S/yoRvwqI2NJTlJHgUMvW3H6aIb8edDp3mCeaG3TI+RJ9KDGzwNWMqwgc2wT9jf2HMcU+C8CFHC+
sgr3BM3H+w8tOKQaM0ceg2SnNzbRSe6177+c8IYiH+u18utNQq7E2hy3yF4Rll0WpMnF66QR9n0s
5ZCpBalmQnAv4sSJV4geDRKSGuwyXjC5rCde+dz7F5YkIVT222yS6MqcprKFcrRN/Xw5sMne4TYi
GaLuoBz1i4Zv/uED60v0SrrIc4IT4ESkTLKP1tyu8frjCBfsmz/PT99vaFicqPczg3cuUcyaMspH
wDBrRxBqBD2Q2fvrJzuqWKMcxoBI3V1eIswPct2Ys5TKlUofSOFZs8E0S84Nxs5oyQS6KWr6+ja9
3IXpMHmFnzDI1LF5jcuIXld/TR4nifNnwIdkVEj798pezxx7COxz2X1yPXVTK3SeK+3pzq3h62Hm
HwC8C4qLABCN9baQN+RCTRQEjuSrT0+frh+BKxumtjsYYYS2zi5vmOX2ZIZt+xyCPwcvCFMcCT9Q
LYtMpFNEwAkNlZE6kz67kMMKahbicSegsSG+MuqovDFRqFvQnnd0pq5PRAHaeKbpaDi9NaPuwlVh
iy6ecox6ZcQ42Vu7rib3Xy1nCyXJcK7c9UPzr5MQOL7qomzU7C0Le0yUVuJPLPj11+tL4uOwQDnT
03NAksIe7QPiFUE8ONDx189Lqx26e4gvKoOXMP1K4R9L9z/01hAOcHDvBBEittHfr2UJk4jTB84B
UGQot3gbWxSL6H+IzvJRnfesRqpfsIiiqbjDVzbvvo1XqT5kJ18mdEOCGtrXDuf5S/t8vAVmEwrA
7zVdHWPgHUCgj6A3bOtbqZBV4UwxcctKc5gJVoEoXVVek2iCW8gQUH7756+21bI8k7lwH2lCZDjr
qYbcsZs1+1G0pCHHKF4o6GT3VxxiP5o1x00zejf/Dj67ehQdrIgPM9dx1li51dJ4jhIa+VXnsepa
Mb6SzCv/60lvw0H+OlAK2D3h/NEIif+CyO6ftAGTFP6av2E+p2xA6+AGbbUPW2Ek+sDE+zmkcB12
RcYcL820feit7QlibASmuVnfClWrH0FCf0T/K9kpZLdpOMZzYPDaU9eBUuyeDPHFFt/WcZP1TW/y
u2eIrTUEYzlSlV1Q5oT4R6sc+4FwZPspl8FwN3Z3XQ8puInUNPmk0l7TrYJMN+TcYafTNWqIwAZP
oKaAetcUZ+yp+5Bn6Hp6nDEt1C3ui7pXD/uqccsOrMkXzxC/sFHDH9mbIdwsFNo1wsMFKI0NIYfN
GPa/uNezGExf4BrSS7mTWoCideOrK4ICZtnbwoCOm0LfwpIUauk4+2HZjiop/X8BnJPGH8I5dwIt
EBkhD+qjhHcbrUOVv7j3oMLAIu3+YCl7fVhHDqWY9GtmTmeihOuxSr61UvQYoVuXi/LSRcS2Iq/O
k7gCGqrG/uUDENRhdAg+u9FGMSVktDxf+rGDCPkIrC+NRrKcQwdkK7ohWY58obLLSOQ/3Lh5jHvM
hq/HzwMNoMb8npMZvaMeCo9gQ33qUzKPuVvAEN+UwRtnj7oemIIkQxwKjdQzUK/b5DiUPyPEuACB
Ipwe8WKX1cv8NSHsBhKkiYHq4sYZaLEV4H9v5lUOb8wUyItswf0MJQ24ss+gecLVX0nHNvJnKNOA
wgtVUwGK4vkrdaupOhaLJf+Yik2z+OXJFd9yU/ssnVTx+bpcU+vSsM7uE/dF8BHioTHiAnGD7qtV
iyNG2IP2C9PHgr6r/bPB21wa6ksizd3Yf5S6BZLWWEXx/z+gsBGKnfzlzyV4IBg6NsT7OcHBCsQN
xSM9J77ubAsYkWgUeSD+4rZPmpNRk+g3ytkU+2AkuQ42q0i2XlKlxkvNkFyLQTcPFDw4MSwzB3rZ
GobMlrIA+fMlQmY2Ed3FKByp5DkigyOLPQ5J0b3Od6JBZJ3bfp+H+YFGvSMBpUEEIYmqNRW2azuL
O+YacHG4eTCMgCIdvHerJUtIOt/MF1ce/NIwHvBr9Wk5cgdxNRC9fpLOCu9C6UTNnQARg/cq+ekG
FeO1HyBTOoISNdERTI1Hw6192ojfXMPrcvlrmJcgUbL/eLEqXbx4g6i25nWvr5hWlOyP5k6buu/A
C3LEVYCpvy77YGV21MrFkf3IiZKbajXlas7NvE1j9zsZ6qKlwAWaccZgwe2k80XLQL78qlqJ64PO
pMycIEK2pn3toZZCD5uD/IMip5CEd4iyPZEoJZJAAOLe4b/W2ivb4zcMjtshAtgnSHSYNLjZxIil
Vw09rzaONb8e/9LGbiknR5zypb7aXij6T08CmxtAZYOywcfj10J6BUobRCXbPhq5N9J7z/2LPZM2
ttPYYsNTSuJFQEEvfcampQQepltN1z1/Qc5q1H6nEpU6E8iWCjKvQtF1AAeB2qyYLNA+o4GIZRLo
NtBTZCr2Z+DnTwCzlZOUc769aP3+R24yXAbl+21PyE6Y7LiJIYrCui87gwJj5z9Yz5qcZItaf+KW
8BmBjgFEc/58WVWVnrZrCmf7pf7FGtkVGBllCFdmoy+5kNI2oDQty2yuGVCAHg9U635isKJGKRNv
xLy2zfS/+WADc13RaJXpgJTUmrG2JSXupRnMqPhwvWs5zuLxYafvNshh5V44kxlPtXffs/pQaU3m
Lx7DU4afPHG4ZSZ5VLtR2GeG6iEyhyvxCulF30Rmcty0pe4dqNC+Dba/ctgn8huHSigVramTnZ0h
RgdVTQe5MLO3942KJSbK26Jnwi1CsMTKvNbwj3t3grs45W3kSX9SDKVus/65ttnOIGz3gZpyw//g
4XAZOhBXMdB6IMA2xQAyIJZxDL48I0d7dUPlhrG/8L1MHw9UDpmFnfJFSRXRWsCrZJjWkiaqiovB
crMDlquOGkTGWAUD9jW8jkcmBKKVq0LRcDaUQAj742Cw6IjE9V6Z3L4oN987NrraXGCq6t1IVAGX
djJdtW+Ies5yWgsEZNJQMAsEgpswfOHykO5hKk4ulzHHceybYkQCmC+a/Ost+/SknliKQuHwS4qO
rgWZEy7or1uTpmqrrojiaGlL3g+XlrMSmIE5juA7BxhQtdrZeENa0xLnpnLNwRGCqxImpvRVvuYO
1TskXGurKZ5JMU6M5iKmG4AgaKtL5mXEUMpRpv0WjPw3riDRAR13CWAqh68Skw9bqzPaQogVxbLf
s5CDyC08Sy/o0H6vUKIwTdLLguCAdLxWZbeeVb7rbVyMP/kZNee6lhPIbQqanE7VHeo+wl5zaf1G
1OfPjPeh88j/4CQ/zfVyf5bD5YCo/UiisEtLdMoOL0Lf/N/EEXZ80Y2kslrcoJI2MbI8YlKX1urh
h7lP9Q79YXZ/V7QGykgrV19S5PDLBQG1+9TP8YGfhuckeF1m2OqWlPTtocnikFvfaCPPCpA1H6T6
eVPcHEqtttvduhJDx5Q7WCDhqxb1GhDly5clyTOspTeeQPL+YpooeYY7VsaeBHfWdmNen5wZYvxY
wRSR7QJMXxy0gKWurH8hnicEfi/JjoEbh/tltMWpk718wR3OaHiNZts+HIKDMqEON3GHj/CtVqkr
LGVYqgWZw0OMbqmFafEnWZ95XKJF/byXKaaOcTPUA15qDyaBKKNqkKGFJfydZqkCgQWZ+TqOKQ2l
aDnQxeDYt4/czD4q+gxP30ZPpiIL1u1lA3ICaA6p2Krw1FouBQoeRdpRRu0JFsCzvyTv8qVMTd4+
DLTyz/8vR31Dk52Natf9XTNV+pF2PewSpUYRnMrLBWIueviLijkC3tyW5hqZ41dvDzDWCdTH3z2Z
8BD0JeGDaMSZaiXCkajBf/1AzicZ7rDGk/NMC+nmPty+axEJndomURBjuUb60b6X6Mx1iY7uxo1c
dzH5JxWxi6eEZHbXO9wtdkJatSOToaPg6iIaP3UwBk21g4J9y2kJlekSbddnUXnl9oVVkz2tBjQc
EXnRCy8OXQDj193VcDj9kVn3CVfW/I8DeXyrMhqnW+7ytvq2Stm2YOzfpBUZizuWAaTaSXkzBG75
95vSh1otHjKafBsz42b2bQock192Y9MWj8DtxeXbERFGwqmy0NLwzxSc4BhMbt91VFQ4P6O8eEfr
rkXOXltS4pPcYRP+wyBJ6YEbIK/j67yMVY5++i95j568D13kt/IzHdjb6nzzuQeTukvLbKlovnJI
3Jf5+IerC69QT4c88lco3tM4siORtxPM0A1Jg33gXsD2xJ7M0ylI40kNT0cwpE9PZLs+JBQWHRnj
+suTTxzZvXWHcbczQ0aiH8EwzEUpde3gzvSt63yu0nwFeoNgKXLGQ/OWEHtW5IxlYk5vyMOKnexQ
ke0nbJkprPjA/OVNqB098j6CiEGNaH+QzLpYYgvgSY0+0QJSfMl26GmmbwuMZfy3cdb3Fxtn+JDv
iH2ZFw15UAWXY1ID471crfRzjmW9mcnKWi2OfLP9kVv2ePmnVISaI3OR1b7syIIp9vs7/x1AHy0B
dy858TSMUEWwVKauR8wUcIYmtuTPHLHKw19rwgL+4YFdw9Swde5cbk3hfgNIe/zoBIOPTCXRxkhy
KgBt07vXCxwQ5YEmFRFsZGdq66KMQs+yrO2SYQFssTVdrLaxr+RygtlbOT5mKQ/YFmQzfue60KL1
wruUkC6CWH3FE8DSj0VoStiWzejnxLXDRXjUt4Rs60BkxbDdtT8Zez8COcXJc0C+2pe3MJNoVDxs
NB/LfaGx+19/PTvUh0REtBMr1WqAipz0B1dxW9OXsMde6Xp5XaKJVLeQcOszgOXYv7KlFPvxz1w1
FjDfUkaIlFTV0S8TLMuL8gQyM4mtgrtQ6QSGqJNfuGaHIB6uAy7OUrKxD1L0FWKGWdP8bfWl8i65
Z4rE/meRoC3lQbtCbqLeUWeWLkOBIkELstrHPU8OyumA5MkRudrFP7RZffnfy1Hms3ozLKrzILv2
r4ojA91TisBjm3fGaNyjaw4L6EIIG1nlVYngWZ9HH8lpAaBNf/Aeb4+z9vDR364gLrGvsj/keX8E
mnPbtESuA7EdQDKTI/FMaWF6KrQ5k0/L1oeDO6QtM1luvRUAIkfLUhNx1wm+UtWQYWRFIeZuG/K/
yZ5PHoIB9NDy9vWmR/66NwdE9LZvC6srQsAyxYVKSwKvXwWPF0ZOhZj7ci+RuCl4j+vX7XdpK3nC
ZrLjz0t6MidO5MAt7LdL8hac9K4dhKa+xDUbsqjHKSsuYaYyJwznMGvnEeFTdPfk10ZfRsKnbm7L
LQLenEPy7v+3+ig9pc86ZT4BsfPv9WDcYcT4iG+EPxwu/UncamXR0P1Q9VjsPxd+WgtWFly3BnQU
vrVkrBFBv6WI2yDqPL1HChjxkxYqIN1QHqRjb9vVnlrJ2JiTxVHIn143KvXRaZM7behkQRdSJedj
eVNY61pc7r0mWfjUV2Ehz2vTROJS3ISoFCmPUVHjwH9KrknORAO5/1qpBQWBnqEik/GKr9MlEozc
nXMTpKCWvKG1OQukwre4Tfk4kaHR9+g4lpLGDhCmcGu+W6qiPBV38LqDkMoqjE8QhbPY2E/WVueq
EOkuM/HCs3JS5XzYEGeq48SJ3420De2A5oYIHD/tOYxlMctBKh//HhZSUvlHN65f3ONUKsRfRIwN
tvuDffyedG38jExbHabTXs6IvbINWU0nIlrBWwQAIdFRNDSwK5gYwMnXTCjsiDc3dv7IXQAYfU5C
16EeG953KphBYLCkswVpli7xOvunOAu93/1E8wLYrqGRt5gc35XdlnLGFT4qBcmTTkxvAVNOlAFv
Cb0a4KIfSz8UjVXB+VJ4XZ5g1KHUjJgRvoLAE48DBBf3yMDOVkDPHMH8pE6LasM1paxXeQECyW4g
1rpYoZtBHCinJ27c5A9Ls14m4ZfTRNoLpt0hWvih979CwL8fWD3J5tW+JwLAvgxHHoqJQXNuLMEy
4qtWNGL4nx98zDiDvDpRyRcNgaCdpraDRpyC2iISomLwUeYbUmgUpEXNjuQLROw3jYigQsI4RMFW
hMR1li2u4vxO8mPEzH6YbrkwJXRq4hZsY5cqASEU1rfqGfd4VX/tlKy1wDZlmlt2Ab6ZwbmGB3IN
3x6LCyqDIhPL6SFOUR6xHEh2AwQr1GgLo9hGBT+JMFhXYm2BLbnn3GfMklWH19GnLP5nLEMbcgeE
SdWkXA5NqGt0XQCNwWh3DGgSperRE5KZb+cWp7iI7OFaqLx/3iWEeqNZcbPDq/uZst8RRem39FlF
1cf+PX3TyeoKGZB3nFMc7KDQ6e1g3n2HdpaTwE7mkXhGV+xCC/0LUzUZyjDYRYiqKVfSkiph40jq
91jojIppTDpG4iKwenCp66fjo+8kniK48stEWPAeSMkQLzjlhfqUVkHa1k3E3a5kBq0KnZmJT+iB
ZdqdqmwUO6iC2F8rTBPHzOTpJ9Yk1r5eINhWmfTxThTstA3CRVJ+hyj0RJ05wVRVj/kj2/K1W5e+
LwYBEULb/TZug/VVlN2Lbv+3cDXqp8+x/1T3UlX3eKtpPNcy8wLlaaqUW4JArte3qNjhFpPXNtJc
H6DvDYkZEuaCT+CHDKTu3j/kx3Noh/xVCYSanEJ/I0mds7eZ0/MIhzZcEXlA2svhJ5AVOaOPSM7F
NR09jlF7s9MllzMR0HwomMuWJuSp1RIaiXh5TfBhrI+gSwwbnHru7YBWxgPcDQZYT3dRj1DnUy92
0X5yQLNAeG62gKYtJbvVqTkZNJSjKA5uArsK8CuFWRhTb3dRMUSTkzPhiQiPQmvMWP1KOdv56tF3
gwom/4oB1ebgCFKg8Xt53D9upY1wa0nz1UqaEfC4CfnybY61PRRp8wPKqLLCXmior2c3MiTwN+XN
uTLclxuh0gHMOlOB1CvPBRW06vwcPmCCfE5hxDnXnM3uXi1UA45EKZyL6/gr1W5BSbpoXOb3r2SK
p6rzAaNMPWJSYdCwXsJnhcyqLak/7bnZiFlLTX6KbFgYXVo2+mhMmh1z2vFCVJOv/P9UZgr55lEK
2nKNIOBcjnjUltzehYnuebzXW2xluFxSfD1Fr+aQ2euUd+tbq2/Cjoddf8AIE+wKPf2kyq7U/16f
7naER2eNNxZ504vMPb+ljL72B4RqSTsv3ZL52TXf7tWp2FjQ7xDcMX/SfBCh+KJuSf3e4HngAhN+
zbcBqT3rqjuwGqcsSMnI5WspH3H+LSew9OTz6J8cVFmuaGUuYzy7cawkckn9unmhuxYscO26dn1v
qbrvAY02CRSgeHjI+shL2wcDCr5ZFMGorgFDYlYVmJh/bf6uJ5KTRzb0vU3Qpm/HpWIwzaZLBEsW
gjF4TJVpPu2ikUWjqKc6dzNm2/w9zssB7AX3HyEJKCOx+EPZZnojMeXc2WNpxecYqqJr+lO/EXcW
17+lzMHZJBh6Fw2sIrYVyEZyfp+ToyVDkHDfNi3mDWWWEZvpMYFjw3VEYH60o6lxGjLbPYWEtLSe
Sv8CLU7tE7NEkzelSAjbB9wCAux7ElFItUHYpuEMwwFsKZdLktA9JIAJ6NIsdX8C/BjSWczG9nfb
P9P2Phy5kOPEAJDWTwHIzeUNXeCpk78ehQAHPGIjqnxiButHmJd3MAhVKABk3hnfIU/44GfDE+1E
sg/yPWAudaprXrJCATZzyMl3Su1pTuWIPbn0oN67qj70KtW1Rgh//ngOuLQLmsM8Y0EaTKhiOLDv
+7QXCovBLXRzFsmSULU8aXOdpJd7g1jpOhNXgkU5iXks7SRb6Y/8Qy9VriFu+/dBvelJNjIBsQWy
//vhyO1H8QQnlGyNXc9FUPcQxFKU2s0hskP1Ozghd8Yegntmm/M/pa622AYtigvfE5LfvMRv2TKh
YMSFi9fEkcKpgWZcWC9i+IhzLYpgjEv+sDFrK8i4JewmePBNmCRT8nRqUkzrXFQAeGDicEW+OiaL
1EaSZc6CARaUyTmk9/3BxQsN4Ysg2ym1sxdE1udzTFPWfa5+aTRB/QMA5zJZBPnnhYoofPtpSQI6
McN0YM65/Nu6P8fxVcac+/PGY0B7rqgru//hwcZA9smyFq6/uu/tuKjsxW86ullg4Yn7GwCCs/NE
gWheHzVArVztQPt0q+zAGQIHl4kHs9BkXwulDDoKgWEKpI1r1Z9j4A3r5UjOH7iood+aC0xw1lfu
PqXxuspcWA6TT5zKyEI/rAjSuHP4Nh2CtbMX9/1sWTfqokc1HjJdocWXfMdHLak6I8PCDpvie1Mv
9x+KedRgVwmyZMHvwPOxPrZtVaXAXcq6gK7SKE7hj7lf9wXOsVw2NCMIjOTnly9Hi4D3D21fKSoZ
ZatAG9BqziXx+ZU+OJG0KzItcoF8TuayRWmao77XshGZeV5lysiuX6OZcFabSLnO4+Q1cmE7XRIh
3eVFETBJuw3pXZiVeASYWtvbfNugBTlwzxVsnFM55bup5y4ZjA+88YLUBHhpOsSH7+KryvRk0E9N
bOZoJmJCQsZxpO6PgvZwvEkakXel92VZvKD124MlK4vgogjy0PmKsmLuvZDtymz581cyTi2NV+sY
WrWp4IvWjuC7hNRNotj6/ImfdoZT+l0bBFnNWdH2Lmzh5oBL9jTQghRCNOj0xg59v2fKSXruoql4
W4cl076WxgzzlzO6ewZbYKHWmCII5LGWl2pteR36SQK+OtKcQ/8p41mLLck+Wzc5ik9QmH8CX9uB
gbzTKJZNU2Gut6ZKxEcRQwmDtiPHpJYLp94yyTc/tTO1naXn4ndki4p3iIxfvhzkb50IyXSbilrI
C0aCPOUsedg95vCR69VcHZ1UE4vDUC7sV/E72xNsU8A5DQhFbrsFF23pAT8jkjNETR9NSnfwfR1N
YZyMfYpmROlZhxDO/ssqehconFD0+XB6jxmCui93Bl/E9gBUIKqs/DaBRU2FiMtf0GuXhj3HyT8p
HrOIcmDcRVCRCdlVjRi5VHZEPfvVRFGjlI+DgbVU3bI18Sm3FL1QD06B1S4HCSGrIzHv3booDaHF
RtFz2vsGpTwBDm6E+eA9GpWJ3uhzDfgFm+tgGJfTCQvlwpBONtO6eBT9CeU9dM0FNT7nJlzqVahk
Om9+UkocsLqREMAV14ii6srrT9sWO78kk4ZtUUi/pAqHt9Pf8ZNKaKvU1TXFeTLgPDALn8IFrpar
lG+kPqI9H/YeJG/CwaiJeO85H3yPuO8hCZMVb/hiD09NWmEsdIz0ihvtnVUYuvEoUqTEJJDO2b0i
mp1hdbg8srTfPPJVczYVD/y1UPsbewd1ghqg371w+CFZAOBenME+yiz+w0CfXPtLIRymwJo/sAQx
QC0PMzlU6gpaIn8Rbdt8MVz6VyfP8/QVbEeFlkKVXwuRFzKydb53ns39wwR7rrw9CgVT+HtfH/Pa
qoDOpwmArUQjZ7e+fs06xxSpgBMvIss+vN9m/U2/OsvWbToS1tFgRk/4sQuVzIP8WzNPzUk25Rqj
A3AEkI022KzSh0j+F3Ia3zLHjVhfgHWuN9UsW2yxg83vN3OCmhUJrnLXno22L7bpUyDHI8kN4WUb
f0vL1nghPWwkVrr9QXGG1wy81KC7zUjk7i35hgh5hwXL+3mrvt3+nV9B/Vsqv7BFqzprC/cZgE8V
liLXpitBiQX/bdqMYt2DiQpMp91j63r3dyvWmIw+0bnsh1idaGz4sMqJPZx3163+aVYcBcHomJWz
U9Gu5pKspr0KAmojaJoU0DYVOH1zVpfB1bF/Ysw/uihUdHK4iMfw+27sCW8mJSNbmWdpkuEaOz/1
8cdsBUT4vAd4swXwky54GjbqYRWTsT0SE8Tb4gZ3xbdQeR3if8prlkYAfMgtJ2HXigrgu+d5Ps+1
HbOgLqz+cwFbbh8hdvTpEjiaDftMLRxjc41VJXmoA2tVaVIlpKCKZXmoOHeyXiwvyK2wRpgLScKQ
tOakHgGGhW3KdwfyPsu5FwQ59nNNU6eK1Bi1kicN6VYjbXbutqfHRGSS0h5OsRJ71V56azCPUmo9
GIwVFsuLOSss8B7jxCTdBM+nJJKXY8GkUwH9Bz0VqFk4N5GAbwuQd32vivclVmq0gSOY+ZiA3hdY
0t6q398kWlbid48FmCJVBvoUTVlVPaP/DNQaChtnuswai8AEGZqLhDcyDjNwXhEbho9t5wK/0I2l
hP86jxUGQJXH+UmxgyQ1ZvA88E4KCs5zt/3VD0+F5HR6RixWF0T3E78TVFarciU3ulTkv/ap9Lmg
Mc+s53uuD+tTOFNQHwIygwoA9ALlGnBLnEIJCOUuEC3Jq83efQoOf9R7MfCNxAG2hjeKR/5VEsMo
k+Ut4LzdrSQ/PYHWNByU4eJuON9TVXFCmojntg2wBgIwxoK/H+bkGS60JvrPA1wIadZ0ka/LpwpM
178qYgHwEtlBP1mMLRpVW/ajPD8EuzOfADTIKZrOh+41sFd4MutXipsFEJSrHyLZqC2SFvvVePuL
0k4IFOD3x7ysN8EEcD9FkOFmuAPiTpsqS0FciyvZnVUYKWvB95q9D7mGMsNgxAh5clqMTMM5Xhbn
vd9GiD5Y032PB8hQJLNfGVroI5LrU2c7VkQ5e6X48UybpsDOBE7eW6EDZy5BN7DaDjrQK7S6qPQf
lzrSnW43Zrps/5CRt56959H595uzn9YyHNOvia9xpw1wksyahHiQvhONsr8ViVEgi24MHmxMhH+x
xmycR/uXo9O3DiGwL86bwLIokfjeX2t0d7H7jaWnmQvVHTgytqVYJKJA2hSM9afgX25y0Ysh+pkL
VemzR/yt1+LHw0WGI71dVWDXooPGmzBpQDLQizl5MQrcQ6NIua8+ivMI7tb3BwB6FaZjqyMxd8Ef
TkTxXQYMqWTsZSh/JT81hR8bQaiavbg9YdTBcKEDRItu2x8t29dZ494fPQvGuAf98cDuQZmpBjnP
WXvAIeqvQ9Xf0joHVyop8Mh5w9ZD5TbULXfkiEiGLFMHo1jf2TlA34yuOTLF2Tlotp5pqhgZuJKu
scDiU2opW85ENu1+sMUjrctLz5lac4m2TdN56AWnHnCkH25r01yRdqrg9T3U6Yw34+49Ay6H98Sq
d73P/ggjzgJbH7BufvnYkffxYNoDTYi7JSC8SaYiHrrE5muQsadZOILO06pLxEeK7AC7Fyenue37
HAcjDW7wLOpeoOtsgoH1SY/UkLCs06TAE7XzYpkPo4iVHyMmTTz4nGrzK0VdZHh3KXrHZuUMlPZQ
cyIyguAl4JV4bbKOmieCasF1e15mrC0VnnqlosAORjKsW+zhnhV/JjIOBLMartRIytniau14XI7Y
cVmTQ2NLSKOEJ2FRVtoG0Gpj766/Q9HvbTmb4v7Zb2u7xoBE/RcnTrxnhwprZACYVOJoHn78yGqP
BoxaISpsxO3uKc/h+V+XizcRKaZsWJOmtOdkv0mzx7Se/xGSjyJT35tZwTIbf5VxGuMbOy9uQTrN
vxIXeyyzdv5HI9VA623EA/4cnyK3PQbngQMeLJWCUdEQL+4DDRszFKf3g56ua0X6/JqmzGvQYmkU
FPAznXQiDHgUwnYZRsrrGEfxcKqaCspBI6qsUPUbpJnTs6X8CUmv0GIEN4mDepCL7uZLdKOw+65v
TQlJgH6Ps0qZIGFUbR4lndFmrDZ4B0yzo6VYpybwaNY3YhRqYnGbwglrcjHUlKLGbqLyZn+Arrwu
8jmbwzlb/MDk/LkXtYCII8o3pYkQHUZcZ9CwzbjtznhlfLzumNZCa+GVHZLwyPY6yHqU0Yckaptm
07wkB58vxpjFfYXxOo5Rr2fu8AdOIV+Uu7dGOETDAojl+x3a8gyDiuCDvTIvJvZC7KtXMJuvBma1
hcTtVBDCWi7W2UAVYrr7868RR6pTmXxFLSLglv5NNAN5cQZZbDwsAqOAAaFs+F5Bu5X2gCAgi+BI
y7jGWmUcVW0qYgE/rtZgmEDjSrMP6DsaeQi+9q8qrKLxR0elV/CFf2yhX1VAFHP8EiYLm1HqIliQ
cM7eK1Yt+6O/ScqJoYAsUQv+fc2gFnU9L30mIeawi5ucOq0J5nYWXMEus+NQEfOXgt+vGb5M2GTE
Y0j/bvd81GED+/Vn6HCvwACgfeMr77FzWqwoVjQaol3fIvyfb9+bWYg+/IXG7li5aTl/hNZrZfVI
d8OIn8YYChpeSwtSAXOP+9TD7rOPcwq10DdtsoNkuZYsTxyTg4CTRi+OQJAHYzr0WzLdDfzC2xgY
jwShDz5CCmSoHVGmTv/qBojcSF4O9KrCplYbXeIjCGGa0FJLgm7daB47/WmpKO2Xy5IFBpIWWR+f
HbXI6maPa84ySkVTe3I4HdTLytBpACTavA2COuamlJbBE8Qc0CrDATvWBwX9z23kraCKDYwZt+dX
DYvFoJE/brAv3uDPSMo0Y3bpXBhSyhzLZIXZbdkzwENbKLIlUuinIKEiA/F0/REu1hRgYRyNLjU/
ODn3W3rLaIpGvZssq830omS5MvMSqzlq/hfA2zQ1Gx7920H96e2TEkffXtNX3/LRWlsnU2to5jdK
iXOjCggEGP2H9xmyEffU+NRgMp1ZN0Y/ohhMSJ5iKo68m9RRXmjAf1AhBMQ8M6mbEgHkjPq6PduW
R7hU090SG1ZdNN+HKnJsVduQC/TwTfALRow4Tkb8NEoxG39vPIWIUbs9lt4tmxTxmxpZl62mJAnN
xMrbcJ/qCWGhyF70h9Tons+6eLqwLh0z84GEO3jhIO4k4Zstyw8tj5GqchPPqsh0sqIwBWwXcZfC
ZSl4A7SB7MaIsmZeaqdCtw3A0IHacT68lIzyv9z6+LnDsEqJJGYZKqsussN31I3PjVnv3TISZcjF
VrgLnOgU8/Oxb1MEpweoazLBX1S5XUo3V7/RrnMWYJo+o3LsXuv8JqVL0ssk3eK6iL0XuRlOqpWx
hy/TagGnHFnfJHOyq6X77OraS4GN1IVKOYUrG7TojOjGDDKz0sv7MQWv4n+lB1/BOPRVw9eO7jTe
OdW2RplTe2FgkoDllhG4PpK2NtYrTBPDc1VOlqk+iNz4RYQbDT4ZOtU2Seu4F7MLE3DQga4+Mzx7
8vTGLmXUwVoUjUXFIGqbHfLOKHBci4JZneWdcsDs0v0zdWf95N9INWxFJfCaOkHOIa8zymHfznx1
y5o4oulA82iWzLHUTndO/deO2kjaVEu1lr8ACCDyhT2Bwtbse4EJivGJgOax1tBLxOPN44GEhlM9
jWzfb+1IOcw5XJwYdvCQNR8C5lDc7aAoeu0zXVzegQ8ls6wCa78gUTjNJG7fdW6PbJia/fhYbs3t
RDCiCVnkXWVmvySZP+8g49FpMQmBv7GDRdwnRn/B7Ycj/vE/helOs1Zim8fEoWbSME488cnWJVqY
+WhACFSiyS02rrdGVOfyJNUo1v+Y1iNGF2/qnGUVJt05NmL5kEdUolF8gBZSjI8mw0vZqGn2l6aq
wF2UuoRC2iai2N2PL/h87tm7gS4M9Z/zWV8hGKbTO/r49tBBxuJopOMCJoAc1tRI2a+JgR0CEzuY
b5SEacgacFh0HSMxGjzs2HNhoJ+Je6OrfLsU2UeaRoSMjtBbvcjSgwsGHugbOeGyE6sed4cGebeN
pX4OzTzX4C7zDw9RB5FS3DIrMEIUw7Z6RctUXyz6uxh2VDuBTIi+lGZNmJtcQDxkipTH5q6QnHJO
6R532GQMrnHsyErYfiQRwdApEWZJ6481NjVCz9G7NcVa2l43/Ovi7mOA4gJLM0zj42ScROr4OY02
m5nApiAPbVqg+E01ixQ5ZI3Y5x1qPtALq/kZsaKH6EYNv5Gxhy9iz9ZROf+O1CFPtKbDXAhajim5
nY99Wj49GXKkEUToit8e4sd0OMVjuL8ETNrGyk30Z9YlWLE9gQsPRxJHMcse9dLOr7+hoxgZXt95
ueldNdle78iEIuowhvtBHf6iR37QJXwLWZHRNLeMG+P+6uEiopF5w2ITnDqt2Sx5p8Fvar3/Msni
G73wZBayAG5enK1QUwwb7odCJUGuvBJ0nZt3q/Qmk8gpH1Yo8FgU2fmGVk7lZHyrRkx/kPbo4LB6
vduZ6ulTemuFCoeYEuQQYU2u7bUQ9YWio9zIJLnKOgBeXjvUh4MSwzvhWDnhNwJvh6Wezf3f6hVZ
j+f89BcYVwjM/XCmn5BZm5AYGtCGobjoLdN03Y9L1YpdZvFnrk5R6oBgcRt0XxVqFRYB7KbT/oK0
xTcOap+P2AudMRsYjSCR1r/XqZaLRANbN4hRMzFVO+o/X7PFmY+Z1f3mtefIj3G0XAnSMHEKggJI
5EXsqHtwQAe5HzLrqEMr5lVVf57BTAhKulgjhrRUQ4DqwpGHcQXqUuEYZNFbjLqrx/Nkzbtk2wPq
8gaYcwIPl5PQ2XK/VP/055xyeIbvAsx9bTxW6py/5LSRwJjvWQIJzROfy10uHjF2xYuvaie+wY/c
b2wNb4Z6Zm/eRJLhINzvYlcDWyklmRtEKFJ9PWOvUguihgYqXmTj4nPicaESRK040smgdUrWUAee
L8IwqDo0FaMZsH503tiMjcJDFXKywllDj8a3O+1+AgC3h24Tp3MhSc+dgnmFTULjWC9WXZ0opRCv
/HRm7j9njW1+clCUDOoTTodTc5iYb7o2QwktRhX02ugn9XHggAuyy5I3bMYedM/qBqOM2e7WSKTT
dBiYEcuLCOSGnzQaeOqxxLr/ncC/uZPUKOTlkNTXTKLGUWp23NRWFqzjDMGLl3ouhdoM3UBe94xf
NBYp71wUjHG19lgYkwUO+VgZz4oht/soUxyB74TqEzanx5WLo5xDFypbN6EMjnS6eVXymGJJpKai
IJ/YGu+6ovAaYktOOaUN6Toh4hlCG7v/txpZUpc9KWrxTnkm3JO/l/evKW9mZnlQmKi860MZHG5m
Pp6XyJrvHwAAuhiBo18tuA84+ahCxKP532ePtZ2NKGOOD8dBFj9xmsp2yD1rURvT2fY5/kv3DU8n
+FpY2hd/ipRJ+lLoAk8whpAHrvQ6kSBX4wysbuPR1hizNkmnrmO3XMZCM0JqZTnhd1lB7jEVrwN3
rRgpj7uY89qnRu9eq8MS/QoK/d3A0M1XDYoMap/NE0wMxNmsBVTPluLjqLNMcEF+5XszZ1plxmG+
gIKtlsdBYSQMINyEj4haW86rNHxjMTIh2IjuAvagUBrYP7DcvPV7K/Jl3TQehJlz8s/AA6LNFrt7
WVTvfXB+6DfN6rkghlvdy/xa2iWaxvze9V+H0en9GizuCQdnsiMc2UdCaKBCWmRayX26h+dFbiQ+
KFTiCihcGZhReX6a/HQ8Iev6NSI9V+ynZ+1GnNizQV/1tc1cjyUft2VDVhzDHvDOxXJZUmAw+JqY
FALhGDswSAB/z8Nz4m6xnFwDzfPIwimnMT0chm43azECcf5hpL5Q4e82d9YHBCp4lfm9hEXdlSlC
D6ArcE60EZzd1Hd1qSgMrtTxADvhZMFFMttypZ2beoiv3QZbpcGR3Pw+344xERnOYGAXIZ2CUTpu
vy9m3Q5B66XPdR0UGEjCHLKek3UnMWW48rMuuCxJSQuHcPNWUuGmN5LwFXRx6nzTsVlPK6vcn0K7
vp6kwrSp9koi3XKC3NS/uO7ki7J+zh2VKSMgDfvSvGXRJvow6qMbJHbyZUvFtHv31cbzOiyvMkII
PAZL1abQfppMrmHGgI62A2WPvJPK40JR29B+lhtA5hqtVWAxC8EIQiN5NKo5oCcbj7CUN7ND/FvE
zYZb2daMXcl0V2WhMn5rTYnaMxp/RCr6Z6/obIzGEYwdF3IjeUovmvTtx1bXzvuf8wQRgC+4x5wU
gRgc4Ye6yrGgP6IuxWnlqXOdoI1YhDrpS5cP6p4CHBiEY6H27NH0Dg6prQtidXVWH9JUnftbo4Q4
REUfzMORsj5Ybb76jkoV3NvS4s55XZkKhrSiwz5UJjZmZFjgQO7uG3Kya5NwmQO7vk4xdkh7gY9f
1M2en/jbrFhrEZzgzi764hemNHIruft9gEZFSKJreCJB2BL5F4OLs0tPatJWbdF28rGzFs+EkQbv
qIOD7bmAEgSklDOaIuDGvTarGlloXcf9VGrjYxzU6kt3+HiKkP8NPiw6xJ+69xH8quxveLSSXweZ
mv/fSCpv7stU+MnwMWPNgeMZE3ewtWeCrJok4n0Q9o3VKwIZaZ1FJpQwsZKguXOaqluf09hPQ3Fs
FNd1oc1FgziBW65REDvTtqO5xjoRRv9Z8NlWSe2prQClhK1bOh2rIJzelLAFwBpm1hFL2x/r219t
GTrGl1ecdhSkfjiWC2gNr+SJreDUk02GzXKOUMRSAnHE2+lX+K1D4u6ijZwnaX6VPlViCXfGtXpa
FqTPSUB7UCQ6e3zWgnHSjmg31dW9NnBElCKh612U9Vwbr4efOcRd2W9X+fDrdu/A+rKnbPZ7bWUz
GfprhRCFEkBpUgUI4U9kHv1SlWngqIy1fUPh6EemRgpEQY++U+vgfEbiKQ+L1jvvLbmfzTECNUkB
STY5pZEV4v/leB7qMzUlzmNGCaenxbi/ZjN/IA/RLEsrCKDGB9BIay6+F0qHdMfCKT6++Q/gyPgT
CoN8cLbGn/sAKzdapMCxjVZhH6loQPb8ui6hQzcuRQ552rujgkVFjZ5MprQjYxLJRQqcboKdbsB7
J/W2i1XdomnlK1aVUwmTmvAYDMox/wq7xhqH8/Z6LC7BLdAS1qwcG6qfco3dx8ITShHqQKMWR+ST
Cd7Tlhn0onv1aVKbR7McAiPwueTo9dGR3KyYmnmSh9BW/nD9+zRtsJ33NTTq2LwChjBSqunJXbNL
DkilmhW4/AtjUjcwlfdFj3sQGWWWD0gKEhrf55HDS7EMq+IYvNFM+5RrkL1Y+QXnHaONcPS+gOYu
sG6kcCknLgZBtu42dddIz7xWXQaA0CzeyBUccYNsGKpQFKTKxRZiL0DcMo78Di2b+FADUDdWE0dk
N7TwxQ9JeKpFU+om6xydZnoeKsS/2rF9xi+1CwvNGvrayddJSDatphXq1xcKoStgnogxVuiRbtPy
HUvlUfCYMy9bRsDvJwoFPNJNSASGXb8OlwJVmnzGqeyyKxW5hbcNiz6LKMZjFH7XhY9WNfs8Bxm3
ockwVBwcZRh8qWgeFsiga5oOhtbUC/Ign5LitERNF1OJLuF0V0QbdwGC0vT7Pa4GALf+NdaGg5Tu
y4M/1JrVCZgf6YiqZLQMffmT5y4KCf7fSbPqBk24gax2WI856YTEY5PwjPuLbhndIAiOeCAZeN8H
g7Pzq0lshJH8lzkUd6e+N752GRJSj/gzhckdVZ9EX1j3cYcghyw09MJsUKU6r20drm7CufHGAAUE
qFjkRdJb7A56YHLDilGwJImwEIaI57BHbykQ6wlsEJc0LGWCEh7yZTNW+4+nHUz/yhIA6xR4xTX0
Zn0cHmvvkWtxpMaVV9asAGF/1jN6yPpoBRLUw15vol3puJTC55FywNtVGomCIaGn5T+/fa6CmLjZ
Pf6VGKnyX0dAuLsGRSc6l+m2wWha7faESRVd4QElItkIdDy2AJek8fS4AWTcOgB8ano9CLdiqVra
zJdz1yf+aQmKNlubEd+949Lz+7fJxJkFs1hwVPYo62ddprbZtIxtwOv60H/x6LjtRsXQPt/8juRJ
aA0KN/I9YyX+WwqJG8xVfArRv5r9apD2ME9WNfIJcWwUtXHWNAmefy8NRLRynMLLGagkF9xr2fFv
FSXmGXCohQhwB1mVnW01M+yHq3LeZtZK8pihovqB8Xc07Oi6TMhUwZQ9GZtUVMtJkDZXq58TcR9U
gur36+BKGtT0Q73Kjc6nUCdUXOm0bNdM4MUx3qmXaVgQaH35vqirB/ELkm+Y4MmBdIMuMRo5CpNq
womSBHIcmVF46NS2t/9g/QyVxftSAhb4rqk61LQdODJhjAxv7eYAQGt0Cv/MpqZzEXWr1r4drWs1
htaU4mJCng2p7g1Ms7pTm4RcY3XtOKonVpWor/D6/rr4YlMZAc8ucfM3lmGDclWAf2GMb/qx1I8M
VWTH/dMbuBwgeZPSSDfDqQoQ6YModZG94khdq23tmQTwQaxAv6oqC0G6SzEcUEmUptotoCQLqx97
wSTr5kkTtCvUcZiKvdS3TIN3QmyXi2SWRbouqtbW/PM+42Nxl3lhyGys22mAyWRXgHpN/cnDINkG
xF/T4HikmaZ4RZg+87hPi+AEnkyUb54CsAEMnzgVS++IHZWYtD0+KIha+Yz2yExZ7wWchhIinYtJ
thiDZ7sjxFcvtRuUM/DQWL3Xw1hJcDUVzD2xnPyzneyXjIWSV78SbsyplP8LChAAGuSut/AkOrS5
qqlHWDfxffsc/DUsXD5jIQ8uTCyUW+aYTVZZn4qSG//G1zBFLSgyhrjr4tUaJR/rRpE2oM+npttP
WaSE+CYyq/NOjL6GlKJVVzjDL5iBVJ/vH1qg4kP5fsWBUBvLeSOpp5VDWqcMPau6Kc8YXDk1xBt+
1OYiKlbIUFcZHVfTzzNcayL5dA5WCnojwjpcN9WzY4EWiVx0W1tfNxiixs1Q5piKvzxwQDnCXodY
0DSk85ybn3+ZHMS2UK+y2ucXhOhg8qPqaPEKRRU+HZ0Mk6kgu/GwsRlvGv9XwAXi/eJDoKtHXmih
uS0mxw+lFlHPHqnbf4mGxjE4jeBaLsQmAPAKD19/3xFtZZZGe1e8Qlh/WLB3hAlY8ISG9UJ4bnhZ
DDE5rpmufD3evyM33MUaqWaQ8l24LupN2lzJ1w0FRXtjhuck+F1G+Sx8J8TPE+RkERmN7BxKY2Ob
pQIYMKySdQzCSTcXU7/6JHEtMvyi12HpZcBbwEaIr5bT8nfFLgST0+sq90IaLvYgC5QSVVi6OI0U
Ti88r0YRCryiwBLrmJ9XQMuXW2FiYNWKjUAPKAFb57/lfqinIuMzbKod+pmgiKmNTL1Z21xX8C+n
q7TS3AvcOMEgVBgO5fB1cETRYIpyjtRmKLwyen30S10X2J9A9N5Dm91v955WAIT9EY5Btcj6nzVD
BQsS/9MZz1plZFS5raV/0B4/wrNvbVwNnBMa+9hietrooiInojgN9ygzY3tGa6QwG5ZLppYv7HRL
7n68rJvK62sIaxjL6Wk/baYhGR0Z5BM6Mvq9757sXEeGrz7BDu5fiNjgIHzC6vFzRmouJGOjOOOl
38usoQOOdDBgKKyA7i2KYv1Urzmql0RBYmbqBrh8rCRqGUAPFJkCaCFd+1WwxGLEtPy05OhfmqBW
ip//pw08FNRfXVup3KEXdY84WRQCvwilZYr0b631RVoBIZYtgGwNjRTGKsbxV9wNh0m6DrZjnJ73
5oUW8CnRIqPAqjoSux2ScPLBzv8MCH86rTsqRjsaYkONHVXiZrRiwV2Z7xyIlOZiX7Pdom+jta+W
LBOAIuWY5HF7fo80rVbFU/3QUuaeEUf92Mxn08IohcSajEzwC71Pug7abLt1RQ+t3yoPW74p11KC
y+J0X/YS5fmPT4SgDYWt+Y1FSfh4+N0cE8PYWVWoSn0GBY4YBNuZVk/tvuuNEroOuvFWSkyyHKhw
AqsM8ibaEKBKKDkGzwp4TMd/vJF/66OES3nOS+4PPNwb6ZnBRsIXpVEq4tMBAcEoLxyxEZjz+XSg
XjBrzcGAzONGCaiJYkrFQ8ga/j1kxRVFcNsV1x6JwFQRgE9whrTZkCpooMyebbz9EZrJ9RKV9r0T
+O0ojcwaON1+ddz2e0nvykxoKbU2vsi7ChOE7geuGuaMcd0mc9sOivB4DZcxrx2zNgnVHaKlspiX
vElqKpJ6apoVhsSvii7UChyOAgxnavN9Rdf2FWnfodAa2I7FgSfQxu1L+P9Wsc11BGlUvjqYO+Om
nRsnDz/kfNKuLqKRlDSVyJucE7BCBOVp8p6F7e2rwQw+YRhvJJDr3wbh+tUQpu/9+3eQwxIeOLpz
GPEGKjDf5oQjB1ke0C1gHpXYXErGM+aJW6XoplMWs0+pO2+BewnvaOwNLkzHb7K+3mh/KYSprNfP
p5LqL2DVKQPTSP2HLfVhQxPxF4YaspUTdtSe7XJry/S1gGgvQNkiZ4gkZi9Z/OxrpgcCW1oFyR91
6RNwJP264nfLUG9TBUyKu/KWFu2Dmw0JrIpOD4lQeYHWK1Z+CcGZXOfEN9OQ1XCsWbmlVEpPUu9q
0P4QIKACKC2R+HzetedTp3J5gTkwyHx8eKkuWPFhpKTZB4jEBRj4IMZLm2WBeaIn6SbmFlZI6QFc
0Dwx3oddv13CBgU/wUvG1uSDFzvmGO94+iaGcXTPRjTgiQifrIKDxXGi/8AUgC5+SBBmTXN0xbQo
cv1OsOk+y0StsVM+yje6T17znOILrV0GLoX5n4OemyO9uWXBxZ8yVEYuOETKCHaEzKpX9yx00G9K
8iGCoQxX8IzrfliptJFCEYrLFauSTaSnjxN3GSqBkiWK/AtN19TKmyQCImeEnQe1HkxohBBWJmjo
uKvPrATeHM5MITo++Ohak3DBRLl0tLM4pgfJ3iLBlkRuquhVeAoK9BBcK+kc3Jfaa11ahrw/weW+
I3bhR7a01OBSvjR85iqiIX/Wd3PPq2o07Q6RHTv/AUAmGHhZ1jBZ5+QYuLOlIeikCWW2yDevInG1
rLSYb3C/1IIzquNWfTTb2MAla4SApolhjkwcoJOZCXsxnUwDJsweSn91hhAwpp47XvhfDCdyNifz
DaBCOPoTdigYXTU0dnM8HNL3A0t/ZMbUyvqtBDTArH3wPppAXUkEW9AtYWT5tFEBNKJLl4V3xm5w
46Uy00B4KedRvu8eqC6BSsTVcGaUda5NJpOPM96nAvrKqo83TRDZ6W6iFdrMJo1xATYjFdy04tWM
ko8JSQ+sc445YELs+qj/XT6Tq7pu+Ytg/lEd0lRU9fqR5EwlvSV8SyGtLywuwEsZ0uWqG078FHPX
APX3bQrMjFLbw4tzDR0Bhp4SSTQsTCyjf+s32egtrKTZP+9MeuVqc40388QB9Gh7HDEdMIYpC89f
yGC19BOgfA78P+a1Fcdu982bkTQ+Y1bSMJyvA5SkSfZZXLsj2gzFkfwU6R1NeCd3ccJmVhl6QVEj
s33B3sbFE1juw+2YLAivDljruuR5Ve5ipJAZFXrywPHDL+YMCsqJGrffkd+hTk8QTHDA9CVkkMO8
Mj/8nMUEWxZI2yLuh/B8cq0wPK/q+mnWmrmjTZypCZbTRHZ3HRCVQG4Rj+Z/MvU9AsHLA6Ki/rcN
S+py8LwKsCik4n3yUNdrfu6sM16mkMPzMNy8gC0jPUkv2P803G9M+nWDfS2X8H1Cgc/SlPkOa+cQ
9dGG0EF8mIjXfNXkB4EFoXCh/j+6QWxtlsAbLnEFw7Vh9W60Rt7CL75D6jcWJP+o+GyBn0lp/Vfy
UPDr4ITaCKGqoltMok8lZWX36XEbbMt1b+GE348MDcMUX8VZbGynIGgHYu7E63Dk7SIhK73jCh9d
9/KNypBYONVcPtlnWtlnZoc8HqrP+1quR4kRDW/bT17OjAbNP2+MZabt/BabzzW4f9dSHueH6m4G
5xaIn/PotqdY9Vhlh8oVFplvle0Jqmjrd66Xe5dBb6m/g4+HFJeCV0103F+ce2qEUfZoURDZDjZV
IqKVV3KkdyCpQaN90wacfFi5XxjInHqCKePPLz6BK/VaO4etnxu1A6LDNOfy38UYlo9XyZv2mA3b
u0Zp0WUpzC/+YyBv0id/ws8EapexoDBXLTsihVYI385lPEwujYgX9pWjaaoOMuZUEDTPSTcIBy7x
P2ABpS2sk7pH7rCggqgQfumaTFlZvDkrUWlCFfpLwFQqU/1/e44ntTqABRrFp9FLlZbgEeieqFmb
MwwK1wp2tHGk3wUVix4xbaBOJW6/mqDHoW4eRiUcDP+8wOfaGuVfCh4jz5e4d80sk1E/nE+ASd6H
kwFR3D5h7DhVEe/v55TRVu/dWmaoHWakrfCfW4KpMRft71vHMk8sD9LUvkZgoHkGA6ch6D3eKC3c
CWqghTOT+nHvBkR9NNVEHHbYF1Na1TAVyVLJZ/YNj33v06/i5/uD+7ElEFc9Dh3wy63nZ1K0hj8M
sDHrNouVnybPTol2SgmJPVCEP65xZ/VnKkLJ7gsDaFVqiiNpLbqLN9SYk5Evyy/tLdxdNTu0EjHv
bghITj2fu9GoCqNrEnij/cRLr2PfxAxTj4bEemBFE2WdjVGc4VdHMdJbdid0jxk4f5MxVP19vo+/
S/G+vi9Arr/oxxL1sh3jP8cyw+Ia2jf8OqGV72G6qATnNEXNYmTyUERx4EaKIm67+Xfdg5hCkvrU
MeVRARpvxVwDFVqGa7FarMfOs+gv50CBtgLWrm7EJ7Nx/FXWADKeOq6Vd6J40imQSsHhpzL8ZxSJ
zYgtIFBMVBbEnOsv2zZceKuBTAuhHg2CMi3YTea7A2IiNZx4v7FFZAOX31Zu6ALHqoy06BGeq7zG
MM2euf5IeTnFUxs6rUTeRwEdtM1E7in2GBb+fYQ9h7AK6kGXg7wlelHMofIY7WkU6oen96woIBlv
3tLRQ1i+Pe7kWwsIhgNrjxj1AneD7mZxU5D6RdlQ45ffaL8ueeBlIZBqCCNr1szi3UdsS7Yn5e+Q
yGKhatBP+dnviZWv122D5pxnhrnUBOEWRJvr9xxi+GXiGYxT+37Zy3zg0/FsqxkI37O3slFza6B/
2Q37iqk+dZqsEeb210/Qrt6uKdgyn5E3KlxtaapXj1iYpncuTxrYivhMvIMsI6EIbmwhcgcnPrxn
FS8WcnenXX3YNc/nfMcBWfLxpvqbhtjL36LWhYTj/esNN6Cp3q9pmTSBc7UbajClhqscPf24uxEQ
73jsnCUC53JKjR5xf1ex8/QcucsnHsAPAcmRQ3qNvNaA7t7vBe524S0juSvsxJoghLoeNQoB7rQi
E5FLJaPgp9rptXki7B4YB4wJ/Z0uUDD3y7h+FFPpvn2ng+ptdswvJakvnASU5IUtpFr5475zkVSy
7JOMwK85aCq7k/4k6/qg3JJuqKTWbTM+eBGed2ftquzYX4IH4IouyWWuiKm7XDWZ1bSayHdeZRYA
PsrjoP0dLFot01p/SVO9a++l9x15OjIIYbfnQUNp8hztzopM0ChKR5w/xrhDLOfGDaYi5VHqk3gB
QgiABIKWXpoXDXa2oDBUMQGFImwKfl3f0Zxrp6veYn1PsLgA7C9unZdbWptIVCmxbcOQHL2bcL60
/CnPnCynw2iTBI8t9e/oAB2+ter8AZ8JIf+3JsSA2BLaQ6gLqXXiVYXd8gAvYNfcn8GW8JSGN1Eo
cjkagGHmosLy9uFTISvf1MV7um/N0bdUP6op+NLQmmk9687rjetupjlEXUTIJWaq6wzYjkLiIG7T
xQ5BXTlmHvwPQopmhEZ+gCEWYnjotN15mDUBjbVebvAAM0k+NeEnccoRRxMP5PvvlSo58DIRPwpL
7TeX+bGYb4KVXaF8Ry8yHBZBLNH9tcEBKh910utMmbd0xeCydeTcKC9Y25ZfHhmQQ9ji7XdHOlw0
F/ArimqmHk4GWcK0NUjr1ED82Ta/2FnvimVTZauG57+WxwS0D+ERN/c+VtMwhw/AaVa6XB3ybuUZ
sDXY7F21u8JOW1Ahk4Z1q8KVesjxJVImV17oHqp/phjl+Clzb7M11y2wacNUX2om3DkBocSVd8fF
kwdw5eCKOAhEVsKpbZauzlJv6N+YOe/BWSPqwkQkWaoJ2YX6zu6GzdPtSCI3bJ/hze8bZdLfeGme
F0ie8PJWTKi2nxZJV7S3g1lY9BrKgYl1Ie0a/mQ/26ejgOC/NVMh6MahuJ+VD6JtGnQH6psavWP8
LCWy3TJ+VtWppWYOt/jk2GymmO6h9bjOsOIry9UmM8B7mMrhX+VVh9k+x/LtNW9A5QULk8m6H8P6
f3juo4txi4VKONLaS+H3MyQwtDL4DFlHUdDyZPhBmykwsh1rgGCecGeJQBYIf+kAKPSrS/z+j86E
Y+uvGSeS5M73zHE+85AYrnMtz0cnHh3/2YdgPm+AFbLlZtVpjXI+fyB9RQdgIhdC3CL9TOHNw42o
H5huZtNeao+NQRv5OAB6dIjhU8B4Upsm9WVOvAFveyf3lIIOxRSNV4+MG3uojxe62hRQiXWA4seN
fHsugvh6Np4d3uJVBUzdRIHl4KpFn5z/D0NchtV3ulLfGIAIcfYVuE9vz8F9PMXdjC70lgF4y/QS
1zHu4zYfGD6zTVj+dI1OnPOUswZLYtMQk+90w+KoZrfIZyGh+bzSnSBkLVM/guGV3Ns6imxkxLTC
Tm4y4/lfFvYAQROE4R01u8CaBkwI085YKoRtmfFTiLc11cxyNmgwL8ds0PPach2QqsRYb1dOOWDK
BuydwecSQ3hv4Vehty2nlTLRUQ2qwhH0qzYOzqKmI7YN7Zb+YW9xEzMzhOA/d7U2iYrrfi3DFFwb
aPJ3TsLcS5YC5qkM3/Ss48BweYJuLh91C4vMxefjDnaDR+YzcZKi6FfFOSH8uXaTs3/0b5em7ERD
/fSBg+XA5C/jx6OHgQLhfFs4F5hP7N6HWBpImExV+cA6+BeoZWgxN4XGhIGNdLRY/uEszxFsaqat
PZlXqOT6sgBJYoQxTEvNYBDfOcvxSj6EYPYyWH6YmR8s3hUw5LLETZk6aTkr4cPNxq/QVcUpYBVs
NFemFij3fnbTMMqJ/nBS3gv9d9LA3f1WMPdjmw8V2dtNUhaUya9tFJJEyUoGbYA2tKmOwAIH28gH
uMszSccqYC54KqvSeyyp4lpDWWbvlIQpXJKvaqh47OXYMjWOQOPcxp5Z5n1KIP2DgFh9UdibNVAV
fPX+vIjLCvqGWyv0XZohS05LPSheK0fje8G4PtRdNqk5vl+Ge7w/GogEhdW74xYrNo/Giy8tUTBN
8CJGO5NFyzesvhFaPrBEM+5KzFkA4+GAMbSEUSBWtz6cErNyWlxNMF7fAvhd3fM7EDtGZrjf4se7
Ql4AWYRdvsiD92tpoumRAz2GwO746Ba+KXKhLBWkzasiFnFQCgiOsr96OEriCWeACyb1q0XVi7Fs
+iev2/l6w9v3SWvZk/HwF2gJJmbrLpOMoTmkpjWz/S5BZyBI2iVQnkSkcOmCSn7UOMcdZY1DfD/Y
X2LKBGqOrN+/YNtOGRkivmKcVxLrrqymHWG159Xi1AY9L4RFRP6Sl7j+xMNK3dmGGCIo8QxF9dNr
to+Lr3zvxmfa7Nl6H68GV0XDYs1iShVY6PpvD5rZeQBHBafFk6xR0K4znNoVIiuxXaQv8cLxWdTm
0NgSw7GAuVESfE4NelmhjBZR45gBBt9IOZ7vPglyb8t3ij4pdFgQj6E/anSnYHAEMaDnwvecVhIn
N/w8KEMT3WMYnAJ3cjd5w3Cnrc/xN7yw586kVwuU1CrQuvi/5m9py9Jgc+7WalxBFnOYs2PL1z2I
eXclWuwSDFVFphDe6NwyFjlEFchd3iX9KS0MQjkWlPSgagDa3/m7RYJ+50UGtNoZO/1NI49kihDg
kbUdRIBP0DNEKZmnvocNsfpumENTGfD9S68bSxGZWFZzLveC3BMmS1nGszEFbKpUM3Xo/OLDtcTR
NisBTSfIaQJLk+trm4WqcZ6ixWij7K54/gnpApdfybOV7Lw7arnxn2+2LDuvip99QT9m6tdNktMx
9wy2oeCNvHcEn32QdlX9425BoQpsLzbopFWi7u7hJGDMp/z+hWOhDaw9gHBrPI/V1WjljRfv1EoK
5XBfhfBf41v6gPyva8mcGkN/LwOGNn9eIwulr0pOCbQNdDJPG5BDGwBhJKs60cbx7OaEbse5RnCv
cHl3FcoE70aOswDNXqA9TeMj3unbS1gPpQlnDg7woU0nEgXg9wmCCGlOAGs3O0eFnXKP6GjG1dla
DjTNsB4TcbjUjToQ90Vm6AhRUDIhv1VptH3qet+4FTcGMeIbzuuaZjDVNL+CjX6F6cISVjEj7nE0
2VPX5UAqIdlY3Fhx8JIJH3xTOMcYrpFBDIil7eeH+M6N18Ovki99/IbwX5b0ffBVWrz5BQgPGdOn
MAEeAPzMNhhoT2ZjZp+UsdGtTcS3i0wvjDbB6vwbxrEox9cPW2HpqqZpsZM4lJVljwa5MvToBQa5
Ji/HZDun9TGqeQRHt9acQGPN9GJXtxXbY6G5C1VctKHumBO57fq11Lkwsbfqb/ZOwfvwFA2WgtHK
kJMdu0n/Az3Qsvg6hM3I17Z+mTlkLBU+obta5Im077Bjav9ZcUxM5NrXFZBf8IQccPRE9B/mBZgd
Ty4qMDILXUD5ZATahlDqIun4wbsCW4ED4iK6AXACmgL61CiZccFtm7TJGFCCMTzerRhcL9vHozsm
fmExgP93+F74xReyo6LcYjUTwbqnv9Cr03ZiJH20gAY+q5fXQnrIY3ZnakNByKZFSGDkuy7bqsIP
XlKScc+0Fu3QmB9DWbcDedQs083QILaC4aIyiLrE7rLW6LUkzC/uKDtsGKPnSxD7j+6wOfo38Xjc
Y72IoQ4J0YCN9OACt9fho1XH/pKI2qZsDEfIjAzyNOJBnMEI84sDDXJQVHgwFyyh8IiKuYh7ghAp
hjueTrdEJ8KQjvTRPca5obiFGqvp1XaqEHoqI0Ikr4pzQ91+SEvc1OgCC72t/W5kAY4wQuwV3RiO
Q6FfEew1C2EuvIvKrM6bRIoe/Ipha7uaJs8uQxSBZFACgcXwhz1P6m9umjbsCD0UALXEZw6HC3e3
lWoQw4uqIxvrbQd9X7hnwF+DMfOcL7xUMDJl99vFhaQ5RiGeJbJvQucRCfNsYx/BqBDN1HfpC9LS
tXkWQXKmOeNEUUaPRDVbgy8ZkG+hCUCptF8Ynqe21WKoPEIMUOIyt6zq2VTBvNdA1oGqg66dyI/5
lsmgnG2w6FmkYy4jlcDttBBgnxQUgbx0c06BwOV6yjQgIX9YtSJPXR2W4Mzv2Rzpzjx+l6Rt3kLU
KLIT7JODJC61l/na0MYhueUZokme5CfeFC3gH15xYbY0fIn3/A1HxVmenLTmyUc112WjLEwWWsGD
dvA1rL2i+L77D0u6VwT0TzJHnXA/mLmNhuwcxBOsHcBxRcOxZOcX7kN77cEftHwFUKgtyTq/rMIL
AU/6QIp3xRaCk4KzeqTdxQ3DZy/fiS7sRLGzn7uhJTiYZx+cNZ+lOMDE7T2ZprRJx1CAes9ItSw3
kR68wghRyMuqLSQHDo5rNCIu4AqI649dBPoEyBBMPGmVK58V0gDjCjINmHyRMnUG7CJTdkBClO+L
xlKQHjjcTOmE69Isq4mRRcKmzpPBfJOrCmz+NxUzMBGPj0XgFIFbJUXufLbJeD23X0/2ZyqZiEeG
EyO2p0OoZO0uY9n+VpCoo2XH7lGb6yx+CjP8jb0+Yidp7cs677BhMxShN/kh22xr176ev4/lXjy/
0zEL1y90Prix+C73r6ZKu/XXvGMq4WAO5Pr4Yo5+/WR/sBX/NPlshAXoaOulyZ0Bdy0jiq56ljma
8NKjKQRQHrCAAjjbfRuwcREbxtB6+X2vk/AaiSJ4ajhZkfG637jwKJ8in/nLAjH7bhcrDh9oK+Rj
/8xZJVI35ja8x5Z9r23L99ZZQEQ7AySvEqS1RAjnOv1gtFNNHq44Sj/DKq+CZTSYwaE1GMR5CG19
Dxr3U+HU5ggU92ErWcHruVU7J0coU/R9qqZBKaV9ZOgPIfczxHktXP52/3SseGvIrStj3wlQXTsM
21q1UdzfYzfuFHUwVHE4E+OfT3diykzf3eR05zZ3tSBemeshyRM4m9mphyIXL6dLuYkyo3saJGe0
fP93ZwvcyZlH6Q9dpod66CmIf9JcVu8O2/pLVCmCwA3ORm6wA0/E1BEjrkf/pNVDrsyntYfh89ak
PBGKmKae7eP6PmtYmZk61tfup5k0X8O5Lk5wruzfuJf8D++GFVONbj13KHmdhgHx+M6vpbib43qt
05mpVY9K7Ut4icL+nTLojy2zA45eS8set02IZHxvr64bmJiegdWZM+ChjQZd/l5loUjLiMhHG43Z
a8fl+bDtnb6c9SjWHy94HmmEThhpqo/ZlhR55D7VRajOM/A6AGJCdSgRX59RfrUnIdsEQ0U9Qz5J
wB2eO7Le9zg2HwSBE57A9CsMa9vLCa00+q9aNFFYH2aCP73qpWmqAkCAsgfX0a7mx1sk425ljo7X
BUR62SLiSvc+NY013p5lhcrMo2PcS2HRiEkpshl5zRigHvbNFpJ0otseXa3i8EiBwOcVghQnrnnd
YUB/+DZwlwg34slvjAZ9XocFwQaMxJBn/KRrHod/LjFJU5vp0YD6AxlMiE7idi6uvYKwU9tkF4RN
XX1vO7mNX1xUqYqwtbzat2lhYWC76JIe01h53P3lQgeK1moxPKIpBk1c5ObRuLVqOyv+yB+WBN7Z
e/W8ZHU21675axG+uSsFkXRZeFEx7jZvzR9via+PAbypTbaF6y0V2XoD/ana+mKKPAWtm2qp2btT
tRWLqINSQL/hx6Hvt2OgHuBMz5IXSdldGvABs+OJ4fLYYjLOD4la810VIyMKOekcE2uvH5LMBAmA
MBfHLZ2SZxxXODVpB+SCDC+7Hy7uXmMCmRfnGYStJFirJWY60M9rWMhB43g244q+4lPw1tbtkhty
qtazJGP39Zl/uIFBcRzJ9Yk20SYxBg5AbftaXFAVvVP3H0JPY0XaSa76GwrVHumXow6wZ+9IkNiU
qTq4QJ/3IUI9Mfir+hsaChYVDzxy5cGkAF+HJuiK4jzI4Ce5RrLCzmDKKBsAgkoJF1YcnS7RPwQT
Rnso2++z1zW6bze4tVJfEqcVTE3Qlv7FG9AlIm3OwPzS7wKlICud27YNm2RNKucewpjrjSy68BuY
TEj8yDv7phLom87R2YkmVecKIb7jcfLvqBVjpPC/IDiw+PYLWUQpfmoX5jxmzzCyN9aZ04ssZPTL
V+NEOMzjKxI8jZDyNDPwXdmqfGG3Y+cQCkyYBHKH69tCZLuN5lLBB2xqahVD42eXNBANfkNDdBxq
ulsKDEY6Z4E24i/sB1t4jQmlevxhJcfDeTpSl94vWuEXc1uehL+ZkwjuFo6C1I8u8deM3KgyyfuV
ikhDWcCMKBPKEbMoS/Mw8Y6Vu3xeucjkKNhHIiqfmkg3ghmuS//SaqsMT8hiKEj9k0ilKAqZjiTT
m5iwIXgVn3oUGArKB98tkojDrm8CkxU3FEt5w7SgKSfbZfKqh9xU8x1IcdZSqWyRkG6Qh+xzEsJ/
eBo0LDQNsicOIGHLpO8zECr2PvnNtrcb9xfgz3ZOMSboS6rjzC4XVoKN8drSCKzchBCZuSeGSZ+l
a+pjchGYw0kCUsiGxLctJe+5SxD2kSGKSpoz83PoTUryadkXPRXIf54gJkvYPi6tinTe8b00JQr0
5gkO5dlHDnjGtWqhXsZgHsFxZORoNVrsjsY8MjWtvEAtGj+tcVTRxXcblYQl0G2oBMFLEvxo1E68
NMz2WV1FficYqAvFrFwzrfPm1MyA13Uu4hSHwqohWlzWd72LVsJ4f6vufWoFHt8eB3kyed/ek5Oq
+OIxHWrfI0uWIQqNYud9AV8Meuh/QjNAMp89faquPjo7ZdaVnxj0VmldtTiG0obHgrEZn3rxDd25
8zS00fK3WPokQ2hG2mL0HlCFCUCDYUiRxYRd6p7gTmvCC4mnHcc7NZkl1Q4wprONFy6uKqGPyg/x
vVJZrI7sZafQGwUWHQDb3FAygQkRrOdb6GizeG8y/+pI894nRvqvj1Bf8ZdyVcBlZ55JlpU0vafw
YLF+qYRBlqsxv4HE9sZY+Muj61iyEqghL8FegbO+FYVXK0EcOxxWX4+t9EeL3zDJ02JRbNXJT6qC
Hxk3Z6gziP0wuRPx72sEvTG7A4RfzlLgZrSIxHfDRsrL5PGi+nXqag5l17sipozbqkYrZ8wAJRLI
cF4CkpgSMgnIPOoypKPokT7NzeDVr108BUkyHV2F5UKfnT/cQHJygx0HErLdqS4sMeNfG+SobQuZ
8Z8l/7e0nw02WUymS2hHNAYiBKZe1rCa1ea3V+NL+rZmjj7lp3MBB7LRTwD3eLVYkfJ+rp8pYKY4
7+UDpLNV3ABXtb6/qzMz/3i8vTZQ+rpnyjrnNCxSWX8RMchrqdN5DLOE4VlpHsDih8Lxum/k8spy
Dr6Mbt4aUJhw/wonAENsGRIS3ZtaO+lhgi/jOt6hRZnO+Gl5EuFrHVryuyHr58U8ywBuNRVWLBAk
FsoIiPLmJsJe3MU3odB0WetdnfqcIFqVa07x/Ny85V5HxJLcSelDFXzW2r6YMMcXwv6yQcvu1Y9T
l/hahL8i/szc4F+wLTM0KBKcIJSfjQqcHXl3Pucq5+wYQIaIB1vqUmSBMF2oVbxZq0T5QysjN6w9
t/GmKC1xO4di++HJ6IPhEDjTDTxCroD43p1BfBQb5jdqpYYp6xDJP60zUUtZqjWULDaOb/skDhaV
1YDDvhESGXsNlGmGqPzhkCw3bY4s8guTI6RSALVd/3uZigQTXYFmBAMh99wjPH9jqFkPU767PVNf
ewde0ai3f9S/W81diZTUsagUv3hE//yItQD5CkjKFvwFRelVT4ZF/2QN82B1F84NGk+bWdM0ZRp2
qMuQhBrzSfKEa9hnnkTCfNU0HeFBhnBj/yYE7pgwcm9bFiyn6pZaEW8QTEvJcYIlwQiWg+ijINaA
6kOgFluZqILnV7IajL3PhnkQYzwOvtoZIVmj6ORgFVn4qMfTWUt5RbjZhsBmaheQzB2HQpJV3wEA
Rd7jY7MUxSP0ywG+nM7NjxOFusXTQLCyzRYES/YYems9D4krr8/UFKSXk4kBDrO6Eadde5GgzDJ7
L8+rM1JCIQyVT38d6trozGmsNtT9gm+OivSusZ3Od2Hbesb19xoPb+7mHwNsiOaXCff+6TgKGXiD
LHB0/StS5MlQdaz1P5W2gDyrVc/DsDanoyASazdK8lMEgHGTnY9OZq7trRzwXsI+pyBAxbFDOoDd
ZzB6RUGR2jZwCUov4SLsrSCcUQDQFqzQVWCTj+yx9BWa0AcgUS+sp3gZHS4YOUypYqjQ1NQHJjzL
JuF1B6AkYafN6Bd6MYR/bcegw6Jl1Uuungc887OMMKsUKZXrNeZhJH9kpL6scU+XMoJe0qTv0QHV
z5a2HBsiZQtLnTRC8wOo+Xo9lUytzPu0C9cCLvVoXZJevFJ6HeVBx75+vvpaLsjGM5yfoM2As288
ZmZyv3eyJCVIFu+aDDevlFPFtNIROOrybT25RJB7cfhegrcR0bNlMw+gIAPA+dsOGqZCZWlxXaLk
L7BJWcSYqc7+UWmylzTYeVWxKp4BPR89omOnQ33ownDNkyPvh47gKnLB/LgBM4Q1x6JRFhopLEFV
IfWkFgajj+t1Fb+Fi9RLKAdzjKSuyxj8+X8nkMChaFVXzfLPoSQb8Dz7lPlZEWMTd9JA5OtBRArC
HGljB5QXmysEXyczwL9fX8IYF1wAeqQc6w1colhdY3lYvVfZfJLAOolH8NlnAwPH0Ls+zDP1tdwc
rbi2L1hksw/YSt1m6XTy6QDzFe/0ZZy6NkTZevWIxxoiiQ+nS3sq09/zQ522ldjiyHoOJzrbGuF1
np9dR5DN7FinBfy4h3by9G53RWB/zYK7y4WBGRoUqV3yJ1Hl41tiUk5TQBoDgRFLJ8e4/qk49yiM
At8vWKKLJ//2l77ue9IZzJcmW02Ocv3zqGzRJcCbk5el/UZ0c3PSJEtWmYctTUQEoP060shuPY8P
IrwzdleCjjr41PwLLFCGql/Mo3TPbKkwUPazzyx5kcDz2rvqtNtFkTy0uFmVO9zFC3C++Oi09MyH
K0PvL1hqQbzzAPVuoIe38vFOGKRleAcO/DWwMKKOGYgRyU2MH+i+G0S7rz8pY5dEUccDOHN+KatR
JATULmHeZZDYaE5Nq3Yyd89e5bAnfBK19VBn9Plca4QVp9RCKWEmpYm6BkuC0VKMBw+XjmgoYGXf
iEry9YMrIgwYW2iNEED40mGuSWjlu7dxRWt9pWv+1/VltMkSDwBX9KuhN54isXhO3q5PNeGkv6ei
DI0T1lMdR7/Bh8QOUv/O1F6ADGYo+mFGXR3gmBelyRFYDLVMQf281uuoJps5FcYwA0p00/z3C3on
LCVG4ktIV/e3RTTfrnNv518Uf/JkZBVPBN3Umr1zh3rTntAfhwfa4bxyA9JAiN7sgSNK0G2qMtDa
IOO2VWFPM3O9GRfTkO6YiE7aKzpeuwlkfFsGjypLqI0VRxTESBbf4wwbDuFA9zbWBwE/SUkmElzq
mBgjyNi/04oV3zZJibTnsxob/Khojw8tOTlf98swz1402YJfosZ1BPGTdQs9Z+y7ZePp6cQM5xWh
X5ojsoIeiHVOybbd8/KiDi026AWPcq6epaa16tjgS1Yt/m3vK4fMu42n3LTg0reEFlx70GXmkeHY
+5oA84kftdtxkWtQsbr7mjYnLU6thkZ91kZvDbqtX+D0D+Wi/lvkdtM0QkiXBmKXK92Hwm50ddIr
TvJ7QIbH5FNjz3BcL7uqmXKAjrV/MlF0Zjwnl9FcHwwU9MIBC/oTbT9KtllgCklFwFan32Tzj9rW
X2VmDvkDWCGjXyJPQnpV/CTiWyq8FQeouL3qeezWk8sKuAxfoNxxvwlDgUDLSr0XS+JfKDFTO1Co
YFrKj6e+FC7obTI+F6pTeePHyor3DXsaqwvr0LjeVt7B4cm8P1kr6ummaKdyHuSMT6LUDsxbdTmZ
DJHUc/t5rYs+G0TW9vVTh9zwr5jKRKtXa9JyaGc3bqhcxw2AZpbL6cRLvFVVTRoLYEOEXoMW5acL
ZzMV7dUHjFmBnuBV/CJ+VrMqXpY8inXQEUCGa61DWGZTXIFDxCgDnPmaPlrrJTagENdhdLxzugY4
xP+Y8vJXd8LkCF9wFzEd28FQyYQH9wscmqKUGft5iLfOrqJepDtEmDVEP8RLJ03+WGNwt6k0UXJa
tJKKc/ZYWdYaQfSqBKbSna2ZM5hct/7V+wOtBz6/lk8xETw3czsM+YhpqjdLM6l7pK0Gs4eKEW/F
MNt+hpJ5cO6e1l8xF1F8s43myRENkW+k+xcn8MTJwWjuZmiw2NhSmY6vluLuq4CVQOMc6TbrHM6H
Yzx4uGpE+s/0PnAq/yEW9zG/z7XjHyjmhtFw8yT9lUFuq2xWaQ9Yndad+78u06wwSi45aIHSNWih
bS3uA8jPoFE9lzLFSASik1uFxgl7WDij6CtUd3n4oPDa2cuQfImR0ZLAu+A8V4p4QnI93u/LoT/6
+nTmZmMSxPplUEWjYwVakKDhvAj9g/GQp4FffBRAa3Wr51deV9hVYf3GpJDipB/8zYdgaLI0mkx0
/1Bb+RmHy+KLTQzkfjxOWD4wXt2XnzlmvHN/EncjKLhE57dGWF/uRn/frj06PsBQTDgq7vH7ab23
nka0G6tiGhh04OOPnjY/R0+sgtRFGaQM39mvYpNw7+ZSRZy1PerV3uatT3PVMfD4BjFHB3Afd5r8
eD9paiHP/XkVRdQJFR3Ibluzo5ocu+WZg5YVKdw2fxICwk4fw4j7HppPKqBRKZUJX/Npt/dm8+wG
u6r3SM40fKTOUdA5E6zEkh5+Po3FWses7cAi1GmYTM6t4KxVlbywgRZOBaXuariX6rGaUwAk72dt
CgK0eYzOu3GIuhW9Gy1X7e/0BjzY9h0pXggwuhu69a3A494+5zKJ9qK+xe/I8S8rpkx+onZPTWSB
dqy/VYiL4Hf2qns+UPYTwhiNKsd0Mo0e1cxSVPh+sioLGA/pYAbWGhXVoPXVAjA7EYEjb6HxEh3m
LKbJ3ep5ttKksggMMdJMXmP5JqB+DkDzik5wft1M2cD7z5XjF3UIbGMijjj3ja0U6/jbV35YbC1o
b5P5VlF3C+QGxe/9OGUYU/QHHRu4Fzjp8i0IcN/scoHBxBR9i3nnNQrEqcu4q/SeqfXebu2RqDAL
uLZJiP5NzdfUxRiVCJTF1Lec7wqQxe4yQeh8k2b1nKXo0qex/dTcYwZtmyY8Wi5rA5GI4ZDDZV89
gfTypiS2DsnWcK3lDvtHT0m13Z1e2jkFGvVJwrZwEk0dcBl6W6UdQIXZNX1+LucHSv3/S6eqS9qF
IPQrLtDf1gfQzrjgvo14g6OCHeNQp0+Ez01NVOQsVRNZO4GhSVg6WZO33YboDiJW2Wv1/w+7tN33
wsUC6eAKZoZ7FZyRBolRDEL0eeV58L+Qg2JRVUFKAwt38HHjLfrVmGGTVOXnTroHq2bvbShkdWaH
L72lhkmmDf3PNIY6bav+MoTmPQKqFaa8qZm+YfFbB2FThgyJUfyr+8XaEJpXI2JqUv/TGF66T4g9
tfzLxz759gSIq2masev9lXFXpl1RCEaVVEE49oEh7qDDuQvEzuN+Xmj5zhEDyWgpPW2B6eXProzH
GVwC8EBPRa4twkO1eLdV+i3O3Jmu+FPaWEUHMBEHN6LOmiOM9mG1/PuuWcwJ3nvkpj0+XIIaEpIy
42a7WxAAGIAfH14U/l1Zfmh5PcR5kshS16X4IMS6LFIG73T9bRNLBZCyq6Yk5Nbkpj6fjTQxc6ON
6U19HKM8JFkG0LsZkzlKwOLPGor04WMTeczwRD+MRSUw8CdmpaaLKDrQ6HQUk4tewx1N1YcUWanQ
KGGYD1zLRNmStB7HswcT6Nk+O7wdurilglZaJs48RmjuTOXpStaF+LHwYz5cw6+L5m8Ps/7rZwTh
I1gEhksmBoU3mToQMQMtTt6eGdppgw3FXN1ww3wk4LNW34nEZ6wTQXbU8V6hsQLTLewwauiGjjpJ
1s7Ir4FKZ9yrrgbNB0etLTQ7sa/YmFLoQhDy1edvg01S5a73/DCL4BibBZRgEwRruJqquvk/UVSJ
8OarD7UEEyOl/fSiwKZFy94a2v0/WiOcxZc9OCvuwOt7knK60OV5zwpB0OtYgKGSNg537tBZeQzg
0dKKEnC4/kCTtTnjxOH9ukRkTFEVTda48H8KlB6RIICxHTP+D/umxgfW32SHRU5D8QkPvY9VlXZW
lhV5SZkyie1LK/YJYvqOpCOzGrtGBIdz/Nm3ZUU/JVrCWdlEt/GKxMRjo8jki1iJFQvM46dyLSC/
UWGvcdSRCU/wGf1aHD3qFx6XU8JU2JJsSDAFKXMDiyWO1wLbq4kvkoqg4QEuTKKqMd3hEqNZEW97
J6PG/y6CgCAUuZeq7xWe+64EAjTnuH62G5Ss4TZTsi/kzlxs4wobRHufvocdCYq4sHR77lKXyjTC
L2VqM9uOg1tPmjqKFjY4ULsM6YZW9YaXjvRHDAUDt3So63bnNOoy/LtxwTMhUDsSM1q89XT37Cv+
r1wHrae8uGfvndb5E0ADywdlO44oC4z4OpoMfMxCrDXUPxtdQaD/FRRYFMZp6zjIM1K9m0dIlPqZ
IWJNoi04WpLG9OJHvKfxmMFdOaaJ+sts1t+1tAwS+ibkdhI+XIsSwh1XjyECn7ihGqhu+ODk79NM
I098fsWRyO3MdCOJD3NlDhxtyuUxY2p0GYGDrY4YEaYUhWCjKOKhaOE1aYouGt1jgsaLsj2dJcjf
Mi6SNQe5V9pMaC/TZngZWyANwrWz2MciiRn++qumxvP5YUa07cihSlLLf5UUY60KXwg+gYacula/
GKq0yP1TsIsepoiPeiIZZjtJLxOIe9y1IEav5dc7vBdmGLwmsrqWFn6M6GT5NvsPSv2M9UNbbmq0
Ucz1NjVmy0iQTrT6OsuR8dLZ0CGgs14U6gYKRlYJNWaP39o8thuPXpYRNMHIr3A/XuS2feipUqsS
xzHGVl+iM3a0wA41anMCOKyLG/rvhYYXiudcIcH4arYpNcfHMmI4WRYVWn/sxlYTnWavtug2Mj9g
bvoo0h+mPEHZvWKRqYBHf84cKySZWThkhuIYhoBtRWfW8Flt/uJQkNhSJZWdaU/t5rspbAiSgEer
Z/SsSJdJ2XYJQm5UySgwrnCcIcXcoFs1phzzaGolwqbyJizMP6sMDInQAkcQXK6pFk+TufNy2pPu
ZWOJUq9RMtSYm4cGZn1FN4gmFu6e9vmS79xyxdIOi5vqpWRCNddpfGhgRr1+TKHWvdCDIYWwEEfC
JEMB0je3Ql9bt6d2ivCndxPtPzG2kxaLO29KLkXlLGno8gzKNhZ2TxfwGr5lr5FIE/k40aePBySM
78gxdRaC1HqtJlHwYljZc/vR0H5u4vO7X1qbeEB9llZZVAGPUnss2J6Ky06oB5ciVvEaThIq4zs7
PdE8kviiVmWTw/IismANVHE5jJiKaiUMHqQz1qViferS9L890FFVLK7WZ11XtHfndo/t2TxusrZK
gguYWDvgXQ3vDf6yafgJlp8nVRsffymEJYUsP/C2yApwmjoBZluy4q9pPF7Bk0Q+syezEs0S8Q19
jKODojObJ6/EoX0P7OyLFF+PJE6KMFim110jtiOu0SGTCCoO8fO6JIMT0NWSPjAgnsgz2WSVSQlY
n9xc9C6GDLsYs45AwZKQVbfVFctUvNFBDq3z6OMAJk3tBKsfaqkkn71sKcngUwqM1v0qmSIU0hJj
l4QIpdEJgO1ChE1MW59ZBxfHNj0qK11JLiGDpnCQmAOercU2etcNgHbd2g5PDfG9ST+A4yIk0r+H
Ts+titQaQ2+nTVn1GTLxZeqxURK5IeMwR9vPkd0LwiYQrQzBZZmuYoE+TyPQQQFUdb28IdQyfvWB
EivfJMsIBob69/wSV+W987SHDMQQ1a0pT81S72vY2otyn/2GNhE7G1H/Dss/IdkuIQ4osfy6n3+H
IG9m5URXKBT1zQpWqqY7aXxh7Gf1kadidvQLRQVz6IobMbuywUJ0+YI3MIfrPV6xHdsboERX2ZQp
/OJgZgnXkBSsMll2VIuhofeoa2xyiihjwMAHcc7jxNbY3isY03b10Mps+ivTP6miCs3mo8O45RqS
BeMjcjcxBbDa+dYpROVjuUk0Ej7w7cp5w+CrNSqkjVynJEUVXGqE+xeZDkuyv8fnGEDURe/8wh8T
00b7ULTGH26QDZxfOua+UaNdBOil6JWZNexoyWaWix6atu03LH/YPm52FU2XB8o1IX9Nv643uaZD
sx+aIDX52q8B8V1hMMVgNYYuwDYt6+tcXo3bRW86mkCGPYrlnOGagqcjd5A8/YJ5/XMTKS6eucYU
CvfUkaiffIcEGhz3sVvueAN7fYes6B/yurJmu8UnTYf3dqwyEjUZJqENPLWbNuOc4M/itYHYVcF+
IenJTmUnDgaxv+KHokKyk8Bd40I6jLOQXlA7UXQGnqdi639qQ/Q6ag8Vms9Oj+H5AvOS7vnak0aW
hk9fwMSKJTWmtuN+kMqxU+Qp4ljDoZX5QxX+waibfexM9G6iOitOviXmqDud7Vz3IIZIqk7FKIem
u1Fy1kpDnPMqrY9AMs1Q5zswSFO+YDd6FrIpB+gehuQWdiXmwQGm1DC0gMMeIQdTRXN/CgXyEg4U
7N7SoLsug1jO6hI9yA/BzxQ+6voCp4iN8FqQ4My4k8YsDbMGuty6MIIH5lnI6JhqsDW7W2EiIE6a
oCZ+FT6yPpCkn+efVAmX/2KcJXoxBE8C+Obu+xHaUopEQ/8XFiOUCo6BTaEJtMXKUoBwdrsd1q1I
S1aDxmJA2JnNglAXlZfmgBFiiW3H13jyUdIfSDkz0QoDt92Q6CbRQ+KF/hRNySHD/ijtwGUTkXNj
GuPKaigHvv/pRtUyBpUijjyNpJPtWbUcQWmmyHG0JRaLwg8i/IfZ1wuB9H6i7xMf2bZ0ZU2DSL2Z
fpgViU7DJR2n4jrydTH4VzkkKTInoHy0qf3+LQmYj1tVNyKQzo2tginYFUT9YJYV/3PDT/o10wwE
ovcU1x+juJUM7u8wmSdUoCYSSTcKUMXPcmO0RSIczg17tr5FLQ7QhCAUu/V0ItUgewoZyNO7Dqni
dKff2vV1/jD34NKS3xXxSMECmZ9gyLD6e/LgKXy0b8FtsYiMRFiNG2G0H+PP/H977YZakQa2zcJt
+rHTWymhs/u7ieQWnwMePdx0xNqGtvigTneeYv/j3c1h/ENZtPP11R/7uT8Wh1k6UiRbeU1ch1qt
O+XzPglw3orNgAkXSVm3Jt2hI2crZLrebuUHV2llu4DCsWrzEqtZs/lMdCKXuFech4DHTUQDs3Ku
CHeZMOhgjkQiaCVW9ir0ZyZq3M/8m3+x5DntPNbEIC1ZQAz6sGQVXxv2C2wkLgEYPOf+0I2N5lSA
zV0o4kNl2ntft4+3YOpEXzmBXrnZcWAEINN2d4ArlgSKBHHEe4vauxL+h7eNZzFNkwiz/3E9xY11
7rh2FgLfObsgelS6vrX+kNCDEMv13L7HQGgaPSoPrh/dlXwGWJyoHbWl4WAIiQf6M7KWtnW+TsCz
U7EAiZ6Ty3D+De6PMuuCLpJvUpstxUxF7cvon/mNPfzlvL9l2SkuvW1mYHN9w8u7Z7A0KTjf0RyU
0Mrcf+XgfzV0iYkd026FAcelBRuonj70iYPvXBuO+4lebXP89mgIYkCJa9WbLo7epCBlDCILbLjj
OONhlRiWTLO0sYsa92mIteVIZWnnRsVf9w5D8/p87jZGcYGHkCRV9sbkcX2FJXIlcLWN27o5q3qS
K6UKblME7XfJECktYjo0EDBKQeoNnF80fdvLxby/wE3pYGLXzaQwd13bP8GmofHy1z8y77IvwDeE
V3cZ1HhU1jGu714AILFUrIfKDhkbNJb6FrQg01q4dMHdkmz6RMAi3DJyV9Tg019OVeyka3sLA+R4
clj+aNkOS3WZ/b4lvb9UMY01lrG4ERVPV/q/zpghn2tgxCsdhVwJpBVKOr7GmNU8jrC8oub0qWvZ
X440BAt+QAUObRc4XWvit8jEpZPUurSAtjG1II5A9WlObo5Lw0NZTG0vG1DcjAHnTaayzh8T3pOk
5HcVA12PLBOv2AXHOGPRHxX/HlOyZ1GshmsLZuSTcO5wpnOXdQL9iDHxUAmq9x/hJtetRYOmkHSj
se2Uvzo8C8TMB1rLyT36jlu7/cQYvKdMje7TzeT0PfmSg8EVZBNzD43Man+Wz6ae3ZPYdnkXhGoT
wRm6yIxEzRmEuyOihFL9a+AQPFlm7Ah9Az522uclOFDh9mLhw8ncmh6ALPeFqSzu72abM606B2yM
SsmT/U+qbbonKgp+su3qfgMZJfiMcHYiH7m8SPrtVr896iwxAle5Hy34HRGH7pdAnuF1mwQCQfLg
8oWU0hH4OYK9zSdsankmteUq3KYix/HVisovJkdXRxCP8KyTBIEGl0bw3Kdgpii457JBR/FqTPDr
83dNzh1yQxBTRTEIEbL1Fg+RqqglVdH7UunU3YUu5c4Mio8IgOv5Zm8xdVh2zHCSIy6RNlPS5pR4
M76YtdfgrKLBf30K9iVaj5T/qvAQ4gbZxwr3gFO5bxzEkRAXwUzJmoV7PNsLKRHpp0JafEjRPsvv
uAlJY9m+v484ciJZnYk56zOqp8UgntPS2UmrLcY6CNODrzDXFBXLOAL8f6kFCzbHLRVYigvjoTFc
HQPI5F4H2CYIW1BQS6jGFapry8sQe8Fw0y2BGptueGADIrMtQ5ihPNAPSXYZaDGMFPbL2JpVfzmO
ahtva2oXbJBE7SUpau/TgvnIBycVT7jU+epQ5mUuplYgU6qukNPdUocFy75jCs6wYvzPkJM+T9g1
8ZZW/V0+WYMOXUG6JC4419Y/XvY3V15QKJtqlM8lXXmonf87Frv2dcZTWP5MOx2HKeCtRaF9egSz
iQzfWxlnIA+DUCWYG3iijf+Ptra9BAeI+kpHVGEKEtjYDlDDg6qlQkbUq/GQ2RKy74ysG8SnwWUl
ix/CMbNglpg3qfD6PswJmcBLW1qoyZVbQe+d7V+w9r9tfQpk7T/4nrImw5TBRyeS84U+drmpQrNN
XN3chzWEHDqM3Ay+qyJi1itMI9LT3+5bJcTfbenPukBO3CQurDLFAu0t7KdGkcSwUr59D/+JhQbU
0qSFO7XvxAGp6OS0/LnZYg3ad/25idUm3q1riwjIDY+v5RQ6XHqrjTLheOwowl9mx31AY/vpYlrz
L7448bv7ebEGv8IR0MWdk+czxQO7BJoCamX/W4SQAR5F5BsSetohqt3Gt+nCDUBdZmF80g04rXgE
Frh+JhztdJO5Y9ym4neTcQXmElDLOWVhTkhdw9/n99Z9kPGNCOh2uTMuQiwpUeR6dODRKJ01lA79
tyZiDkx9mDQpeYwpofSpSNOClpeM79ryl0tWbDofNicxj+9ypVJjJCUVAjWNpS8t4CXQQQJDa4a9
ZbPksnor7Q8lq4G4Ew026oPIPOYtMeGGvLmssOhqCUYUU8tBPj1zVgMIX5vEYfxUBaIYvVle7yLf
IJLRUbPpv4AixahtwbJ2+D+Ze3807pZqvNuI9Bcq+tfoI9rJ/7Ce4OL60qgSE90YwzO9hiQwg18d
VGroBjG37M0vcCrjrBLW3LixsuIychBUSUGK3fQ+oEofrD3FDH13ES4NErd3SGVPQLkTSdy6O6rU
1qOCsgBJripJxUhSQJmW/6ptTTtIAuVYWA3GJAgWdIsPSGULwQ/hFyNTMaUL2nesZD4dF/Lbbvhe
eRk4Th6klvBI0mwLUXzIdsAXLmVIsblDbzV/2EVlJmpx6V2Yy1bLSYqIRAk3mgZAxubOAOxAeWCZ
YFlz514u9Gg9ap+Udd8XUjGsjNsUt5J4ly8eKG/jvnIOltxf4HtttxxeCZMLn+dy6abHaZIc2lKg
MJOrhSOALSp+/TiVrLin5yzJVLDI66wXWPml9iHMjh2cNYTyXhHAf9oJDXSCXb03hf5pWbTTK/4q
5RwQFEgQdrzTIX3NFM4cfoIiBxxWkWeGJ0RAOXb0nEBe+kWbb0NYEFspQHlM8fRudK0DaI3xlggd
GKturUOtRbwH4E8QvUEcMJhTLfQt02a84eQzAmwR81DmgARd6q8Fmo01pUFVOT1MUq7MfS7G9DAz
uxx8pxCi9kMQWoha+NZCu66gilNe/X/H3LKgio5DEiBv3EYTvUc/8rHdB3muzbCs3SlYfjVhOHtJ
esqGjrRai0HijfZgCcmnr7DyZipabTBAck1xkLDz4p6A1GphNx0syUvqT0N9xdwcTDubsbkfS1zZ
osnxkSb1lTxohiBXMdm3kRXKO11WABvHIqZnU8PonfA56knfy9UgGiMs9i5JN7hls/+U3BZotBQ+
Xkho5rOf2mgH/8fbnxn3jdn6tVgmS7PPadp8+37gI5MmnsNRcvvmFijm8isP6H9fFZgnU0lgdqDX
oKqhpQEtbzUel33FyZsmta1ff56Z8BqhUo+UuG5taqQGMDsmdQpvhbYMkuLcwbklTntYR0sbDtTJ
dqgV1jEVV5tgXhwXWaTJYJU3TQQYqSVTRpBMA7XiHw1HUD2Fsfe1vS8t/2pqlGtNKIyFZ8vedohk
OP6R9yQvGX9/iYzueu5TNjlXo74fcyhQia3mAhv+Pm2hK/VxkK2875zCcA95Gsq6FJvujcLo+jHV
8RG2JwyZ++TDJ5c8lBn/seQZudsaqpzfI3G853J2sAUVBuBtVwNzocZqQHBvWfp0+XgaNBIPFJ7X
MBkX+L0t87EjX6HDSF3u/mfONFlMQe3bTYsaIFxqp6Fb6Syu4XAX0SAk9ZAFfFGyCXvJf2iLz65U
mxbCA3llhP1xzUNKCkPUsuTIzcsnA4t8qqP4nBtRFOw7UJdBEZAzodpqdUlkp/vtcMFH7wzqNt5B
kVKnqaMrQUpfGPX+mX/vCujULNa3ARuXFz2MMnJ9/kM1jSEttu449zGFWmRE7sn5KfpuNlHylyOQ
NwgGF9+gMN2RtuHpiudUBWbOKsAJc751jVsJ+11ycpdRI0ttV+v4t2uzz2KD+6LJqMdUlgG8FgB8
Tpc1r4qgoe5FfhnQtO8dsIdAGgnG77ovxToQiwiAxeSZK9co4Bwbgv4H59ah6x691shSpnewmsqE
2Sv6ixHN7CkWakDkQ7ozuimnimalr2JkNT9l8EFJN/i8fpKdFyKiyS+tCHCusdim/x6P7IXqHZvI
92UBVXb/Sgn0aw7rBdOhort0zQ24xSuVY29dhVSXttHadD6mmaZR60pFsWgyMycddLNBa1iPeds9
pIfYSFGcVSDZLZLXVlDBX7QqnoMvblGYvff4uQbfJJrksSxSBdH0/OoGALHjK9j8C5J+81WRUF77
Avao/vepmm/lNv9S1EZrBYY7Hd46nao9+60BMUtw1PIsFMUhhUaMmUsJgEOnaLMHiazoUbEgLGdX
lyabZLQl7f86qlBUqGidxD7rWOvGsGppaij+7561kHIuOZH8HEPdyA4wk63IngLa7k+MWK3FY44W
AxOfQk+24L2gINIEiuK1gYh22Oe28wJ4lBmHj7r6mZXWh1KXZrceVMOLyL0ANGgwubLwWNPID8bs
4pAvn5EdwSthe1UEe/rn0Bon1etpPTbzgNQ+Pl7fsI6OWB8Vj0wGQCtq5AfR6kifGFGxjoX9Ud1z
E8trklPAiBCULY5jSTAr+kgpqQjB6xOzxDiWzuDHNrSbh5ibv/V8Ua19zofbmKVGpHp131LghhXC
wPDikSw64qLDjv/IYeGx9socIQNhWCCq+NGFAvXe2c5YnP6gkOiAXUHegt60yp1Te7zGqfj9gPSZ
+pbLGnaEgD+1NRtOPpCefuovySRZmHgk1cjZnpb0Jefi0XfdsM1Z8CTqy/khU/Uab6VQiKY8bHdF
wp6/A6dpyti+UPc5Q5dzGzIYfVSdrTVbJBbklLg0sbytmQpLtaJ2Gr4CoxlBkI0ahzkpMk5NQC8L
sMffgSYe2MPy5vj40WyChgObfwe5590OOKqjAnV+W3S//yISCLgz9NR70N6ub8MN9pm1e/3vAtjV
ftX3xkq4m0TJ3KXRymOLaThkeU8UaWo4VjwdFOKkP40yGxzfV8g7EnInjAPVJJI1lls6LmNsNru/
Zdyy4bvaeNB2EN11e9khN5FNxHmy2vx2thHg189WSEbOL1uZqGWcisvIJmSt6frTsxLraYdJMmGk
SKjH2MlVbqkBUDyFtA/3Ji5Pe4X0cymjdUyKZhsJ7dk+VDkHSKFwhKhCUOwClSPP1PMHqTVS0Iva
Ej4Khnk4OP/zsz8m+kyB3PlRYk9EkC1HjUgR6Ce29ZH23a95+8pOUtqOPo3fjl++ELFN0xDbFjz6
ayAk+x+BlvP49GnwBHAaREzpNwBdL1RjdXrAomdgPwg23jRdT9BkCsNsMaL/+TCmOjn1AKouBHxx
HtuQ3kJZooFnpwjOpk0tJvKVwUSf2rCoVjqjPH4eCHi9Bc6XYwJuzxq5kY+IcYPjln0E9ReNoiOY
m5FmHJwC6XDVNf4NvfD3YoeEE64rrhmvodBxWBhvs2qsUdYqrDxwb1Oj9cXUqZHs66+1KLc9pKyX
rqdAHSFQlO0bu8sxuKpUlQNG/5Pps35iKxpq7Sz9omq8kb4ZKQa8X8TyJcwkpQHx5+GO12m35lCq
tRO9otdtaMuG/F82iWqXPaKoBbQE7PrxZav2FbnbjWQjK+HQUEaIlVoQJDyIOrUT3kZ9YyydfIkP
+P168k6w9Q6tHRknIo8G2s590Xjp3/Ub8CYzJgyvSlY5DXDSOWI96ckKJbrFgfy1zuiAZThVttjk
Qv2oqstPu+3aUO3+y4vFmGkQjGuG6GmUyzq1U8OSB917J4l74YwwpFiWn09X+o6GEp12QG+Jz/Q/
j0de7tSuGdxjJY5xCzHY2EY8Mei2D296ue2zD9t43fb+kvKzazRurgy4b3itvXqTaHxcsdyH/0wj
MVtMwB9YrcwOdYSGLK6GVrE/q+cdUWFczZpBhJpWUDAW7n0xuwpw85dwKLdt3RECiCnQtdFihK/y
DS0Hsz1nWqHWR5YtlKp1ujmGvhq2TDIglMGITP8S/hBqQL/WYMM34bnQwrx/vVOkDqfPfkSHZPL/
ZiAq9VQrPpTasVbkX4oiHqQxRvmue8iArTxN7YKlqkgoxBz40YrsU2cxIskaiJrz1RFfiWVMswD4
8X14kZU1PUARZWGdTFTRp5eQmkawfNmWa+o7eIJA9JBhnUYigsZSJlISP7gUdXZ4S4VPcs/jnJPw
H8SA9yK73M5l1KMm2162eu5eXjZQtJhUJ4v12QHEf3T5z13D7/p4dHjEUQyYS+UV2iOcM9qSaI7B
ASeClLPh4WYPWsoU2XlPGlTMwdW576kCLN8tecEZdmZgtjZZnPrMReHQh4X+f8jV6qVqBdYQYiJm
rHoYxv6pzvgE1IphtTfLOPjGOZgkfMsSxWSZfAf9szI7ALcwplSeq5DdcYhkKll/mEXSUuiLnWNa
mzdOaNo6FZ+mIo0KhQKp/Z8uSJTXNqvee01J0PAB1mtPPWWwjAqgX0gGFgEmbSVDGJcJ/wxzl/D4
RMpYiq7Wv/pz5mEOK9h5RQ54moIsk5MD7oLn4PdnV4pX0ZmJpwu51HG/AIWGv8rkq16Ix5R08QMa
hF5vh0ZZLUVDlWqLnZUrystt98sqJ6wc7isL56AZe41RP3QNZGOI92KDGBKe4MNfF7qyGdUNz1WT
dMYOqIxNKN3Gfz6yUOxfxs5FpJeLrGPXpP2i+NV6DdLmu4cWF7toLeRofgkMx8a5Jd0VmYPKudqg
kTZ+yroV2vZEa/7fusqQJSdYWFDrEN4PTLl21G9OGKnB0W3bvKnzbNMXGwinOfW4wj/CqESvdJrQ
y85aEUrVfCffxuhPaYl7ci0qE0FO0jdNSUL4UlpcHUuMcbB1nSYvwiLuBlUsTVbfUPw9Ctr3Cf8V
Yoxb2ht5vV0MWIdJgiPaiDWsuBvBpJSKy8mJ7vVl8s7xrB3fa6rx93nsYSpQof1kTrjhQ0wjxl8Z
SvngbFR5Ng1zDjhtKmI1a+ODTa3XS97P0L44YqiI4+Pc6hxbmuA5TXX6+0bpBC/xi3WLn4egdFn5
jmSjHQLzK251jzZcEgCCREjk8T8RO+Ka1P3G52rI3InFRk+pdFD2RSI1I0WdzfTccgmj6BT6irsY
AnF3x5ml4FEdIOq1fXvrORvx3Ag+A0egAjuxEUwuP7fYXtK3cXXJlqPa4qwDeE2E9Hek6CSjNXdh
Yxlu5ZAqGHue9eu7jVRLHnPFTBW6W251ZB9ssSnkYdPMFeSReua6eYNS1EfZvc4mrFsQTI31cv9L
/6gGeS0RglOpt1UxSgsJd2HNN++hY0I17qQD+saCSktetoaZMCm2hfouzwjUt25FAxwh/GZ3BIHe
mV+UPvy6ddN+tJVOfyXawtrAazvhtbPFNHJ4F6xXvQMYTAqX/Iom8pEEga9xlqRo98hQozOoZCWY
p6WFvEq73oyWTRtc9Kbb8PxIKG9O755bVTmU5BPh+CCxpp5yLlvZlUGcb5l0VElluwBGsllRNnMz
MEWkQbfZXC/MZw1ayi6ub4/cU0Rw8uaC3+MS5bdLkcJ8RetEhoISpWPjUpHkAQeswDP+VZsBCGWq
WgXZ/T+c1UUKf/cAVy7BK+Y1vOr1Nb06KFiApUoiitdow94Wz4QO86bL4ltAXAufUz9mdaZX1+q5
eNqcGmSSPyWPHbfxbA7QoaNrYRuTHJSOBFixDzGwGCGsPfPnmWxW2BGgYhjp/FF6XPUcnBffBtPV
siWyiFhYb9YVaR80H7wp3lH+Oqfqzu+RgNqslVJRtusjC5sApE6Fg+HWH2jUfR6sEaRLdD2dbXIz
FvD7IZZHhBdxGA+NZaXKs9qS3sFdWhcOF4+QBnsTVrzV8POh4S00dZKbvDvTBIXsacR8OTKtP06r
qK5gN5Y2Qa3C9vYmEc99+kpWke3Nu/jCwtXKnHw0ehlPv/XWrAZpJc0Uw/pObeuuXi+NOnccURxg
MjG6FD3ga5xLIVbSFQ/9/lYhr1lyYqkBSQAEkm7CFa92G4Z/LQeNO8fomLy7XVIjau+yUOXJ7cHk
/yURiX0DISi2NYgbzZP+W3FpyAGQdQ20cEzrLrRnVXsXJJ5E3SCiy+Ld5ws8Ck2TpluYtSSTT8vT
zUxXTqzQ1wP4Ao2bjpnUNR2oFI4XkMP7h1viH4iwZbeFhE4VtJNf7ywTL6nAmvk4Za3BXJNnHX7a
LgtbMldmBfKSJPwGj5zWenfpKxJ7tb9dW9uJf0E0rWEKIPit+kSgDJpph9JL7cvao88jp72d6SR2
ZegIS5uh14kWvElam5uoQrX2OijT7ssdb1SFvQxsERKW4wzs6+eZq1QH+3V/kQpZrNWDzDZfw8V/
+dKDCWyQjE6T7deyxTwM8MAmxTooQrwkRa+aw1Svny3CNwhuf0S3zr3EI+pvd9L3EbeE8OxlL34d
+R/SuTVTfIzp6Sda7U9bqPhTs2TSzdEiOIAv5+ywb9Gkikvk/t895ZAuLfOV48WOnZh6XfawPJAK
WnCequ4ieTvy/j04rSBzyhZ7liSGCbg+xD5LsvvbLEX+N+Oel8VTm17ACVN2i2kfIW9HuNIaQfO8
Y6wbUrA4fAtPYJTMLrtKQRTKtcfJFGXHR9twAuHPOq3qCMWIYDd0Kh6NeIJLJCXxtxcqRoWLJ+Kp
Aw9au1CP1phYjnRfgDra2NP+cNjQ8vS6WoiuDYbpmR+SMBQPr64086oakpI2E8nBYNN8y3unaExc
5pW8tjY5spqVF6snssJlbZBiRrURVo9gx1GOVMNQ6MkN0u96PJwnNm5WnwituayRHQOl4xM0UkaX
0s2aoFyz78JhdhvHR1ExzmUlx5rtdSEEU8o08o7hiryFedFwlVOUHMTj44+HPHyIwPnrqwfclwfl
oxFaybNBh1VspjroqXvU+5J6uq/Bz4HAAgcpOBY4nxeITGxWEXjTtFf0WCrsHwq47YRO853rwzIb
aE5fxhYc4xexQieAO1tsUBlOXJhqnYDohwS5iJbrh9XrCxUcG7pYPGdm9EAKwl8REZmaLD201eQR
HZWpzurpDCFmxBOvTfhQnQ9mY1oKDfNSMrqwJIVLXvEPRyCl+zqiKCP9jvlCV1voP+X+hD03bP9z
AC9BmZe+4X8S2oUjh7tv+I3QHQGfmLZO4TcjM1Ymez8a4kFL7VnkCJ9De14+Tes0k7wPMCbYClCj
ix2I+eefdN3viftWDpLtBo9Qgp16ZOnt27o1XWL8kr9k8/J49JZ1adCoSRtKBwShnuTkm823ufuZ
iCu5GfTDHD1RK3cHgbr59iFvG5oOY3S4Rbty2y/7yVAij3rPh7wmZFWpK/+BOQkM3oQLfMN7XEGW
lJ8Y3+yIa6QYAlRZl6EYNDxLR9GdDlujwLif2mzO+9s5PcRvl4FwtjKFdZQJidQqjB5iGv1DDakK
UsPvAgH63CcxOwJzgIUDXLw22GjTnMXwIa6RHLAnsgm2DQ3Cwo2lyE2ccu1sw7+U07Pn1fWlAfgm
arnlrMJbikHvae/UZ9x0pehZIjP4hlzJrnJLbQeTHKlgS6/YJCbQ7OQ5vCWGc8UcveBf46O7XsUs
80DlblVFYXNQ6KuCs0ystsYDvwFi3qatMB/R5lU4Kx7IeDvtFXFMM96vL0ohzRlmsMmQbcTz8B8L
IdU2SOJtigvtReQhJ4Z32s4efoCoP7AS6KMSDHQ9oGT8h+2VKqY4Ed99hCBvxJR2ypkcuvgjtV0y
QhGr5zKrzUs3+3ju/15liHAEwYZn1zUYsWJgdgo+hgvz5jyuw2pyXs6pb/QTPyaqGx0EN7xwBQyO
kzc3IS79lmXHPBtDjhuQsR966rRlQYGPnDQqt/IA062jOB6u6aX+xn/Qh9BAnAYDqAg6UMyV2xkE
1vYdLwLw+I5SYiYg9qfisocOW07qJNp/EkBr3ePq55XTMxriGYeyu2QY+ZJsa+TswuH3fU4V9A2Q
Ln2lNWXOIqQvC639hIrOdQEpAH7Engi5NA8FRb7zVnjUNa+gSdrR6t6thlSGtfF956AYRA3B9fvd
tGAbyO3XfI5+O4O9jqlkbOMdj/Vwh1PjFrE7VXWOlUehesmwQkpe1OFQIA0pJGvJhgvtsjboq44e
MtQYTbbTX9VdVtWERCNGB2//uxujW7/y250ARgV5a4BfUbK8C3U4Li7qZULwY5tTYkj/5Xc4lKKD
J2ejgQfHZEiV4JF35eNnVa2Ha3A4hTg8WvInbphSvgCIUt0zZsBqOxmtDTXJbtHAsnrg4jR0AI9A
PEn3YwyGKL63oQe0h6ETaykP2qheGxQUz4kDaHjlQEAUHx3L5tJNRpn9pcVY6VIiyr/f3PtQqVOR
wam17Ym5IO30vnArjtAcbb/mjDPwVbvh9hornVpF22Ygy1Yt0/6KIyHGW5LEy36FNkovhjUgO8I2
LaJMPX63qpHbaoWfG0u33URplA6RysFUS/n4dodIPRUV4pCifTTx7gOkQxKNI8SSYwt6C20Dwsrb
e5FA4sEuDmhcp9Rv0s0n+PztgIZ6ej1djX3zJN34BHgazEBJL++5//fLPPUoPptt6H8HbikN69tE
j7kq1uEkOW3eBpe+Gy5ogsqiePb0P3Myt+ieCKMnPhIu8mdw/kBUM2Xk+Fkjqe9k/qyGx4qZYnOu
tMkFICqWVkQb4XqbqZ+9D2QK2XB7G2tKjM7qaJRIdvEH6DqFsKSBDaODJYKFHjMKZqXz6OppV6W9
dB14hA9P33lx5P0YTecXul5Da70e8n4TpTSuPVll+Cj/1ueb4R8ccQsBnZjJ6jm5YP3f095NtOTJ
6kZgTmB8a/xxiAzh3RSLJWcDeIriGb0yLdm/pm7dJ4P+TH5/x7ZojmE6dnvO8M1wryaTjUL9Hlan
35jruL2fdmRruzfm80BGY1iRVg3ft25Fb/MXKFh/FM2jdbIzmYNjukWVknHZxiL/rq48mnlOJK8x
USHxeWaT7moGwo7XSlGblml+SZYPs6aY1JQreXJIe/we2+FKQZnhR/2lvqXqD47tEomPTyvgABvv
LYN02iDT9N01pWZcxiAa/znhIOeupfP3jWIhBToiLXg8iBYKT+lfjCPV3Hfb6fbm6vYH4GgSU3OQ
Chbq6BXvkqB2JZJZUTpH/Z4RtEfbxHHnQkuV060P39bVgZ2QtUIQI0tnJ8Cdk/h1m8OFBKvUBTU2
DIczq0Q3Z90pEEE2OMrYAq7qcXnZSD3XwfHK9lvACe82fzFVg4YKC48s6RhyzLIYdqcQpDbu2z72
ALK6OUw5wpHRVzS/K79if4L2sCOBTipu8yhldxfapNTvQajn1pRKV5UeJI5CsHVWw6gjijYCm9SC
cN3MktAp6yV31ifle9d7MA9NOrb5W6PSw0tn0LsmWLY7gdo8f8c2ET2KmA1LwsYxjp+rPDqg1iRM
6ti60q3z36lAm+ZLPGGmoXqrTheFiCyulOu5dur/j/W33aX+NwxtOFwcPVaju83AkFyXOpObEzpf
v3mHyy46DbnFVbLRBUcU7glFiJclcy1lf6n7ZHbGk+S4zRYhgc/CS0S+cXIPPNBYpXfuuPZ60O2p
Z+/h3i83tT/TLAKfTppG38ce+v0bFrARy0BrBA8P/7LDxPGWIGQCYvAOiWK455L6+ZvjVcICExE1
PzPXHVMLcHR5QdLrn+T5RMzcTy43VWbZDxkmJfVVevbzmqJALaUoZEV59GikM/xXj090jDt18JFb
2+EkXkroz3mfoh9bUxo48+tSk7SxzG8UpqPQZIOTQbJg73B0ljkPublElpHzm+zkbXK5V03RBpdO
DYuvvXyfxt+p7rP1vpXOBpLOupWGnBS8BZtJSpB3J+dCTeMeK4E1ogl95GZP2SZIkRBkEUvElkYa
KoVvkqbz8TTrBbbDfEHLeVOpeProAcB4quBGC1UegV6b8Ud9NJUHYZ1yA6Tlz/JzcvnPYL5o+/48
PhNDpow2NgehzZQHF1F1CEkin/EHQ+V0zy/o8jDicsbe0kU5ksS4rGSkPpAKHcHtcvwawlPRdZBV
Jwy4WUg/7KPDTqcUB1LzzBLvUdWzcD52bR8h6Hb8WJLDYJT8NOhk17sASzV1ZluVKZlSR6Rjski9
aawhDWDHlSuDoIUXPLWvkdJlgYHAdZjBPnbSHYnbwkjzwJfsCgexpGJFq9DhFyR6TiR9TRjWWDjg
zOsq779BOqVsbPtHChUD6GjUVI9yegeRMgGtmlBaPLpQOFTYaw1UpHgwKiP6YqUGvsZ3ewDB3g9l
8ONeu3sjPW1/ghdm2Z/KPjIhGiKDlu0yqOqfGktxxR6zxhk29AMd08f1/RjrPOlUexGhzRGgQA6O
GPLPMg1kzspNdpTZFZPGgdzLp+sjMcP6LwLoea/V5fQUMMWvafXPM1BucUyTJHKRPlL8jtSy7dbd
lOfXlAd/C3ZicjJDkJghXlGd0jgTrftcDL+d2NV32XBAXHyHYxCQoEYe27YV9LEXDJlmfoEMGMyD
qGCN6ypURsb9NYSys/rWX3XFDLUMJGJM/0sKAswvVy5qhMmbxlUB4qnPfKrbq51TnlyXWXAVgFgK
oAFmU3T2ZXNWv3rGCRHYxb+Nk10ImC9u/N+M4KSzxD/jUQ84Dto/F96G+BCKnBNyoHXim8FAY48f
zl0fZeUB+Fw7YNB39t/22AwoqBz63teEP+jhKzs0eN0XgzYcOWe5Nv+VVocBinmI5ROjHO5gPvnu
66tBapRb7L083VfBD/xZRGbOdHCNFT/KT3nwHtKHaOe+WRJ5F0vt3gsks3tSOe054IJ+WqxSGy1u
V1vBZxm5HfqnyRCLJxdQWw/Ncwtz5Pb8EZyyPR59T6wQLcusryFqywgsA+qfCixdWcSehMWfwzA+
pRhbjSAFln6xMI3MZl50YGulX/lpkU28qx6nuPxWEiNsm/Cbng7BhfGS2apkrx6jtMe7A4rG73Pf
oG9sQp6wObEJ9IUXr4RX5i4oeQw5HGQ8QgHFcrcoEKiVBIGWunjM7KkMw5pm/pYyGiD1PtcbZmjf
+xH6i60pzDteLimWmA+oSdCBwH0S0ITE6Qabp1rjq2thK2Lrs6M7RhfqpttslwGOBqyi0uTbNZDe
e82WUuSRvw+aRgf/2uiZd3N9tQOyf77olBYLR91YjOpSMabmS2Y3goiIELCcWOhQauZIiaiF+yBi
wNBeM1R7eKKpapNaI3uHBAI1LVnV+/LC5r3CaVfAMB7EmucvP/OAQLh4TbijWy81cer8608hKdRF
eA/7U8pda24+3uPxNzCDgu39Bg+o7Hr99vOMwYZBCVLCG7F81xaKZ+JYsRfxN/n0EV6vjih9pG+V
XncLW3aL+8QcmmGGzmNwB+D3zyozAT1QIs6PY4hRZcE/vcP3L9RudWuB6Wt1gEmQWdL4VxiPuOjK
2GReK5foE58bAB3nwCPFhlL0uIzPN4VdVi/2Bv4EBnltEFOkPkmv/Iv7ushGZtXEgbuA6zieGkYW
KySbBZ/gNtbdohXLy+HAkujZ1lY6PtOWewPgwa/YHgC4YT/xmAsY1eNFUdtShoCYQ27AEFbuwaRu
xo+GEhrwMDQsHEqud1L0PoduWeb+Nj2ujq/FnDFRPkrK9/V0EYwQKHrNXGVXeuICp0N23eLOnneU
xUMQH8gburyzaR6kOhfYzZH72Ro60rOhbxaJuirk8CrKSD8reCf9SivHp6Ytkt3qY5QWr0SMjAJW
tl4ckFaTJwYgWgvk5KNqKTgQYa0sc1tRKGu1CvB+TltM11PdYFyjRR3KkclcOtw3J8leluIIWqx6
Hvbao5UoZhBSWlH4+RARABW+/p6UtckODmihMyK68ZJL5Zo3OsGswIny+90siAvH7HLiUMK3gC5o
CzbagkNCBrhK57lTZAeijlwnYGF1dlSX3oNZ7XYBMJq6Z5/zntC3wIW0S3h4Rgago+myRMtM8pBz
Wcv2oQcTDqkE7mB/kbKs8ol4QE0xEOA/jQcip0KlVNsi5x6KOTUgXngN+n6XGqwXfzwuX5YYRJIf
81CZbw/51GOwEDwSpxQrdyc1cauGYnzlG94EdC0hBO8TEn8qDna4aSU+gmtyPLA7TZkgzz/2HPw2
GmitvVSI/IAoNPoLKz4Nm1kLWeTq4kEW+XVVdsBbowfQ0PX+QMKXuwck47EY9Svw5JfKyk6dIuEd
mpg7EQOQtH1pFcyZkBg1fks5wUmFquifjbrhSnvF7Pn+9QLLgpuaE3oUw12lW3nlyLCghxlnhFxk
Sn4usccqvkVwW/xi0jU4ZMqyP6wtXde6DiUqWFNur3iml9k5CBXKz2U7V92QYCSezdkaaIfQYOGP
WEDc9+Q4Faa4yNeZ/Lm6/b1b+HSZ9RQtRTy8ImsT9qinNaJ9jtnYWkwI/lDACWnxuFHHFqrQ/aKB
ytRzPKIF5HnTSooqm3Zrt55r+TmICyJdwBUKbDEQKERxyri284L8tr9XV5i4nCvBM+JFESHPecuo
Yk8BKkVpu24Ljb8bUOfuccVEg+kX7AgrLte5QDJczN/KF5jOE6+fWFX7FiqZd9htOS/sUjkggoO2
RDP5CHBc9Pfwx5T8fZ0yYJTYoOmtymdiuGAGy3liWyx65wmu/j5DYWAFag7gHyZvqE4DBH4O6QGg
MQpf8TwDe+DGObHd8kf8imHHE5vImyBeO2NeZfkcLmnLuAFlzD04Hn/vs6uyfiosIwtB3mCVfqOI
k20I1Air3ql27Bc1yOtraL9sk06npGkv5i7P6mHo1fN4kPYwsl2caH2zNUeDP1wuq9VuAVWuafI4
pmJGwFuwREc+293A9weZM4IXMrN4MF4R58ooFfrT4Uj6Cv2XSsPH7w95WTkdML/mZZHpxelDbNGm
6iSAjtN7OrFIQzf1aZuyYxCkArtAST8U1Xr78uC6O6Efbk3jcbr5y18v0EefFO6Y+gg0X6VTA4Oe
lbvlK9kQ1oGi7ATF3IwV5CLIUdFYE7cjxXHDyFukZmozTDJmFCObDtUv1iWCdwhGjSEScEz2HJqp
/jT27IZR4EADNr9zbhCxQt60r8DQtRV56FFC3y2OFBiXeCz+8Qipz89dyeyr1oNPT32Hq/cK7ASD
M+TgMHR0C9UkiwQzKRM8+QB5gP0tb0Wd1V5fV8HI9b0hTWnTCRStTK60aHiTB6vkqyV1uTddd3Z9
MaQ5jawUleHcepCqxDmmhnBLOQXvGSFIvfIiwh05AV1U9tTnEqErcFlBzXCFRxViyC8gnuBSKY2S
Vq0Z9dlf7E2Xrtn53tKk2jvIy4mVSeE8M3TpqBKP48+k2EmPkgbYxX99KskygYx9F7NMgp+CmP0H
ZxV8Csas8pl1rQMAtlyA7DbITPgSyzuMGbg4eLCAPSzuaHEXiPfEroHduA0pNa+DE2hMTQZo2eyp
oVgCgSky16a9jAEJOJrPfuly9/+GqXmDv02Z3J9kAS5sBoTUGhyMW19BI8U6vSji5k5vYtxVq3CT
/luSsPKZFPVzwguqQvbmrNL/73dQIF5gpfecNYIZqUhXZQxNyOOafeaACLFWnZ16kh5yD+lXtj2m
maWsYXdWlOLx/qNGSCJztivXodVJf0MfPh/Fv9hBFgmFX/KbPvFx/QOnMeqyGs9PEvWedklHu/RC
FXGiRcrUytzaFN7t9A3UwBw5x9rxmRR7SJLkc6CpCF3p7LWfAJuDlIGh3b1E4lyzlybVHPLQkrRR
sh7YusqLHSYWa+32ll9obK7ZBjELhUSM2Uk/OsYFiRkOKB/HewpzSJL0MI0b7ESbnhzN/4oHSZy0
1OFaSzv7xEH54V6oCZWgMBREuzgDu3fQfiJEtwv3gY3NlBZe4ShClvYKfgXLSTOLSNI5ute5Fzdy
k01uNw6zJ8nRoFq8OHShFAiH+ZNrpeUHplGjLKMY6pgVdBikI2l00L2mRAYPZZ78T/Otp3pojAkD
Iwrw/m4jjMcwapeDJyzSmZgCeP70qmwUkDvik1XjkmVLbYrWf4qri5xRIGJFrafe5w94mvYUSAO3
Ow+X5n9J0zLESysL5JsVUAc/wvF8CS5+lStRbunWm2EviW2fXBAmrHfTEc9bz5gVWstZ7trE9o1B
WerxYYEtfNIEO/9BspR+Ac3TrBeI9VbINS4jDms3Jhp9O0WxETb8SgUfesaa5dDEcND0EUdXsjEj
C8IR4JcpUxg/dtrYMa+ka2l0fitxVS5S6qXA7rTmsQFVvl4qsk+E3BZ0BcdhHLADBao4DgZ/kSmY
7ETndU1c1XtWyqO/XV4AViSfbDY17finwtx6kvobQDzoGKBA3uo2r71hk1nVXNJFPkAHyQzkcxiB
+Th+W/6QiI4Gac+Pe+YvM+KfZAn72sbYUv+m0Ylc0WffjrHy6At9P5RRgzxCrO+mvoxJegzuu4+u
KWM816JOpr4LTY0nBCwqvpFrQW5LZDvlnR6c9F/sl5OXumFO90G1jy0qNL2tGq5UKj5+2NprKnt3
QF/5IKlKnPrimSL/04+eBMyMT3HYAe7K6YxoSxfE8+m/cASldoo/439tt9c7vGy2FOcHcdqXgPZl
jck2HzQwkx3qH0BNrssaoLZ/keyRzqdsYJdfaVDBJQyzHSyKBnBrT/5iSkjfEageLnGEhTm0ix1t
iRxEBGFodp0IPWCc5x5QzxZd6+N7v05LraTZ22L06gLXXjin2tvdTMoz59RRQvEeMS0MEehRJJPp
kvus3R6DpJqEQDIszK5iscsTEgSIrDDUIw+y7CbtBnhBFkZQu6JAgF+xvpQZSuiEYLJ2n1iwPMSL
or3ffnLh5UApT/f/qro896gKfnfLHu9+3oVbbpQrC4EoHW6XaEG8dmX5kqbfh7LeoQpx/ZvOvqmY
NHSKvh5BXzz2fvwmhqoKciB544oJUzkmuMRiixc93ulYIYjKG1XGCl0DGteZbLtGmata0O5QSloE
U91Clfo72ef1jtmD7n5Ask7beys1GWJhepIWmSayKTD/1VVjrnEdbPMm0fVEpp2//G19FNZLG4/J
T74Yt6vMkACIfYjH4n5A6aL2gtsixShqUrW4uoYG5aL6wrMFHC3vNbuSbogoI+RO0iN0f3z3riHi
9jjFOuyeH1U7M1NhDzn9Bk7U6lZE82jOqFOC5KrZHIE2K6tC/hzb81EQHlm5ysxIZ8q6NJnk7P5i
Su7HQ2Z6sgClIY03jnqst9QO7I9277ZpIcjiS+QtF933FZNobtDABKKglTlQ4bp+P/IbnU/rIao/
0IZ0n2+zoRuR+H178m/AI4UitmI4WR07+/OJCStKBWEoxMEjsDvi7YYet6070BrOQnE44pXGdWdJ
tYSOswdRNMtbeEqN1ReF1ut7J8I3GF4prs3SX+KuXJi1D0DGz00UInzNVByDPVCvXPU9qZOZsLxO
lIKzCmI9X+F37N6cTojANxgN296cZuR2TswdUV03q4zSJFlNltt5tPcRvABicSRXjhtm5NLBJLJs
WGmwkHgPyUE1wGK73/bNL3FuK8e2d1mWsCqMEwIkhHrtfWUzieo0JTwh8fdN+kpR1z53APIWE9v2
DYyzmv5ROBOodOUqHS4xd99C/TTbnXRGG3jeSGAfa5Fkqrjd9Fl3AoJmanPIbvzTHjDOGrvra2Ur
sv3kFzv1UIPqOc7JyMAzHlv7dNYRaAWBndl+//4kir+Yms7WIFNB9d3bUbgJVBGlJVExABtUtdle
bJIqqR5cOOKE/Y8gd9gJjC/QA/+GJ8CqKa/nSXT4RNnMwHlYVleuSrYmNbdmgn1Wc9twuMWpP3sM
yx483Y/7wNRRxMHsJokipL63jJAsABhNaVq4EY8Epm/CYV5UuXFYlk8mlHhhoiMaIr8warm1FXhr
YedEcRTLmVwXjkcttnpiThDl2oLQ+YT9jsTa/KqYhFYuGL4g5h5cpUYG9iobMjG2BMjZsjT4gYwO
RGLEYTtARFDB/kAfihHIKuagZfmiNFhUcyWLdmfzzrXH0MP3r9bbAnvtyCUfBKSmUBR+79mH6O03
0i0zULhLtzlmrsbEc3dSTCetrOjcAMzdgejpWGF4kru5Klgb5VAgcHadykzUpj8+XAi+LeZcCe1S
Tr4NmxLct7Zo/DvYwu3Wi0U6R0+TmsfonQ2letdcvsAx6tTNmsUTFpVd/bW/xthGaBhbcPdqulzV
jmhCkad2mzCkL3R+R1aiVj2bsXnDyw6yaEZuMUIwVmoVOUwYWXdGrZGp86kt7USXdLLd/Fwy81Wa
YIdAtkX+QIjtpbRRFlPT2MAyfFYAl2oiAlKpUqESslj90dbrjp5OSgDx5Oh8UDNXuP046WDhEQDJ
2yOMTuE1SSbUswH/e7DUKl/TFF1y7IVkwnyeoTkwTEOXbAZxdvETozzoPK/UrjurllbpRoYUCbKC
/Dxd10iwJtblMPDJsHTksPRkAZb1Zvl9CZS87CKlalFV1fWaZydaPU1w+wVBTfI+PJGdySV5G9Dl
tinzB7sKr9ZrTgizuXUHReHir9tXhhvDdqWUGk1073mbjhUFshDm/JhM+2WdiBSJ9FPKeSGXW83Y
f9dlyuhvGuKpj199ybZGMc1cecJckVfP7vpYj6iiNUQBsx+1GqbDktT95uJL+zOo3iP8MtYHIFrf
a3PovoSKMCku8I9Szw0lgM3rrhRS9YjqSYuPYTAvx6sX/rX5cSmNYtUJyU9C1kugDZibg8415M8Z
jJo/qRU8y4TwwXLG2XntM0Tdp0F7AyYpxATchiLYodEFPxxdqBzaQhCIJ25Heucg8s5sSKu4p4Po
GXnggDgj0vZejFtN+K33Nzugmx3ky2KybDO5Ca2mjJf+31un3+JpN27wOh67DveP738tMgcAmTNx
bTLOJAQPZc793pdEUZRUUBqzk98ENSpAdJqwvESTuOcNTkLCzveUaOq/66JdWEEaHirwQiwULXhk
N4W7Vp0ikN+E1srd/fFbpwF9aP2d6TUY4sGznyMVohTn5CA5C8oEaY60vhnuU6CPvLRK7hcK/WdE
lUNH5gVQTz5c+H9mvtwLyhmbdBMj8adYInAgP+eL7FoZD3esz+V9uT1vszCTu4jNjjzYyJeCbYW2
rrzS7nsjamDMGMvJau8o1KXoWmmJL9gffd/n5oHlqPk9UPQWVFw1A+MnKk8Enhkom+0C5uP3fjk+
ESrb50YHYJfd52pytkWb0GaPwxqwATIrVmuWtqGyNnDSNtob1ZAwNakcmfKB6yFy5762YQ0DWPGw
Khpclb2jbq7kLbUnlWcFn6vAyYI8179Zla5kERiOGClGtc+Qn2hnohwU810JkBqKOnHbbkB2Ta4V
Px6VZhCJS5ahKrDM7DrgkjGgRlnCjqH2Nuq/0Vdf51Howf7xIHOLkNmuOmmITPHUFip+22cHAyXJ
IxpitQPyveZQIsdEuouoqNfC85Q++hHh31sofdfUBaYkorlaDziQZCt34pvCIlq8cJIrve+GbIGZ
b2cCdIYUFoWr7Goe9uklmCuZs92g/HUldUTHMOwcsH7VgUGy6mRD+KABwVXCZtp5E2wpa9APBKNG
G2lrt1G+JIsIS14o/63wjjzk78zHWIKHfVCQvueslx7IRG2PBvRY25VN3AvKEV19YH4X+P+jyKSC
SRu+2LoI53bsgEXB9bd21WY9Run4J9fDKESOAxS04yeFxrcqFXYl+9sLNwGkp4JD/r+Fz+hs6JOK
vVQzo3uV0nsWpLXWu0T+nhIq3lrLnDv4dZc4yihtMW3LyDjL0ohlOzylejl6+w3ZrB1vlvAIppnY
jdELkoAyX3awSpYlhskeMf40/hIO/MLtnp5C6bSnmiIrG9CqDBN/x1dP7xc0aOZe/AnThoH0WEX/
Cq9mxi1y4XWGipAmWWDjgNLwLSSrgzeiuwjGdUvVYzr9FRLqGkYcdXIu2hNCBmRgzNrtlvNbmQfO
Gk+EpN16meDunmiFo2siza/d2Rf+UX8UDhUhF4jIK+255Gu8i6vP9tZJ79SQS7/jMn69Ve1Df+x1
eNtE2nuVvpBrXrx50sdz2aUtNPN8X9cnU6SWoyvZizjgO/lIpLWjbKQ7LfHZa2riYaFncNFLpuKK
i+Eo6Np1FoQOg3A9euODiWBhxxhPmr5ZhYPPhZ8FGk2diHWODuYgjfFjzObP1GU5S2THkNQ8FPA0
YUICGVdpoB6qR9F2dyTPkiDP49ZmE6WowwOfQda0LJZIZRC5SvG6qObzjinLjXauojfga1WFwXvc
QeH0TeP0TZVbVdKCIBPaYQ2KghV2maenP+o+txNuF/hQR3SnXq/JFxhrjSwjhDjoBMFVLCobj0l3
EvJ7USJZf/1jgNYa7hCqZhADJ3yeJePOwBtQsRLbJq3afDK4FED+3D/xFbCjElNsZ7HJ2smYHFVv
nGPvpY9O4FyKxVRtfA06R+MfIg+B4YRYYhazOOTgUpvo8Yu9OlNNJ6op5g7qFO2c9eigApH/kB2k
keZJdIyXNYeYrkqobpnC9rAi5H+jjXbeQt3KL94bH/7Q/l5dYOHzKsvuP16lo1GXUUdOZxy5PI44
ELayxzjeQV8MtWr7PTC9TpzGZkDLEPybZXI7h2Mmmueq+sT2700dmrb8XkatdTc8fyB02phrrY7q
j4foOpV0mzraDzuCnTBZyucLjBcm97/+bMdymWBJHkFHvhaXobQBeYcp7WoqTIv0R9PP+Kkun6q2
pnBUUEPYr1Gi7cO1kF21TJ+n7GCw3V/rFJyRwnKoYVDycIuxNFHYvI7wIrm9CDitQElvDHf/v7yC
LE0is8QRCImO4R2yztAZGiFVZyEed7DYNwUOtgoSR2OOuDDXY7389sg0uHUCcXVmrwRDb1pUEKF5
LYLo589O9Ed2JnqC/w7z5JZsPP1y+m8DjoV9capa10qwHQ0Ud41CLSxVyXb7Xle4GmF15I/hKRJo
kBoX/S7Ld1d2Qh4xXWQisN7c1A69iIJYQDBLlFZFdEdgAa1HeAVcd3vFTYFoYt1eWtonrMpon1ie
NwpzueOIj5ZZaeGq+mV0wZb9lvOsoxz+8OhHs+QGgm7+L1Be+ca7VJxhON6a6nrm11Fyx2LquV9h
1wt7YE1jU7AaROkO5ozPhy9CHx/8RjOGOFJthw6RTP4tnuf9m/SGjcPV6epKWjDYzUu8El40+DW/
PFvRQrpLPkyOe4TRs8q6+grkpbFhxv4B0gHIdXTvhBTRnhlC5CJl0CcVsdSWvzACmy0CQCaI66Z6
EZjoY/YSewyLO9jOQM+iNqyMERD4J3JxuRSV+VoaNu4W1Uehp9wyDqVl8qU8k1iGkkri2+JfDqtc
elPVPZcrpylMCDr01gH4wbVlQ2sTaSpKfBvEBPgDROkCnPGn7sXwwamvTK5RQkly2TEvNqEfqPJm
LT9u/FRbyyM6STSyFpAV2Fg2Z3P0gWbEP1EHmkoQfyCf9RahPckIcvKiOzr221be3zYzgwERaWbu
W0RsMiSCuWxUoomXeC6FKX7di5N4LDkPmV6t9OUdFY2Cf/u8uWphATTBJ0O8hMFXKw4UKzva8HRK
s9jl5J7rC5VE8s9BTRZVjwW4+TG2kxg3kRLnh/iRrWvIU0dLf5h4AbIZWfSKKskxSkk4u0r3+/7D
a/YhxcvAeGUWxkBLgYOlxgux5OFzmqv0PhuEq3DMQhlDPT0vF5WYrYEa5IG6894NV9kvVfGwgLuP
pggB9ZfCohtREEEXShgHCJi+XBpeRmTj2Vw4eHIgmzl96zNgge3uNRnpFCOSLbu0rPiSGQun4LUk
aHy3giGevz1Fw+3QKFyXf3Q8YCdFeYesGVuPf44gx7nqVNm1PfmHzjpOh52+4cfp3VbV93V2XmAj
dsjBXQjkXVqqVtBnjdigQZLLMB/ZVorlN2LEdOkB5c4k19MICUqlVvhgBjNeM/PONTgxZN01AoYk
G3uDWF5VaKG4d8ZXXlDftR4FgF9T24g+cUr3Df2t3n7r87I18RJJsCT7vAweWP5FNNhhYkWWjorC
qDylE42Lz6VfDU98fvh4zCnYNp8vF83ROiicGio22F1a14ZcNB/nyDWydzVeN9DIV6P2LRX6KaBB
+BQiFGbky/RGSgIf+6rY9yei0wxk8IYPdU1Xrj4ZouSPDeA3UXyNN33bl8qQnhweENJQgLQ5WCW0
xpgv+o+ngI3eXw+3nRD6Km0er86sdV6e8fvkn2u2CAeCNdnclU7DTvW6Kr3Hoy9Y0Kp4h9wJAa32
U9UBt8BblI49A+zJo6/oSYwaJwc4IdnD05mHiuGH6mXNxGGJvktlMpQgsPC8qAF6jpR/T3ZER4JC
udZeyqSvrJvQgdPmaAHORZCDxYhOyAYM/uNw81Avy6RxWx4z4mpYqx8dL3s1x1rOtalNQ3kXxWeC
yWLkq7934aizHGB1TpVOL5c/6CKP6EKm4yC52oH2sj9pq+SnfiEk7pC0SvDnMIeiFg4M/CH9sO/j
UAOIzmfiUGW3mJTjzITx5I9gNDyfvdfLqgV3UueEhy6W0w/izkfNNMcs5Dn/nbAToWewWhyfPknw
Da7Dl5asDekzPW7RZL8MGcn8xKHclMhs8hcU9YV21Ttq1nFKqWYXLPrlIKX1FiezRg3+1GjZgZyv
uBhyYjQlC/A4MMIKduBmrv4UesLqIwL6P94AVk6qP8hHCHNQE4jNfAFA4OADhUvo5hCfgv2kPmlU
eUsjM3xaB/cQPtxHPIyQbqnMff+Vj2lsp+mQpHPRr1Y29E4QqCoSgbN/X7wS3G2IEzeAsPQ2PH+f
TM9XRbWkbL28jhe3prRWmurrs61BXlNUzJimOx4KCqmwHgT2tQpgz8LLhpkmUuxrn6HydNverNSj
nZDJwvQbrgqohaRdypEb2xw+JjGZdOj2R3ruqbkOL2Hzpb+UM9LGecoOZdOH6HjNJwWdW/ue+rxJ
mufeYlJNK8l1Nz8S95W7rlhbqT5Qkh/QdhY19Kp/zUgWuzi0EKfMGdgq8ZloOSjSiyIsfdvJ6Eca
u/5Dd1TSYgeRzbkfchGXGW4NjOpM+zHvymioLT6rvWEPKKVzCscDILSCva0zgsR/TfSX9DzQkDvD
5UsjwzOIBBmDuGUNnpMmXIuVh/OCDDGLY5usXw7FrTp+tHcjIb3oJYOUZdhVgd675zJg9jNvmo3+
ErO1f4u3CU6I/Z+9zgCzrjOU81FqozpJv/j1K2ncco6J+4kPqjcoR4AzixLfT0qV+tgfb59UaFK4
XngBJPVJ1OLx2zha3Q0mAp5rHUlWvSTpDrl3EEBmgRQTrALZfxr4uhPp8kKPAKP0fCvkGYJvh2FG
fNtn1qb2LY02e7WmqUxFFahSCdNq/QS7qIpuMioglln4encuSXgdD3CZF9L8Mrtywnuq40hOduBV
owjcGRDzfK4S4xTc3xNEEYbsG5fw6+M6Tr6Ge7mwxSxc2VYxfXJVWPOf5qasl5OM/eqHJV0cphJE
pJLoMAM8d3V392Q2hB9tBvienYb2GSX+cDBrojwZWORfKrAhgl+UrnRLWuoAou5tKR+ZAmKaN/YU
Mc2jBgDekZSUulDHF8k1cAIQ9Ddu034UcNqmwcbWO7jCkNQkw8bC0HFZ55Mp6tb6bNHDGB/D0utf
iwv2oba4KhEdxkLNQfJgIcnMD714prmOkOKA74JqiTeF2odgn5rMxcN7YCRTfLyr6GG2oAedghiR
3SEJXC8f2B1IQc0TnP6MY0PDCf1s0ZQbrSgatGP37NZC4wdSftyJZb04TvG19cV4wu91kze77YGS
KEKNSDOccND+FDnxURNJs7474d1VTAFZ6FF+q6eO1qlf7+mdQ5CgSYywa5IypQNIHt71kVV7eHx7
zdwoqIkQ/v4ycBKI9x8N31uNbaqEoydTFfku0+BQzQSfQQ7y7mSUISwl62ZQkxqD8050gK7zjtPT
bwAdXcjNEWHSXuU6W+ghF20IlLFPTawGzeRzGbQniRMxWH26SwOygvn5dAtAVq+KrBmM6SKiu9Pq
MsxnTBAExSnndOlsYwmJ88ZZc7TH8HwnxwAMJpRtR6OsHJbcQ8w9AubRPqfXnZ3LTi8ih5SgyUxc
LLAdNEFeSzg0jvLDw/cA09LuVPY8fs+Gpw/7CCO4mL+68KRaGub17M7hK66j5arDwkvI/oLfcFOS
uF3gI7FtVp+SoIfvnH+EcVTgEeGpnPMfs6PS04XnPyn/3XDkICS+7ymWwkcCaRV/uwxAW5gFYPr0
2Dt4DG2ubm0yHlLqiJgM3aOtdlv8ym5sQUJxJyDCUrE2ep/Zz+i1joAISYmDg0vlBWIA4HnCpoI7
vhMl9977A+abLngm8kyaUsjsKXm2SNABJ6JZnG6my/44ccMzylV4zVuxDjbQkIYEvi3jOJWaNfFX
an3QpItVFY51aOBAMCBJKZ+gRsRpyZa6vDBCnkpQDJ1ulV2snrBkcOg5uMOUVclPgfKq8Xu1WZcT
UDOLh9y/xQi8qO4pa4nc6bHaYvtD9uhJMjkJYL6c/s4aZ1S7iNRrAYgvAZlsSGiwE1Xth99rCL9V
HWDdgVvV6Xwa4r1hoEOVkASqoHVIGzLwe+5x9TX/AB7EbizxQawA1K6mpgmFtyljb7EOBduyCoPp
FEb9Yrv0dH0uq6uOyMpH9isd5seZoMKckSL3wBFhy6WAkZwK0RJWvhZS9Zj9nQ7jlR/TVcKUkfKy
6Mw/tLsp4evbMDgiye8fSN2VGk17NA4IyRCtlGkifsmhkNGXZ4PIi0a8poN5u2L4JDbuQWwty8lN
Qrq3aicVn1Q+5MSJirvu1SridLjxo5THat3T0XJmu9QAO1baEz8jHWHfoqrTZ7/V2lXriVeOoWd2
i7mTV3VnmTvo0G2q2gOiBEIGZFP7t/d/oFlvlzi1E9uQxTR+SN4Q1cJp5jmo6WiT7c2YaH5TD5mj
G3qCpsNRuQOcO7IRUeqgQ5jdwScLp5V+KpEXEFwDAR5XuFebTAFNX1KeUwYzhboKq/hBsyeEFT5q
Jvo+lI3QJicRS+d1H5+/z47cqAKrhWvf4OdaVX9Odc5SYkost6CTZDaWPfp6vDJpqYwa4RB/1XfE
W5sTisNpSC2pH476HeD8yU4J+WzRta3YpOoVXZDYkt8/D8jffezEGYbULTJfmtVJ/41bZ7Spfx5U
N1XYrQslloe7H3qybOU3E/16qr7kur7PCdfAX8lA6ARBo4mwupLO/eQ/KDZjI63CGu8jDQBW7UTs
6x3ZwpQNbuX87riwpIJa9FYPkTS/L3iUszh71B9i2CVNEksPXrEHg91Uzpcq8eT5k9MvWJcEx5qM
06U8MR5BGiSB3ZmOEhMlFinRegWloohrAeoryqKQ8BVLZI9LQ6MvAkOq/Lww7GUYTkFKvVGqIOUH
oDY3YLtSPKjVRbngbG+DUueL0lqrHCjAu10afDLwyMiG/wzqqq7QuZwNbBft3qke/+KmxeWtrSNH
OdTvPsSoVBHkPucJWWQZlUrED/upWBaYuQrP7GQz0M75f/+ra0k49ZmOxQw9Os268gEtK0JkDmSO
mLOUIAy0CokCyroKhAsamxlRzmvNwtRVgxBRJw7SbvscCr/+yGj2eFnG8KdfL+0Wer5+LReigBl1
bQozhOc509HndOu7n8FnywBaLvg5lDkohacEf7wUN/CMr3xHSGzK6Tgm3k0K3N1BOiZ50CQsM/EY
4mDJ8GvasHfAXuhte0Rm64gUqPQEdwEecHEdbBrc9Bi/hzJb1yawKqGTU8FamRSQ1J/TbMJPNCmF
3fvuLBcteVUhz5LV4m2BYrkjWld8C8DhSOSDtHEmIK1yPgC52OsFNDgZFIEO/NMk/YbY6hhHRXfR
htASVmTPiCAQFmyhLwu5pJfceh6nHk4TijiRlDPIkg+i+WK8IDMeDRH9kKAreCBNkUhy0Rzufuqb
MCR5K39Gniaf3a93xE96xUHLwbsnMzzlFhYXkTx4lqOT97rnN3RNLh1t9Gx3lNherkhAiBLQ6A2L
Pc9UACjWJqK4zn6aZ0r7E2NYpp83ye7BB5MQBQlD2es=
`pragma protect end_protected
module DVI_TX (
  clk_25_w,
  clk_125_w,
  hdmi_rst_n_w,
  rgb_de_w_6,
  vsync_d,
  hsync_d,
  red_s_0,
  red_s_1,
  red_s_3,
  red_d,
  grn_d_0,
  grn_d_1,
  grn_d_3,
  grn_s,
  blu_s_0,
  blu_s_1,
  blu_s_3,
  blu_d,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n
)
;
input clk_25_w;
input clk_125_w;
input hdmi_rst_n_w;
input rgb_de_w_6;
input vsync_d;
input hsync_d;
input red_s_0;
input red_s_1;
input red_s_3;
input [1:1] red_d;
input grn_d_0;
input grn_d_1;
input grn_d_3;
input [1:1] grn_s;
input blu_s_0;
input blu_s_1;
input blu_s_3;
input [1:1] blu_d;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX  rgb2dvi_inst (
    .clk_25_w(clk_25_w),
    .clk_125_w(clk_125_w),
    .hdmi_rst_n_w(hdmi_rst_n_w),
    .rgb_de_w_6(rgb_de_w_6),
    .vsync_d(vsync_d),
    .hsync_d(hsync_d),
    .red_s_0(red_s_0),
    .red_s_1(red_s_1),
    .red_s_3(red_s_3),
    .red_d(red_d[1]),
    .grn_d_0(grn_d_0),
    .grn_d_1(grn_d_1),
    .grn_d_3(grn_d_3),
    .grn_s(grn_s[1]),
    .blu_s_0(blu_s_0),
    .blu_s_1(blu_s_1),
    .blu_s_3(blu_s_3),
    .blu_d(blu_d[1]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX */
module f18a_single_port_ram (
  cpu_we_s,
  clk_50_w,
  vdout,
  cpu_addr_s,
  addr_mux,
  cpu_dout_s,
  tile_dout_s
)
;
input cpu_we_s;
input clk_50_w;
input [7:0] vdout;
input [13:0] cpu_addr_s;
input [13:0] addr_mux;
output [7:0] cpu_dout_s;
output [7:0] tile_dout_s;
wire [15:1] DOA;
wire [15:1] DOB;
wire [15:1] DOA_0;
wire [15:1] DOB_0;
wire [15:1] DOA_1;
wire [15:1] DOB_1;
wire [15:1] DOA_2;
wire [15:1] DOB_2;
wire [15:1] DOA_3;
wire [15:1] DOB_3;
wire [15:1] DOA_4;
wire [15:1] DOB_4;
wire [15:1] DOA_5;
wire [15:1] DOB_5;
wire [15:1] DOA_6;
wire [15:1] DOB_6;
wire VCC;
wire GND;
  DPB ram_ram_0_0_s (
    .DOA({DOA[15:1],cpu_dout_s[7]}),
    .DOB({DOB[15:1],tile_dout_s[7]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,vdout[7]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({cpu_addr_s[0],cpu_addr_s[1],cpu_addr_s[2],cpu_addr_s[3],cpu_addr_s[4],cpu_addr_s[5],cpu_addr_s[6],cpu_addr_s[7],cpu_addr_s[8],cpu_addr_s[9],cpu_addr_s[10],cpu_addr_s[11],cpu_addr_s[12],cpu_addr_s[13]}),
    .ADB({addr_mux[0],addr_mux[1],addr_mux[2],addr_mux[3],addr_mux[4],addr_mux[5],addr_mux[6],addr_mux[7],addr_mux[8],addr_mux[9],addr_mux[10],addr_mux[11],addr_mux[12],addr_mux[13]}),
    .WREA(cpu_we_s),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_ram_0_0_s.BIT_WIDTH_0=1;
defparam ram_ram_0_0_s.BIT_WIDTH_1=1;
defparam ram_ram_0_0_s.INIT_RAM_00=256'h9E3C10E2983017028000000281D6F582809C630280000002C00000027FFFFFFE;
defparam ram_ram_0_0_s.INIT_RAM_01=256'h800C3C029992421A889D3E0A913048129130101298301062902010829E3C1A12;
defparam ram_ram_0_0_s.INIT_RAM_02=256'h00000000FFFFFFFE914BAA528000000280000A0281A6E6228595AAA280000002;
defparam ram_ram_0_0_s.INIT_RAM_08=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFF00FF;
defparam ram_ram_0_0_s.INIT_RAM_0A=256'h8000000000000000000000000000000000000000000000000000000000000000;
defparam ram_ram_0_0_s.INIT_RAM_0C=256'h28A00F001405F00000050502800000F400280014000500A0A005FF00A03FFC05;
defparam ram_ram_0_0_s.INIT_RAM_0D=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFDBF0000500A003C14000028;
defparam ram_ram_0_0_s.INIT_RAM_0E=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFBFFD00FFFDBFFFFF000000FF;
defparam ram_ram_0_0_s.INIT_RAM_0F=256'h00015545686E6EFFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFF00FF;
defparam ram_ram_0_0_s.READ_MODE0=1'b0;
defparam ram_ram_0_0_s.READ_MODE1=1'b0;
defparam ram_ram_0_0_s.RESET_MODE="SYNC";
defparam ram_ram_0_0_s.WRITE_MODE0=2'b10;
defparam ram_ram_0_0_s.WRITE_MODE1=2'b10;
defparam ram_ram_0_0_s.BLK_SEL_0=3'b000;
defparam ram_ram_0_0_s.BLK_SEL_1=3'b000;
  DPB ram_ram_0_1_s (
    .DOA({DOA_0[15:1],cpu_dout_s[6]}),
    .DOB({DOB_0[15:1],tile_dout_s[6]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,vdout[6]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({cpu_addr_s[0],cpu_addr_s[1],cpu_addr_s[2],cpu_addr_s[3],cpu_addr_s[4],cpu_addr_s[5],cpu_addr_s[6],cpu_addr_s[7],cpu_addr_s[8],cpu_addr_s[9],cpu_addr_s[10],cpu_addr_s[11],cpu_addr_s[12],cpu_addr_s[13]}),
    .ADB({addr_mux[0],addr_mux[1],addr_mux[2],addr_mux[3],addr_mux[4],addr_mux[5],addr_mux[6],addr_mux[7],addr_mux[8],addr_mux[9],addr_mux[10],addr_mux[11],addr_mux[12],addr_mux[13]}),
    .WREA(cpu_we_s),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_ram_0_1_s.BIT_WIDTH_0=1;
defparam ram_ram_0_1_s.BIT_WIDTH_1=1;
defparam ram_ram_0_1_s.INIT_RAM_00=256'h060C05E00F1E0AF00000000000E1E18000284000000000007FFFFFFEFFFFFFFF;
defparam ram_ram_0_1_s.INIT_RAM_01=256'h11104010111C7C1019BF7E18001E3C0000000000060C00E0000000700F1E0E00;
defparam ram_ram_0_1_s.INIT_RAM_02=256'hFFFFFFFF7FFFFFFE1A9ADC28000000000000701002A0A6700043121000000000;
defparam ram_ram_0_1_s.INIT_RAM_08=256'hFDBF00FF000000FFFDBF00FF000000FFFDBF00FF000000FFFDBF00FFFFE000FF;
defparam ram_ram_0_1_s.INIT_RAM_09=256'h0608004100003E360338397F3646003E0200000008081C000050623200010000;
defparam ram_ram_0_1_s.INIT_RAM_0A=256'h80080020814307633F1F3F01326E5E0E3E7E7E40413F007F3A01413E22367E1E;
defparam ram_ram_0_1_s.INIT_RAM_0B=256'h3E020000004C7C443C1C3C442408FC3838787800440000787802587F28387800;
defparam ram_ram_0_1_s.INIT_RAM_0C=256'h28A0300014050C00000A050500000004002700E400040020A0050000A0400205;
defparam ram_ram_0_1_s.INIT_RAM_0D=256'hFDBF00FF000000FFFDBF00FF000000FFFDBF00FFFCBF00FF500A00420A000050;
defparam ram_ram_0_1_s.INIT_RAM_0E=256'hFDBF00FF000000FFFDBF00FF000000FFFDBF00FF3FFD00FFFDBF00FF000000FF;
defparam ram_ram_0_1_s.INIT_RAM_0F=256'h000505556C6E6EFFFDBF00FF000000FFFDBF00FF000000FFFDBF00FFFF0700FF;
defparam ram_ram_0_1_s.READ_MODE0=1'b0;
defparam ram_ram_0_1_s.READ_MODE1=1'b0;
defparam ram_ram_0_1_s.RESET_MODE="SYNC";
defparam ram_ram_0_1_s.WRITE_MODE0=2'b10;
defparam ram_ram_0_1_s.WRITE_MODE1=2'b10;
defparam ram_ram_0_1_s.BLK_SEL_0=3'b000;
defparam ram_ram_0_1_s.BLK_SEL_1=3'b000;
  DPB ram_ram_0_2_s (
    .DOA({DOA_1[15:1],cpu_dout_s[5]}),
    .DOB({DOB_1[15:1],tile_dout_s[5]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,vdout[5]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({cpu_addr_s[0],cpu_addr_s[1],cpu_addr_s[2],cpu_addr_s[3],cpu_addr_s[4],cpu_addr_s[5],cpu_addr_s[6],cpu_addr_s[7],cpu_addr_s[8],cpu_addr_s[9],cpu_addr_s[10],cpu_addr_s[11],cpu_addr_s[12],cpu_addr_s[13]}),
    .ADB({addr_mux[0],addr_mux[1],addr_mux[2],addr_mux[3],addr_mux[4],addr_mux[5],addr_mux[6],addr_mux[7],addr_mux[8],addr_mux[9],addr_mux[10],addr_mux[11],addr_mux[12],addr_mux[13]}),
    .WREA(cpu_we_s),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_ram_0_2_s.BIT_WIDTH_0=1;
defparam ram_ram_0_2_s.BIT_WIDTH_1=1;
defparam ram_ram_0_2_s.INIT_RAM_00=256'hC60C12EBC60C0CF3C0000003C1BA0703C0586D03C0000003BFFFFFFD7FFFFFFE;
defparam ram_ram_0_2_s.INIT_RAM_01=256'hD99E7E1BC0000003C01E3C03D9AD241BD9A1181BD69E186BD0A1186BDFBF1C1B;
defparam ram_ram_0_2_s.INIT_RAM_02=256'h7FFFFFFEBFFFFFFDC108DD2BC0000003C0007533C7370A33C28B4A13C0000003;
defparam ram_ram_0_2_s.INIT_RAM_08=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFDF00FF;
defparam ram_ram_0_2_s.INIT_RAM_09=256'h0F1C146300007F4907457D7F7F4F404107000800082A3E00003A677900030000;
defparam ram_ram_0_2_s.INIT_RAM_0A=256'h801CFF7081470874402040017911211141010140227F00084909494141491151;
defparam ram_ram_0_2_s.INIT_RAM_0B=256'h41040800415CFC68402040447404FC4444040400287D0004FC09547F44447C00;
defparam ram_ram_0_2_s.INIT_RAM_0C=256'h50A0CF000A05F30000140A0A000000F800180018000300C0A005FF00A09FF905;
defparam ram_ram_0_2_s.INIT_RAM_0D=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFBF0000500A00BD050000A0;
defparam ram_ram_0_2_s.INIT_RAM_0E=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFD00FFFDBFFFFF000000FF;
defparam ram_ram_0_2_s.INIT_RAM_0F=256'h001555556E6E6EFFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFB00FF;
defparam ram_ram_0_2_s.READ_MODE0=1'b0;
defparam ram_ram_0_2_s.READ_MODE1=1'b0;
defparam ram_ram_0_2_s.RESET_MODE="SYNC";
defparam ram_ram_0_2_s.WRITE_MODE0=2'b10;
defparam ram_ram_0_2_s.WRITE_MODE1=2'b10;
defparam ram_ram_0_2_s.BLK_SEL_0=3'b000;
defparam ram_ram_0_2_s.BLK_SEL_1=3'b000;
  DPB ram_ram_0_3_s (
    .DOA({DOA_2[15:1],cpu_dout_s[4]}),
    .DOB({DOB_2[15:1],tile_dout_s[4]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,vdout[4]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({cpu_addr_s[0],cpu_addr_s[1],cpu_addr_s[2],cpu_addr_s[3],cpu_addr_s[4],cpu_addr_s[5],cpu_addr_s[6],cpu_addr_s[7],cpu_addr_s[8],cpu_addr_s[9],cpu_addr_s[10],cpu_addr_s[11],cpu_addr_s[12],cpu_addr_s[13]}),
    .ADB({addr_mux[0],addr_mux[1],addr_mux[2],addr_mux[3],addr_mux[4],addr_mux[5],addr_mux[6],addr_mux[7],addr_mux[8],addr_mux[9],addr_mux[10],addr_mux[11],addr_mux[12],addr_mux[13]}),
    .WREA(cpu_we_s),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_ram_0_3_s.BIT_WIDTH_0=1;
defparam ram_ram_0_3_s.BIT_WIDTH_1=1;
defparam ram_ram_0_3_s.INIT_RAM_00=256'hD9B30010C91200000000000001A04900C0821103C00000033C3333333C333333;
defparam ram_ram_0_3_s.INIT_RAM_01=256'hD99E7E1BD99E7E1B0012000000331800C0120003C03300130000001309330003;
defparam ram_ram_0_3_s.INIT_RAM_02=256'h3CCCCCC33CCCCCC3010BD46300000003C0007003C2244323040B824000000000;
defparam ram_ram_0_3_s.INIT_RAM_08=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFBF00FF;
defparam ram_ram_0_3_s.INIT_RAM_09=256'h5F3E147736367F497F457D7F7F4F7F490E6008303E363E0003456E7F0A075F00;
defparam ram_ram_0_3_s.INIT_RAM_0A=256'h800EFF38FF4F70787F40407F7911511141017F40147F7F08490949414149115D;
defparam ram_ram_0_3_s.INIT_RAM_0B=256'h55063EFF775CFC707C40407F7404FC4444047C7F10FD7D04FC09547F44447C0F;
defparam ram_ram_0_3_s.INIT_RAM_0C=256'h50A030C00A050C030028141400000000000700E000000000A0050000A0A00505;
defparam ram_ram_0_3_s.INIT_RAM_0D=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFBF00FF500A814202018040;
defparam ram_ram_0_3_s.INIT_RAM_0E=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFD00FFFDBFFFFF000000FF;
defparam ram_ram_0_3_s.INIT_RAM_0F=256'h005555056E6E6EFFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFD00FF;
defparam ram_ram_0_3_s.READ_MODE0=1'b0;
defparam ram_ram_0_3_s.READ_MODE1=1'b0;
defparam ram_ram_0_3_s.RESET_MODE="SYNC";
defparam ram_ram_0_3_s.WRITE_MODE0=2'b10;
defparam ram_ram_0_3_s.WRITE_MODE1=2'b10;
defparam ram_ram_0_3_s.BLK_SEL_0=3'b000;
defparam ram_ram_0_3_s.BLK_SEL_1=3'b000;
  DPB ram_ram_0_4_s (
    .DOA({DOA_3[15:1],cpu_dout_s[3]}),
    .DOB({DOB_3[15:1],tile_dout_s[3]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,vdout[3]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({cpu_addr_s[0],cpu_addr_s[1],cpu_addr_s[2],cpu_addr_s[3],cpu_addr_s[4],cpu_addr_s[5],cpu_addr_s[6],cpu_addr_s[7],cpu_addr_s[8],cpu_addr_s[9],cpu_addr_s[10],cpu_addr_s[11],cpu_addr_s[12],cpu_addr_s[13]}),
    .ADB({addr_mux[0],addr_mux[1],addr_mux[2],addr_mux[3],addr_mux[4],addr_mux[5],addr_mux[6],addr_mux[7],addr_mux[8],addr_mux[9],addr_mux[10],addr_mux[11],addr_mux[12],addr_mux[13]}),
    .WREA(cpu_we_s),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_ram_0_4_s.BIT_WIDTH_0=1;
defparam ram_ram_0_4_s.BIT_WIDTH_1=1;
defparam ram_ram_0_4_s.INIT_RAM_00=256'h10A1060309120603C0000000C009000000E04C000000000000F3FCC000F3FCC0;
defparam ram_ram_0_4_s.INIT_RAM_01=256'hD99E7E1BD99E7E1BC0120003C0210003C0000003C9210003C0000003C0210C03;
defparam ram_ram_0_4_s.INIT_RAM_02=256'h0033FCF00033FCF0DEF90158C0000000C0000450C091EC400440546300000003;
defparam ram_ram_0_4_s.INIT_RAM_04=256'h000000000000000000000000000000000000000000000000000000006B3FFFF2;
defparam ram_ram_0_4_s.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000001;
defparam ram_ram_0_4_s.INIT_RAM_08=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFBF00FF;
defparam ram_ram_0_4_s.INIT_RAM_09=256'h5977143E763651497D45452249597F411C6008703E00414107471C491F005F00;
defparam ram_ram_0_4_s.INIT_RAM_0A=256'h8007FF1CFF5D781C4040407F490141014101017F08417F084109494141410141;
defparam ram_ram_0_4_s.INIT_RAM_0B=256'h5D077FFF7F74A038407C7C7F5C7C44FC7C7C047F7FFD7D7FA47F7C447C7F5407;
defparam ram_ram_0_4_s.INIT_RAM_0C=256'hA050C030050A030C00502828000000000700E00000000000A0050000A0A00505;
defparam ram_ram_0_4_s.INIT_RAM_0D=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFBFFF00500A428101024080;
defparam ram_ram_0_4_s.INIT_RAM_0E=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFD00FFFDBFFFFF000000FF;
defparam ram_ram_0_4_s.INIT_RAM_0F=256'h000555556E6E6EFFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFD00FF;
defparam ram_ram_0_4_s.READ_MODE0=1'b0;
defparam ram_ram_0_4_s.READ_MODE1=1'b0;
defparam ram_ram_0_4_s.RESET_MODE="SYNC";
defparam ram_ram_0_4_s.WRITE_MODE0=2'b10;
defparam ram_ram_0_4_s.WRITE_MODE1=2'b10;
defparam ram_ram_0_4_s.BLK_SEL_0=3'b000;
defparam ram_ram_0_4_s.BLK_SEL_1=3'b000;
  DPB ram_ram_0_5_s (
    .DOA({DOA_4[15:1],cpu_dout_s[2]}),
    .DOB({DOB_4[15:1],tile_dout_s[2]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,vdout[2]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({cpu_addr_s[0],cpu_addr_s[1],cpu_addr_s[2],cpu_addr_s[3],cpu_addr_s[4],cpu_addr_s[5],cpu_addr_s[6],cpu_addr_s[7],cpu_addr_s[8],cpu_addr_s[9],cpu_addr_s[10],cpu_addr_s[11],cpu_addr_s[12],cpu_addr_s[13]}),
    .ADB({addr_mux[0],addr_mux[1],addr_mux[2],addr_mux[3],addr_mux[4],addr_mux[5],addr_mux[6],addr_mux[7],addr_mux[8],addr_mux[9],addr_mux[10],addr_mux[11],addr_mux[12],addr_mux[13]}),
    .WREA(cpu_we_s),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_ram_0_5_s.BIT_WIDTH_0=1;
defparam ram_ram_0_5_s.BIT_WIDTH_1=1;
defparam ram_ram_0_5_s.INIT_RAM_00=256'h264CE80730E1E007FFFFFFFCFE20007CFF0180FFFFFFFFFFCCF000FCCCF000FC;
defparam ram_ram_0_5_s.INIT_RAM_01=256'h3FFFFFFC3FFFFFFC266181E4264C81E4265EE7E4264CE7042F7FE707264CE1E7;
defparam ram_ram_0_5_s.INIT_RAM_02=256'h33F000F333F000F3FFFFF0F4FFFFFFFCFFFFFF8FFFFFFFFF3FBFFF6C3FFFFFFC;
defparam ram_ram_0_5_s.INIT_RAM_04=256'h00000000000000000000000000000000000000000000000000000000CC400007;
defparam ram_ram_0_5_s.INIT_RAM_08=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFBF00FF;
defparam ram_ram_0_5_s.INIT_RAM_09=256'h5163141CF636517F797F472449717F7F386008F03E36003E0F7F3B7F0A075F00;
defparam ram_ram_0_5_s.INIT_RAM_0A=256'h800E810EFF797F0F7F7F7F7F4F7F7F7F7F7F7F7F7F417F7F7F7F7F7F7F7F7F7F;
defparam ram_ram_0_5_s.INIT_RAM_0B=256'h410377FF3E74A01C7C3C7C3F5C7C44FC7C7C7C7F7F807D7FA47F7C447C7F5403;
defparam ram_ram_0_5_s.INIT_RAM_0C=256'hA05000CF050A00F3FEA050D00000F800180018000300C000A00500FF9FA005F9;
defparam ram_ram_0_5_s.INIT_RAM_0D=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFDF0000500ABD000005A000;
defparam ram_ram_0_5_s.INIT_RAM_0E=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFB00FFFDBFFFFF000000FF;
defparam ram_ram_0_5_s.INIT_RAM_0F=256'h005515156E6E6EFFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFD00FF;
defparam ram_ram_0_5_s.READ_MODE0=1'b0;
defparam ram_ram_0_5_s.READ_MODE1=1'b0;
defparam ram_ram_0_5_s.RESET_MODE="SYNC";
defparam ram_ram_0_5_s.WRITE_MODE0=2'b10;
defparam ram_ram_0_5_s.WRITE_MODE1=2'b10;
defparam ram_ram_0_5_s.BLK_SEL_0=3'b000;
defparam ram_ram_0_5_s.BLK_SEL_1=3'b000;
  DPB ram_ram_0_6_s (
    .DOA({DOA_5[15:1],cpu_dout_s[1]}),
    .DOB({DOB_5[15:1],tile_dout_s[1]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,vdout[1]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({cpu_addr_s[0],cpu_addr_s[1],cpu_addr_s[2],cpu_addr_s[3],cpu_addr_s[4],cpu_addr_s[5],cpu_addr_s[6],cpu_addr_s[7],cpu_addr_s[8],cpu_addr_s[9],cpu_addr_s[10],cpu_addr_s[11],cpu_addr_s[12],cpu_addr_s[13]}),
    .ADB({addr_mux[0],addr_mux[1],addr_mux[2],addr_mux[3],addr_mux[4],addr_mux[5],addr_mux[6],addr_mux[7],addr_mux[8],addr_mux[9],addr_mux[10],addr_mux[11],addr_mux[12],addr_mux[13]}),
    .WREA(cpu_we_s),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_ram_0_6_s.BIT_WIDTH_0=1;
defparam ram_ram_0_6_s.BIT_WIDTH_1=1;
defparam ram_ram_0_6_s.INIT_RAM_00=256'h0000000000000000C0000000C1DFFF80C0FE7F00C0000000F00FC0FFF00FC0FF;
defparam ram_ram_0_6_s.INIT_RAM_01=256'hD99E7E18D99E7E18C0000003C000000300000003000000030000000000000000;
defparam ram_ram_0_6_s.INIT_RAM_02=256'h0FF03F000FF03F00000AFF0B0000000300000F7307B7EF73C7CFFE90C0000000;
defparam ram_ram_0_6_s.INIT_RAM_04=256'h00000000000000000000000000000000000000000000000000000000F2400009;
defparam ram_ram_0_6_s.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000001;
defparam ram_ram_0_6_s.INIT_RAM_08=256'hFDBFFF00000000FFFDBFFF00000000FFFDBFFF00000000FFFDBFFF00FCBF00FF;
defparam ram_ram_0_6_s.INIT_RAM_09=256'h014114080000517F017F47284171417F70000800082A003E007A734F1F030000;
defparam ram_ram_0_6_s.INIT_RAM_0A=256'h801C810700710F177F3F7F014F7F7F7F7F7F7F7F7F40007F7F7F7F7F7F7F7F7F;
defparam ram_ram_0_6_s.INIT_RAM_0B=256'h7F01410008649C2C7C1C3C00487C38FC387C7C017F80007F987E3838387F2000;
defparam ram_ram_0_6_s.INIT_RAM_0C=256'hA02800300514000C01A0A020000004002700E40004002000A005000040A00502;
defparam ram_ram_0_6_s.INIT_RAM_0D=256'hFDBFFF00000000FFFDBFFF00000000FFFDBFFF00FFE0FF00500A4200000A5000;
defparam ram_ram_0_6_s.INIT_RAM_0E=256'hFDBFFF00000000FFFDBFFF00000000FFFDBFFF00FF0700FFFDBFFF00000000FF;
defparam ram_ram_0_6_s.INIT_RAM_0F=256'h001555056E6E6CFFFDBFFF00000000FFFDBFFF00000000FFFDBFFF003FFD00FF;
defparam ram_ram_0_6_s.READ_MODE0=1'b0;
defparam ram_ram_0_6_s.READ_MODE1=1'b0;
defparam ram_ram_0_6_s.RESET_MODE="SYNC";
defparam ram_ram_0_6_s.WRITE_MODE0=2'b10;
defparam ram_ram_0_6_s.WRITE_MODE1=2'b10;
defparam ram_ram_0_6_s.BLK_SEL_0=3'b000;
defparam ram_ram_0_6_s.BLK_SEL_1=3'b000;
  DPB ram_ram_0_7_s (
    .DOA({DOA_6[15:1],cpu_dout_s[0]}),
    .DOB({DOB_6[15:1],tile_dout_s[0]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,vdout[0]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({cpu_addr_s[0],cpu_addr_s[1],cpu_addr_s[2],cpu_addr_s[3],cpu_addr_s[4],cpu_addr_s[5],cpu_addr_s[6],cpu_addr_s[7],cpu_addr_s[8],cpu_addr_s[9],cpu_addr_s[10],cpu_addr_s[11],cpu_addr_s[12],cpu_addr_s[13]}),
    .ADB({addr_mux[0],addr_mux[1],addr_mux[2],addr_mux[3],addr_mux[4],addr_mux[5],addr_mux[6],addr_mux[7],addr_mux[8],addr_mux[9],addr_mux[10],addr_mux[11],addr_mux[12],addr_mux[13]}),
    .WREA(cpu_we_s),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_ram_0_7_s.BIT_WIDTH_0=1;
defparam ram_ram_0_7_s.BIT_WIDTH_1=1;
defparam ram_ram_0_7_s.INIT_RAM_00=256'h1FBF17FB1FBF1FFBC0000000C0000000C0000003C0000003FCFFC0FFFCFFC0FF;
defparam ram_ram_0_7_s.INIT_RAM_01=256'hD99E7E18D99E7E18D9BF7E1BD9BF7E1B19B3181B1FBF18FB10A118FB1FBF1E1B;
defparam ram_ram_0_7_s.INIT_RAM_02=256'h3FF03FF33FF03FF3C0000003C0000003C0000003C0000003C0000000C0000000;
defparam ram_ram_0_7_s.INIT_RAM_04=256'h000000000000000000000000000000000000000000000000000000008F800009;
defparam ram_ram_0_7_s.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000001;
defparam ram_ram_0_7_s.INIT_RAM_08=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFDBF00FF;
defparam ram_ram_0_7_s.INIT_RAM_09=256'h0200000000000E36013E47302262003E200000000808001C003023260A010000;
defparam ram_ram_0_7_s.INIT_RAM_0A=256'h80080002006107633F1F3F01267F3E7F3E7F7F007F20007F3E7F7F7F3E7F7E3E;
defparam ram_ram_0_7_s.INIT_RAM_0B=256'h3E020000000000447C0000000000000000007C00004000000000000000000000;
defparam ram_ram_0_7_s.INIT_RAM_0C=256'hA028000F051400F0FDA040C00001F400280014000500A000A00500FF3FA005FC;
defparam ram_ram_0_7_s.INIT_RAM_0D=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFF0000500A3C0000142800;
defparam ram_ram_0_7_s.INIT_RAM_0E=256'hFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFFFFF00FFFDBFFFFF000000FF;
defparam ram_ram_0_7_s.INIT_RAM_0F=256'h005515016E6E68FFFDBFFFFF000000FFFDBFFFFF000000FFFDBFFFFFBFFD00FF;
defparam ram_ram_0_7_s.READ_MODE0=1'b0;
defparam ram_ram_0_7_s.READ_MODE1=1'b0;
defparam ram_ram_0_7_s.RESET_MODE="SYNC";
defparam ram_ram_0_7_s.WRITE_MODE0=2'b10;
defparam ram_ram_0_7_s.WRITE_MODE1=2'b10;
defparam ram_ram_0_7_s.BLK_SEL_0=3'b000;
defparam ram_ram_0_7_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_single_port_ram */
module f18a_vram (
  vram_mux_sel,
  trig_start_r,
  textmode_r,
  ptrn_byte_sel,
  n809_12,
  mag_bit_s,
  unlocked_s,
  sp_flip_y,
  n1060_3,
  cpu_we_s,
  clk_50_w,
  ptrn_addr_r,
  bml_addr_r,
  spgba_sel,
  satba_s,
  state_r,
  vto_r,
  ptrn_addr_s_1_4,
  ptrn_addr_s_3,
  ptrn_addr_s_4,
  ptrn_addr_s_5,
  ptrn_addr_s_6,
  ptrn_addr_s_12,
  state_x_1,
  state_x_2,
  state_x_3,
  state_x_4,
  state_x_5,
  state_x_8,
  ctba_s,
  attr_addr_r,
  ptrn2ba_s,
  sp_name,
  name_r,
  sp_5th_s,
  sp_att_byte,
  pgba_s,
  ntba_s,
  textpos_r,
  ptrn3ba_s,
  vpo_r,
  y_range,
  hto_r,
  y_pos_r_4,
  y_pos_r_6,
  vdout,
  cpu_addr_s,
  state_r_9,
  cpu_dout_s,
  tile_dout_s
)
;
input vram_mux_sel;
input trig_start_r;
input textmode_r;
input ptrn_byte_sel;
input n809_12;
input mag_bit_s;
input unlocked_s;
input sp_flip_y;
input n1060_3;
input cpu_we_s;
input clk_50_w;
input [13:5] ptrn_addr_r;
input [13:0] bml_addr_r;
input [5:0] spgba_sel;
input [6:0] satba_s;
input [10:1] state_r;
input [5:0] vto_r;
input ptrn_addr_s_1_4;
input ptrn_addr_s_3;
input ptrn_addr_s_4;
input ptrn_addr_s_5;
input ptrn_addr_s_6;
input ptrn_addr_s_12;
input state_x_1;
input state_x_2;
input state_x_3;
input state_x_4;
input state_x_5;
input state_x_8;
input [7:0] ctba_s;
input [13:0] attr_addr_r;
input [5:0] ptrn2ba_s;
input [7:3] sp_name;
input [7:0] name_r;
input [4:0] sp_5th_s;
input [1:0] sp_att_byte;
input [2:0] pgba_s;
input [1:0] ntba_s;
input [13:0] textpos_r;
input [4:0] ptrn3ba_s;
input [2:0] vpo_r;
input [7:3] y_range;
input [5:0] hto_r;
input y_pos_r_4;
input y_pos_r_6;
input [7:0] vdout;
input [13:0] cpu_addr_s;
input state_r_9;
output [7:0] cpu_dout_s;
output [7:0] tile_dout_s;
wire addr_mux_0_4;
wire addr_mux_0_5;
wire addr_mux_0_6;
wire addr_mux_1_4;
wire addr_mux_1_5;
wire addr_mux_1_6;
wire addr_mux_2_4;
wire addr_mux_2_5;
wire addr_mux_2_6;
wire addr_mux_3_4;
wire addr_mux_3_5;
wire addr_mux_3_6;
wire addr_mux_3_7;
wire addr_mux_4_4;
wire addr_mux_4_5;
wire addr_mux_4_6;
wire addr_mux_5_4;
wire addr_mux_5_5;
wire addr_mux_5_6;
wire addr_mux_5_7;
wire addr_mux_6_4;
wire addr_mux_6_5;
wire addr_mux_6_6;
wire addr_mux_7_5;
wire addr_mux_7_6;
wire addr_mux_7_7;
wire addr_mux_8_4;
wire addr_mux_8_5;
wire addr_mux_8_6;
wire addr_mux_9_4;
wire addr_mux_9_5;
wire addr_mux_9_6;
wire addr_mux_10_4;
wire addr_mux_10_5;
wire addr_mux_11_4;
wire addr_mux_11_5;
wire addr_mux_11_6;
wire addr_mux_12_4;
wire addr_mux_12_5;
wire addr_mux_13_4;
wire addr_mux_13_5;
wire addr_mux_13_6;
wire addr_mux_0_7;
wire addr_mux_0_8;
wire addr_mux_0_9;
wire addr_mux_0_10;
wire addr_mux_0_11;
wire addr_mux_0_12;
wire addr_mux_1_7;
wire addr_mux_1_8;
wire addr_mux_1_9;
wire addr_mux_1_10;
wire addr_mux_2_7;
wire addr_mux_2_8;
wire addr_mux_3_8;
wire addr_mux_3_9;
wire addr_mux_4_7;
wire addr_mux_4_8;
wire addr_mux_4_9;
wire addr_mux_4_10;
wire addr_mux_5_8;
wire addr_mux_5_9;
wire addr_mux_6_7;
wire addr_mux_6_8;
wire addr_mux_7_8;
wire addr_mux_7_9;
wire addr_mux_8_7;
wire addr_mux_8_8;
wire addr_mux_9_7;
wire addr_mux_9_8;
wire addr_mux_9_9;
wire addr_mux_10_6;
wire addr_mux_10_7;
wire addr_mux_10_8;
wire addr_mux_11_7;
wire addr_mux_11_10;
wire addr_mux_11_11;
wire addr_mux_11_12;
wire addr_mux_12_6;
wire addr_mux_12_8;
wire addr_mux_13_7;
wire addr_mux_13_8;
wire addr_mux_13_9;
wire addr_mux_0_13;
wire addr_mux_0_14;
wire addr_mux_0_15;
wire addr_mux_2_9;
wire addr_mux_2_10;
wire addr_mux_3_10;
wire addr_mux_5_10;
wire addr_mux_5_11;
wire addr_mux_6_9;
wire addr_mux_7_10;
wire addr_mux_8_9;
wire addr_mux_9_10;
wire addr_mux_10_9;
wire addr_mux_10_10;
wire addr_mux_10_11;
wire addr_mux_11_13;
wire addr_mux_12_9;
wire addr_mux_12_10;
wire addr_mux_13_10;
wire addr_mux_13_11;
wire addr_mux_13_12;
wire addr_mux_3_11;
wire addr_mux_12_11;
wire addr_mux_11_15;
wire addr_mux_7_12;
wire addr_mux_12_13;
wire addr_mux_11_17;
wire [13:0] addr_mux;
wire VCC;
wire GND;
  LUT3 addr_mux_0_s0 (
    .F(addr_mux[0]),
    .I0(addr_mux_0_4),
    .I1(addr_mux_0_5),
    .I2(addr_mux_0_6) 
);
defparam addr_mux_0_s0.INIT=8'hC5;
  LUT4 addr_mux_1_s0 (
    .F(addr_mux[1]),
    .I0(addr_mux_1_4),
    .I1(addr_mux_1_5),
    .I2(addr_mux_1_6),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_1_s0.INIT=16'h0F77;
  LUT4 addr_mux_2_s0 (
    .F(addr_mux[2]),
    .I0(addr_mux_2_4),
    .I1(addr_mux_2_5),
    .I2(addr_mux_2_6),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_2_s0.INIT=16'h0FBB;
  LUT4 addr_mux_3_s0 (
    .F(addr_mux[3]),
    .I0(addr_mux_3_4),
    .I1(addr_mux_3_5),
    .I2(addr_mux_3_6),
    .I3(addr_mux_3_7) 
);
defparam addr_mux_3_s0.INIT=16'h00BF;
  LUT4 addr_mux_4_s0 (
    .F(addr_mux[4]),
    .I0(addr_mux_4_4),
    .I1(addr_mux_4_5),
    .I2(addr_mux_4_6),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_4_s0.INIT=16'h0F77;
  LUT4 addr_mux_5_s0 (
    .F(addr_mux[5]),
    .I0(addr_mux_5_4),
    .I1(addr_mux_5_5),
    .I2(addr_mux_5_6),
    .I3(addr_mux_5_7) 
);
defparam addr_mux_5_s0.INIT=16'h00EF;
  LUT4 addr_mux_6_s0 (
    .F(addr_mux[6]),
    .I0(addr_mux_6_4),
    .I1(addr_mux_6_5),
    .I2(addr_mux_6_6),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_6_s0.INIT=16'hB0BB;
  LUT4 addr_mux_7_s0 (
    .F(addr_mux[7]),
    .I0(addr_mux_7_12),
    .I1(addr_mux_7_5),
    .I2(addr_mux_7_6),
    .I3(addr_mux_7_7) 
);
defparam addr_mux_7_s0.INIT=16'h00BF;
  LUT4 addr_mux_8_s0 (
    .F(addr_mux[8]),
    .I0(addr_mux_8_4),
    .I1(ptrn_addr_r[8]),
    .I2(addr_mux_8_5),
    .I3(addr_mux_8_6) 
);
defparam addr_mux_8_s0.INIT=16'h004F;
  LUT4 addr_mux_9_s0 (
    .F(addr_mux[9]),
    .I0(addr_mux_9_4),
    .I1(addr_mux_9_5),
    .I2(addr_mux_9_6),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_9_s0.INIT=16'h0FBB;
  LUT3 addr_mux_10_s0 (
    .F(addr_mux[10]),
    .I0(addr_mux_10_4),
    .I1(addr_mux_10_5),
    .I2(addr_mux_0_6) 
);
defparam addr_mux_10_s0.INIT=8'hC5;
  LUT4 addr_mux_11_s0 (
    .F(addr_mux[11]),
    .I0(addr_mux_11_4),
    .I1(addr_mux_11_5),
    .I2(addr_mux_11_6),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_11_s0.INIT=16'h0FBB;
  LUT3 addr_mux_12_s0 (
    .F(addr_mux[12]),
    .I0(addr_mux_12_4),
    .I1(addr_mux_12_5),
    .I2(addr_mux_0_6) 
);
defparam addr_mux_12_s0.INIT=8'h35;
  LUT4 addr_mux_13_s0 (
    .F(addr_mux[13]),
    .I0(addr_mux_13_4),
    .I1(addr_mux_13_5),
    .I2(addr_mux_13_6),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_13_s0.INIT=16'h0FBB;
  LUT4 addr_mux_0_s1 (
    .F(addr_mux_0_4),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[0]),
    .I2(addr_mux_0_8),
    .I3(addr_mux_0_9) 
);
defparam addr_mux_0_s1.INIT=16'h7000;
  LUT3 addr_mux_0_s2 (
    .F(addr_mux_0_5),
    .I0(spgba_sel[0]),
    .I1(satba_s[0]),
    .I2(vram_mux_sel) 
);
defparam addr_mux_0_s2.INIT=8'hAC;
  LUT4 addr_mux_0_s3 (
    .F(addr_mux_0_6),
    .I0(state_r[9]),
    .I1(addr_mux_0_10),
    .I2(addr_mux_0_11),
    .I3(addr_mux_0_12) 
);
defparam addr_mux_0_s3.INIT=16'h4000;
  LUT4 addr_mux_1_s1 (
    .F(addr_mux_1_4),
    .I0(vto_r[1]),
    .I1(ptrn_addr_s_1_4),
    .I2(addr_mux_1_7),
    .I3(addr_mux_1_8) 
);
defparam addr_mux_1_s1.INIT=16'h00F4;
  LUT4 addr_mux_1_s2 (
    .F(addr_mux_1_5),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[1]),
    .I2(addr_mux_1_9),
    .I3(addr_mux_1_10) 
);
defparam addr_mux_1_s2.INIT=16'h0700;
  LUT3 addr_mux_1_s3 (
    .F(addr_mux_1_6),
    .I0(satba_s[1]),
    .I1(spgba_sel[1]),
    .I2(vram_mux_sel) 
);
defparam addr_mux_1_s3.INIT=8'h35;
  LUT2 addr_mux_2_s1 (
    .F(addr_mux_2_4),
    .I0(bml_addr_r[2]),
    .I1(addr_mux_0_7) 
);
defparam addr_mux_2_s1.INIT=4'h8;
  LUT4 addr_mux_2_s2 (
    .F(addr_mux_2_5),
    .I0(vto_r[2]),
    .I1(ptrn_addr_s_1_4),
    .I2(addr_mux_2_7),
    .I3(addr_mux_2_8) 
);
defparam addr_mux_2_s2.INIT=16'hF400;
  LUT3 addr_mux_2_s3 (
    .F(addr_mux_2_6),
    .I0(satba_s[2]),
    .I1(spgba_sel[2]),
    .I2(vram_mux_sel) 
);
defparam addr_mux_2_s3.INIT=8'h35;
  LUT4 addr_mux_3_s1 (
    .F(addr_mux_3_4),
    .I0(state_x_1),
    .I1(ctba_s[3]),
    .I2(state_x_4),
    .I3(ptrn_addr_s_3) 
);
defparam addr_mux_3_s1.INIT=16'hF800;
  LUT4 addr_mux_3_s2 (
    .F(addr_mux_3_5),
    .I0(ctba_s[3]),
    .I1(addr_mux_3_8),
    .I2(attr_addr_r[3]),
    .I3(state_x_5) 
);
defparam addr_mux_3_s2.INIT=16'h0777;
  LUT4 addr_mux_3_s3 (
    .F(addr_mux_3_6),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[3]),
    .I2(addr_mux_0_6),
    .I3(addr_mux_3_9) 
);
defparam addr_mux_3_s3.INIT=16'h0700;
  LUT4 addr_mux_3_s4 (
    .F(addr_mux_3_7),
    .I0(satba_s[3]),
    .I1(spgba_sel[3]),
    .I2(vram_mux_sel),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_3_s4.INIT=16'h3500;
  LUT4 addr_mux_4_s1 (
    .F(addr_mux_4_4),
    .I0(ptrn_addr_s_4),
    .I1(ptrn_addr_s_1_4),
    .I2(addr_mux_4_7),
    .I3(addr_mux_4_8) 
);
defparam addr_mux_4_s1.INIT=16'hF400;
  LUT4 addr_mux_4_s2 (
    .F(addr_mux_4_5),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[4]),
    .I2(addr_mux_4_9),
    .I3(addr_mux_4_10) 
);
defparam addr_mux_4_s2.INIT=16'h0007;
  LUT3 addr_mux_4_s3 (
    .F(addr_mux_4_6),
    .I0(satba_s[4]),
    .I1(spgba_sel[4]),
    .I2(vram_mux_sel) 
);
defparam addr_mux_4_s3.INIT=8'h35;
  LUT4 addr_mux_5_s1 (
    .F(addr_mux_5_4),
    .I0(state_x_1),
    .I1(ctba_s[5]),
    .I2(state_x_4),
    .I3(ptrn_addr_s_5) 
);
defparam addr_mux_5_s1.INIT=16'hF800;
  LUT2 addr_mux_5_s2 (
    .F(addr_mux_5_5),
    .I0(bml_addr_r[5]),
    .I1(addr_mux_0_7) 
);
defparam addr_mux_5_s2.INIT=4'h8;
  LUT4 addr_mux_5_s3 (
    .F(addr_mux_5_6),
    .I0(state_x_3),
    .I1(ptrn2ba_s[5]),
    .I2(addr_mux_5_8),
    .I3(addr_mux_5_9) 
);
defparam addr_mux_5_s3.INIT=16'h7000;
  LUT4 addr_mux_5_s4 (
    .F(addr_mux_5_7),
    .I0(satba_s[5]),
    .I1(spgba_sel[5]),
    .I2(vram_mux_sel),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_5_s4.INIT=16'h3500;
  LUT4 addr_mux_6_s1 (
    .F(addr_mux_6_4),
    .I0(state_x_1),
    .I1(ctba_s[6]),
    .I2(state_x_4),
    .I3(ptrn_addr_s_6) 
);
defparam addr_mux_6_s1.INIT=16'hF800;
  LUT4 addr_mux_6_s2 (
    .F(addr_mux_6_5),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[6]),
    .I2(addr_mux_6_7),
    .I3(addr_mux_6_8) 
);
defparam addr_mux_6_s2.INIT=16'h7000;
  LUT3 addr_mux_6_s3 (
    .F(addr_mux_6_6),
    .I0(satba_s[6]),
    .I1(sp_name[3]),
    .I2(vram_mux_sel) 
);
defparam addr_mux_6_s3.INIT=8'hCA;
  LUT3 addr_mux_7_s2 (
    .F(addr_mux_7_5),
    .I0(name_r[4]),
    .I1(addr_mux_7_8),
    .I2(addr_mux_7_9) 
);
defparam addr_mux_7_s2.INIT=8'hD0;
  LUT4 addr_mux_7_s3 (
    .F(addr_mux_7_6),
    .I0(addr_mux_8_4),
    .I1(ptrn_addr_r[7]),
    .I2(bml_addr_r[7]),
    .I3(addr_mux_0_7) 
);
defparam addr_mux_7_s3.INIT=16'h0BBB;
  LUT4 addr_mux_7_s4 (
    .F(addr_mux_7_7),
    .I0(sp_5th_s[0]),
    .I1(sp_name[4]),
    .I2(vram_mux_sel),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_7_s4.INIT=16'h3500;
  LUT2 addr_mux_8_s1 (
    .F(addr_mux_8_4),
    .I0(state_r[4]),
    .I1(state_x_2) 
);
defparam addr_mux_8_s1.INIT=4'h1;
  LUT4 addr_mux_8_s2 (
    .F(addr_mux_8_5),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[8]),
    .I2(addr_mux_8_7),
    .I3(addr_mux_8_8) 
);
defparam addr_mux_8_s2.INIT=16'h0700;
  LUT4 addr_mux_8_s3 (
    .F(addr_mux_8_6),
    .I0(sp_5th_s[1]),
    .I1(sp_name[5]),
    .I2(vram_mux_sel),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_8_s3.INIT=16'h3500;
  LUT4 addr_mux_9_s1 (
    .F(addr_mux_9_4),
    .I0(state_x_1),
    .I1(ptrn_addr_s_1_4),
    .I2(state_x_4),
    .I3(name_r[6]) 
);
defparam addr_mux_9_s1.INIT=16'hF800;
  LUT4 addr_mux_9_s2 (
    .F(addr_mux_9_5),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[9]),
    .I2(addr_mux_9_7),
    .I3(addr_mux_9_8) 
);
defparam addr_mux_9_s2.INIT=16'h7000;
  LUT3 addr_mux_9_s3 (
    .F(addr_mux_9_6),
    .I0(sp_5th_s[2]),
    .I1(addr_mux_9_9),
    .I2(vram_mux_sel) 
);
defparam addr_mux_9_s3.INIT=8'h35;
  LUT4 addr_mux_10_s1 (
    .F(addr_mux_10_4),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[10]),
    .I2(addr_mux_10_6),
    .I3(addr_mux_10_7) 
);
defparam addr_mux_10_s1.INIT=16'h7000;
  LUT3 addr_mux_10_s2 (
    .F(addr_mux_10_5),
    .I0(sp_5th_s[3]),
    .I1(addr_mux_10_8),
    .I2(vram_mux_sel) 
);
defparam addr_mux_10_s2.INIT=8'h3A;
  LUT2 addr_mux_11_s1 (
    .F(addr_mux_11_4),
    .I0(bml_addr_r[11]),
    .I1(addr_mux_0_7) 
);
defparam addr_mux_11_s1.INIT=4'h8;
  LUT4 addr_mux_11_s2 (
    .F(addr_mux_11_5),
    .I0(addr_mux_11_7),
    .I1(addr_mux_11_15),
    .I2(addr_mux_11_17),
    .I3(addr_mux_11_10) 
);
defparam addr_mux_11_s2.INIT=16'h0100;
  LUT4 addr_mux_11_s3 (
    .F(addr_mux_11_6),
    .I0(sp_5th_s[4]),
    .I1(addr_mux_11_11),
    .I2(addr_mux_11_12),
    .I3(vram_mux_sel) 
);
defparam addr_mux_11_s3.INIT=16'hC355;
  LUT4 addr_mux_12_s1 (
    .F(addr_mux_12_4),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[12]),
    .I2(addr_mux_12_6),
    .I3(addr_mux_12_13) 
);
defparam addr_mux_12_s1.INIT=16'h7000;
  LUT4 addr_mux_12_s2 (
    .F(addr_mux_12_5),
    .I0(sp_att_byte[0]),
    .I1(addr_mux_12_8),
    .I2(addr_mux_11_12),
    .I3(vram_mux_sel) 
);
defparam addr_mux_12_s2.INIT=16'h3C55;
  LUT2 addr_mux_13_s1 (
    .F(addr_mux_13_4),
    .I0(attr_addr_r[13]),
    .I1(state_x_5) 
);
defparam addr_mux_13_s1.INIT=4'h8;
  LUT4 addr_mux_13_s2 (
    .F(addr_mux_13_5),
    .I0(addr_mux_0_7),
    .I1(bml_addr_r[13]),
    .I2(addr_mux_13_7),
    .I3(addr_mux_13_8) 
);
defparam addr_mux_13_s2.INIT=16'h7000;
  LUT4 addr_mux_13_s3 (
    .F(addr_mux_13_6),
    .I0(sp_att_byte[1]),
    .I1(addr_mux_13_9),
    .I2(addr_mux_11_12),
    .I3(vram_mux_sel) 
);
defparam addr_mux_13_s3.INIT=16'h3C55;
  LUT4 addr_mux_0_s4 (
    .F(addr_mux_0_7),
    .I0(state_r[6]),
    .I1(state_x_8),
    .I2(addr_mux_8_4),
    .I3(addr_mux_0_13) 
);
defparam addr_mux_0_s4.INIT=16'h1000;
  LUT4 addr_mux_0_s5 (
    .F(addr_mux_0_8),
    .I0(state_x_3),
    .I1(ptrn2ba_s[0]),
    .I2(pgba_s[0]),
    .I3(state_x_4) 
);
defparam addr_mux_0_s5.INIT=16'h0777;
  LUT4 addr_mux_0_s6 (
    .F(addr_mux_0_9),
    .I0(state_x_5),
    .I1(attr_addr_r[0]),
    .I2(addr_mux_0_14),
    .I3(addr_mux_0_15) 
);
defparam addr_mux_0_s6.INIT=16'h0700;
  LUT4 addr_mux_0_s7 (
    .F(addr_mux_0_10),
    .I0(state_r[1]),
    .I1(state_r[5]),
    .I2(state_r[8]),
    .I3(state_r_9) 
);
defparam addr_mux_0_s7.INIT=16'h0001;
  LUT4 addr_mux_0_s8 (
    .F(addr_mux_0_11),
    .I0(trig_start_r),
    .I1(state_r[10]),
    .I2(state_r[6]),
    .I3(state_r[7]) 
);
defparam addr_mux_0_s8.INIT=16'h0007;
  LUT3 addr_mux_0_s9 (
    .F(addr_mux_0_12),
    .I0(state_r[2]),
    .I1(state_r[3]),
    .I2(state_r[4]) 
);
defparam addr_mux_0_s9.INIT=8'h01;
  LUT4 addr_mux_1_s4 (
    .F(addr_mux_1_7),
    .I0(state_x_1),
    .I1(ctba_s[1]),
    .I2(pgba_s[1]),
    .I3(state_x_4) 
);
defparam addr_mux_1_s4.INIT=16'h0777;
  LUT4 addr_mux_1_s5 (
    .F(addr_mux_1_8),
    .I0(ntba_s[1]),
    .I1(textpos_r[1]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_1_s5.INIT=16'hCA00;
  LUT2 addr_mux_1_s6 (
    .F(addr_mux_1_9),
    .I0(ptrn2ba_s[1]),
    .I1(state_x_3) 
);
defparam addr_mux_1_s6.INIT=4'h8;
  LUT4 addr_mux_1_s7 (
    .F(addr_mux_1_10),
    .I0(attr_addr_r[1]),
    .I1(state_x_5),
    .I2(ptrn3ba_s[1]),
    .I3(state_x_2) 
);
defparam addr_mux_1_s7.INIT=16'h0777;
  LUT4 addr_mux_2_s4 (
    .F(addr_mux_2_7),
    .I0(state_x_1),
    .I1(ctba_s[2]),
    .I2(pgba_s[2]),
    .I3(state_x_4) 
);
defparam addr_mux_2_s4.INIT=16'h0777;
  LUT4 addr_mux_2_s5 (
    .F(addr_mux_2_8),
    .I0(state_x_5),
    .I1(attr_addr_r[2]),
    .I2(addr_mux_2_9),
    .I3(addr_mux_2_10) 
);
defparam addr_mux_2_s5.INIT=16'h0700;
  LUT2 addr_mux_3_s5 (
    .F(addr_mux_3_8),
    .I0(ptrn_addr_s_1_4),
    .I1(state_x_1) 
);
defparam addr_mux_3_s5.INIT=4'h4;
  LUT3 addr_mux_3_s6 (
    .F(addr_mux_3_9),
    .I0(state_x_2),
    .I1(ptrn3ba_s[3]),
    .I2(addr_mux_3_10) 
);
defparam addr_mux_3_s6.INIT=8'h70;
  LUT4 addr_mux_4_s4 (
    .F(addr_mux_4_7),
    .I0(state_x_1),
    .I1(ctba_s[4]),
    .I2(ptrn_addr_s_4),
    .I3(state_x_4) 
);
defparam addr_mux_4_s4.INIT=16'h0777;
  LUT4 addr_mux_4_s5 (
    .F(addr_mux_4_8),
    .I0(ptrn2ba_s[4]),
    .I1(state_x_3),
    .I2(ptrn3ba_s[4]),
    .I3(state_x_2) 
);
defparam addr_mux_4_s5.INIT=16'h0777;
  LUT4 addr_mux_4_s6 (
    .F(addr_mux_4_9),
    .I0(vto_r[1]),
    .I1(textpos_r[4]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_4_s6.INIT=16'hCA00;
  LUT2 addr_mux_4_s7 (
    .F(addr_mux_4_10),
    .I0(attr_addr_r[4]),
    .I1(state_x_5) 
);
defparam addr_mux_4_s7.INIT=4'h8;
  LUT4 addr_mux_5_s5 (
    .F(addr_mux_5_8),
    .I0(ctba_s[5]),
    .I1(addr_mux_3_8),
    .I2(addr_mux_5_10),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_5_s5.INIT=16'h0007;
  LUT4 addr_mux_5_s6 (
    .F(addr_mux_5_9),
    .I0(attr_addr_r[5]),
    .I1(state_x_5),
    .I2(addr_mux_5_11),
    .I3(state_x_8) 
);
defparam addr_mux_5_s6.INIT=16'h0777;
  LUT4 addr_mux_6_s4 (
    .F(addr_mux_6_7),
    .I0(addr_mux_3_8),
    .I1(ctba_s[6]),
    .I2(addr_mux_8_4),
    .I3(ptrn_addr_r[6]) 
);
defparam addr_mux_6_s4.INIT=16'h7077;
  LUT4 addr_mux_6_s5 (
    .F(addr_mux_6_8),
    .I0(state_x_5),
    .I1(attr_addr_r[6]),
    .I2(addr_mux_6_9),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_6_s5.INIT=16'h0007;
  LUT4 addr_mux_7_s5 (
    .F(addr_mux_7_8),
    .I0(ptrn_addr_s_1_4),
    .I1(state_x_1),
    .I2(ctba_s[7]),
    .I3(state_x_4) 
);
defparam addr_mux_7_s5.INIT=16'h0A3F;
  LUT4 addr_mux_7_s6 (
    .F(addr_mux_7_9),
    .I0(state_x_5),
    .I1(attr_addr_r[7]),
    .I2(addr_mux_7_10),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_7_s6.INIT=16'h0007;
  LUT4 addr_mux_8_s4 (
    .F(addr_mux_8_7),
    .I0(state_x_1),
    .I1(ptrn_addr_s_1_4),
    .I2(state_x_4),
    .I3(name_r[5]) 
);
defparam addr_mux_8_s4.INIT=16'hF800;
  LUT4 addr_mux_8_s5 (
    .F(addr_mux_8_8),
    .I0(state_x_5),
    .I1(attr_addr_r[8]),
    .I2(addr_mux_8_9),
    .I3(addr_mux_0_6) 
);
defparam addr_mux_8_s5.INIT=16'h0007;
  LUT4 addr_mux_9_s4 (
    .F(addr_mux_9_7),
    .I0(attr_addr_r[9]),
    .I1(state_x_5),
    .I2(addr_mux_9_10),
    .I3(state_x_8) 
);
defparam addr_mux_9_s4.INIT=16'h0777;
  LUT4 addr_mux_9_s5 (
    .F(addr_mux_9_8),
    .I0(addr_mux_8_4),
    .I1(ptrn_addr_r[9]),
    .I2(name_r[0]),
    .I3(addr_mux_3_8) 
);
defparam addr_mux_9_s5.INIT=16'h0BBB;
  LUT3 addr_mux_9_s6 (
    .F(addr_mux_9_9),
    .I0(ptrn_byte_sel),
    .I1(sp_name[6]),
    .I2(n809_12) 
);
defparam addr_mux_9_s6.INIT=8'hCA;
  LUT4 addr_mux_10_s3 (
    .F(addr_mux_10_6),
    .I0(attr_addr_r[10]),
    .I1(state_x_5),
    .I2(addr_mux_8_4),
    .I3(ptrn_addr_r[10]) 
);
defparam addr_mux_10_s3.INIT=16'h7077;
  LUT4 addr_mux_10_s4 (
    .F(addr_mux_10_7),
    .I0(state_x_4),
    .I1(name_r[7]),
    .I2(addr_mux_10_9),
    .I3(addr_mux_10_10) 
);
defparam addr_mux_10_s4.INIT=16'h0007;
  LUT4 addr_mux_10_s5 (
    .F(addr_mux_10_8),
    .I0(sp_name[7]),
    .I1(addr_mux_10_11),
    .I2(addr_mux_11_12),
    .I3(n809_12) 
);
defparam addr_mux_10_s5.INIT=16'h55C3;
  LUT4 addr_mux_11_s4 (
    .F(addr_mux_11_7),
    .I0(vpo_r[0]),
    .I1(name_r[2]),
    .I2(ptrn_addr_s_1_4),
    .I3(state_x_1) 
);
defparam addr_mux_11_s4.INIT=16'hAC00;
  LUT4 addr_mux_11_s7 (
    .F(addr_mux_11_10),
    .I0(attr_addr_r[11]),
    .I1(state_x_5),
    .I2(addr_mux_11_13),
    .I3(state_x_8) 
);
defparam addr_mux_11_s7.INIT=16'h0777;
  LUT3 addr_mux_11_s8 (
    .F(addr_mux_11_11),
    .I0(y_range[5]),
    .I1(y_range[4]),
    .I2(mag_bit_s) 
);
defparam addr_mux_11_s8.INIT=8'hCA;
  LUT2 addr_mux_11_s9 (
    .F(addr_mux_11_12),
    .I0(unlocked_s),
    .I1(sp_flip_y) 
);
defparam addr_mux_11_s9.INIT=4'h8;
  LUT3 addr_mux_12_s3 (
    .F(addr_mux_12_6),
    .I0(ptrn_addr_s_12),
    .I1(state_x_4),
    .I2(addr_mux_12_9) 
);
defparam addr_mux_12_s3.INIT=8'h07;
  LUT3 addr_mux_12_s5 (
    .F(addr_mux_12_8),
    .I0(y_range[6]),
    .I1(y_range[5]),
    .I2(mag_bit_s) 
);
defparam addr_mux_12_s5.INIT=8'h35;
  LUT4 addr_mux_13_s4 (
    .F(addr_mux_13_7),
    .I0(ptrn_addr_s_1_4),
    .I1(state_x_1),
    .I2(name_r[4]),
    .I3(addr_mux_13_10) 
);
defparam addr_mux_13_s4.INIT=16'h00BF;
  LUT4 addr_mux_13_s5 (
    .F(addr_mux_13_8),
    .I0(addr_mux_8_4),
    .I1(ptrn_addr_r[13]),
    .I2(addr_mux_13_11),
    .I3(addr_mux_13_12) 
);
defparam addr_mux_13_s5.INIT=16'h000B;
  LUT3 addr_mux_13_s6 (
    .F(addr_mux_13_9),
    .I0(y_range[7]),
    .I1(y_range[6]),
    .I2(mag_bit_s) 
);
defparam addr_mux_13_s6.INIT=8'h35;
  LUT2 addr_mux_0_s10 (
    .F(addr_mux_0_13),
    .I0(state_x_5),
    .I1(state_x_1) 
);
defparam addr_mux_0_s10.INIT=4'h1;
  LUT4 addr_mux_0_s11 (
    .F(addr_mux_0_14),
    .I0(ntba_s[0]),
    .I1(textpos_r[0]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_0_s11.INIT=16'hCA00;
  LUT4 addr_mux_0_s12 (
    .F(addr_mux_0_15),
    .I0(state_x_1),
    .I1(ctba_s[0]),
    .I2(ptrn3ba_s[0]),
    .I3(state_x_2) 
);
defparam addr_mux_0_s12.INIT=16'h0777;
  LUT4 addr_mux_2_s6 (
    .F(addr_mux_2_9),
    .I0(vto_r[0]),
    .I1(textpos_r[2]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_2_s6.INIT=16'hCA00;
  LUT4 addr_mux_2_s7 (
    .F(addr_mux_2_10),
    .I0(ptrn2ba_s[2]),
    .I1(state_x_3),
    .I2(ptrn3ba_s[2]),
    .I3(state_x_2) 
);
defparam addr_mux_2_s7.INIT=16'h0777;
  LUT4 addr_mux_3_s7 (
    .F(addr_mux_3_10),
    .I0(ptrn2ba_s[3]),
    .I1(state_x_3),
    .I2(addr_mux_3_11),
    .I3(state_x_8) 
);
defparam addr_mux_3_s7.INIT=16'h0777;
  LUT2 addr_mux_5_s7 (
    .F(addr_mux_5_10),
    .I0(ptrn_addr_r[5]),
    .I1(state_x_2) 
);
defparam addr_mux_5_s7.INIT=4'h8;
  LUT3 addr_mux_5_s8 (
    .F(addr_mux_5_11),
    .I0(vto_r[2]),
    .I1(textpos_r[5]),
    .I2(textmode_r) 
);
defparam addr_mux_5_s8.INIT=8'hCA;
  LUT4 addr_mux_6_s6 (
    .F(addr_mux_6_9),
    .I0(vto_r[3]),
    .I1(textpos_r[6]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_6_s6.INIT=16'hCA00;
  LUT4 addr_mux_7_s7 (
    .F(addr_mux_7_10),
    .I0(vto_r[4]),
    .I1(textpos_r[7]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_7_s7.INIT=16'hCA00;
  LUT4 addr_mux_8_s6 (
    .F(addr_mux_8_9),
    .I0(vto_r[5]),
    .I1(textpos_r[8]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_8_s6.INIT=16'hCA00;
  LUT3 addr_mux_9_s7 (
    .F(addr_mux_9_10),
    .I0(hto_r[1]),
    .I1(textpos_r[9]),
    .I2(textmode_r) 
);
defparam addr_mux_9_s7.INIT=8'hCA;
  LUT4 addr_mux_10_s6 (
    .F(addr_mux_10_9),
    .I0(name_r[1]),
    .I1(name_r[7]),
    .I2(ptrn_addr_s_1_4),
    .I3(state_x_1) 
);
defparam addr_mux_10_s6.INIT=16'hCA00;
  LUT4 addr_mux_10_s7 (
    .F(addr_mux_10_10),
    .I0(hto_r[2]),
    .I1(textpos_r[10]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_10_s7.INIT=16'hCA00;
  LUT3 addr_mux_10_s8 (
    .F(addr_mux_10_11),
    .I0(y_range[4]),
    .I1(y_range[3]),
    .I2(mag_bit_s) 
);
defparam addr_mux_10_s8.INIT=8'hCA;
  LUT3 addr_mux_11_s10 (
    .F(addr_mux_11_13),
    .I0(hto_r[3]),
    .I1(textpos_r[11]),
    .I2(textmode_r) 
);
defparam addr_mux_11_s10.INIT=8'hCA;
  LUT4 addr_mux_12_s6 (
    .F(addr_mux_12_9),
    .I0(vpo_r[1]),
    .I1(name_r[3]),
    .I2(ptrn_addr_s_1_4),
    .I3(state_x_1) 
);
defparam addr_mux_12_s6.INIT=16'hAC00;
  LUT4 addr_mux_12_s7 (
    .F(addr_mux_12_10),
    .I0(attr_addr_r[12]),
    .I1(state_x_5),
    .I2(addr_mux_12_11),
    .I3(state_x_8) 
);
defparam addr_mux_12_s7.INIT=16'h7077;
  LUT4 addr_mux_13_s7 (
    .F(addr_mux_13_10),
    .I0(hto_r[5]),
    .I1(textpos_r[13]),
    .I2(textmode_r),
    .I3(state_x_8) 
);
defparam addr_mux_13_s7.INIT=16'hCA00;
  LUT3 addr_mux_13_s8 (
    .F(addr_mux_13_11),
    .I0(vpo_r[2]),
    .I1(state_x_1),
    .I2(ptrn_addr_s_1_4) 
);
defparam addr_mux_13_s8.INIT=8'h80;
  LUT4 addr_mux_13_s9 (
    .F(addr_mux_13_12),
    .I0(vpo_r[2]),
    .I1(y_pos_r_6),
    .I2(n1060_3),
    .I3(state_x_4) 
);
defparam addr_mux_13_s9.INIT=16'hCA00;
  LUT3 addr_mux_3_s8 (
    .F(addr_mux_3_11),
    .I0(hto_r[0]),
    .I1(textpos_r[3]),
    .I2(textmode_r) 
);
defparam addr_mux_3_s8.INIT=8'hCA;
  LUT3 addr_mux_12_s8 (
    .F(addr_mux_12_11),
    .I0(hto_r[4]),
    .I1(textpos_r[12]),
    .I2(textmode_r) 
);
defparam addr_mux_12_s8.INIT=8'h35;
  LUT4 addr_mux_11_s11 (
    .F(addr_mux_11_15),
    .I0(state_x_4),
    .I1(vpo_r[0]),
    .I2(y_pos_r_4),
    .I3(n1060_3) 
);
defparam addr_mux_11_s11.INIT=16'hA088;
  LUT3 addr_mux_7_s8 (
    .F(addr_mux_7_12),
    .I0(ptrn_addr_s_1_4),
    .I1(state_x_1),
    .I2(ctba_s[7]) 
);
defparam addr_mux_7_s8.INIT=8'h40;
  LUT4 addr_mux_12_s9 (
    .F(addr_mux_12_13),
    .I0(state_r[4]),
    .I1(state_x_2),
    .I2(ptrn_addr_r[12]),
    .I3(addr_mux_12_10) 
);
defparam addr_mux_12_s9.INIT=16'h1F00;
  LUT3 addr_mux_11_s12 (
    .F(addr_mux_11_17),
    .I0(state_r[4]),
    .I1(state_x_2),
    .I2(ptrn_addr_r[11]) 
);
defparam addr_mux_11_s12.INIT=8'hE0;
  f18a_single_port_ram inst_ram (
    .cpu_we_s(cpu_we_s),
    .clk_50_w(clk_50_w),
    .vdout(vdout[7:0]),
    .cpu_addr_s(cpu_addr_s[13:0]),
    .addr_mux(addr_mux[13:0]),
    .cpu_dout_s(cpu_dout_s[7:0]),
    .tile_dout_s(tile_dout_s[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_vram */
module f18a_div32x16 (
  clk_50_w,
  div_start,
  div_reset,
  ws_dout,
  src_oper,
  dst_oper,
  div_done,
  div_quo,
  div_rmd
)
;
input clk_50_w;
input div_start;
input div_reset;
input [15:0] ws_dout;
input [15:0] src_oper;
input [15:0] dst_oper;
output div_done;
output [15:0] div_quo;
output [15:0] div_rmd;
wire n163_9;
wire n164_9;
wire n165_9;
wire n166_9;
wire n167_9;
wire n168_9;
wire n169_9;
wire n170_9;
wire n171_9;
wire n172_9;
wire n173_9;
wire n174_9;
wire n175_9;
wire n176_9;
wire n177_9;
wire n178_9;
wire n179_11;
wire n180_11;
wire n181_11;
wire n182_11;
wire n183_11;
wire n184_11;
wire n185_11;
wire n186_11;
wire n187_11;
wire n188_11;
wire n189_11;
wire n190_11;
wire n191_11;
wire n192_11;
wire n193_11;
wire n194_11;
wire n158_12;
wire n157_12;
wire n156_12;
wire n160_10;
wire n155_9;
wire n154_9;
wire n153_9;
wire n152_9;
wire n151_9;
wire n150_9;
wire n149_9;
wire n148_9;
wire n147_9;
wire n146_9;
wire n145_9;
wire n144_9;
wire n143_9;
wire n142_9;
wire n141_9;
wire n140_9;
wire n179_12;
wire n179_13;
wire n180_12;
wire n180_13;
wire n181_12;
wire n181_13;
wire n182_12;
wire n182_13;
wire n183_12;
wire n183_13;
wire n184_12;
wire n184_13;
wire n185_12;
wire n185_13;
wire n186_12;
wire n186_13;
wire n187_12;
wire n187_13;
wire n188_12;
wire n188_13;
wire n189_12;
wire n189_13;
wire n190_12;
wire n190_13;
wire n191_12;
wire n191_13;
wire n192_12;
wire n192_13;
wire n193_12;
wire n193_13;
wire n194_12;
wire n194_13;
wire div_state_0_9;
wire n157_13;
wire n156_13;
wire d_0_9;
wire rh_0_7;
wire n159_15;
wire msb_8;
wire n96_8;
wire n95_8;
wire msb;
wire sub17_16_3;
wire sub17_15_3;
wire sub17_14_3;
wire sub17_13_3;
wire sub17_12_3;
wire sub17_11_3;
wire sub17_10_3;
wire sub17_9_3;
wire sub17_8_3;
wire sub17_7_3;
wire sub17_6_3;
wire sub17_5_3;
wire sub17_4_3;
wire sub17_3_3;
wire sub17_2_3;
wire sub17_1_3;
wire q_bit;
wire sub17_0_0_COUT;
wire dne_6;
wire [15:0] d;
wire [3:0] count;
wire [1:0] div_state;
wire [16:1] sub17;
wire VCC;
wire GND;
  LUT4 n163_s5 (
    .F(n163_9),
    .I0(ws_dout[0]),
    .I1(div_quo[1]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n163_s5.INIT=16'h0CCA;
  LUT4 n164_s5 (
    .F(n164_9),
    .I0(ws_dout[1]),
    .I1(div_quo[2]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n164_s5.INIT=16'h0CCA;
  LUT4 n165_s5 (
    .F(n165_9),
    .I0(ws_dout[2]),
    .I1(div_quo[3]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n165_s5.INIT=16'h0CCA;
  LUT4 n166_s5 (
    .F(n166_9),
    .I0(ws_dout[3]),
    .I1(div_quo[4]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n166_s5.INIT=16'h0CCA;
  LUT4 n167_s5 (
    .F(n167_9),
    .I0(ws_dout[4]),
    .I1(div_quo[5]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n167_s5.INIT=16'h0CCA;
  LUT4 n168_s5 (
    .F(n168_9),
    .I0(ws_dout[5]),
    .I1(div_quo[6]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n168_s5.INIT=16'h0CCA;
  LUT4 n169_s5 (
    .F(n169_9),
    .I0(ws_dout[6]),
    .I1(div_quo[7]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n169_s5.INIT=16'h0CCA;
  LUT4 n170_s5 (
    .F(n170_9),
    .I0(ws_dout[7]),
    .I1(div_quo[8]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n170_s5.INIT=16'h0CCA;
  LUT4 n171_s5 (
    .F(n171_9),
    .I0(ws_dout[8]),
    .I1(div_quo[9]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n171_s5.INIT=16'h0CCA;
  LUT4 n172_s5 (
    .F(n172_9),
    .I0(ws_dout[9]),
    .I1(div_quo[10]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n172_s5.INIT=16'h0CCA;
  LUT4 n173_s5 (
    .F(n173_9),
    .I0(ws_dout[10]),
    .I1(div_quo[11]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n173_s5.INIT=16'h0CCA;
  LUT4 n174_s5 (
    .F(n174_9),
    .I0(ws_dout[11]),
    .I1(div_quo[12]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n174_s5.INIT=16'h0CCA;
  LUT4 n175_s5 (
    .F(n175_9),
    .I0(ws_dout[12]),
    .I1(div_quo[13]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n175_s5.INIT=16'h0CCA;
  LUT4 n176_s5 (
    .F(n176_9),
    .I0(ws_dout[13]),
    .I1(div_quo[14]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n176_s5.INIT=16'h0CCA;
  LUT4 n177_s5 (
    .F(n177_9),
    .I0(ws_dout[14]),
    .I1(div_quo[15]),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n177_s5.INIT=16'h0CCA;
  LUT4 n178_s5 (
    .F(n178_9),
    .I0(ws_dout[15]),
    .I1(q_bit),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n178_s5.INIT=16'h033A;
  LUT4 n179_s6 (
    .F(n179_11),
    .I0(div_state[0]),
    .I1(n179_12),
    .I2(n179_13),
    .I3(div_state[1]) 
);
defparam n179_s6.INIT=16'h11F0;
  LUT4 n180_s6 (
    .F(n180_11),
    .I0(div_state[0]),
    .I1(n180_12),
    .I2(n180_13),
    .I3(div_state[1]) 
);
defparam n180_s6.INIT=16'h11F0;
  LUT4 n181_s6 (
    .F(n181_11),
    .I0(div_state[0]),
    .I1(n181_12),
    .I2(n181_13),
    .I3(div_state[1]) 
);
defparam n181_s6.INIT=16'h11F0;
  LUT4 n182_s6 (
    .F(n182_11),
    .I0(div_state[0]),
    .I1(n182_12),
    .I2(n182_13),
    .I3(div_state[1]) 
);
defparam n182_s6.INIT=16'h11F0;
  LUT4 n183_s6 (
    .F(n183_11),
    .I0(div_state[0]),
    .I1(n183_12),
    .I2(n183_13),
    .I3(div_state[1]) 
);
defparam n183_s6.INIT=16'h11F0;
  LUT4 n184_s6 (
    .F(n184_11),
    .I0(div_state[0]),
    .I1(n184_12),
    .I2(n184_13),
    .I3(div_state[1]) 
);
defparam n184_s6.INIT=16'h11F0;
  LUT4 n185_s6 (
    .F(n185_11),
    .I0(div_state[0]),
    .I1(n185_12),
    .I2(n185_13),
    .I3(div_state[1]) 
);
defparam n185_s6.INIT=16'h11F0;
  LUT4 n186_s6 (
    .F(n186_11),
    .I0(div_state[0]),
    .I1(n186_12),
    .I2(n186_13),
    .I3(div_state[1]) 
);
defparam n186_s6.INIT=16'h11F0;
  LUT4 n187_s6 (
    .F(n187_11),
    .I0(div_state[0]),
    .I1(n187_12),
    .I2(n187_13),
    .I3(div_state[1]) 
);
defparam n187_s6.INIT=16'h11F0;
  LUT4 n188_s6 (
    .F(n188_11),
    .I0(div_state[0]),
    .I1(n188_12),
    .I2(n188_13),
    .I3(div_state[1]) 
);
defparam n188_s6.INIT=16'h11F0;
  LUT4 n189_s6 (
    .F(n189_11),
    .I0(div_state[0]),
    .I1(n189_12),
    .I2(n189_13),
    .I3(div_state[1]) 
);
defparam n189_s6.INIT=16'h11F0;
  LUT4 n190_s6 (
    .F(n190_11),
    .I0(div_state[0]),
    .I1(n190_12),
    .I2(n190_13),
    .I3(div_state[1]) 
);
defparam n190_s6.INIT=16'h11F0;
  LUT4 n191_s6 (
    .F(n191_11),
    .I0(div_state[0]),
    .I1(n191_12),
    .I2(n191_13),
    .I3(div_state[1]) 
);
defparam n191_s6.INIT=16'h11F0;
  LUT4 n192_s6 (
    .F(n192_11),
    .I0(div_state[0]),
    .I1(n192_12),
    .I2(n192_13),
    .I3(div_state[1]) 
);
defparam n192_s6.INIT=16'h11F0;
  LUT4 n193_s6 (
    .F(n193_11),
    .I0(div_state[0]),
    .I1(n193_12),
    .I2(n193_13),
    .I3(div_state[1]) 
);
defparam n193_s6.INIT=16'h11F0;
  LUT4 n194_s6 (
    .F(n194_11),
    .I0(n194_12),
    .I1(n194_13),
    .I2(div_state[0]),
    .I3(div_state[1]) 
);
defparam n194_s6.INIT=16'h053C;
  LUT4 n158_s6 (
    .F(n158_12),
    .I0(div_state[0]),
    .I1(count[0]),
    .I2(count[1]),
    .I3(div_state[1]) 
);
defparam n158_s6.INIT=16'h00D7;
  LUT4 n157_s6 (
    .F(n157_12),
    .I0(div_state[0]),
    .I1(n157_13),
    .I2(count[2]),
    .I3(div_state[1]) 
);
defparam n157_s6.INIT=16'h007D;
  LUT4 n156_s6 (
    .F(n156_12),
    .I0(div_state[0]),
    .I1(n156_13),
    .I2(count[3]),
    .I3(div_state[1]) 
);
defparam n156_s6.INIT=16'h007D;
  LUT3 n160_s5 (
    .F(n160_10),
    .I0(div_state[0]),
    .I1(div_state[1]),
    .I2(n179_12) 
);
defparam n160_s5.INIT=8'h06;
  LUT2 n155_s4 (
    .F(n155_9),
    .I0(div_state[1]),
    .I1(src_oper[15]) 
);
defparam n155_s4.INIT=4'h4;
  LUT2 n154_s4 (
    .F(n154_9),
    .I0(div_state[1]),
    .I1(src_oper[14]) 
);
defparam n154_s4.INIT=4'h4;
  LUT2 n153_s4 (
    .F(n153_9),
    .I0(div_state[1]),
    .I1(src_oper[13]) 
);
defparam n153_s4.INIT=4'h4;
  LUT2 n152_s4 (
    .F(n152_9),
    .I0(div_state[1]),
    .I1(src_oper[12]) 
);
defparam n152_s4.INIT=4'h4;
  LUT2 n151_s4 (
    .F(n151_9),
    .I0(div_state[1]),
    .I1(src_oper[11]) 
);
defparam n151_s4.INIT=4'h4;
  LUT2 n150_s4 (
    .F(n150_9),
    .I0(div_state[1]),
    .I1(src_oper[10]) 
);
defparam n150_s4.INIT=4'h4;
  LUT2 n149_s4 (
    .F(n149_9),
    .I0(div_state[1]),
    .I1(src_oper[9]) 
);
defparam n149_s4.INIT=4'h4;
  LUT2 n148_s4 (
    .F(n148_9),
    .I0(div_state[1]),
    .I1(src_oper[8]) 
);
defparam n148_s4.INIT=4'h4;
  LUT2 n147_s4 (
    .F(n147_9),
    .I0(div_state[1]),
    .I1(src_oper[7]) 
);
defparam n147_s4.INIT=4'h4;
  LUT2 n146_s4 (
    .F(n146_9),
    .I0(div_state[1]),
    .I1(src_oper[6]) 
);
defparam n146_s4.INIT=4'h4;
  LUT2 n145_s4 (
    .F(n145_9),
    .I0(div_state[1]),
    .I1(src_oper[5]) 
);
defparam n145_s4.INIT=4'h4;
  LUT2 n144_s4 (
    .F(n144_9),
    .I0(div_state[1]),
    .I1(src_oper[4]) 
);
defparam n144_s4.INIT=4'h4;
  LUT2 n143_s4 (
    .F(n143_9),
    .I0(div_state[1]),
    .I1(src_oper[3]) 
);
defparam n143_s4.INIT=4'h4;
  LUT2 n142_s4 (
    .F(n142_9),
    .I0(div_state[1]),
    .I1(src_oper[2]) 
);
defparam n142_s4.INIT=4'h4;
  LUT2 n141_s4 (
    .F(n141_9),
    .I0(div_state[1]),
    .I1(src_oper[1]) 
);
defparam n141_s4.INIT=4'h4;
  LUT2 n140_s4 (
    .F(n140_9),
    .I0(div_state[1]),
    .I1(src_oper[0]) 
);
defparam n140_s4.INIT=4'h4;
  LUT3 n179_s7 (
    .F(n179_12),
    .I0(sub17[1]),
    .I1(div_rmd[0]),
    .I2(q_bit) 
);
defparam n179_s7.INIT=8'h35;
  LUT3 n179_s8 (
    .F(n179_13),
    .I0(dst_oper[0]),
    .I1(n180_12),
    .I2(div_state[0]) 
);
defparam n179_s8.INIT=8'h3A;
  LUT3 n180_s7 (
    .F(n180_12),
    .I0(sub17[2]),
    .I1(div_rmd[1]),
    .I2(q_bit) 
);
defparam n180_s7.INIT=8'h35;
  LUT3 n180_s8 (
    .F(n180_13),
    .I0(dst_oper[1]),
    .I1(n181_12),
    .I2(div_state[0]) 
);
defparam n180_s8.INIT=8'h3A;
  LUT3 n181_s7 (
    .F(n181_12),
    .I0(sub17[3]),
    .I1(div_rmd[2]),
    .I2(q_bit) 
);
defparam n181_s7.INIT=8'h35;
  LUT3 n181_s8 (
    .F(n181_13),
    .I0(dst_oper[2]),
    .I1(n182_12),
    .I2(div_state[0]) 
);
defparam n181_s8.INIT=8'h3A;
  LUT3 n182_s7 (
    .F(n182_12),
    .I0(sub17[4]),
    .I1(div_rmd[3]),
    .I2(q_bit) 
);
defparam n182_s7.INIT=8'h35;
  LUT3 n182_s8 (
    .F(n182_13),
    .I0(dst_oper[3]),
    .I1(n183_12),
    .I2(div_state[0]) 
);
defparam n182_s8.INIT=8'h3A;
  LUT3 n183_s7 (
    .F(n183_12),
    .I0(sub17[5]),
    .I1(div_rmd[4]),
    .I2(q_bit) 
);
defparam n183_s7.INIT=8'h35;
  LUT3 n183_s8 (
    .F(n183_13),
    .I0(dst_oper[4]),
    .I1(n184_12),
    .I2(div_state[0]) 
);
defparam n183_s8.INIT=8'h3A;
  LUT3 n184_s7 (
    .F(n184_12),
    .I0(sub17[6]),
    .I1(div_rmd[5]),
    .I2(q_bit) 
);
defparam n184_s7.INIT=8'h35;
  LUT3 n184_s8 (
    .F(n184_13),
    .I0(dst_oper[5]),
    .I1(n185_12),
    .I2(div_state[0]) 
);
defparam n184_s8.INIT=8'h3A;
  LUT3 n185_s7 (
    .F(n185_12),
    .I0(sub17[7]),
    .I1(div_rmd[6]),
    .I2(q_bit) 
);
defparam n185_s7.INIT=8'h35;
  LUT3 n185_s8 (
    .F(n185_13),
    .I0(dst_oper[6]),
    .I1(n186_12),
    .I2(div_state[0]) 
);
defparam n185_s8.INIT=8'h3A;
  LUT3 n186_s7 (
    .F(n186_12),
    .I0(sub17[8]),
    .I1(div_rmd[7]),
    .I2(q_bit) 
);
defparam n186_s7.INIT=8'h35;
  LUT3 n186_s8 (
    .F(n186_13),
    .I0(dst_oper[7]),
    .I1(n187_12),
    .I2(div_state[0]) 
);
defparam n186_s8.INIT=8'h3A;
  LUT3 n187_s7 (
    .F(n187_12),
    .I0(sub17[9]),
    .I1(div_rmd[8]),
    .I2(q_bit) 
);
defparam n187_s7.INIT=8'h35;
  LUT3 n187_s8 (
    .F(n187_13),
    .I0(dst_oper[8]),
    .I1(n188_12),
    .I2(div_state[0]) 
);
defparam n187_s8.INIT=8'h3A;
  LUT3 n188_s7 (
    .F(n188_12),
    .I0(sub17[10]),
    .I1(div_rmd[9]),
    .I2(q_bit) 
);
defparam n188_s7.INIT=8'h35;
  LUT3 n188_s8 (
    .F(n188_13),
    .I0(dst_oper[9]),
    .I1(n189_12),
    .I2(div_state[0]) 
);
defparam n188_s8.INIT=8'h3A;
  LUT3 n189_s7 (
    .F(n189_12),
    .I0(sub17[11]),
    .I1(div_rmd[10]),
    .I2(q_bit) 
);
defparam n189_s7.INIT=8'h35;
  LUT3 n189_s8 (
    .F(n189_13),
    .I0(dst_oper[10]),
    .I1(n190_12),
    .I2(div_state[0]) 
);
defparam n189_s8.INIT=8'h3A;
  LUT3 n190_s7 (
    .F(n190_12),
    .I0(sub17[12]),
    .I1(div_rmd[11]),
    .I2(q_bit) 
);
defparam n190_s7.INIT=8'h35;
  LUT3 n190_s8 (
    .F(n190_13),
    .I0(dst_oper[11]),
    .I1(n191_12),
    .I2(div_state[0]) 
);
defparam n190_s8.INIT=8'h3A;
  LUT3 n191_s7 (
    .F(n191_12),
    .I0(sub17[13]),
    .I1(div_rmd[12]),
    .I2(q_bit) 
);
defparam n191_s7.INIT=8'h35;
  LUT3 n191_s8 (
    .F(n191_13),
    .I0(dst_oper[12]),
    .I1(n192_12),
    .I2(div_state[0]) 
);
defparam n191_s8.INIT=8'h3A;
  LUT3 n192_s7 (
    .F(n192_12),
    .I0(sub17[14]),
    .I1(div_rmd[13]),
    .I2(q_bit) 
);
defparam n192_s7.INIT=8'h35;
  LUT3 n192_s8 (
    .F(n192_13),
    .I0(dst_oper[13]),
    .I1(n193_12),
    .I2(div_state[0]) 
);
defparam n192_s8.INIT=8'h3A;
  LUT3 n193_s7 (
    .F(n193_12),
    .I0(sub17[15]),
    .I1(div_rmd[14]),
    .I2(q_bit) 
);
defparam n193_s7.INIT=8'h35;
  LUT3 n193_s8 (
    .F(n193_13),
    .I0(dst_oper[14]),
    .I1(n194_12),
    .I2(div_state[0]) 
);
defparam n193_s8.INIT=8'h3A;
  LUT3 n194_s7 (
    .F(n194_12),
    .I0(sub17[16]),
    .I1(div_rmd[15]),
    .I2(q_bit) 
);
defparam n194_s7.INIT=8'h35;
  LUT3 n194_s8 (
    .F(n194_13),
    .I0(dst_oper[15]),
    .I1(div_quo[0]),
    .I2(div_state[0]) 
);
defparam n194_s8.INIT=8'h3A;
  LUT4 div_state_0_s4 (
    .F(div_state_0_9),
    .I0(count[0]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(count[3]) 
);
defparam div_state_0_s4.INIT=16'h0001;
  LUT2 n157_s7 (
    .F(n157_13),
    .I0(count[0]),
    .I1(count[1]) 
);
defparam n157_s7.INIT=4'h1;
  LUT3 n156_s7 (
    .F(n156_13),
    .I0(count[0]),
    .I1(count[1]),
    .I2(count[2]) 
);
defparam n156_s7.INIT=8'h01;
  LUT3 d_0_s4 (
    .F(d_0_9),
    .I0(div_state[1]),
    .I1(div_state[0]),
    .I2(msb_8) 
);
defparam d_0_s4.INIT=8'hB0;
  LUT4 rh_0_s3 (
    .F(rh_0_7),
    .I0(div_state[0]),
    .I1(div_state[1]),
    .I2(div_start),
    .I3(div_reset) 
);
defparam rh_0_s3.INIT=16'h00FE;
  LUT4 n159_s8 (
    .F(n159_15),
    .I0(count[0]),
    .I1(div_state[0]),
    .I2(div_state[1]),
    .I3(div_reset) 
);
defparam n159_s8.INIT=16'hAA27;
  LUT3 msb_s3 (
    .F(msb_8),
    .I0(div_state[0]),
    .I1(div_state[1]),
    .I2(div_reset) 
);
defparam msb_s3.INIT=8'h0B;
  LUT4 n96_s3 (
    .F(n96_8),
    .I0(div_state[0]),
    .I1(div_state[1]),
    .I2(div_start),
    .I3(div_state_0_9) 
);
defparam n96_s3.INIT=16'h1032;
  LUT3 n95_s3 (
    .F(n95_8),
    .I0(div_state[0]),
    .I1(div_state[1]),
    .I2(div_state_0_9) 
);
defparam n95_s3.INIT=8'h20;
  DFFE dne_s0 (
    .Q(div_done),
    .D(div_state[1]),
    .CLK(clk_50_w),
    .CE(dne_6) 
);
  DFFE d_0_s0 (
    .Q(d[0]),
    .D(n140_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_1_s0 (
    .Q(d[1]),
    .D(n141_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_2_s0 (
    .Q(d[2]),
    .D(n142_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_3_s0 (
    .Q(d[3]),
    .D(n143_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_4_s0 (
    .Q(d[4]),
    .D(n144_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_5_s0 (
    .Q(d[5]),
    .D(n145_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_6_s0 (
    .Q(d[6]),
    .D(n146_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_7_s0 (
    .Q(d[7]),
    .D(n147_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_8_s0 (
    .Q(d[8]),
    .D(n148_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_9_s0 (
    .Q(d[9]),
    .D(n149_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_10_s0 (
    .Q(d[10]),
    .D(n150_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_11_s0 (
    .Q(d[11]),
    .D(n151_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_12_s0 (
    .Q(d[12]),
    .D(n152_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_13_s0 (
    .Q(d[13]),
    .D(n153_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_14_s0 (
    .Q(d[14]),
    .D(n154_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE d_15_s0 (
    .Q(d[15]),
    .D(n155_9),
    .CLK(clk_50_w),
    .CE(d_0_9) 
);
  DFFE count_3_s0 (
    .Q(count[3]),
    .D(n156_12),
    .CLK(clk_50_w),
    .CE(msb_8) 
);
  DFFE count_2_s0 (
    .Q(count[2]),
    .D(n157_12),
    .CLK(clk_50_w),
    .CE(msb_8) 
);
  DFFE count_1_s0 (
    .Q(count[1]),
    .D(n158_12),
    .CLK(clk_50_w),
    .CE(msb_8) 
);
  DFFE msb_s0 (
    .Q(msb),
    .D(n160_10),
    .CLK(clk_50_w),
    .CE(msb_8) 
);
  DFFE rl_0_s0 (
    .Q(div_quo[0]),
    .D(n163_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_1_s0 (
    .Q(div_quo[1]),
    .D(n164_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_2_s0 (
    .Q(div_quo[2]),
    .D(n165_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_3_s0 (
    .Q(div_quo[3]),
    .D(n166_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_4_s0 (
    .Q(div_quo[4]),
    .D(n167_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_5_s0 (
    .Q(div_quo[5]),
    .D(n168_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_6_s0 (
    .Q(div_quo[6]),
    .D(n169_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_7_s0 (
    .Q(div_quo[7]),
    .D(n170_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_8_s0 (
    .Q(div_quo[8]),
    .D(n171_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_9_s0 (
    .Q(div_quo[9]),
    .D(n172_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_10_s0 (
    .Q(div_quo[10]),
    .D(n173_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_11_s0 (
    .Q(div_quo[11]),
    .D(n174_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_12_s0 (
    .Q(div_quo[12]),
    .D(n175_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_13_s0 (
    .Q(div_quo[13]),
    .D(n176_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_14_s0 (
    .Q(div_quo[14]),
    .D(n177_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rl_15_s0 (
    .Q(div_quo[15]),
    .D(n178_9),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_0_s0 (
    .Q(div_rmd[0]),
    .D(n179_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_1_s0 (
    .Q(div_rmd[1]),
    .D(n180_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_2_s0 (
    .Q(div_rmd[2]),
    .D(n181_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_3_s0 (
    .Q(div_rmd[3]),
    .D(n182_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_4_s0 (
    .Q(div_rmd[4]),
    .D(n183_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_5_s0 (
    .Q(div_rmd[5]),
    .D(n184_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_6_s0 (
    .Q(div_rmd[6]),
    .D(n185_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_7_s0 (
    .Q(div_rmd[7]),
    .D(n186_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_8_s0 (
    .Q(div_rmd[8]),
    .D(n187_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_9_s0 (
    .Q(div_rmd[9]),
    .D(n188_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_10_s0 (
    .Q(div_rmd[10]),
    .D(n189_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_11_s0 (
    .Q(div_rmd[11]),
    .D(n190_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_12_s0 (
    .Q(div_rmd[12]),
    .D(n191_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_13_s0 (
    .Q(div_rmd[13]),
    .D(n192_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_14_s0 (
    .Q(div_rmd[14]),
    .D(n193_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFFE rh_15_s0 (
    .Q(div_rmd[15]),
    .D(n194_11),
    .CLK(clk_50_w),
    .CE(rh_0_7) 
);
  DFF count_0_s3 (
    .Q(count[0]),
    .D(n159_15),
    .CLK(clk_50_w) 
);
defparam count_0_s3.INIT=1'b0;
  DFFR div_state_0_s5 (
    .Q(div_state[0]),
    .D(n96_8),
    .CLK(clk_50_w),
    .RESET(div_reset) 
);
defparam div_state_0_s5.INIT=1'b0;
  DFFR div_state_1_s3 (
    .Q(div_state[1]),
    .D(n95_8),
    .CLK(clk_50_w),
    .RESET(div_reset) 
);
defparam div_state_1_s3.INIT=1'b0;
  ALU sub17_16_s (
    .SUM(sub17[16]),
    .COUT(sub17_16_3),
    .I0(div_rmd[15]),
    .I1(d[15]),
    .I3(GND),
    .CIN(VCC) 
);
defparam sub17_16_s.ALU_MODE=1;
  ALU sub17_15_s (
    .SUM(sub17[15]),
    .COUT(sub17_15_3),
    .I0(div_rmd[14]),
    .I1(d[14]),
    .I3(GND),
    .CIN(sub17_16_3) 
);
defparam sub17_15_s.ALU_MODE=1;
  ALU sub17_14_s (
    .SUM(sub17[14]),
    .COUT(sub17_14_3),
    .I0(div_rmd[13]),
    .I1(d[13]),
    .I3(GND),
    .CIN(sub17_15_3) 
);
defparam sub17_14_s.ALU_MODE=1;
  ALU sub17_13_s (
    .SUM(sub17[13]),
    .COUT(sub17_13_3),
    .I0(div_rmd[12]),
    .I1(d[12]),
    .I3(GND),
    .CIN(sub17_14_3) 
);
defparam sub17_13_s.ALU_MODE=1;
  ALU sub17_12_s (
    .SUM(sub17[12]),
    .COUT(sub17_12_3),
    .I0(div_rmd[11]),
    .I1(d[11]),
    .I3(GND),
    .CIN(sub17_13_3) 
);
defparam sub17_12_s.ALU_MODE=1;
  ALU sub17_11_s (
    .SUM(sub17[11]),
    .COUT(sub17_11_3),
    .I0(div_rmd[10]),
    .I1(d[10]),
    .I3(GND),
    .CIN(sub17_12_3) 
);
defparam sub17_11_s.ALU_MODE=1;
  ALU sub17_10_s (
    .SUM(sub17[10]),
    .COUT(sub17_10_3),
    .I0(div_rmd[9]),
    .I1(d[9]),
    .I3(GND),
    .CIN(sub17_11_3) 
);
defparam sub17_10_s.ALU_MODE=1;
  ALU sub17_9_s (
    .SUM(sub17[9]),
    .COUT(sub17_9_3),
    .I0(div_rmd[8]),
    .I1(d[8]),
    .I3(GND),
    .CIN(sub17_10_3) 
);
defparam sub17_9_s.ALU_MODE=1;
  ALU sub17_8_s (
    .SUM(sub17[8]),
    .COUT(sub17_8_3),
    .I0(div_rmd[7]),
    .I1(d[7]),
    .I3(GND),
    .CIN(sub17_9_3) 
);
defparam sub17_8_s.ALU_MODE=1;
  ALU sub17_7_s (
    .SUM(sub17[7]),
    .COUT(sub17_7_3),
    .I0(div_rmd[6]),
    .I1(d[6]),
    .I3(GND),
    .CIN(sub17_8_3) 
);
defparam sub17_7_s.ALU_MODE=1;
  ALU sub17_6_s (
    .SUM(sub17[6]),
    .COUT(sub17_6_3),
    .I0(div_rmd[5]),
    .I1(d[5]),
    .I3(GND),
    .CIN(sub17_7_3) 
);
defparam sub17_6_s.ALU_MODE=1;
  ALU sub17_5_s (
    .SUM(sub17[5]),
    .COUT(sub17_5_3),
    .I0(div_rmd[4]),
    .I1(d[4]),
    .I3(GND),
    .CIN(sub17_6_3) 
);
defparam sub17_5_s.ALU_MODE=1;
  ALU sub17_4_s (
    .SUM(sub17[4]),
    .COUT(sub17_4_3),
    .I0(div_rmd[3]),
    .I1(d[3]),
    .I3(GND),
    .CIN(sub17_5_3) 
);
defparam sub17_4_s.ALU_MODE=1;
  ALU sub17_3_s (
    .SUM(sub17[3]),
    .COUT(sub17_3_3),
    .I0(div_rmd[2]),
    .I1(d[2]),
    .I3(GND),
    .CIN(sub17_4_3) 
);
defparam sub17_3_s.ALU_MODE=1;
  ALU sub17_2_s (
    .SUM(sub17[2]),
    .COUT(sub17_2_3),
    .I0(div_rmd[1]),
    .I1(d[1]),
    .I3(GND),
    .CIN(sub17_3_3) 
);
defparam sub17_2_s.ALU_MODE=1;
  ALU sub17_1_s (
    .SUM(sub17[1]),
    .COUT(sub17_1_3),
    .I0(div_rmd[0]),
    .I1(d[0]),
    .I3(GND),
    .CIN(sub17_2_3) 
);
defparam sub17_1_s.ALU_MODE=1;
  ALU sub17_0_s (
    .SUM(q_bit),
    .COUT(sub17_0_0_COUT),
    .I0(msb),
    .I1(GND),
    .I3(GND),
    .CIN(sub17_1_3) 
);
defparam sub17_0_s.ALU_MODE=1;
  INV dne_s3 (
    .O(dne_6),
    .I(div_reset) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_div32x16 */
module f18a_gpu (
  clk_50_w,
  spi_miso_d,
  gpu_pause_req,
  gpu_rst_n,
  gpu_go,
  blank_edge_r,
  gpu_load,
  reset_n_r,
  cpu_dout_s,
  regread,
  bmlba_s,
  reg54gpu_msb,
  reg55gpu_lsb,
  bml_w_s,
  scanline_s,
  col_dout_s,
  pgba_s,
  spi_clk_d,
  dma_copy_r,
  spi_cs_d,
  pause_ack_reg,
  gpu_running,
  vwe_reg,
  gpu_rwe,
  gpu_pwe,
  n150_6,
  dma_we_s,
  dma_active_s,
  spi_dout,
  dma_r,
  dma_data_r,
  gpu_status,
  gpu_pdout,
  gpu_raddr,
  gpu_paddr,
  gpu_addr,
  wmul9bit,
  wmul9bit_s,
  dma_x,
  dma_dst_r,
  dma_dst_r_0_9
)
;
input clk_50_w;
input spi_miso_d;
input gpu_pause_req;
input gpu_rst_n;
input gpu_go;
input blank_edge_r;
input gpu_load;
input reset_n_r;
input [7:0] cpu_dout_s;
input [7:0] regread;
input [7:0] bmlba_s;
input [7:0] reg54gpu_msb;
input [7:0] reg55gpu_lsb;
input [7:0] bml_w_s;
input [7:0] scanline_s;
input [11:0] col_dout_s;
input [0:0] pgba_s;
output spi_clk_d;
output dma_copy_r;
output spi_cs_d;
output pause_ack_reg;
output gpu_running;
output vwe_reg;
output gpu_rwe;
output gpu_pwe;
output n150_6;
output dma_we_s;
output dma_active_s;
output [0:0] spi_dout;
output [1:0] dma_r;
output [7:0] dma_data_r;
output [6:0] gpu_status;
output [11:0] gpu_pdout;
output [13:0] gpu_raddr;
output [5:0] gpu_paddr;
output [13:0] gpu_addr;
output [6:0] wmul9bit;
output [0:0] wmul9bit_s;
output [1:1] dma_x;
output [0:0] dma_dst_r;
output dma_dst_r_0_9;
wire n1141_2;
wire n1142_2;
wire n1143_2;
wire n1144_2;
wire n1145_2;
wire n1146_2;
wire n1147_2;
wire n1148_2;
wire n1149_2;
wire n1150_2;
wire n1151_2;
wire n1152_2;
wire n1153_2;
wire n1154_2;
wire n1155_2;
wire n1156_2;
wire pix_in_0_6;
wire pix_in_0_7;
wire pix_in_1_6;
wire pix_in_1_7;
wire n1319_22;
wire n1319_23;
wire n1320_22;
wire n1320_23;
wire n1321_22;
wire n1321_23;
wire n1322_22;
wire n1322_23;
wire n1323_22;
wire n1323_23;
wire n1324_22;
wire n1324_23;
wire n1325_20;
wire n1325_21;
wire n1325_22;
wire n1325_23;
wire n1326_20;
wire n1326_21;
wire n1326_22;
wire n1326_23;
wire n6404_3;
wire n2196_3;
wire n2201_3;
wire n2227_3;
wire n2228_3;
wire n2229_3;
wire n2230_3;
wire n2231_3;
wire n2232_3;
wire n2233_3;
wire n2234_3;
wire n2235_3;
wire n2236_3;
wire n2237_3;
wire n2238_3;
wire n2239_3;
wire n2240_3;
wire n2241_3;
wire n2242_3;
wire n2243_3;
wire n2262_3;
wire n2263_3;
wire n2264_3;
wire n2265_3;
wire CARRY_next;
wire PARITY_next;
wire n3380_3;
wire n3381_3;
wire n3382_3;
wire n3384_3;
wire n3472_3;
wire n3479_3;
wire n3480_3;
wire n3481_3;
wire n3482_3;
wire n3984_3;
wire n4784_3;
wire n4913_3;
wire n4914_3;
wire n4915_3;
wire n4916_3;
wire n4917_3;
wire n4918_3;
wire n4919_3;
wire n4920_3;
wire n4921_3;
wire n4922_3;
wire n4923_3;
wire n4924_3;
wire n4925_3;
wire n4926_3;
wire n4927_3;
wire n4928_3;
wire n176_10;
wire n182_7;
wire n183_7;
wire n184_7;
wire n185_7;
wire n186_7;
wire n187_7;
wire n188_7;
wire n1319_32;
wire n1320_32;
wire n1321_32;
wire n1322_32;
wire n1323_32;
wire n1324_32;
wire dma_src_msb_x_0_4;
wire dma_src_lsb_x_0_4;
wire dma_dst_msb_x_0_4;
wire dma_dst_lsb_x_0_4;
wire dma_w_x_0_4;
wire dma_h_x_0_4;
wire dma_stride_x_0_4;
wire dma_inc_x_4;
wire dma_w_rst_r_0_6;
wire dma_data_r_0_6;
wire spi_done_7;
wire dma_h_cnt_r_0_7;
wire spi_cs_reg_5;
wire CARRY_6;
wire PARITY_6;
wire ws_addr_0_6;
wire alu_to_ws_6;
wire t2_0_6;
wire t2_8_6;
wire alu_next_20_10;
wire alu_next_18_10;
wire alu_next_9_10;
wire alu_next_9_12;
wire alu_next_7_10;
wire alu_next_7_12;
wire n4701_12;
wire n4701_14;
wire n4704_10;
wire n4489_14;
wire n4491_14;
wire n4493_14;
wire n4495_14;
wire n4497_14;
wire n4499_14;
wire n4501_14;
wire n4503_14;
wire n4505_14;
wire n4507_14;
wire n4509_14;
wire n4511_14;
wire n4513_14;
wire n4515_14;
wire n4517_14;
wire n4519_14;
wire n4554_11;
wire n4557_11;
wire n4560_11;
wire n4563_11;
wire n4566_11;
wire n4569_11;
wire n4572_11;
wire n4575_11;
wire n4578_11;
wire n4581_11;
wire n4584_11;
wire n4587_11;
wire n4590_11;
wire n4593_11;
wire n4596_11;
wire n4599_11;
wire n4602_11;
wire n4706_11;
wire n4708_11;
wire n4710_11;
wire n4712_11;
wire n4714_11;
wire n4716_11;
wire n4718_11;
wire n4720_11;
wire n4788_11;
wire n4792_11;
wire n4796_11;
wire n4800_11;
wire n4804_11;
wire n4808_11;
wire n4812_11;
wire n4816_11;
wire n4820_11;
wire n4824_11;
wire n4828_11;
wire n4832_11;
wire n4836_11;
wire n4840_11;
wire n4844_11;
wire n4848_11;
wire n4850_13;
wire n4852_13;
wire n4854_13;
wire n4856_13;
wire n4858_13;
wire n4860_13;
wire n4862_13;
wire n4864_13;
wire n4866_13;
wire n4868_13;
wire n4870_13;
wire n4872_13;
wire n4874_13;
wire n4876_13;
wire n4878_13;
wire n4880_13;
wire n3970_24;
wire n3991_25;
wire n3999_18;
wire n4007_21;
wire n4011_18;
wire n4015_18;
wire n4019_19;
wire n4023_21;
wire n4027_18;
wire n4031_18;
wire n4035_18;
wire n4055_18;
wire n4063_27;
wire n4071_18;
wire n4091_18;
wire n4107_19;
wire n4111_18;
wire n4139_18;
wire n4163_18;
wire n4191_18;
wire n4473_22;
wire n4477_22;
wire n4481_22;
wire n4485_22;
wire n4640_42;
wire n4644_42;
wire n4648_42;
wire n4652_42;
wire n4656_41;
wire n4660_42;
wire n4664_42;
wire n4668_42;
wire n4672_42;
wire n4676_42;
wire n4680_42;
wire n4684_42;
wire n4688_42;
wire n4692_42;
wire n4696_42;
wire n4698_46;
wire n4704_12;
wire n4723_10;
wire n4246_11;
wire n4248_11;
wire n4250_11;
wire n4252_11;
wire n4254_11;
wire n4256_11;
wire n4258_11;
wire n4260_11;
wire n4262_11;
wire n4264_11;
wire n4266_11;
wire n4268_11;
wire n4270_11;
wire n4272_11;
wire n4274_11;
wire n4276_11;
wire n4487_11;
wire n4772_11;
wire n4775_11;
wire n4778_11;
wire n4781_11;
wire Ts_next_0_11;
wire n3965_21;
wire n3995_20;
wire n4003_20;
wire n4127_20;
wire n4143_20;
wire n4167_20;
wire n4194_16;
wire ws_inc_flag_1_2;
wire dma_r_1_8;
wire n1605_17;
wire n189_9;
wire n1654_27;
wire n1647_27;
wire n1644_27;
wire n1639_27;
wire n1604_11;
wire n1603_17;
wire n1555_17;
wire n1554_17;
wire n1553_17;
wire n1544_11;
wire swe_next;
wire dwe_x;
wire rwe_next;
wire pwe_next;
wire gwe_next;
wire n302_27;
wire n178_11;
wire n1324_34;
wire n1323_34;
wire n1322_34;
wire n1321_34;
wire n1320_34;
wire n1319_34;
wire n175_11;
wire byte_next;
wire dma_mar_s;
wire cpu_state_32_8;
wire cpu_state_28_8;
wire cpu_state_26_8;
wire div_overflow_8;
wire spi_din_7_21;
wire spi_din_7_23;
wire n164_4;
wire n163_4;
wire n6404_4;
wire n2201_4;
wire n2228_4;
wire n2229_4;
wire n2230_4;
wire n2231_4;
wire n2232_4;
wire n2233_4;
wire n2234_4;
wire n2235_4;
wire n2236_4;
wire n2237_4;
wire n2238_4;
wire n2239_4;
wire n2240_4;
wire n2241_4;
wire n2242_4;
wire n2243_4;
wire n2262_4;
wire n2263_4;
wire CARRY_next_4;
wire PARITY_next_4;
wire n3380_4;
wire n3380_5;
wire n3381_4;
wire n3381_5;
wire n3382_5;
wire n3384_4;
wire n3384_5;
wire n4913_4;
wire n4913_7;
wire n4914_4;
wire n4914_5;
wire n4915_4;
wire n4915_7;
wire n4916_4;
wire n4916_6;
wire n4917_4;
wire n4917_6;
wire n4918_4;
wire n4918_6;
wire n4919_4;
wire n4919_6;
wire n4920_4;
wire n4920_6;
wire n4921_4;
wire n4921_6;
wire n4922_4;
wire n4922_6;
wire n4923_4;
wire n4923_5;
wire n4924_4;
wire n4924_6;
wire n4925_4;
wire n4925_5;
wire n4926_4;
wire n4926_5;
wire n4927_4;
wire n4927_5;
wire n4928_4;
wire n4928_5;
wire n176_11;
wire dma_src_x_0_9;
wire dma_src_x_1_9;
wire dma_src_x_2_9;
wire dma_src_x_3_9;
wire dma_src_x_4_9;
wire dma_src_x_5_9;
wire dma_src_x_6_9;
wire dma_src_x_7_9;
wire dma_src_x_8_9;
wire dma_src_x_9_9;
wire dma_src_x_10_9;
wire dma_src_x_11_9;
wire dma_src_x_12_9;
wire dma_src_x_13_9;
wire dma_src_x_14_9;
wire dma_src_x_15_9;
wire dma_dst_x_0_8;
wire dma_dst_x_1_8;
wire dma_dst_x_2_8;
wire dma_dst_x_3_8;
wire dma_dst_x_4_8;
wire dma_dst_x_5_8;
wire dma_dst_x_6_8;
wire dma_dst_x_7_8;
wire dma_dst_x_8_8;
wire dma_dst_x_9_8;
wire dma_dst_x_10_8;
wire dma_dst_x_11_8;
wire dma_dst_x_12_8;
wire dma_dst_x_13_8;
wire dma_dst_x_14_8;
wire dma_dst_x_15_8;
wire dma_w_cnt_x_0_8;
wire dma_w_cnt_x_1_8;
wire dma_w_cnt_x_2_8;
wire dma_w_cnt_x_3_8;
wire dma_w_cnt_x_4_8;
wire dma_w_cnt_x_5_8;
wire dma_w_cnt_x_6_8;
wire dma_w_cnt_x_7_8;
wire dma_h_cnt_x_0_9;
wire dma_h_cnt_x_1_9;
wire dma_h_cnt_x_2_9;
wire dma_h_cnt_x_3_9;
wire dma_h_cnt_x_4_9;
wire dma_h_cnt_x_5_9;
wire dma_src_msb_x_0_5;
wire dma_w_x_0_5;
wire n4726_5;
wire dma_h_cnt_r_0_8;
wire spi_cs_reg_6;
wire CARRY_7;
wire ws_addr_0_7;
wire ws_addr_0_8;
wire ws_addr_0_9;
wire src_oper_0_7;
wire alu_to_ws_7;
wire dst_oper_0_7;
wire t1_0_8;
wire t1_0_9;
wire t1_8_8;
wire t2_0_7;
wire t2_0_8;
wire t2_8_7;
wire ea_dst_0_7;
wire alu_next_21_15;
wire alu_next_21_16;
wire alu_next_20_13;
wire alu_next_18_13;
wire alu_next_18_14;
wire alu_next_9_13;
wire alu_next_7_13;
wire alu_next_7_14;
wire Td_next_0_10;
wire Td_next_0_11;
wire Td_next_0_12;
wire Td_next_1_10;
wire Ts_next_1_10;
wire S_next_3_9;
wire S_next_3_10;
wire S_next_3_11;
wire D_next_0_9;
wire D_next_0_10;
wire D_next_1_9;
wire D_next_2_9;
wire D_next_2_10;
wire D_next_2_11;
wire D_next_3_9;
wire alu_out_0_17;
wire alu_out_0_18;
wire alu_out_0_19;
wire alu_out_0_20;
wire alu_out_1_25;
wire alu_out_1_26;
wire alu_out_1_27;
wire alu_out_1_28;
wire alu_out_2_25;
wire alu_out_2_26;
wire alu_out_2_27;
wire alu_out_3_25;
wire alu_out_3_26;
wire alu_out_3_27;
wire alu_out_3_28;
wire alu_out_4_25;
wire alu_out_4_26;
wire alu_out_4_27;
wire alu_out_5_25;
wire alu_out_5_26;
wire alu_out_5_27;
wire alu_out_5_28;
wire alu_out_6_25;
wire alu_out_6_26;
wire alu_out_6_27;
wire alu_out_6_28;
wire alu_out_7_25;
wire alu_out_7_26;
wire alu_out_7_27;
wire alu_out_7_28;
wire alu_out_8_25;
wire alu_out_8_26;
wire alu_out_8_27;
wire alu_out_8_28;
wire alu_out_9_25;
wire alu_out_9_26;
wire alu_out_9_27;
wire alu_out_9_28;
wire alu_out_10_25;
wire alu_out_10_26;
wire alu_out_10_27;
wire alu_out_10_28;
wire alu_out_11_25;
wire alu_out_11_26;
wire alu_out_11_28;
wire alu_out_12_25;
wire alu_out_12_26;
wire alu_out_12_27;
wire alu_out_12_28;
wire alu_out_13_25;
wire alu_out_13_27;
wire alu_out_13_28;
wire alu_out_14_25;
wire alu_out_14_26;
wire alu_out_14_27;
wire alu_out_14_28;
wire alu_out_15_25;
wire alu_out_15_26;
wire alu_out_15_27;
wire alu_out_15_28;
wire alu_out_16_23;
wire alu_out_16_24;
wire alu_out_16_25;
wire n4701_15;
wire n4701_16;
wire n4489_15;
wire n4489_16;
wire n4489_17;
wire n4491_15;
wire n4491_16;
wire n4493_15;
wire n4493_16;
wire n4495_15;
wire n4495_16;
wire n4497_15;
wire n4497_16;
wire n4499_15;
wire n4499_16;
wire n4501_15;
wire n4501_16;
wire n4503_15;
wire n4503_16;
wire n4505_15;
wire n4505_16;
wire n4505_17;
wire n4507_15;
wire n4507_16;
wire n4509_15;
wire n4509_16;
wire n4511_15;
wire n4511_16;
wire n4513_15;
wire n4513_16;
wire n4515_15;
wire n4515_16;
wire n4517_15;
wire n4517_16;
wire n4519_16;
wire n4554_12;
wire n4557_12;
wire n4560_12;
wire n4563_12;
wire n4566_12;
wire n4569_12;
wire n4572_12;
wire n4575_12;
wire n4578_12;
wire n4581_12;
wire n4584_12;
wire n4587_12;
wire n4590_12;
wire n4593_12;
wire n4596_12;
wire n4599_12;
wire n4602_12;
wire n4706_12;
wire n4706_13;
wire n4706_14;
wire n4708_12;
wire n4708_13;
wire n4708_14;
wire n4710_12;
wire n4710_13;
wire n4710_14;
wire n4712_12;
wire n4712_13;
wire n4712_14;
wire n4714_12;
wire n4714_13;
wire n4714_14;
wire n4716_12;
wire n4716_13;
wire n4716_14;
wire n4718_13;
wire n4718_14;
wire n4720_13;
wire n4720_14;
wire n4788_12;
wire n4792_12;
wire n4796_12;
wire n4800_12;
wire n4804_12;
wire n4808_12;
wire n4812_12;
wire n4816_12;
wire n4820_12;
wire n4824_12;
wire n4828_12;
wire n4832_12;
wire n4836_12;
wire n4840_12;
wire n4844_12;
wire n4848_12;
wire n4850_14;
wire n4850_15;
wire n4852_14;
wire n4852_16;
wire n4852_17;
wire n4854_14;
wire n4856_15;
wire n4856_16;
wire n4858_14;
wire n4860_14;
wire n4860_15;
wire n4860_16;
wire n4862_14;
wire n4862_15;
wire n4864_14;
wire n4864_15;
wire n4864_16;
wire n4866_14;
wire n4866_15;
wire n4868_14;
wire n4868_15;
wire n4870_14;
wire n4870_15;
wire n4872_14;
wire n4872_15;
wire n4874_14;
wire n4874_15;
wire n4876_14;
wire n4876_15;
wire n4878_14;
wire n4878_15;
wire n4880_14;
wire n4880_15;
wire n3970_25;
wire n3970_26;
wire n3970_27;
wire n3974_20;
wire n3991_26;
wire n3991_27;
wire n3999_19;
wire n3999_20;
wire n4007_22;
wire n4007_23;
wire n4007_24;
wire n4023_22;
wire n4023_23;
wire n4023_24;
wire n4027_19;
wire n4027_20;
wire n4027_21;
wire n4035_19;
wire n4091_19;
wire n4107_20;
wire n4107_21;
wire n4111_19;
wire n4473_23;
wire n4473_24;
wire n4477_23;
wire n4481_23;
wire n4485_24;
wire n4640_43;
wire n4640_44;
wire n4640_45;
wire n4644_43;
wire n4644_44;
wire n4644_45;
wire n4644_46;
wire n4648_43;
wire n4648_44;
wire n4652_43;
wire n4652_44;
wire n4652_45;
wire n4652_46;
wire n4656_42;
wire n4656_43;
wire n4656_44;
wire n4660_44;
wire n4660_45;
wire n4664_43;
wire n4664_44;
wire n4664_45;
wire n4668_43;
wire n4668_44;
wire n4668_45;
wire n4672_43;
wire n4672_44;
wire n4676_43;
wire n4676_44;
wire n4680_43;
wire n4680_44;
wire n4684_43;
wire n4688_43;
wire n4688_44;
wire n4692_43;
wire n4692_44;
wire n4692_45;
wire n4696_43;
wire n4698_47;
wire n4698_48;
wire n4698_49;
wire n4704_13;
wire n4704_14;
wire n4487_12;
wire n3965_22;
wire n3995_21;
wire n4123_21;
wire n4127_21;
wire n4143_21;
wire n4143_22;
wire n4143_23;
wire n4167_21;
wire n4194_17;
wire ws_inc_flag_1_3;
wire wmul9bit_4_8;
wire wmul9bit_1_8;
wire n1646_28;
wire dma_w_minus_1_s_3_11;
wire dma_w_minus_1_s_0_9;
wire n2228_5;
wire PARITY_next_5;
wire PARITY_next_6;
wire PARITY_next_7;
wire PARITY_next_8;
wire n3380_6;
wire n3380_7;
wire n3380_8;
wire n3380_9;
wire n3381_6;
wire n3381_7;
wire n3381_8;
wire n3382_6;
wire n3384_6;
wire n3384_7;
wire n3384_8;
wire n3384_9;
wire n3384_10;
wire n4913_8;
wire n4913_10;
wire n4913_11;
wire n4913_12;
wire n4913_13;
wire n4913_14;
wire n4914_6;
wire n4914_8;
wire n4915_8;
wire n4915_9;
wire n4915_10;
wire n4915_11;
wire n4916_7;
wire n4916_8;
wire n4917_7;
wire n4918_7;
wire n4919_7;
wire n4919_8;
wire n4920_7;
wire n4921_7;
wire n4922_7;
wire n4922_8;
wire n4923_6;
wire n4923_8;
wire n4923_9;
wire n4924_7;
wire n4924_8;
wire n4925_6;
wire n4925_8;
wire n4926_6;
wire n4926_8;
wire n4926_9;
wire n4927_6;
wire n4927_8;
wire n4928_6;
wire n4928_7;
wire n4928_8;
wire n4928_9;
wire n4928_10;
wire dma_src_x_0_10;
wire dma_w_cnt_x_0_9;
wire dma_w_cnt_x_0_10;
wire dma_w_cnt_x_2_10;
wire dma_w_cnt_x_5_9;
wire dma_x_1_16;
wire CARRY_8;
wire CARRY_9;
wire ws_addr_0_10;
wire ws_addr_0_11;
wire t1_0_10;
wire alu_next_21_17;
wire alu_next_21_18;
wire Td_next_0_13;
wire Ts_next_1_11;
wire D_next_2_12;
wire D_next_3_11;
wire alu_out_0_21;
wire alu_out_0_22;
wire alu_out_0_23;
wire alu_out_0_24;
wire alu_out_0_25;
wire alu_out_1_29;
wire alu_out_1_30;
wire alu_out_1_31;
wire alu_out_1_32;
wire alu_out_1_33;
wire alu_out_1_34;
wire alu_out_2_28;
wire alu_out_2_29;
wire alu_out_2_30;
wire alu_out_2_31;
wire alu_out_2_32;
wire alu_out_2_33;
wire alu_out_2_34;
wire alu_out_2_35;
wire alu_out_2_36;
wire alu_out_3_32;
wire alu_out_3_33;
wire alu_out_3_34;
wire alu_out_3_36;
wire alu_out_3_37;
wire alu_out_4_28;
wire alu_out_4_29;
wire alu_out_4_30;
wire alu_out_4_31;
wire alu_out_4_32;
wire alu_out_5_29;
wire alu_out_5_30;
wire alu_out_5_31;
wire alu_out_5_32;
wire alu_out_5_33;
wire alu_out_5_34;
wire alu_out_6_29;
wire alu_out_6_30;
wire alu_out_6_31;
wire alu_out_6_32;
wire alu_out_6_33;
wire alu_out_6_34;
wire alu_out_7_29;
wire alu_out_7_31;
wire alu_out_7_32;
wire alu_out_7_34;
wire alu_out_7_37;
wire alu_out_8_29;
wire alu_out_8_31;
wire alu_out_8_32;
wire alu_out_8_33;
wire alu_out_8_35;
wire alu_out_9_33;
wire alu_out_9_34;
wire alu_out_9_36;
wire alu_out_10_29;
wire alu_out_10_30;
wire alu_out_10_32;
wire alu_out_10_33;
wire alu_out_10_34;
wire alu_out_11_30;
wire alu_out_11_31;
wire alu_out_11_32;
wire alu_out_11_34;
wire alu_out_11_35;
wire alu_out_12_31;
wire alu_out_12_32;
wire alu_out_12_33;
wire alu_out_12_34;
wire alu_out_12_35;
wire alu_out_13_29;
wire alu_out_13_31;
wire alu_out_13_32;
wire alu_out_13_33;
wire alu_out_13_34;
wire alu_out_14_29;
wire alu_out_14_30;
wire alu_out_14_31;
wire alu_out_14_32;
wire alu_out_14_33;
wire alu_out_15_30;
wire alu_out_15_31;
wire alu_out_15_32;
wire alu_out_15_33;
wire alu_out_15_34;
wire alu_out_16_26;
wire alu_out_16_27;
wire alu_out_16_28;
wire n4701_18;
wire n4489_18;
wire n4505_18;
wire n4505_19;
wire n4505_20;
wire n4505_21;
wire n4507_17;
wire n4507_18;
wire n4507_19;
wire n4509_17;
wire n4509_18;
wire n4509_19;
wire n4511_17;
wire n4511_18;
wire n4511_20;
wire n4513_17;
wire n4513_19;
wire n4515_17;
wire n4515_18;
wire n4515_19;
wire n4515_20;
wire n4515_21;
wire n4517_17;
wire n4517_18;
wire n4517_19;
wire n4519_17;
wire n4519_18;
wire n4519_19;
wire n4706_15;
wire n4718_15;
wire n4850_16;
wire n4850_17;
wire n4852_18;
wire n4854_15;
wire n4854_16;
wire n4858_15;
wire n4860_17;
wire n4862_17;
wire n4864_17;
wire n4866_16;
wire n4868_16;
wire n4870_16;
wire n4872_16;
wire n4874_16;
wire n4876_16;
wire n4878_16;
wire n3970_28;
wire n3970_29;
wire n3970_30;
wire n3970_31;
wire n3970_32;
wire n3991_28;
wire n3999_22;
wire n4007_25;
wire n4011_21;
wire n4023_26;
wire n4023_27;
wire n4027_22;
wire n4027_23;
wire n4107_22;
wire n4107_23;
wire n4107_24;
wire n4473_25;
wire n4473_26;
wire n4477_24;
wire n4477_25;
wire n4481_25;
wire n4485_25;
wire n4640_46;
wire n4640_47;
wire n4640_48;
wire n4640_49;
wire n4644_47;
wire n4644_48;
wire n4644_49;
wire n4648_45;
wire n4648_46;
wire n4648_47;
wire n4652_47;
wire n4652_48;
wire n4652_49;
wire n4652_50;
wire n4652_51;
wire n4656_45;
wire n4656_48;
wire n4660_46;
wire n4660_47;
wire n4660_48;
wire n4660_49;
wire n4660_50;
wire n4664_46;
wire n4664_47;
wire n4664_48;
wire n4664_49;
wire n4664_50;
wire n4668_46;
wire n4668_47;
wire n4668_48;
wire n4672_45;
wire n4672_46;
wire n4676_45;
wire n4676_46;
wire n4680_45;
wire n4680_46;
wire n4684_44;
wire n4684_45;
wire n4684_46;
wire n4688_45;
wire n4688_46;
wire n4688_47;
wire n4688_48;
wire n4688_49;
wire n4692_46;
wire n4692_47;
wire n4692_48;
wire n4692_49;
wire n4692_50;
wire n4692_51;
wire n4692_52;
wire n4692_53;
wire n4692_54;
wire n4696_44;
wire n4696_45;
wire n4696_46;
wire n4698_50;
wire n4698_51;
wire n4698_52;
wire n4698_53;
wire n4698_54;
wire n3965_23;
wire n4123_22;
wire n4143_24;
wire n4194_18;
wire wmul9bit_0_7;
wire wmul9bit_0_8;
wire PARITY_next_9;
wire PARITY_next_10;
wire PARITY_next_11;
wire PARITY_next_12;
wire n3380_11;
wire n3380_12;
wire n3380_13;
wire n3380_14;
wire n3384_11;
wire n3384_12;
wire n3384_13;
wire n4913_15;
wire n4913_16;
wire n4913_17;
wire n4913_18;
wire n4913_19;
wire n4913_20;
wire n4913_21;
wire n4913_22;
wire n4913_23;
wire n4913_24;
wire n4914_9;
wire n4915_12;
wire n4915_13;
wire n4916_10;
wire n4917_10;
wire n4917_11;
wire n4918_10;
wire n4918_11;
wire n4919_10;
wire n4920_10;
wire n4920_11;
wire n4921_10;
wire n4921_11;
wire n4922_10;
wire n4923_10;
wire n4923_11;
wire n4924_10;
wire n4925_9;
wire n4925_10;
wire n4926_10;
wire n4926_11;
wire n4927_9;
wire n4928_11;
wire dma_src_x_0_11;
wire dma_src_x_0_12;
wire dma_x_1_17;
wire t1_0_11;
wire t1_0_12;
wire t1_0_13;
wire alu_out_0_26;
wire alu_out_0_27;
wire alu_out_0_28;
wire alu_out_0_29;
wire alu_out_0_30;
wire alu_out_1_36;
wire alu_out_1_37;
wire alu_out_1_39;
wire alu_out_1_41;
wire alu_out_1_42;
wire alu_out_2_37;
wire alu_out_2_39;
wire alu_out_2_40;
wire alu_out_2_43;
wire alu_out_2_44;
wire alu_out_2_45;
wire alu_out_3_39;
wire alu_out_3_40;
wire alu_out_3_43;
wire alu_out_3_44;
wire alu_out_3_46;
wire alu_out_4_34;
wire alu_out_4_36;
wire alu_out_4_37;
wire alu_out_4_38;
wire alu_out_4_39;
wire alu_out_5_35;
wire alu_out_5_36;
wire alu_out_5_37;
wire alu_out_5_38;
wire alu_out_5_39;
wire alu_out_6_35;
wire alu_out_6_38;
wire alu_out_7_39;
wire alu_out_7_40;
wire alu_out_7_41;
wire alu_out_8_36;
wire alu_out_8_37;
wire alu_out_9_38;
wire alu_out_9_39;
wire alu_out_9_40;
wire alu_out_10_37;
wire alu_out_10_39;
wire alu_out_11_36;
wire alu_out_11_37;
wire alu_out_11_39;
wire alu_out_12_36;
wire alu_out_12_37;
wire alu_out_13_35;
wire alu_out_13_36;
wire alu_out_13_38;
wire alu_out_13_39;
wire alu_out_14_36;
wire alu_out_16_29;
wire n4505_22;
wire n4505_23;
wire n4507_20;
wire n4507_21;
wire n4509_20;
wire n4509_21;
wire n4511_21;
wire n4511_22;
wire n4511_23;
wire n4513_20;
wire n4513_21;
wire n4513_22;
wire n4515_22;
wire n4515_23;
wire n4515_24;
wire n4517_20;
wire n4517_21;
wire n4517_22;
wire n4519_20;
wire n4519_21;
wire n4519_22;
wire n4519_23;
wire n4852_19;
wire n4852_20;
wire n4852_21;
wire n4852_22;
wire n4854_17;
wire n4858_16;
wire n4858_17;
wire n4866_17;
wire n4868_17;
wire n4870_17;
wire n3970_33;
wire n3970_34;
wire n4011_22;
wire n4023_28;
wire n4023_29;
wire n4023_30;
wire n4023_31;
wire n4107_25;
wire n4107_26;
wire n4640_50;
wire n4640_51;
wire n4640_52;
wire n4640_53;
wire n4640_54;
wire n4644_50;
wire n4648_48;
wire n4648_49;
wire n4652_52;
wire n4652_53;
wire n4652_54;
wire n4652_55;
wire n4652_56;
wire n4656_49;
wire n4656_50;
wire n4656_51;
wire n4656_52;
wire n4660_52;
wire n4660_53;
wire n4664_51;
wire n4664_52;
wire n4664_53;
wire n4664_54;
wire n4668_49;
wire n4668_50;
wire n4668_51;
wire n4668_52;
wire n4668_53;
wire n4668_54;
wire n4672_47;
wire n4672_48;
wire n4672_49;
wire n4672_50;
wire n4676_47;
wire n4676_48;
wire n4676_49;
wire n4676_50;
wire n4680_47;
wire n4680_48;
wire n4680_49;
wire n4680_50;
wire n4684_47;
wire n4684_48;
wire n4688_50;
wire n4688_52;
wire n4688_53;
wire n4688_54;
wire n4688_55;
wire n4692_55;
wire n4696_47;
wire n4696_48;
wire n4696_49;
wire n4696_50;
wire n4698_55;
wire n4698_56;
wire n4698_57;
wire n4194_19;
wire n4913_25;
wire n4913_26;
wire n4913_27;
wire n4913_28;
wire n4913_29;
wire n4913_30;
wire n4913_31;
wire n4913_32;
wire n4913_33;
wire n4913_34;
wire n4913_35;
wire n4914_10;
wire n4915_14;
wire n4917_12;
wire n4918_12;
wire n4920_12;
wire n4925_11;
wire n4927_10;
wire alu_out_0_31;
wire alu_out_0_32;
wire alu_out_1_43;
wire alu_out_1_44;
wire alu_out_1_45;
wire alu_out_2_46;
wire alu_out_2_47;
wire alu_out_3_47;
wire alu_out_3_48;
wire alu_out_3_49;
wire alu_out_4_40;
wire alu_out_4_41;
wire alu_out_5_40;
wire alu_out_5_41;
wire alu_out_6_39;
wire alu_out_7_43;
wire alu_out_9_41;
wire alu_out_10_41;
wire alu_out_11_40;
wire n4023_32;
wire n4640_56;
wire n4644_51;
wire n4644_52;
wire n4648_51;
wire n4648_52;
wire n4648_53;
wire n4648_54;
wire n4648_55;
wire n4656_53;
wire n4656_54;
wire n4656_55;
wire n4656_56;
wire n4664_55;
wire n4668_55;
wire n4668_56;
wire n4668_57;
wire n4668_58;
wire n4672_51;
wire n4672_52;
wire n4672_53;
wire n4672_54;
wire n4676_51;
wire n4676_52;
wire n4676_53;
wire n4676_54;
wire n4680_51;
wire n4680_52;
wire n4680_53;
wire n4680_54;
wire n4684_50;
wire n4684_51;
wire n4684_52;
wire n4684_53;
wire n4684_54;
wire n4688_56;
wire n4696_52;
wire n4696_53;
wire n4696_54;
wire n4698_58;
wire n4698_59;
wire n4698_60;
wire alu_out_10_44;
wire alu_out_3_51;
wire n4083_20;
wire alu_next_20_15;
wire n1498_7;
wire n1497_7;
wire n4701_20;
wire n2273_6;
wire Ts_next_1_13;
wire dma_w_cnt_x_4_11;
wire dma_w_cnt_x_2_12;
wire n3380_16;
wire n4011_24;
wire n4862_19;
wire n4856_19;
wire n4660_55;
wire n4656_58;
wire n4720_16;
wire n4718_17;
wire alu_out_12_40;
wire alu_out_13_41;
wire n1638_29;
wire n3479_6;
wire n1643_29;
wire n1645_29;
wire alu_out_1_47;
wire alu_out_1_49;
wire alu_out_3_53;
wire alu_out_2_49;
wire alu_out_8_39;
wire alu_out_7_45;
wire n4922_13;
wire n4919_13;
wire n4481_27;
wire n4485_27;
wire ws_inc_flag;
wire n4856_21;
wire n4852_24;
wire n4023_34;
wire n1496_7;
wire n1495_7;
wire alu_next_18_16;
wire alu_out_4_43;
wire alu_out_2_51;
wire alu_out_9_45;
wire alu_out_7_47;
wire alu_next_21_22;
wire n1640_31;
wire n1607_19;
wire n1641_29;
wire n1646_30;
wire n3999_24;
wire alu_next_21_24;
wire n1556_19;
wire n4513_24;
wire n4511_25;
wire n4927_12;
wire n4926_13;
wire n4925_13;
wire n4923_13;
wire n4914_12;
wire D_next_3_14;
wire D_next_3_16;
wire alu_out_14_39;
wire alu_out_14_41;
wire ws_dst_0_8;
wire n3382_10;
wire alu_out_13_43;
wire alu_out_7_49;
wire alu_out_11_42;
wire alu_out_6_41;
wire alu_out_7_51;
wire n4519_25;
wire t1_15_6;
wire alu_out_10_46;
wire alu_out_10_48;
wire alu_out_3_55;
wire alu_out_11_44;
wire alu_out_10_50;
wire alu_out_11_46;
wire cpu_state_26_11;
wire n4011_26;
wire cpu_state_50_10;
wire n4123_24;
wire n3974_22;
wire alu_out_6_43;
wire alu_out_3_57;
wire alu_out_1_51;
wire alu_out_12_42;
wire alu_out_11_48;
wire alu_out_14_43;
wire alu_out_7_53;
wire alu_out_9_47;
wire alu_out_8_41;
wire alu_out_9_49;
wire alu_out_9_51;
wire alu_out_13_45;
wire alu_out_10_52;
wire alu_out_9_53;
wire alu_out_4_45;
wire alu_out_3_59;
wire dma_src_r_0_9;
wire dma_dst_r_0_11;
wire dma_addr_s_0_4;
wire dma_addr_s_1_4;
wire dma_addr_s_2_4;
wire dma_addr_s_3_4;
wire dma_addr_s_4_4;
wire dma_addr_s_5_4;
wire dma_addr_s_6_4;
wire dma_addr_s_7_4;
wire dma_addr_s_8_4;
wire dma_addr_s_9_4;
wire dma_addr_s_10_4;
wire dma_addr_s_11_4;
wire dma_addr_s_12_4;
wire dma_addr_s_13_4;
wire dma_addr_s_14_4;
wire dma_addr_s_15_4;
wire n4696_56;
wire n4688_58;
wire n4684_56;
wire n4648_57;
wire n4640_58;
wire n4656_60;
wire mem_dout_0_7;
wire alu_out_3_61;
wire alu_out_2_53;
wire alu_out_12_44;
wire alu_out_7_55;
wire alu_out_3_63;
wire n4726_9;
wire ir_8_10;
wire n213_8;
wire n179_12;
wire n4924_12;
wire n4922_15;
wire n4921_13;
wire n4921_15;
wire n4920_14;
wire n4920_16;
wire n4919_15;
wire n4918_14;
wire n4918_16;
wire n4917_14;
wire n4917_16;
wire n4916_12;
wire n4924_14;
wire n4922_17;
wire n4921_17;
wire n4920_18;
wire n4919_17;
wire n4918_18;
wire n4917_18;
wire n4916_14;
wire n4915_16;
wire n4915_18;
wire n4913_37;
wire n4913_39;
wire ea_dst_0_9;
wire t1_0_15;
wire dst_oper_0_9;
wire src_oper_0_9;
wire cpu_state_return_49_8;
wire ir_0_8;
wire spi_dout_0_8;
wire n4737_6;
wire n4196_6;
wire n198_6;
wire n6514_5;
wire n6656_5;
wire n6690_5;
wire n6702_5;
wire n6712_5;
wire n6744_5;
wire n165_8;
wire n202_8;
wire n2261_6;
wire shift_reg_0_10;
wire alu_out_15_40;
wire n4913_41;
wire alu_out_9_55;
wire n4660_57;
wire n3478_6;
wire spi_done;
wire dma_inc_r;
wire dma_trig_r;
wire dma_pause_r;
wire byte;
wire shift_done;
wire shift_overflow;
wire shift_msb;
wire shift_carry;
wire hold;
wire spi_en;
wire mar_ctrl;
wire div_reset;
wire div_start;
wire shift_load;
wire ws_we;
wire gwe_reg;
wire dwe_r;
wire swe_reg;
wire auto_inc;
wire alu_to_ws;
wire alu_carry;
wire LGT;
wire AGT;
wire EQUAL;
wire CARRY;
wire OVFLW;
wire PARITY;
wire div_overflow;
wire spi_din_7_5;
wire spi_din_7_9;
wire spi_din_7_13;
wire n3443_33_SUM;
wire n3443_36;
wire n3443_34_SUM;
wire n3443_38;
wire n3443_35_SUM;
wire n3443_40;
wire n3443_36_SUM;
wire n3443_42;
wire n3443_37_SUM;
wire n3443_44;
wire n3443_38_SUM;
wire n3443_46;
wire n3443_39_SUM;
wire n3443_48;
wire n3443_40_SUM;
wire n3443_50;
wire n3443_41_SUM;
wire n3443_52;
wire n3443_42_SUM;
wire n3443_54;
wire n3443_43_SUM;
wire n3443_56;
wire n3443_44_SUM;
wire n3443_58;
wire n3443_45_SUM;
wire n3443_60;
wire n3443_46_SUM;
wire n3443_62;
wire n3443_47_SUM;
wire n3443_64;
wire n1073_2;
wire n1073_1_1;
wire n1072_2;
wire n1072_1_1;
wire n1071_2;
wire n1071_1_1;
wire n1070_2;
wire n1070_1_1;
wire n1069_2;
wire n1069_1_1;
wire n1068_2;
wire n1068_1_1;
wire n1067_2;
wire n1067_1_1;
wire n1066_2;
wire n1066_1_1;
wire n1065_2;
wire n1065_1_1;
wire n1064_2;
wire n1064_1_1;
wire n1063_2;
wire n1063_1_1;
wire n1062_2;
wire n1062_1_1;
wire n1061_2;
wire n1061_1_1;
wire n1060_2;
wire n1060_1_1;
wire n1059_2;
wire n1059_1_0_COUT;
wire n75_1;
wire n75_2;
wire n74_1;
wire n74_2;
wire n73_1;
wire n73_2;
wire n72_1;
wire n72_2;
wire n71_1;
wire n71_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_0_COUT;
wire bml_addr_15_2;
wire bml_addr_14_2;
wire bml_addr_13_2;
wire bml_addr_12_2;
wire bml_addr_11_2;
wire bml_addr_10_2;
wire bml_addr_9_2;
wire bml_addr_8_2;
wire bml_addr_7_2;
wire bml_addr_6_2;
wire bml_addr_5_2;
wire bml_addr_4_2;
wire bml_addr_3_2;
wire bml_addr_2_0_COUT;
wire n523_1;
wire n523_2;
wire n522_1;
wire n522_2;
wire n521_1;
wire n521_2;
wire n520_1;
wire n520_2;
wire n519_1;
wire n519_2;
wire n518_1;
wire n518_2;
wire n517_1;
wire n517_2;
wire n516_1;
wire n516_2;
wire n515_1;
wire n515_2;
wire n514_1;
wire n514_2;
wire n513_1;
wire n513_2;
wire n512_1;
wire n512_2;
wire n511_1;
wire n511_2;
wire n510_1;
wire n510_2;
wire n509_1;
wire n509_0_COUT;
wire n540_1;
wire n540_2;
wire n539_1;
wire n539_2;
wire n538_1;
wire n538_2;
wire n537_1;
wire n537_2;
wire n536_1;
wire n536_2;
wire n535_1;
wire n535_2;
wire n534_1;
wire n534_2;
wire n533_1;
wire n533_2;
wire n532_1;
wire n532_2;
wire n531_1;
wire n531_2;
wire n530_1;
wire n530_2;
wire n529_1;
wire n529_2;
wire n528_1;
wire n528_2;
wire n527_1;
wire n527_2;
wire n526_1;
wire n526_0_COUT;
wire n560_1;
wire n560_2;
wire n559_1;
wire n559_2;
wire n558_1;
wire n558_2;
wire n557_1;
wire n557_2;
wire n556_1;
wire n556_2;
wire n555_1;
wire n555_2;
wire n554_1;
wire n554_2;
wire n553_1;
wire n553_2;
wire n552_1;
wire n552_2;
wire n551_1;
wire n551_2;
wire n550_1;
wire n550_2;
wire n549_1;
wire n549_2;
wire n548_1;
wire n548_2;
wire n547_1;
wire n547_2;
wire n546_1;
wire n546_2;
wire n545_1;
wire n545_0_COUT;
wire n577_1;
wire n577_2;
wire n576_1;
wire n576_2;
wire n575_1;
wire n575_2;
wire n574_1;
wire n574_2;
wire n573_1;
wire n573_2;
wire n572_1;
wire n572_2;
wire n571_1;
wire n571_2;
wire n570_1;
wire n570_2;
wire n569_1;
wire n569_2;
wire n568_1;
wire n568_2;
wire n567_1;
wire n567_2;
wire n566_1;
wire n566_2;
wire n565_1;
wire n565_2;
wire n564_1;
wire n564_2;
wire n563_1;
wire n563_2;
wire n562_1;
wire n562_0_COUT;
wire n3129_1;
wire n3129_2;
wire n3128_1;
wire n3128_2;
wire n3127_1;
wire n3127_2;
wire n3126_1;
wire n3126_2;
wire n3125_1;
wire n3125_2;
wire n3124_1;
wire n3124_2;
wire n3123_1;
wire n3123_2;
wire n3122_1;
wire n3122_2;
wire n3121_1;
wire n3121_2;
wire n3120_1;
wire n3120_2;
wire n3119_1;
wire n3119_2;
wire n3118_1;
wire n3118_2;
wire n3117_1;
wire n3117_2;
wire n3116_1;
wire n3116_2;
wire ea_t1t2_15_2;
wire ea_t1t2_14_2;
wire ea_t1t2_13_2;
wire ea_t1t2_12_2;
wire ea_t1t2_11_2;
wire ea_t1t2_10_2;
wire ea_t1t2_9_2;
wire ea_t1t2_8_2;
wire ea_t1t2_7_2;
wire ea_t1t2_6_2;
wire ea_t1t2_5_2;
wire ea_t1t2_4_2;
wire ea_t1t2_3_2;
wire ea_t1t2_2_2;
wire ea_t1t2_1_2;
wire ea_t1t2_0_0_COUT;
wire n468_2;
wire n468_3;
wire n467_2;
wire n467_3;
wire n466_2;
wire n466_3;
wire n465_2;
wire n465_3;
wire n464_2;
wire n464_3;
wire n463_2;
wire n463_3;
wire n462_2;
wire n462_0_COUT;
wire n488_2;
wire n488_3;
wire n487_2;
wire n487_3;
wire n486_2;
wire n486_3;
wire n485_2;
wire n485_3;
wire n484_2;
wire n484_3;
wire n483_2;
wire n483_3;
wire n482_2;
wire n482_3;
wire n481_2;
wire n481_0_COUT;
wire n2525_2;
wire n2525_3;
wire n2524_2;
wire n2524_3;
wire n2523_2;
wire n2523_3;
wire n2522_2;
wire n2522_3;
wire n2521_2;
wire n2521_3;
wire n2520_2;
wire n2520_3;
wire n2519_2;
wire n2519_3;
wire n2518_2;
wire n2518_3;
wire n2517_2;
wire n2517_3;
wire n2516_2;
wire n2516_3;
wire n2515_2;
wire n2515_3;
wire n2514_2;
wire n2514_3;
wire n2513_2;
wire n2513_3;
wire n2512_2;
wire n2512_3;
wire n2511_2;
wire n2511_3;
wire n2510_2;
wire n2509_6;
wire n469_6;
wire n469_5;
wire n2542_7;
wire n2542_6;
wire n2541_7;
wire n2541_6;
wire n2540_7;
wire n2540_6;
wire n2539_7;
wire n2539_6;
wire n2538_7;
wire n2538_6;
wire n2537_7;
wire n2537_6;
wire n2536_7;
wire n2536_6;
wire n2535_7;
wire n2535_6;
wire n2534_7;
wire n2534_6;
wire n2533_7;
wire n2533_6;
wire n2532_7;
wire n2532_6;
wire n2531_7;
wire n2531_6;
wire n2530_7;
wire n2530_6;
wire n2529_7;
wire n2529_6;
wire n2528_7;
wire n2528_6;
wire n2527_6;
wire n2526_9;
wire n2707_1_SUM;
wire n2707_3;
wire n2708_1_SUM;
wire n2708_3;
wire n2709_1_SUM;
wire n2709_3;
wire n2710_1_SUM;
wire n2710_3;
wire n2711_1_SUM;
wire n2711_3;
wire n2712_1_SUM;
wire n2712_3;
wire n2713_1_SUM;
wire n2713_3;
wire n2714_1_SUM;
wire n2714_3;
wire n2715_1_SUM;
wire n2715_3;
wire n2716_1_SUM;
wire n2716_3;
wire n2717_1_SUM;
wire n2717_3;
wire n2718_1_SUM;
wire n2718_3;
wire n2719_1_SUM;
wire n2719_3;
wire n2720_1_SUM;
wire n2720_3;
wire n2721_1_SUM;
wire n2721_3;
wire n2722_1_SUM;
wire n2722_3;
wire n1319_26;
wire n1320_26;
wire n1321_26;
wire n1322_26;
wire n1323_26;
wire n1324_26;
wire n1325_25;
wire n1325_27;
wire n1326_25;
wire n1326_27;
wire n1325_29;
wire n1326_29;
wire n1319_28;
wire n1320_28;
wire n1321_28;
wire n1322_28;
wire n1323_28;
wire n1324_28;
wire n1319_30;
wire n1320_30;
wire n1321_30;
wire n1322_30;
wire n1323_30;
wire n1324_30;
wire dma_trig_x_5;
wire alu_next_19_5;
wire alu_next_17_5;
wire alu_next_16_5;
wire alu_next_12_5;
wire alu_next_10_6;
wire alu_next_0_7;
wire dma_w_minus_1_s_7_11;
wire spi_din_7_24;
wire div_done;
wire [7:0] dma_diff_s;
wire [15:0] dma_src_x;
wire [15:0] dma_dst_x;
wire [7:0] dma_w_cnt_x;
wire [7:0] dma_h_cnt_x;
wire [1:0] dma_x_0;
wire [21:21] alu_next;
wire [1:0] Td_next;
wire [1:1] Ts_next;
wire [3:0] S_next;
wire [3:0] D_next;
wire [16:0] alu_out;
wire [15:8] alu_da;
wire [15:8] alu_sa;
wire [27:27] cpu_state_t1;
wire [6:0] dma_w_minus_1_s;
wire [1:0] spi_state;
wire [2:0] spi_counter;
wire [7:1] spi_dout_0;
wire [7:0] spi_din;
wire [7:0] dma_src_msb_r;
wire [7:0] dma_src_lsb_r;
wire [7:0] dma_dst_msb_r;
wire [7:0] dma_dst_lsb_r;
wire [7:0] dma_w_r;
wire [7:0] dma_h_r;
wire [7:0] dma_stride_r;
wire [15:0] dma_src_r;
wire [15:0] dma_dst_r_0;
wire [7:0] dma_w_cnt_r;
wire [7:0] dma_w_rst_r;
wire [7:0] dma_h_cnt_r;
wire [7:0] dma_diff_r;
wire [3:0] mar_sel;
wire [3:0] mar_low4;
wire [7:0] rdin_reg;
wire [6:0] format;
wire [21:0] alu_ctrl;
wire [2:0] shift_ctrl;
wire [15:0] pc;
wire [56:0] cpu_state;
wire [15:0] ir;
wire [1:0] Ts;
wire [3:0] S;
wire [1:0] Td;
wire [3:0] D;
wire [49:47] cpu_state_return;
wire [3:0] ws_addr;
wire [15:0] src_oper;
wire [15:0] ea_src;
wire [15:0] dst_oper;
wire [3:0] alu_reg;
wire [9:0] t1;
wire [4:0] shift_cnt_init;
wire [3:0] ws_dst;
wire [15:0] t2;
wire [15:0] ea_dst;
wire [15:8] ws_dst_save;
wire [15:0] shift_reg;
wire [4:0] shift_cnt;
wire [7:0] gdout;
wire [15:0] ws_dout;
wire [31:0] mpy_out;
wire [15:2] bml_yoff;
wire [15:2] bml_addr;
wire [15:0] ea_t1t2;
wire [1:0] mar;
wire [1:0] pix_in;
wire [15:0] div_quo;
wire [15:0] div_rmd;
wire [31:8] DO;
wire [35:32] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire [17:14] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire VCC;
wire GND;
  LUT3 mar_0_s1 (
    .F(n1141_2),
    .I0(pc[0]),
    .I1(t1[0]),
    .I2(mar_ctrl) 
);
defparam mar_0_s1.INIT=8'hCA;
  LUT3 mar_1_s1 (
    .F(n1142_2),
    .I0(pc[1]),
    .I1(t1[1]),
    .I2(mar_ctrl) 
);
defparam mar_1_s1.INIT=8'hCA;
  LUT3 gpu_addr_0_s0 (
    .F(n1143_2),
    .I0(pc[2]),
    .I1(t1[2]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_0_s0.INIT=8'hCA;
  LUT3 gpu_addr_1_s0 (
    .F(n1144_2),
    .I0(pc[3]),
    .I1(t1[3]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_1_s0.INIT=8'hCA;
  LUT3 gpu_addr_2_s0 (
    .F(n1145_2),
    .I0(pc[4]),
    .I1(t1[4]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_2_s0.INIT=8'hCA;
  LUT3 gpu_addr_3_s0 (
    .F(n1146_2),
    .I0(pc[5]),
    .I1(t1[5]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_3_s0.INIT=8'hCA;
  LUT3 gpu_addr_4_s0 (
    .F(n1147_2),
    .I0(pc[6]),
    .I1(t1[6]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_4_s0.INIT=8'hCA;
  LUT3 gpu_addr_5_s0 (
    .F(n1148_2),
    .I0(pc[7]),
    .I1(t1[7]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_5_s0.INIT=8'hCA;
  LUT3 gpu_addr_6_s0 (
    .F(n1149_2),
    .I0(pc[8]),
    .I1(t1[8]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_6_s0.INIT=8'hCA;
  LUT3 gpu_addr_7_s0 (
    .F(n1150_2),
    .I0(pc[9]),
    .I1(t1[9]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_7_s0.INIT=8'hCA;
  LUT3 gpu_addr_8_s0 (
    .F(n1151_2),
    .I0(pc[10]),
    .I1(gpu_raddr[0]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_8_s0.INIT=8'hCA;
  LUT3 gpu_addr_9_s0 (
    .F(n1152_2),
    .I0(pc[11]),
    .I1(gpu_raddr[1]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_9_s0.INIT=8'hCA;
  LUT3 gpu_addr_10_s0 (
    .F(n1153_2),
    .I0(pc[12]),
    .I1(gpu_raddr[2]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_10_s0.INIT=8'hCA;
  LUT3 gpu_addr_11_s0 (
    .F(n1154_2),
    .I0(pc[13]),
    .I1(gpu_raddr[3]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_11_s0.INIT=8'hCA;
  LUT3 gpu_addr_12_s0 (
    .F(n1155_2),
    .I0(pc[14]),
    .I1(gpu_raddr[4]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_12_s0.INIT=8'hCA;
  LUT3 gpu_addr_13_s0 (
    .F(n1156_2),
    .I0(pc[15]),
    .I1(gpu_raddr[5]),
    .I2(mar_ctrl) 
);
defparam gpu_addr_13_s0.INIT=8'hCA;
  LUT3 pix_in_0_s6 (
    .F(pix_in_0_6),
    .I0(cpu_dout_s[0]),
    .I1(cpu_dout_s[2]),
    .I2(src_oper[7]) 
);
defparam pix_in_0_s6.INIT=8'hCA;
  LUT3 pix_in_0_s7 (
    .F(pix_in_0_7),
    .I0(cpu_dout_s[4]),
    .I1(cpu_dout_s[6]),
    .I2(src_oper[7]) 
);
defparam pix_in_0_s7.INIT=8'hCA;
  LUT3 pix_in_1_s6 (
    .F(pix_in_1_6),
    .I0(cpu_dout_s[1]),
    .I1(cpu_dout_s[3]),
    .I2(src_oper[7]) 
);
defparam pix_in_1_s6.INIT=8'hCA;
  LUT3 pix_in_1_s7 (
    .F(pix_in_1_7),
    .I0(cpu_dout_s[5]),
    .I1(cpu_dout_s[7]),
    .I2(src_oper[7]) 
);
defparam pix_in_1_s7.INIT=8'hCA;
  LUT3 n1319_s27 (
    .F(n1319_22),
    .I0(dma_src_msb_r[0]),
    .I1(dma_src_lsb_r[0]),
    .I2(mar_low4[3]) 
);
defparam n1319_s27.INIT=8'hCA;
  LUT3 n1319_s28 (
    .F(n1319_23),
    .I0(dma_dst_msb_r[0]),
    .I1(dma_dst_lsb_r[0]),
    .I2(mar_low4[3]) 
);
defparam n1319_s28.INIT=8'hCA;
  LUT3 n1320_s27 (
    .F(n1320_22),
    .I0(dma_src_msb_r[1]),
    .I1(dma_src_lsb_r[1]),
    .I2(mar_low4[3]) 
);
defparam n1320_s27.INIT=8'hCA;
  LUT3 n1320_s28 (
    .F(n1320_23),
    .I0(dma_dst_msb_r[1]),
    .I1(dma_dst_lsb_r[1]),
    .I2(mar_low4[3]) 
);
defparam n1320_s28.INIT=8'hCA;
  LUT3 n1321_s27 (
    .F(n1321_22),
    .I0(dma_src_msb_r[2]),
    .I1(dma_src_lsb_r[2]),
    .I2(mar_low4[3]) 
);
defparam n1321_s27.INIT=8'hCA;
  LUT3 n1321_s28 (
    .F(n1321_23),
    .I0(dma_dst_msb_r[2]),
    .I1(dma_dst_lsb_r[2]),
    .I2(mar_low4[3]) 
);
defparam n1321_s28.INIT=8'hCA;
  LUT3 n1322_s27 (
    .F(n1322_22),
    .I0(dma_src_msb_r[3]),
    .I1(dma_src_lsb_r[3]),
    .I2(mar_low4[3]) 
);
defparam n1322_s27.INIT=8'hCA;
  LUT3 n1322_s28 (
    .F(n1322_23),
    .I0(dma_dst_msb_r[3]),
    .I1(dma_dst_lsb_r[3]),
    .I2(mar_low4[3]) 
);
defparam n1322_s28.INIT=8'hCA;
  LUT3 n1323_s27 (
    .F(n1323_22),
    .I0(dma_src_msb_r[4]),
    .I1(dma_src_lsb_r[4]),
    .I2(mar_low4[3]) 
);
defparam n1323_s27.INIT=8'hCA;
  LUT3 n1323_s28 (
    .F(n1323_23),
    .I0(dma_dst_msb_r[4]),
    .I1(dma_dst_lsb_r[4]),
    .I2(mar_low4[3]) 
);
defparam n1323_s28.INIT=8'hCA;
  LUT3 n1324_s27 (
    .F(n1324_22),
    .I0(dma_src_msb_r[5]),
    .I1(dma_src_lsb_r[5]),
    .I2(mar_low4[3]) 
);
defparam n1324_s27.INIT=8'hCA;
  LUT3 n1324_s28 (
    .F(n1324_23),
    .I0(dma_dst_msb_r[5]),
    .I1(dma_dst_lsb_r[5]),
    .I2(mar_low4[3]) 
);
defparam n1324_s28.INIT=8'hCA;
  LUT3 n1325_s25 (
    .F(n1325_20),
    .I0(dma_src_msb_r[6]),
    .I1(dma_src_lsb_r[6]),
    .I2(mar_low4[3]) 
);
defparam n1325_s25.INIT=8'hCA;
  LUT3 n1325_s26 (
    .F(n1325_21),
    .I0(dma_dst_msb_r[6]),
    .I1(dma_dst_lsb_r[6]),
    .I2(mar_low4[3]) 
);
defparam n1325_s26.INIT=8'hCA;
  LUT3 n1325_s27 (
    .F(n1325_22),
    .I0(dma_w_r[6]),
    .I1(dma_h_r[6]),
    .I2(mar_low4[3]) 
);
defparam n1325_s27.INIT=8'hCA;
  LUT3 n1325_s28 (
    .F(n1325_23),
    .I0(dma_stride_r[6]),
    .I1(dma_inc_r),
    .I2(mar_low4[3]) 
);
defparam n1325_s28.INIT=8'hCA;
  LUT3 n1326_s25 (
    .F(n1326_20),
    .I0(dma_src_msb_r[7]),
    .I1(dma_src_lsb_r[7]),
    .I2(mar_low4[3]) 
);
defparam n1326_s25.INIT=8'hCA;
  LUT3 n1326_s26 (
    .F(n1326_21),
    .I0(dma_dst_msb_r[7]),
    .I1(dma_dst_lsb_r[7]),
    .I2(mar_low4[3]) 
);
defparam n1326_s26.INIT=8'hCA;
  LUT3 n1326_s27 (
    .F(n1326_22),
    .I0(dma_w_r[7]),
    .I1(dma_h_r[7]),
    .I2(mar_low4[3]) 
);
defparam n1326_s27.INIT=8'hCA;
  LUT3 n1326_s28 (
    .F(n1326_23),
    .I0(dma_stride_r[7]),
    .I1(dma_copy_r),
    .I2(mar_low4[3]) 
);
defparam n1326_s28.INIT=8'hCA;
  LUT3 dma_diff_s_0_s0 (
    .F(dma_diff_s[0]),
    .I0(n481_2),
    .I1(n462_2),
    .I2(dma_inc_r) 
);
defparam dma_diff_s_0_s0.INIT=8'hAC;
  LUT3 dma_diff_s_1_s0 (
    .F(dma_diff_s[1]),
    .I0(n463_2),
    .I1(n482_2),
    .I2(dma_inc_r) 
);
defparam dma_diff_s_1_s0.INIT=8'hCA;
  LUT3 dma_diff_s_2_s0 (
    .F(dma_diff_s[2]),
    .I0(n464_2),
    .I1(n483_2),
    .I2(dma_inc_r) 
);
defparam dma_diff_s_2_s0.INIT=8'hCA;
  LUT3 dma_diff_s_3_s0 (
    .F(dma_diff_s[3]),
    .I0(n465_2),
    .I1(n484_2),
    .I2(dma_inc_r) 
);
defparam dma_diff_s_3_s0.INIT=8'hCA;
  LUT3 dma_diff_s_4_s0 (
    .F(dma_diff_s[4]),
    .I0(n466_2),
    .I1(n485_2),
    .I2(dma_inc_r) 
);
defparam dma_diff_s_4_s0.INIT=8'hCA;
  LUT3 dma_diff_s_5_s0 (
    .F(dma_diff_s[5]),
    .I0(n467_2),
    .I1(n486_2),
    .I2(dma_inc_r) 
);
defparam dma_diff_s_5_s0.INIT=8'hCA;
  LUT3 dma_diff_s_6_s0 (
    .F(dma_diff_s[6]),
    .I0(n468_2),
    .I1(n487_2),
    .I2(dma_inc_r) 
);
defparam dma_diff_s_6_s0.INIT=8'hCA;
  LUT3 dma_diff_s_7_s0 (
    .F(dma_diff_s[7]),
    .I0(n469_6),
    .I1(n488_2),
    .I2(dma_inc_r) 
);
defparam dma_diff_s_7_s0.INIT=8'hCA;
  LUT3 n6404_s0 (
    .F(n6404_3),
    .I0(n6404_4),
    .I1(shift_cnt[4]),
    .I2(shift_load) 
);
defparam n6404_s0.INIT=8'h0D;
  LUT2 n2196_s0 (
    .F(n2196_3),
    .I0(shift_reg[0]),
    .I1(shift_msb) 
);
defparam n2196_s0.INIT=4'h6;
  LUT4 n2201_s0 (
    .F(n2201_3),
    .I0(shift_cnt[1]),
    .I1(shift_cnt[2]),
    .I2(n2201_4),
    .I3(shift_cnt[0]) 
);
defparam n2201_s0.INIT=16'h1000;
  LUT4 n2227_s0 (
    .F(n2227_3),
    .I0(shift_reg[0]),
    .I1(shift_reg[15]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2227_s0.INIT=16'hACCA;
  LUT3 n2228_s0 (
    .F(n2228_3),
    .I0(ws_dout[0]),
    .I1(n2228_4),
    .I2(shift_load) 
);
defparam n2228_s0.INIT=8'hA3;
  LUT3 n2229_s0 (
    .F(n2229_3),
    .I0(ws_dout[1]),
    .I1(n2229_4),
    .I2(shift_load) 
);
defparam n2229_s0.INIT=8'hAC;
  LUT3 n2230_s0 (
    .F(n2230_3),
    .I0(ws_dout[2]),
    .I1(n2230_4),
    .I2(shift_load) 
);
defparam n2230_s0.INIT=8'hAC;
  LUT3 n2231_s0 (
    .F(n2231_3),
    .I0(ws_dout[3]),
    .I1(n2231_4),
    .I2(shift_load) 
);
defparam n2231_s0.INIT=8'hAC;
  LUT3 n2232_s0 (
    .F(n2232_3),
    .I0(ws_dout[4]),
    .I1(n2232_4),
    .I2(shift_load) 
);
defparam n2232_s0.INIT=8'hAC;
  LUT3 n2233_s0 (
    .F(n2233_3),
    .I0(ws_dout[5]),
    .I1(n2233_4),
    .I2(shift_load) 
);
defparam n2233_s0.INIT=8'hAC;
  LUT3 n2234_s0 (
    .F(n2234_3),
    .I0(ws_dout[6]),
    .I1(n2234_4),
    .I2(shift_load) 
);
defparam n2234_s0.INIT=8'hAC;
  LUT3 n2235_s0 (
    .F(n2235_3),
    .I0(ws_dout[7]),
    .I1(n2235_4),
    .I2(shift_load) 
);
defparam n2235_s0.INIT=8'hAC;
  LUT3 n2236_s0 (
    .F(n2236_3),
    .I0(ws_dout[8]),
    .I1(n2236_4),
    .I2(shift_load) 
);
defparam n2236_s0.INIT=8'hAC;
  LUT3 n2237_s0 (
    .F(n2237_3),
    .I0(ws_dout[9]),
    .I1(n2237_4),
    .I2(shift_load) 
);
defparam n2237_s0.INIT=8'hAC;
  LUT3 n2238_s0 (
    .F(n2238_3),
    .I0(ws_dout[10]),
    .I1(n2238_4),
    .I2(shift_load) 
);
defparam n2238_s0.INIT=8'hAC;
  LUT3 n2239_s0 (
    .F(n2239_3),
    .I0(ws_dout[11]),
    .I1(n2239_4),
    .I2(shift_load) 
);
defparam n2239_s0.INIT=8'hAC;
  LUT3 n2240_s0 (
    .F(n2240_3),
    .I0(ws_dout[12]),
    .I1(n2240_4),
    .I2(shift_load) 
);
defparam n2240_s0.INIT=8'hAC;
  LUT3 n2241_s0 (
    .F(n2241_3),
    .I0(ws_dout[13]),
    .I1(n2241_4),
    .I2(shift_load) 
);
defparam n2241_s0.INIT=8'hAC;
  LUT3 n2242_s0 (
    .F(n2242_3),
    .I0(ws_dout[14]),
    .I1(n2242_4),
    .I2(shift_load) 
);
defparam n2242_s0.INIT=8'hAC;
  LUT3 n2243_s0 (
    .F(n2243_3),
    .I0(ws_dout[15]),
    .I1(n2243_4),
    .I2(shift_load) 
);
defparam n2243_s0.INIT=8'hA3;
  LUT4 n2262_s0 (
    .F(n2262_3),
    .I0(shift_cnt_init[3]),
    .I1(n2262_4),
    .I2(shift_cnt[3]),
    .I3(shift_load) 
);
defparam n2262_s0.INIT=16'hAA3C;
  LUT4 n2263_s0 (
    .F(n2263_3),
    .I0(shift_cnt_init[2]),
    .I1(n2263_4),
    .I2(shift_cnt[2]),
    .I3(shift_load) 
);
defparam n2263_s0.INIT=16'hAA3C;
  LUT4 n2264_s0 (
    .F(n2264_3),
    .I0(shift_cnt_init[1]),
    .I1(shift_cnt[0]),
    .I2(shift_cnt[1]),
    .I3(shift_load) 
);
defparam n2264_s0.INIT=16'hAAC3;
  LUT3 n2265_s0 (
    .F(n2265_3),
    .I0(shift_cnt[0]),
    .I1(shift_cnt_init[0]),
    .I2(shift_load) 
);
defparam n2265_s0.INIT=8'hC5;
  LUT3 CARRY_next_s0 (
    .F(CARRY_next),
    .I0(alu_carry),
    .I1(ws_dout[3]),
    .I2(CARRY_next_4) 
);
defparam CARRY_next_s0.INIT=8'hCA;
  LUT3 PARITY_next_s0 (
    .F(PARITY_next),
    .I0(PARITY_next_4),
    .I1(ws_dout[5]),
    .I2(CARRY_next_4) 
);
defparam PARITY_next_s0.INIT=8'hC5;
  LUT4 n3380_s0 (
    .F(n3380_3),
    .I0(n3380_4),
    .I1(n3380_5),
    .I2(ws_dout[0]),
    .I3(CARRY_next_4) 
);
defparam n3380_s0.INIT=16'hF0BB;
  LUT4 n3381_s0 (
    .F(n3381_3),
    .I0(n3381_4),
    .I1(n3381_5),
    .I2(ws_dout[1]),
    .I3(CARRY_next_4) 
);
defparam n3381_s0.INIT=16'hF077;
  LUT4 n3382_s0 (
    .F(n3382_3),
    .I0(n3382_10),
    .I1(n3382_5),
    .I2(ws_dout[2]),
    .I3(CARRY_next_4) 
);
defparam n3382_s0.INIT=16'hF0BB;
  LUT4 n3384_s0 (
    .F(n3384_3),
    .I0(n3384_4),
    .I1(n3384_5),
    .I2(ws_dout[4]),
    .I3(CARRY_next_4) 
);
defparam n3384_s0.INIT=16'hF077;
  LUT4 n3472_s0 (
    .F(n3472_3),
    .I0(ws_dout[15]),
    .I1(ws_dout[12]),
    .I2(ws_dout[13]),
    .I3(ws_dout[14]) 
);
defparam n3472_s0.INIT=16'h0001;
  LUT3 n3479_s0 (
    .F(n3479_3),
    .I0(ws_dout[12]),
    .I1(n3479_6),
    .I2(ir[8]) 
);
defparam n3479_s0.INIT=8'hF8;
  LUT3 n3480_s0 (
    .F(n3480_3),
    .I0(ws_dout[13]),
    .I1(n3479_6),
    .I2(ir[9]) 
);
defparam n3480_s0.INIT=8'hF8;
  LUT3 n3481_s0 (
    .F(n3481_3),
    .I0(ws_dout[14]),
    .I1(n3479_6),
    .I2(ir[10]) 
);
defparam n3481_s0.INIT=8'hF8;
  LUT3 n3482_s0 (
    .F(n3482_3),
    .I0(ws_dout[15]),
    .I1(n3479_6),
    .I2(ir[11]) 
);
defparam n3482_s0.INIT=8'hF8;
  LUT2 n3984_s0 (
    .F(n3984_3),
    .I0(cpu_state[52]),
    .I1(cpu_state[40]) 
);
defparam n3984_s0.INIT=4'hE;
  LUT2 n4784_s0 (
    .F(n4784_3),
    .I0(cpu_state[26]),
    .I1(cpu_state[27]) 
);
defparam n4784_s0.INIT=4'hE;
  LUT4 n4913_s0 (
    .F(n4913_3),
    .I0(n4913_4),
    .I1(n4913_39),
    .I2(n4913_37),
    .I3(n4913_7) 
);
defparam n4913_s0.INIT=16'h888F;
  LUT4 n4914_s0 (
    .F(n4914_3),
    .I0(gpu_rst_n),
    .I1(reg54gpu_msb[1]),
    .I2(n4914_4),
    .I3(n4914_5) 
);
defparam n4914_s0.INIT=16'hE0EE;
  LUT4 n4915_s0 (
    .F(n4915_3),
    .I0(n4915_4),
    .I1(n4915_18),
    .I2(n4915_16),
    .I3(n4915_7) 
);
defparam n4915_s0.INIT=16'h888F;
  LUT4 n4916_s0 (
    .F(n4916_3),
    .I0(format[3]),
    .I1(n4916_4),
    .I2(n4916_14),
    .I3(n4916_6) 
);
defparam n4916_s0.INIT=16'hFFD0;
  LUT4 n4917_s0 (
    .F(n4917_3),
    .I0(n4917_4),
    .I1(format[3]),
    .I2(n4917_18),
    .I3(n4917_6) 
);
defparam n4917_s0.INIT=16'hFF70;
  LUT4 n4918_s0 (
    .F(n4918_3),
    .I0(n4918_4),
    .I1(format[3]),
    .I2(n4918_18),
    .I3(n4918_6) 
);
defparam n4918_s0.INIT=16'hFF70;
  LUT4 n4919_s0 (
    .F(n4919_3),
    .I0(format[3]),
    .I1(n4919_4),
    .I2(n4919_17),
    .I3(n4919_6) 
);
defparam n4919_s0.INIT=16'hFFD0;
  LUT4 n4920_s0 (
    .F(n4920_3),
    .I0(n4920_4),
    .I1(format[3]),
    .I2(n4920_18),
    .I3(n4920_6) 
);
defparam n4920_s0.INIT=16'hFF70;
  LUT4 n4921_s0 (
    .F(n4921_3),
    .I0(n4921_4),
    .I1(format[3]),
    .I2(n4921_17),
    .I3(n4921_6) 
);
defparam n4921_s0.INIT=16'hFF70;
  LUT4 n4922_s0 (
    .F(n4922_3),
    .I0(format[3]),
    .I1(n4922_4),
    .I2(n4922_17),
    .I3(n4922_6) 
);
defparam n4922_s0.INIT=16'hFFD0;
  LUT4 n4923_s0 (
    .F(n4923_3),
    .I0(n4923_4),
    .I1(n4923_5),
    .I2(reg55gpu_lsb[2]),
    .I3(gpu_rst_n) 
);
defparam n4923_s0.INIT=16'h77F0;
  LUT4 n4924_s0 (
    .F(n4924_3),
    .I0(format[3]),
    .I1(n4924_4),
    .I2(n4924_14),
    .I3(n4924_6) 
);
defparam n4924_s0.INIT=16'hFFD0;
  LUT4 n4925_s0 (
    .F(n4925_3),
    .I0(n4925_4),
    .I1(n4925_5),
    .I2(reg55gpu_lsb[4]),
    .I3(gpu_rst_n) 
);
defparam n4925_s0.INIT=16'h7770;
  LUT4 n4926_s0 (
    .F(n4926_3),
    .I0(gpu_rst_n),
    .I1(reg55gpu_lsb[5]),
    .I2(n4926_4),
    .I3(n4926_5) 
);
defparam n4926_s0.INIT=16'hE0EE;
  LUT4 n4927_s0 (
    .F(n4927_3),
    .I0(gpu_rst_n),
    .I1(reg55gpu_lsb[6]),
    .I2(n4927_4),
    .I3(n4927_5) 
);
defparam n4927_s0.INIT=16'hE0EE;
  LUT4 n4928_s0 (
    .F(n4928_3),
    .I0(n4928_4),
    .I1(n4928_5),
    .I2(reg55gpu_lsb[7]),
    .I3(gpu_rst_n) 
);
defparam n4928_s0.INIT=16'hEEF0;
  LUT4 n176_s5 (
    .F(n176_10),
    .I0(spi_en),
    .I1(spi_state[1]),
    .I2(spi_state[0]),
    .I3(n176_11) 
);
defparam n176_s5.INIT=16'hBE8E;
  LUT3 n182_s3 (
    .F(n182_7),
    .I0(spi_dout_0[1]),
    .I1(src_oper[0]),
    .I2(spi_state[1]) 
);
defparam n182_s3.INIT=8'hAC;
  LUT3 n183_s3 (
    .F(n183_7),
    .I0(spi_dout_0[2]),
    .I1(src_oper[1]),
    .I2(spi_state[1]) 
);
defparam n183_s3.INIT=8'hAC;
  LUT3 n184_s3 (
    .F(n184_7),
    .I0(spi_dout_0[3]),
    .I1(src_oper[2]),
    .I2(spi_state[1]) 
);
defparam n184_s3.INIT=8'hAC;
  LUT3 n185_s3 (
    .F(n185_7),
    .I0(spi_dout_0[4]),
    .I1(src_oper[3]),
    .I2(spi_state[1]) 
);
defparam n185_s3.INIT=8'hAC;
  LUT3 n186_s3 (
    .F(n186_7),
    .I0(spi_dout_0[5]),
    .I1(src_oper[4]),
    .I2(spi_state[1]) 
);
defparam n186_s3.INIT=8'hAC;
  LUT3 n187_s3 (
    .F(n187_7),
    .I0(spi_dout_0[6]),
    .I1(src_oper[5]),
    .I2(spi_state[1]) 
);
defparam n187_s3.INIT=8'hAC;
  LUT3 n188_s3 (
    .F(n188_7),
    .I0(spi_dout_0[7]),
    .I1(src_oper[6]),
    .I2(spi_state[1]) 
);
defparam n188_s3.INIT=8'hAC;
  LUT3 dma_src_x_0_s4 (
    .F(dma_src_x[0]),
    .I0(dma_src_msb_r[0]),
    .I1(dma_src_x_0_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_0_s4.INIT=8'h3A;
  LUT3 dma_src_x_1_s4 (
    .F(dma_src_x[1]),
    .I0(dma_src_msb_r[1]),
    .I1(dma_src_x_1_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_1_s4.INIT=8'h3A;
  LUT3 dma_src_x_2_s4 (
    .F(dma_src_x[2]),
    .I0(dma_src_msb_r[2]),
    .I1(dma_src_x_2_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_2_s4.INIT=8'h3A;
  LUT3 dma_src_x_3_s4 (
    .F(dma_src_x[3]),
    .I0(dma_src_msb_r[3]),
    .I1(dma_src_x_3_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_3_s4.INIT=8'h3A;
  LUT3 dma_src_x_4_s4 (
    .F(dma_src_x[4]),
    .I0(dma_src_msb_r[4]),
    .I1(dma_src_x_4_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_4_s4.INIT=8'h3A;
  LUT3 dma_src_x_5_s4 (
    .F(dma_src_x[5]),
    .I0(dma_src_msb_r[5]),
    .I1(dma_src_x_5_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_5_s4.INIT=8'h3A;
  LUT3 dma_src_x_6_s4 (
    .F(dma_src_x[6]),
    .I0(dma_src_msb_r[6]),
    .I1(dma_src_x_6_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_6_s4.INIT=8'h3A;
  LUT3 dma_src_x_7_s4 (
    .F(dma_src_x[7]),
    .I0(dma_src_msb_r[7]),
    .I1(dma_src_x_7_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_7_s4.INIT=8'h3A;
  LUT3 dma_src_x_8_s4 (
    .F(dma_src_x[8]),
    .I0(dma_src_lsb_r[0]),
    .I1(dma_src_x_8_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_8_s4.INIT=8'h3A;
  LUT3 dma_src_x_9_s4 (
    .F(dma_src_x[9]),
    .I0(dma_src_lsb_r[1]),
    .I1(dma_src_x_9_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_9_s4.INIT=8'h3A;
  LUT3 dma_src_x_10_s4 (
    .F(dma_src_x[10]),
    .I0(dma_src_lsb_r[2]),
    .I1(dma_src_x_10_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_10_s4.INIT=8'h3A;
  LUT3 dma_src_x_11_s4 (
    .F(dma_src_x[11]),
    .I0(dma_src_lsb_r[3]),
    .I1(dma_src_x_11_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_11_s4.INIT=8'h3A;
  LUT3 dma_src_x_12_s4 (
    .F(dma_src_x[12]),
    .I0(dma_src_lsb_r[4]),
    .I1(dma_src_x_12_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_12_s4.INIT=8'h3A;
  LUT3 dma_src_x_13_s4 (
    .F(dma_src_x[13]),
    .I0(dma_src_lsb_r[5]),
    .I1(dma_src_x_13_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_13_s4.INIT=8'h3A;
  LUT3 dma_src_x_14_s4 (
    .F(dma_src_x[14]),
    .I0(dma_src_lsb_r[6]),
    .I1(dma_src_x_14_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_14_s4.INIT=8'h3A;
  LUT3 dma_src_x_15_s4 (
    .F(dma_src_x[15]),
    .I0(dma_src_lsb_r[7]),
    .I1(dma_src_x_15_9),
    .I2(dma_r[1]) 
);
defparam dma_src_x_15_s4.INIT=8'hCA;
  LUT3 dma_dst_x_0_s3 (
    .F(dma_dst_x[0]),
    .I0(dma_dst_msb_r[0]),
    .I1(dma_dst_x_0_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_0_s3.INIT=8'h3A;
  LUT3 dma_dst_x_1_s3 (
    .F(dma_dst_x[1]),
    .I0(dma_dst_msb_r[1]),
    .I1(dma_dst_x_1_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_1_s3.INIT=8'h3A;
  LUT3 dma_dst_x_2_s3 (
    .F(dma_dst_x[2]),
    .I0(dma_dst_msb_r[2]),
    .I1(dma_dst_x_2_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_2_s3.INIT=8'h3A;
  LUT3 dma_dst_x_3_s3 (
    .F(dma_dst_x[3]),
    .I0(dma_dst_msb_r[3]),
    .I1(dma_dst_x_3_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_3_s3.INIT=8'h3A;
  LUT3 dma_dst_x_4_s3 (
    .F(dma_dst_x[4]),
    .I0(dma_dst_msb_r[4]),
    .I1(dma_dst_x_4_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_4_s3.INIT=8'h3A;
  LUT3 dma_dst_x_5_s3 (
    .F(dma_dst_x[5]),
    .I0(dma_dst_msb_r[5]),
    .I1(dma_dst_x_5_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_5_s3.INIT=8'h3A;
  LUT3 dma_dst_x_6_s3 (
    .F(dma_dst_x[6]),
    .I0(dma_dst_msb_r[6]),
    .I1(dma_dst_x_6_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_6_s3.INIT=8'h3A;
  LUT3 dma_dst_x_7_s3 (
    .F(dma_dst_x[7]),
    .I0(dma_dst_msb_r[7]),
    .I1(dma_dst_x_7_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_7_s3.INIT=8'h3A;
  LUT3 dma_dst_x_8_s3 (
    .F(dma_dst_x[8]),
    .I0(dma_dst_lsb_r[0]),
    .I1(dma_dst_x_8_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_8_s3.INIT=8'h3A;
  LUT3 dma_dst_x_9_s3 (
    .F(dma_dst_x[9]),
    .I0(dma_dst_lsb_r[1]),
    .I1(dma_dst_x_9_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_9_s3.INIT=8'h3A;
  LUT3 dma_dst_x_10_s3 (
    .F(dma_dst_x[10]),
    .I0(dma_dst_lsb_r[2]),
    .I1(dma_dst_x_10_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_10_s3.INIT=8'h3A;
  LUT3 dma_dst_x_11_s3 (
    .F(dma_dst_x[11]),
    .I0(dma_dst_lsb_r[3]),
    .I1(dma_dst_x_11_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_11_s3.INIT=8'h3A;
  LUT3 dma_dst_x_12_s3 (
    .F(dma_dst_x[12]),
    .I0(dma_dst_lsb_r[4]),
    .I1(dma_dst_x_12_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_12_s3.INIT=8'h3A;
  LUT3 dma_dst_x_13_s3 (
    .F(dma_dst_x[13]),
    .I0(dma_dst_lsb_r[5]),
    .I1(dma_dst_x_13_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_13_s3.INIT=8'h3A;
  LUT3 dma_dst_x_14_s3 (
    .F(dma_dst_x[14]),
    .I0(dma_dst_lsb_r[6]),
    .I1(dma_dst_x_14_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_14_s3.INIT=8'h3A;
  LUT3 dma_dst_x_15_s3 (
    .F(dma_dst_x[15]),
    .I0(dma_dst_lsb_r[7]),
    .I1(dma_dst_x_15_8),
    .I2(dma_r[1]) 
);
defparam dma_dst_x_15_s3.INIT=8'hCA;
  LUT3 dma_w_cnt_x_0_s3 (
    .F(dma_w_cnt_x[0]),
    .I0(dma_w_r[0]),
    .I1(dma_w_cnt_x_0_8),
    .I2(dma_r[1]) 
);
defparam dma_w_cnt_x_0_s3.INIT=8'h3A;
  LUT3 dma_w_cnt_x_1_s3 (
    .F(dma_w_cnt_x[1]),
    .I0(dma_w_r[1]),
    .I1(dma_w_cnt_x_1_8),
    .I2(dma_r[1]) 
);
defparam dma_w_cnt_x_1_s3.INIT=8'h3A;
  LUT3 dma_w_cnt_x_2_s3 (
    .F(dma_w_cnt_x[2]),
    .I0(dma_w_r[2]),
    .I1(dma_w_cnt_x_2_8),
    .I2(dma_r[1]) 
);
defparam dma_w_cnt_x_2_s3.INIT=8'h3A;
  LUT3 dma_w_cnt_x_3_s3 (
    .F(dma_w_cnt_x[3]),
    .I0(dma_w_r[3]),
    .I1(dma_w_cnt_x_3_8),
    .I2(dma_r[1]) 
);
defparam dma_w_cnt_x_3_s3.INIT=8'h3A;
  LUT3 dma_w_cnt_x_4_s3 (
    .F(dma_w_cnt_x[4]),
    .I0(dma_w_r[4]),
    .I1(dma_w_cnt_x_4_8),
    .I2(dma_r[1]) 
);
defparam dma_w_cnt_x_4_s3.INIT=8'h3A;
  LUT3 dma_w_cnt_x_5_s3 (
    .F(dma_w_cnt_x[5]),
    .I0(dma_w_r[5]),
    .I1(dma_w_cnt_x_5_8),
    .I2(dma_r[1]) 
);
defparam dma_w_cnt_x_5_s3.INIT=8'h3A;
  LUT3 dma_w_cnt_x_6_s3 (
    .F(dma_w_cnt_x[6]),
    .I0(dma_w_r[6]),
    .I1(dma_w_cnt_x_6_8),
    .I2(dma_r[1]) 
);
defparam dma_w_cnt_x_6_s3.INIT=8'h3A;
  LUT4 dma_w_cnt_x_7_s3 (
    .F(dma_w_cnt_x[7]),
    .I0(dma_w_cnt_x_7_8),
    .I1(dma_w_cnt_r[7]),
    .I2(dma_w_r[7]),
    .I3(dma_r[1]) 
);
defparam dma_w_cnt_x_7_s3.INIT=16'hBBF0;
  LUT4 dma_h_cnt_x_0_s4 (
    .F(dma_h_cnt_x[0]),
    .I0(dma_h_r[0]),
    .I1(dma_h_cnt_x_0_9),
    .I2(dma_h_cnt_r[0]),
    .I3(dma_r[1]) 
);
defparam dma_h_cnt_x_0_s4.INIT=16'h3CAA;
  LUT4 dma_h_cnt_x_1_s4 (
    .F(dma_h_cnt_x[1]),
    .I0(dma_h_r[1]),
    .I1(dma_h_cnt_x_1_9),
    .I2(dma_h_cnt_r[1]),
    .I3(dma_r[1]) 
);
defparam dma_h_cnt_x_1_s4.INIT=16'h3CAA;
  LUT4 dma_h_cnt_x_2_s4 (
    .F(dma_h_cnt_x[2]),
    .I0(dma_h_r[2]),
    .I1(dma_h_cnt_x_2_9),
    .I2(dma_h_cnt_r[2]),
    .I3(dma_r[1]) 
);
defparam dma_h_cnt_x_2_s4.INIT=16'h3CAA;
  LUT4 dma_h_cnt_x_3_s4 (
    .F(dma_h_cnt_x[3]),
    .I0(dma_h_r[3]),
    .I1(dma_h_cnt_r[3]),
    .I2(dma_h_cnt_x_3_9),
    .I3(dma_r[1]) 
);
defparam dma_h_cnt_x_3_s4.INIT=16'h3CAA;
  LUT4 dma_h_cnt_x_4_s4 (
    .F(dma_h_cnt_x[4]),
    .I0(dma_h_r[4]),
    .I1(dma_h_cnt_x_4_9),
    .I2(dma_h_cnt_r[4]),
    .I3(dma_r[1]) 
);
defparam dma_h_cnt_x_4_s4.INIT=16'h3CAA;
  LUT4 dma_h_cnt_x_5_s4 (
    .F(dma_h_cnt_x[5]),
    .I0(dma_h_r[5]),
    .I1(dma_h_cnt_x_5_9),
    .I2(dma_h_cnt_r[5]),
    .I3(dma_r[1]) 
);
defparam dma_h_cnt_x_5_s4.INIT=16'h3CAA;
  LUT4 dma_h_cnt_x_6_s4 (
    .F(dma_h_cnt_x[6]),
    .I0(dma_h_r[6]),
    .I1(dma_h_cnt_r[6]),
    .I2(dma_h_cnt_r[7]),
    .I3(dma_r[1]) 
);
defparam dma_h_cnt_x_6_s4.INIT=16'hC3AA;
  LUT3 dma_h_cnt_x_7_s4 (
    .F(dma_h_cnt_x[7]),
    .I0(dma_h_r[7]),
    .I1(dma_h_cnt_r[7]),
    .I2(dma_r[1]) 
);
defparam dma_h_cnt_x_7_s4.INIT=8'h3A;
  LUT3 dma_x_1_s8 (
    .F(dma_x_0[1]),
    .I0(dma_x[1]),
    .I1(dma_r[1]),
    .I2(dma_r[0]) 
);
defparam dma_x_1_s8.INIT=8'h7C;
  LUT4 dma_x_0_s8 (
    .F(dma_x_0[0]),
    .I0(dma_x[1]),
    .I1(dma_r[1]),
    .I2(dma_copy_r),
    .I3(dma_r[0]) 
);
defparam dma_x_0_s8.INIT=16'h40FF;
  LUT3 n1319_s29 (
    .F(n1319_32),
    .I0(dma_w_r[0]),
    .I1(dma_h_r[0]),
    .I2(mar_low4[3]) 
);
defparam n1319_s29.INIT=8'hCA;
  LUT3 n1320_s29 (
    .F(n1320_32),
    .I0(dma_w_r[1]),
    .I1(dma_h_r[1]),
    .I2(mar_low4[3]) 
);
defparam n1320_s29.INIT=8'hCA;
  LUT3 n1321_s29 (
    .F(n1321_32),
    .I0(dma_w_r[2]),
    .I1(dma_h_r[2]),
    .I2(mar_low4[3]) 
);
defparam n1321_s29.INIT=8'hCA;
  LUT3 n1322_s29 (
    .F(n1322_32),
    .I0(dma_w_r[3]),
    .I1(dma_h_r[3]),
    .I2(mar_low4[3]) 
);
defparam n1322_s29.INIT=8'hCA;
  LUT3 n1323_s29 (
    .F(n1323_32),
    .I0(dma_w_r[4]),
    .I1(dma_h_r[4]),
    .I2(mar_low4[3]) 
);
defparam n1323_s29.INIT=8'hCA;
  LUT3 n1324_s29 (
    .F(n1324_32),
    .I0(dma_w_r[5]),
    .I1(dma_h_r[5]),
    .I2(mar_low4[3]) 
);
defparam n1324_s29.INIT=8'hCA;
  LUT2 n150_s2 (
    .F(n150_6),
    .I0(spi_state[0]),
    .I1(spi_state[1]) 
);
defparam n150_s2.INIT=4'h1;
  LUT2 dma_we_s_s1 (
    .F(dma_we_s),
    .I0(dma_r[0]),
    .I1(dma_r[1]) 
);
defparam dma_we_s_s1.INIT=4'h7;
  LUT3 dma_src_msb_x_0_s1 (
    .F(dma_src_msb_x_0_4),
    .I0(gpu_addr[12]),
    .I1(gpu_addr[13]),
    .I2(dma_src_msb_x_0_5) 
);
defparam dma_src_msb_x_0_s1.INIT=8'h10;
  LUT3 dma_src_lsb_x_0_s1 (
    .F(dma_src_lsb_x_0_4),
    .I0(gpu_addr[12]),
    .I1(gpu_addr[13]),
    .I2(dma_src_msb_x_0_5) 
);
defparam dma_src_lsb_x_0_s1.INIT=8'h40;
  LUT3 dma_dst_msb_x_0_s1 (
    .F(dma_dst_msb_x_0_4),
    .I0(gpu_addr[13]),
    .I1(gpu_addr[12]),
    .I2(dma_src_msb_x_0_5) 
);
defparam dma_dst_msb_x_0_s1.INIT=8'h40;
  LUT3 dma_dst_lsb_x_0_s1 (
    .F(dma_dst_lsb_x_0_4),
    .I0(gpu_addr[12]),
    .I1(gpu_addr[13]),
    .I2(dma_src_msb_x_0_5) 
);
defparam dma_dst_lsb_x_0_s1.INIT=8'h80;
  LUT3 dma_w_x_0_s1 (
    .F(dma_w_x_0_4),
    .I0(gpu_addr[12]),
    .I1(gpu_addr[13]),
    .I2(dma_w_x_0_5) 
);
defparam dma_w_x_0_s1.INIT=8'h10;
  LUT3 dma_h_x_0_s1 (
    .F(dma_h_x_0_4),
    .I0(gpu_addr[12]),
    .I1(gpu_addr[13]),
    .I2(dma_w_x_0_5) 
);
defparam dma_h_x_0_s1.INIT=8'h40;
  LUT3 dma_stride_x_0_s1 (
    .F(dma_stride_x_0_4),
    .I0(gpu_addr[13]),
    .I1(gpu_addr[12]),
    .I2(dma_w_x_0_5) 
);
defparam dma_stride_x_0_s1.INIT=8'h40;
  LUT3 dma_inc_x_s1 (
    .F(dma_inc_x_4),
    .I0(gpu_addr[12]),
    .I1(gpu_addr[13]),
    .I2(dma_w_x_0_5) 
);
defparam dma_inc_x_s1.INIT=8'h80;
  LUT3 dma_w_rst_r_0_s2 (
    .F(dma_w_rst_r_0_6),
    .I0(dma_r[0]),
    .I1(dma_r[1]),
    .I2(dma_trig_r) 
);
defparam dma_w_rst_r_0_s2.INIT=8'h10;
  LUT4 dma_data_r_0_s2 (
    .F(dma_data_r_0_6),
    .I0(dma_r[0]),
    .I1(gpu_pause_req),
    .I2(dma_pause_r),
    .I3(dma_r[1]) 
);
defparam dma_data_r_0_s2.INIT=16'h0100;
  LUT3 spi_done_s3 (
    .F(spi_done_7),
    .I0(spi_state[0]),
    .I1(n176_11),
    .I2(spi_state[1]) 
);
defparam spi_done_s3.INIT=8'h0D;
  LUT2 dma_h_cnt_r_0_s3 (
    .F(dma_h_cnt_r_0_7),
    .I0(dma_h_cnt_r_0_8),
    .I1(dma_dst_r[0]) 
);
defparam dma_h_cnt_r_0_s3.INIT=4'h1;
  LUT4 spi_cs_reg_s2 (
    .F(spi_cs_reg_5),
    .I0(ir[10]),
    .I1(ir[9]),
    .I2(cpu_state[42]),
    .I3(spi_cs_reg_6) 
);
defparam spi_cs_reg_s2.INIT=16'h6000;
  LUT3 CARRY_s2 (
    .F(CARRY_6),
    .I0(CARRY_7),
    .I1(CARRY_next_4),
    .I2(n6702_5) 
);
defparam CARRY_s2.INIT=8'hD0;
  LUT3 PARITY_s2 (
    .F(PARITY_6),
    .I0(CARRY_next_4),
    .I1(byte),
    .I2(n6702_5) 
);
defparam PARITY_s2.INIT=8'hE0;
  LUT4 ws_addr_0_s2 (
    .F(ws_addr_0_6),
    .I0(ws_addr_0_7),
    .I1(ws_addr_0_8),
    .I2(ws_addr_0_9),
    .I3(gpu_rst_n) 
);
defparam ws_addr_0_s2.INIT=16'h7F00;
  LUT4 alu_to_ws_s2 (
    .F(alu_to_ws_6),
    .I0(cpu_state[47]),
    .I1(cpu_state[49]),
    .I2(alu_to_ws_7),
    .I3(gpu_rst_n) 
);
defparam alu_to_ws_s2.INIT=16'hEF00;
  LUT4 t2_0_s2 (
    .F(t2_0_6),
    .I0(cpu_state[22]),
    .I1(t2_0_7),
    .I2(t2_0_8),
    .I3(gpu_rst_n) 
);
defparam t2_0_s2.INIT=16'hBF00;
  LUT4 t2_8_s2 (
    .F(t2_8_6),
    .I0(cpu_state[22]),
    .I1(t2_8_7),
    .I2(t2_0_8),
    .I3(gpu_rst_n) 
);
defparam t2_8_s2.INIT=16'hBF00;
  LUT4 alu_next_21_s8 (
    .F(alu_next[21]),
    .I0(alu_next_21_24),
    .I1(alu_next_21_22),
    .I2(alu_next_21_15),
    .I3(alu_next_21_16) 
);
defparam alu_next_21_s8.INIT=16'hEFFF;
  LUT4 alu_next_20_s5 (
    .F(alu_next_20_10),
    .I0(ir[7]),
    .I1(format[0]),
    .I2(ir[10]),
    .I3(alu_next_20_13) 
);
defparam alu_next_20_s5.INIT=16'h4000;
  LUT4 alu_next_18_s5 (
    .F(alu_next_18_10),
    .I0(ir[10]),
    .I1(ir[7]),
    .I2(format[0]),
    .I3(alu_next_18_13) 
);
defparam alu_next_18_s5.INIT=16'h1000;
  LUT4 alu_next_9_s5 (
    .F(alu_next_9_10),
    .I0(ir[8]),
    .I1(ir[10]),
    .I2(ir[9]),
    .I3(alu_next_9_13) 
);
defparam alu_next_9_s5.INIT=16'h4000;
  LUT3 alu_next_9_s6 (
    .F(alu_next_9_12),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(format[6]) 
);
defparam alu_next_9_s6.INIT=8'h80;
  LUT2 alu_next_7_s5 (
    .F(alu_next_7_10),
    .I0(format[0]),
    .I1(alu_next_7_13) 
);
defparam alu_next_7_s5.INIT=4'h8;
  LUT4 alu_next_7_s6 (
    .F(alu_next_7_12),
    .I0(format[1]),
    .I1(ir[9]),
    .I2(ir[8]),
    .I3(alu_next_7_14) 
);
defparam alu_next_7_s6.INIT=16'h8000;
  LUT4 Td_next_0_s5 (
    .F(Td_next[0]),
    .I0(Td_next_0_10),
    .I1(Td_next_0_11),
    .I2(Td_next_0_12),
    .I3(ir[4]) 
);
defparam Td_next_0_s5.INIT=16'hF5C0;
  LUT4 Td_next_1_s5 (
    .F(Td_next[1]),
    .I0(Td_next_1_10),
    .I1(format[2]),
    .I2(Td_next_0_10),
    .I3(ir[5]) 
);
defparam Td_next_1_s5.INIT=16'h4F00;
  LUT4 Ts_next_1_s4 (
    .F(Ts_next[1]),
    .I0(CARRY_next_4),
    .I1(ir[11]),
    .I2(Ts_next_1_13),
    .I3(Ts_next_1_10) 
);
defparam Ts_next_1_s4.INIT=16'h00FE;
  LUT4 S_next_0_s4 (
    .F(S_next[0]),
    .I0(CARRY_next_4),
    .I1(ir[12]),
    .I2(Ts_next_1_13),
    .I3(Ts_next_1_10) 
);
defparam S_next_0_s4.INIT=16'h00FE;
  LUT4 S_next_1_s4 (
    .F(S_next[1]),
    .I0(CARRY_next_4),
    .I1(ir[13]),
    .I2(Ts_next_1_13),
    .I3(Ts_next_1_10) 
);
defparam S_next_1_s4.INIT=16'h00FE;
  LUT4 S_next_2_s4 (
    .F(S_next[2]),
    .I0(CARRY_next_4),
    .I1(ir[14]),
    .I2(Ts_next_1_13),
    .I3(Ts_next_1_10) 
);
defparam S_next_2_s4.INIT=16'h00FE;
  LUT4 S_next_3_s4 (
    .F(S_next[3]),
    .I0(format[2]),
    .I1(S_next_3_9),
    .I2(S_next_3_10),
    .I3(S_next_3_11) 
);
defparam S_next_3_s4.INIT=16'h00EF;
  LUT4 D_next_0_s4 (
    .F(D_next[0]),
    .I0(D_next_0_9),
    .I1(ir[6]),
    .I2(D_next_0_10),
    .I3(ws_inc_flag_1_2) 
);
defparam D_next_0_s4.INIT=16'hFFF4;
  LUT4 D_next_1_s4 (
    .F(D_next[1]),
    .I0(D_next_0_9),
    .I1(ir[7]),
    .I2(D_next_1_9),
    .I3(ws_inc_flag_1_2) 
);
defparam D_next_1_s4.INIT=16'hFFF4;
  LUT4 D_next_2_s4 (
    .F(D_next[2]),
    .I0(D_next_2_9),
    .I1(D_next_2_10),
    .I2(D_next_2_11),
    .I3(ir[8]) 
);
defparam D_next_2_s4.INIT=16'hD7C0;
  LUT4 D_next_3_s4 (
    .F(D_next[3]),
    .I0(ws_inc_flag_1_2),
    .I1(D_next_3_9),
    .I2(D_next_3_16),
    .I3(ir[9]) 
);
defparam D_next_3_s4.INIT=16'hF3FA;
  LUT4 alu_out_0_s12 (
    .F(alu_out[0]),
    .I0(alu_out_0_17),
    .I1(alu_out_0_18),
    .I2(alu_out_0_19),
    .I3(alu_out_0_20) 
);
defparam alu_out_0_s12.INIT=16'hFEFF;
  LUT4 alu_out_1_s20 (
    .F(alu_out[1]),
    .I0(alu_out_1_25),
    .I1(alu_out_1_26),
    .I2(alu_out_1_27),
    .I3(alu_out_1_28) 
);
defparam alu_out_1_s20.INIT=16'h7FFF;
  LUT4 alu_out_2_s20 (
    .F(alu_out[2]),
    .I0(alu_out_2_25),
    .I1(alu_out_2_26),
    .I2(src_oper[1]),
    .I3(alu_out_2_27) 
);
defparam alu_out_2_s20.INIT=16'h35FF;
  LUT4 alu_out_3_s20 (
    .F(alu_out[3]),
    .I0(alu_out_3_25),
    .I1(alu_out_3_26),
    .I2(alu_out_3_27),
    .I3(alu_out_3_28) 
);
defparam alu_out_3_s20.INIT=16'hEFFF;
  LUT3 alu_out_4_s20 (
    .F(alu_out[4]),
    .I0(alu_out_4_25),
    .I1(alu_out_4_26),
    .I2(alu_out_4_27) 
);
defparam alu_out_4_s20.INIT=8'h7F;
  LUT4 alu_out_5_s20 (
    .F(alu_out[5]),
    .I0(alu_out_5_25),
    .I1(alu_out_5_26),
    .I2(alu_out_5_27),
    .I3(alu_out_5_28) 
);
defparam alu_out_5_s20.INIT=16'hEFFF;
  LUT4 alu_out_6_s20 (
    .F(alu_out[6]),
    .I0(alu_out_6_25),
    .I1(alu_out_6_26),
    .I2(alu_out_6_27),
    .I3(alu_out_6_28) 
);
defparam alu_out_6_s20.INIT=16'hBFFF;
  LUT4 alu_out_7_s20 (
    .F(alu_out[7]),
    .I0(alu_out_7_25),
    .I1(alu_out_7_26),
    .I2(alu_out_7_27),
    .I3(alu_out_7_28) 
);
defparam alu_out_7_s20.INIT=16'hFFBF;
  LUT4 alu_out_8_s20 (
    .F(alu_out[8]),
    .I0(alu_out_8_25),
    .I1(alu_out_8_26),
    .I2(alu_out_8_27),
    .I3(alu_out_8_28) 
);
defparam alu_out_8_s20.INIT=16'hFFBF;
  LUT4 alu_out_9_s20 (
    .F(alu_out[9]),
    .I0(alu_out_9_25),
    .I1(alu_out_9_26),
    .I2(alu_out_9_27),
    .I3(alu_out_9_28) 
);
defparam alu_out_9_s20.INIT=16'h7FFF;
  LUT4 alu_out_10_s20 (
    .F(alu_out[10]),
    .I0(alu_out_10_25),
    .I1(alu_out_10_26),
    .I2(alu_out_10_27),
    .I3(alu_out_10_28) 
);
defparam alu_out_10_s20.INIT=16'h7FFF;
  LUT4 alu_out_11_s20 (
    .F(alu_out[11]),
    .I0(alu_out_11_25),
    .I1(alu_out_11_26),
    .I2(alu_out_11_46),
    .I3(alu_out_11_28) 
);
defparam alu_out_11_s20.INIT=16'hFEFF;
  LUT4 alu_out_12_s20 (
    .F(alu_out[12]),
    .I0(alu_out_12_25),
    .I1(alu_out_12_26),
    .I2(alu_out_12_27),
    .I3(alu_out_12_28) 
);
defparam alu_out_12_s20.INIT=16'hEFFF;
  LUT4 alu_out_13_s20 (
    .F(alu_out[13]),
    .I0(alu_out_13_25),
    .I1(alu_out_13_41),
    .I2(alu_out_13_27),
    .I3(alu_out_13_28) 
);
defparam alu_out_13_s20.INIT=16'hEFFF;
  LUT4 alu_out_14_s20 (
    .F(alu_out[14]),
    .I0(alu_out_14_25),
    .I1(alu_out_14_26),
    .I2(alu_out_14_27),
    .I3(alu_out_14_28) 
);
defparam alu_out_14_s20.INIT=16'hBFFF;
  LUT4 alu_out_15_s20 (
    .F(alu_out[15]),
    .I0(alu_out_15_25),
    .I1(alu_out_15_26),
    .I2(alu_out_15_27),
    .I3(alu_out_15_28) 
);
defparam alu_out_15_s20.INIT=16'hEFFF;
  LUT4 alu_out_16_s18 (
    .F(alu_out[16]),
    .I0(alu_out_16_23),
    .I1(n2542_7),
    .I2(alu_out_16_24),
    .I3(alu_out_16_25) 
);
defparam alu_out_16_s18.INIT=16'hF1FF;
  LUT2 n4701_s8 (
    .F(n4701_12),
    .I0(div_done),
    .I1(cpu_state[32]) 
);
defparam n4701_s8.INIT=4'h8;
  LUT4 n4701_s9 (
    .F(n4701_14),
    .I0(cpu_state[45]),
    .I1(n4701_15),
    .I2(n4701_16),
    .I3(n4701_20) 
);
defparam n4701_s9.INIT=16'hEFFF;
  LUT3 n4704_s5 (
    .F(n4704_10),
    .I0(ws_dout[0]),
    .I1(ws_dout[1]),
    .I2(cpu_state[24]) 
);
defparam n4704_s5.INIT=8'h10;
  LUT4 n4489_s10 (
    .F(n4489_14),
    .I0(n4489_15),
    .I1(ws_dout[0]),
    .I2(n4489_16),
    .I3(n4489_17) 
);
defparam n4489_s10.INIT=16'hF4FF;
  LUT4 n4491_s10 (
    .F(n4491_14),
    .I0(n4489_15),
    .I1(ws_dout[1]),
    .I2(n4491_15),
    .I3(n4491_16) 
);
defparam n4491_s10.INIT=16'hF4FF;
  LUT4 n4493_s10 (
    .F(n4493_14),
    .I0(n4489_15),
    .I1(ws_dout[2]),
    .I2(n4493_15),
    .I3(n4493_16) 
);
defparam n4493_s10.INIT=16'hF4FF;
  LUT4 n4495_s10 (
    .F(n4495_14),
    .I0(n4489_15),
    .I1(ws_dout[3]),
    .I2(n4495_15),
    .I3(n4495_16) 
);
defparam n4495_s10.INIT=16'hF4FF;
  LUT4 n4497_s10 (
    .F(n4497_14),
    .I0(n4489_15),
    .I1(ws_dout[4]),
    .I2(n4497_15),
    .I3(n4497_16) 
);
defparam n4497_s10.INIT=16'hF4FF;
  LUT4 n4499_s10 (
    .F(n4499_14),
    .I0(n4489_15),
    .I1(ws_dout[5]),
    .I2(n4499_15),
    .I3(n4499_16) 
);
defparam n4499_s10.INIT=16'hF4FF;
  LUT4 n4501_s10 (
    .F(n4501_14),
    .I0(n4489_15),
    .I1(ws_dout[6]),
    .I2(n4501_15),
    .I3(n4501_16) 
);
defparam n4501_s10.INIT=16'hF4FF;
  LUT4 n4503_s10 (
    .F(n4503_14),
    .I0(n4489_15),
    .I1(ws_dout[7]),
    .I2(n4503_15),
    .I3(n4503_16) 
);
defparam n4503_s10.INIT=16'hF4FF;
  LUT3 n4505_s10 (
    .F(n4505_14),
    .I0(n4505_15),
    .I1(n4505_16),
    .I2(n4505_17) 
);
defparam n4505_s10.INIT=8'h4F;
  LUT3 n4507_s10 (
    .F(n4507_14),
    .I0(n4507_15),
    .I1(n4505_16),
    .I2(n4507_16) 
);
defparam n4507_s10.INIT=8'h4F;
  LUT3 n4509_s10 (
    .F(n4509_14),
    .I0(n4509_15),
    .I1(n4505_16),
    .I2(n4509_16) 
);
defparam n4509_s10.INIT=8'h4F;
  LUT3 n4511_s10 (
    .F(n4511_14),
    .I0(n4511_15),
    .I1(n4505_16),
    .I2(n4511_16) 
);
defparam n4511_s10.INIT=8'h4F;
  LUT3 n4513_s10 (
    .F(n4513_14),
    .I0(n4513_15),
    .I1(n4505_16),
    .I2(n4513_16) 
);
defparam n4513_s10.INIT=8'h4F;
  LUT3 n4515_s10 (
    .F(n4515_14),
    .I0(n4515_15),
    .I1(n4505_16),
    .I2(n4515_16) 
);
defparam n4515_s10.INIT=8'h4F;
  LUT3 n4517_s10 (
    .F(n4517_14),
    .I0(n4517_15),
    .I1(n4505_16),
    .I2(n4517_16) 
);
defparam n4517_s10.INIT=8'h4F;
  LUT3 n4519_s10 (
    .F(n4519_14),
    .I0(n4519_25),
    .I1(n4505_16),
    .I2(n4519_16) 
);
defparam n4519_s10.INIT=8'h4F;
  LUT4 n4554_s7 (
    .F(n4554_11),
    .I0(Ts[1]),
    .I1(Ts[0]),
    .I2(cpu_state[49]),
    .I3(n4554_12) 
);
defparam n4554_s7.INIT=16'h10FF;
  LUT4 n4557_s7 (
    .F(n4557_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[0]),
    .I3(n4557_12) 
);
defparam n4557_s7.INIT=16'hE0FF;
  LUT4 n4560_s7 (
    .F(n4560_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[1]),
    .I3(n4560_12) 
);
defparam n4560_s7.INIT=16'hE0FF;
  LUT4 n4563_s7 (
    .F(n4563_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[2]),
    .I3(n4563_12) 
);
defparam n4563_s7.INIT=16'hE0FF;
  LUT4 n4566_s7 (
    .F(n4566_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[3]),
    .I3(n4566_12) 
);
defparam n4566_s7.INIT=16'hE0FF;
  LUT4 n4569_s7 (
    .F(n4569_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[4]),
    .I3(n4569_12) 
);
defparam n4569_s7.INIT=16'hE0FF;
  LUT4 n4572_s7 (
    .F(n4572_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[5]),
    .I3(n4572_12) 
);
defparam n4572_s7.INIT=16'hE0FF;
  LUT4 n4575_s7 (
    .F(n4575_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[6]),
    .I3(n4575_12) 
);
defparam n4575_s7.INIT=16'hE0FF;
  LUT4 n4578_s7 (
    .F(n4578_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[7]),
    .I3(n4578_12) 
);
defparam n4578_s7.INIT=16'hE0FF;
  LUT4 n4581_s7 (
    .F(n4581_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[8]),
    .I3(n4581_12) 
);
defparam n4581_s7.INIT=16'hE0FF;
  LUT4 n4584_s7 (
    .F(n4584_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[9]),
    .I3(n4584_12) 
);
defparam n4584_s7.INIT=16'hE0FF;
  LUT4 n4587_s7 (
    .F(n4587_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[10]),
    .I3(n4587_12) 
);
defparam n4587_s7.INIT=16'hE0FF;
  LUT4 n4590_s7 (
    .F(n4590_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[11]),
    .I3(n4590_12) 
);
defparam n4590_s7.INIT=16'hE0FF;
  LUT4 n4593_s7 (
    .F(n4593_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[12]),
    .I3(n4593_12) 
);
defparam n4593_s7.INIT=16'hE0FF;
  LUT4 n4596_s7 (
    .F(n4596_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[13]),
    .I3(n4596_12) 
);
defparam n4596_s7.INIT=16'hE0FF;
  LUT4 n4599_s7 (
    .F(n4599_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[14]),
    .I3(n4599_12) 
);
defparam n4599_s7.INIT=16'hE0FF;
  LUT4 n4602_s7 (
    .F(n4602_11),
    .I0(cpu_state[33]),
    .I1(cpu_state[38]),
    .I2(ws_dout[15]),
    .I3(n4602_12) 
);
defparam n4602_s7.INIT=16'hE0FF;
  LUT4 n4706_s7 (
    .F(n4706_11),
    .I0(n4706_12),
    .I1(cpu_state[22]),
    .I2(n4706_13),
    .I3(n4706_14) 
);
defparam n4706_s7.INIT=16'hFFF4;
  LUT4 n4708_s7 (
    .F(n4708_11),
    .I0(n4708_12),
    .I1(cpu_state[22]),
    .I2(n4708_13),
    .I3(n4708_14) 
);
defparam n4708_s7.INIT=16'hFFF4;
  LUT4 n4710_s7 (
    .F(n4710_11),
    .I0(n4710_12),
    .I1(cpu_state[22]),
    .I2(n4710_13),
    .I3(n4710_14) 
);
defparam n4710_s7.INIT=16'hFFF4;
  LUT4 n4712_s7 (
    .F(n4712_11),
    .I0(n4712_12),
    .I1(cpu_state[22]),
    .I2(n4712_13),
    .I3(n4712_14) 
);
defparam n4712_s7.INIT=16'hFFF4;
  LUT4 n4714_s7 (
    .F(n4714_11),
    .I0(n4714_12),
    .I1(cpu_state[22]),
    .I2(n4714_13),
    .I3(n4714_14) 
);
defparam n4714_s7.INIT=16'hFFF4;
  LUT4 n4716_s7 (
    .F(n4716_11),
    .I0(n4716_12),
    .I1(cpu_state[22]),
    .I2(n4716_13),
    .I3(n4716_14) 
);
defparam n4716_s7.INIT=16'hFFF4;
  LUT4 n4718_s7 (
    .F(n4718_11),
    .I0(cpu_state[22]),
    .I1(n4718_17),
    .I2(n4718_13),
    .I3(n4718_14) 
);
defparam n4718_s7.INIT=16'hFFF8;
  LUT4 n4720_s7 (
    .F(n4720_11),
    .I0(cpu_state[22]),
    .I1(n4720_16),
    .I2(n4720_13),
    .I3(n4720_14) 
);
defparam n4720_s7.INIT=16'hFFF8;
  LUT3 n4788_s7 (
    .F(n4788_11),
    .I0(t2_0_7),
    .I1(n4505_15),
    .I2(n4788_12) 
);
defparam n4788_s7.INIT=8'h1F;
  LUT3 n4792_s7 (
    .F(n4792_11),
    .I0(t2_0_7),
    .I1(n4507_15),
    .I2(n4792_12) 
);
defparam n4792_s7.INIT=8'h1F;
  LUT3 n4796_s7 (
    .F(n4796_11),
    .I0(t2_0_7),
    .I1(n4509_15),
    .I2(n4796_12) 
);
defparam n4796_s7.INIT=8'h1F;
  LUT3 n4800_s7 (
    .F(n4800_11),
    .I0(t2_0_7),
    .I1(n4511_15),
    .I2(n4800_12) 
);
defparam n4800_s7.INIT=8'h1F;
  LUT3 n4804_s7 (
    .F(n4804_11),
    .I0(t2_0_7),
    .I1(n4513_15),
    .I2(n4804_12) 
);
defparam n4804_s7.INIT=8'h1F;
  LUT3 n4808_s7 (
    .F(n4808_11),
    .I0(t2_0_7),
    .I1(n4515_15),
    .I2(n4808_12) 
);
defparam n4808_s7.INIT=8'h1F;
  LUT3 n4812_s7 (
    .F(n4812_11),
    .I0(t2_0_7),
    .I1(n4517_15),
    .I2(n4812_12) 
);
defparam n4812_s7.INIT=8'h1F;
  LUT3 n4816_s7 (
    .F(n4816_11),
    .I0(t2_0_7),
    .I1(n4519_25),
    .I2(n4816_12) 
);
defparam n4816_s7.INIT=8'h1F;
  LUT3 n4820_s7 (
    .F(n4820_11),
    .I0(t2_8_7),
    .I1(n4505_15),
    .I2(n4820_12) 
);
defparam n4820_s7.INIT=8'h1F;
  LUT3 n4824_s7 (
    .F(n4824_11),
    .I0(t2_8_7),
    .I1(n4507_15),
    .I2(n4824_12) 
);
defparam n4824_s7.INIT=8'h1F;
  LUT3 n4828_s7 (
    .F(n4828_11),
    .I0(t2_8_7),
    .I1(n4509_15),
    .I2(n4828_12) 
);
defparam n4828_s7.INIT=8'h1F;
  LUT3 n4832_s7 (
    .F(n4832_11),
    .I0(t2_8_7),
    .I1(n4511_15),
    .I2(n4832_12) 
);
defparam n4832_s7.INIT=8'h1F;
  LUT3 n4836_s7 (
    .F(n4836_11),
    .I0(t2_8_7),
    .I1(n4513_15),
    .I2(n4836_12) 
);
defparam n4836_s7.INIT=8'h1F;
  LUT3 n4840_s7 (
    .F(n4840_11),
    .I0(t2_8_7),
    .I1(n4515_15),
    .I2(n4840_12) 
);
defparam n4840_s7.INIT=8'h1F;
  LUT3 n4844_s7 (
    .F(n4844_11),
    .I0(t2_8_7),
    .I1(n4517_15),
    .I2(n4844_12) 
);
defparam n4844_s7.INIT=8'h1F;
  LUT3 n4848_s7 (
    .F(n4848_11),
    .I0(t2_8_7),
    .I1(n4519_25),
    .I2(n4848_12) 
);
defparam n4848_s7.INIT=8'h1F;
  LUT4 n4850_s9 (
    .F(n4850_13),
    .I0(cpu_state[10]),
    .I1(t1[0]),
    .I2(n4850_14),
    .I3(n4850_15) 
);
defparam n4850_s9.INIT=16'hF8FF;
  LUT4 n4852_s9 (
    .F(n4852_13),
    .I0(n4852_14),
    .I1(n4852_24),
    .I2(n4852_16),
    .I3(n4852_17) 
);
defparam n4852_s9.INIT=16'hF4FF;
  LUT3 n4854_s9 (
    .F(n4854_13),
    .I0(cpu_state[10]),
    .I1(t1[2]),
    .I2(n4854_14) 
);
defparam n4854_s9.INIT=8'h8F;
  LUT4 n4856_s9 (
    .F(n4856_13),
    .I0(n4856_21),
    .I1(ws_dout[3]),
    .I2(n4856_15),
    .I3(n4856_16) 
);
defparam n4856_s9.INIT=16'hF8FF;
  LUT3 n4858_s9 (
    .F(n4858_13),
    .I0(cpu_state[10]),
    .I1(t1[4]),
    .I2(n4858_14) 
);
defparam n4858_s9.INIT=8'h8F;
  LUT4 n4860_s9 (
    .F(n4860_13),
    .I0(n4860_14),
    .I1(n4852_24),
    .I2(n4860_15),
    .I3(n4860_16) 
);
defparam n4860_s9.INIT=16'hF4FF;
  LUT4 n4862_s9 (
    .F(n4862_13),
    .I0(cpu_state[10]),
    .I1(t1[6]),
    .I2(n4862_14),
    .I3(n4862_15) 
);
defparam n4862_s9.INIT=16'hFFF8;
  LUT4 n4864_s9 (
    .F(n4864_13),
    .I0(n4864_14),
    .I1(n4852_24),
    .I2(n4864_15),
    .I3(n4864_16) 
);
defparam n4864_s9.INIT=16'hF4FF;
  LUT2 n4866_s9 (
    .F(n4866_13),
    .I0(n4866_14),
    .I1(n4866_15) 
);
defparam n4866_s9.INIT=4'h7;
  LUT4 n4868_s9 (
    .F(n4868_13),
    .I0(n4507_15),
    .I1(cpu_state[10]),
    .I2(n4868_14),
    .I3(n4868_15) 
);
defparam n4868_s9.INIT=16'hF4FF;
  LUT2 n4870_s9 (
    .F(n4870_13),
    .I0(n4870_14),
    .I1(n4870_15) 
);
defparam n4870_s9.INIT=4'h7;
  LUT4 n4872_s9 (
    .F(n4872_13),
    .I0(ws_addr[0]),
    .I1(cpu_state[17]),
    .I2(n4872_14),
    .I3(n4872_15) 
);
defparam n4872_s9.INIT=16'hF8FF;
  LUT4 n4874_s9 (
    .F(n4874_13),
    .I0(ws_addr[1]),
    .I1(cpu_state[17]),
    .I2(n4874_14),
    .I3(n4874_15) 
);
defparam n4874_s9.INIT=16'hF8FF;
  LUT4 n4876_s9 (
    .F(n4876_13),
    .I0(ws_addr[2]),
    .I1(cpu_state[17]),
    .I2(n4876_14),
    .I3(n4876_15) 
);
defparam n4876_s9.INIT=16'hF8FF;
  LUT4 n4878_s9 (
    .F(n4878_13),
    .I0(ws_addr[3]),
    .I1(cpu_state[17]),
    .I2(n4878_14),
    .I3(n4878_15) 
);
defparam n4878_s9.INIT=16'hF8FF;
  LUT4 n4880_s9 (
    .F(n4880_13),
    .I0(n4880_14),
    .I1(ws_dout[15]),
    .I2(n4880_15),
    .I3(cpu_state[16]) 
);
defparam n4880_s9.INIT=16'h7D55;
  LUT4 n3970_s20 (
    .F(n3970_24),
    .I0(n3970_25),
    .I1(cpu_state[51]),
    .I2(n3970_26),
    .I3(n3970_27) 
);
defparam n3970_s20.INIT=16'hF4FF;
  LUT4 n3991_s19 (
    .F(n3991_25),
    .I0(n3991_26),
    .I1(format[1]),
    .I2(n3991_27),
    .I3(cpu_state[51]) 
);
defparam n3991_s19.INIT=16'h8F00;
  LUT3 n3999_s14 (
    .F(n3999_18),
    .I0(n3999_19),
    .I1(cpu_state[49]),
    .I2(n3999_20) 
);
defparam n3999_s14.INIT=8'h4F;
  LUT4 n4007_s17 (
    .F(n4007_21),
    .I0(n4007_22),
    .I1(cpu_state[49]),
    .I2(n4007_23),
    .I3(n4007_24) 
);
defparam n4007_s17.INIT=16'h4FFF;
  LUT3 n4011_s14 (
    .F(n4011_18),
    .I0(n4011_24),
    .I1(n4011_26),
    .I2(alu_to_ws) 
);
defparam n4011_s14.INIT=8'h40;
  LUT3 n4015_s14 (
    .F(n4015_18),
    .I0(alu_to_ws),
    .I1(n4011_24),
    .I2(n4011_26) 
);
defparam n4015_s14.INIT=8'h10;
  LUT2 n4019_s15 (
    .F(n4019_19),
    .I0(byte),
    .I1(cpu_state[44]) 
);
defparam n4019_s15.INIT=4'h4;
  LUT4 n4023_s17 (
    .F(n4023_21),
    .I0(n4023_22),
    .I1(n4011_26),
    .I2(n4023_23),
    .I3(n4023_24) 
);
defparam n4023_s17.INIT=16'h80FF;
  LUT3 n4027_s14 (
    .F(n4027_18),
    .I0(n4027_19),
    .I1(n4027_20),
    .I2(n4027_21) 
);
defparam n4027_s14.INIT=8'hEF;
  LUT4 n4031_s14 (
    .F(n4031_18),
    .I0(format[1]),
    .I1(cpu_state[49]),
    .I2(alu_next_18_13),
    .I3(alu_next_7_14) 
);
defparam n4031_s14.INIT=16'h8000;
  LUT2 n4035_s14 (
    .F(n4035_18),
    .I0(ir[5]),
    .I1(n4035_19) 
);
defparam n4035_s14.INIT=4'h4;
  LUT2 n4055_s14 (
    .F(n4055_18),
    .I0(ir[5]),
    .I1(n4035_19) 
);
defparam n4055_s14.INIT=4'h8;
  LUT4 n4063_s21 (
    .F(n4063_27),
    .I0(ws_dout[0]),
    .I1(n3443_64),
    .I2(src_oper[0]),
    .I3(cpu_state[33]) 
);
defparam n4063_s21.INIT=16'h7100;
  LUT3 n4071_s14 (
    .F(n4071_18),
    .I0(cpu_state[51]),
    .I1(format[2]),
    .I2(n1607_19) 
);
defparam n4071_s14.INIT=8'h80;
  LUT4 n4091_s14 (
    .F(n4091_18),
    .I0(ir[3]),
    .I1(format[4]),
    .I2(cpu_state[49]),
    .I3(n4091_19) 
);
defparam n4091_s14.INIT=16'h4000;
  LUT4 n4107_s15 (
    .F(n4107_19),
    .I0(ws_dout[6]),
    .I1(ws_dout[7]),
    .I2(n4107_20),
    .I3(n4107_21) 
);
defparam n4107_s15.INIT=16'hD700;
  LUT4 n4111_s14 (
    .F(n4111_18),
    .I0(n4111_19),
    .I1(ir[7]),
    .I2(format[0]),
    .I3(cpu_state[51]) 
);
defparam n4111_s14.INIT=16'h1000;
  LUT2 n4139_s14 (
    .F(n4139_18),
    .I0(byte),
    .I1(cpu_state[14]) 
);
defparam n4139_s14.INIT=4'h4;
  LUT2 n4163_s14 (
    .F(n4163_18),
    .I0(byte),
    .I1(cpu_state[8]) 
);
defparam n4163_s14.INIT=4'h4;
  LUT2 n4191_s14 (
    .F(n4191_18),
    .I0(byte),
    .I1(cpu_state[1]) 
);
defparam n4191_s14.INIT=4'h4;
  LUT4 n4473_s18 (
    .F(n4473_22),
    .I0(D_next[0]),
    .I1(cpu_state[48]),
    .I2(n4473_23),
    .I3(n4473_24) 
);
defparam n4473_s18.INIT=16'hF8FF;
  LUT3 n4477_s18 (
    .F(n4477_22),
    .I0(D_next[1]),
    .I1(cpu_state[48]),
    .I2(n4477_23) 
);
defparam n4477_s18.INIT=8'h8F;
  LUT4 n4481_s18 (
    .F(n4481_22),
    .I0(D_next[2]),
    .I1(cpu_state[48]),
    .I2(cpu_state[41]),
    .I3(n4481_23) 
);
defparam n4481_s18.INIT=16'hF8FF;
  LUT4 n4485_s18 (
    .F(n4485_22),
    .I0(D_next[3]),
    .I1(cpu_state[48]),
    .I2(n4485_27),
    .I3(n4485_24) 
);
defparam n4485_s18.INIT=16'h8FFF;
  LUT4 n4640_s38 (
    .F(n4640_42),
    .I0(n4640_43),
    .I1(n4640_44),
    .I2(n4640_45),
    .I3(n4850_15) 
);
defparam n4640_s38.INIT=16'hEFFF;
  LUT4 n4644_s38 (
    .F(n4644_42),
    .I0(n4644_43),
    .I1(n4644_44),
    .I2(n4644_45),
    .I3(n4644_46) 
);
defparam n4644_s38.INIT=16'hBFFF;
  LUT4 n4648_s38 (
    .F(n4648_42),
    .I0(cpu_state[14]),
    .I1(n4648_43),
    .I2(n4854_14),
    .I3(n4648_44) 
);
defparam n4648_s38.INIT=16'h8FFF;
  LUT4 n4652_s38 (
    .F(n4652_42),
    .I0(n4652_43),
    .I1(n4652_44),
    .I2(n4652_45),
    .I3(n4652_46) 
);
defparam n4652_s38.INIT=16'hEFFF;
  LUT4 n4656_s37 (
    .F(n4656_41),
    .I0(n4656_42),
    .I1(n4656_43),
    .I2(n4858_14),
    .I3(n4656_44) 
);
defparam n4656_s37.INIT=16'hEFFF;
  LUT4 n4660_s38 (
    .F(n4660_42),
    .I0(n4660_57),
    .I1(n4860_16),
    .I2(n4660_44),
    .I3(n4660_45) 
);
defparam n4660_s38.INIT=16'h7FFF;
  LUT4 n4664_s38 (
    .F(n4664_42),
    .I0(n4862_15),
    .I1(n4664_43),
    .I2(n4664_44),
    .I3(n4664_45) 
);
defparam n4664_s38.INIT=16'hEFFF;
  LUT4 n4668_s38 (
    .F(n4668_42),
    .I0(n4668_43),
    .I1(n4864_14),
    .I2(n4668_44),
    .I3(n4668_45) 
);
defparam n4668_s38.INIT=16'h1FFF;
  LUT4 n4672_s38 (
    .F(n4672_42),
    .I0(n4505_15),
    .I1(t1_8_8),
    .I2(n4672_43),
    .I3(n4672_44) 
);
defparam n4672_s38.INIT=16'h1FFF;
  LUT4 n4676_s38 (
    .F(n4676_42),
    .I0(n4507_15),
    .I1(t1_8_8),
    .I2(n4676_43),
    .I3(n4676_44) 
);
defparam n4676_s38.INIT=16'h1FFF;
  LUT4 n4680_s38 (
    .F(n4680_42),
    .I0(n4509_15),
    .I1(t1_8_8),
    .I2(n4680_43),
    .I3(n4680_44) 
);
defparam n4680_s38.INIT=16'h1FFF;
  LUT4 n4684_s38 (
    .F(n4684_42),
    .I0(n4511_15),
    .I1(t1_8_8),
    .I2(n4872_15),
    .I3(n4684_43) 
);
defparam n4684_s38.INIT=16'h1FFF;
  LUT3 n4688_s38 (
    .F(n4688_42),
    .I0(n4688_43),
    .I1(n4874_15),
    .I2(n4688_44) 
);
defparam n4688_s38.INIT=8'h7F;
  LUT4 n4692_s38 (
    .F(n4692_42),
    .I0(n4692_43),
    .I1(n4876_15),
    .I2(n4692_44),
    .I3(n4692_45) 
);
defparam n4692_s38.INIT=16'h7FFF;
  LUT4 n4696_s38 (
    .F(n4696_42),
    .I0(n4517_15),
    .I1(t1_8_8),
    .I2(n4878_15),
    .I3(n4696_43) 
);
defparam n4696_s38.INIT=16'h1FFF;
  LUT4 n4698_s42 (
    .F(n4698_46),
    .I0(n4698_47),
    .I1(n4698_48),
    .I2(byte),
    .I3(n4698_49) 
);
defparam n4698_s42.INIT=16'hD3FF;
  LUT4 n4704_s6 (
    .F(n4704_12),
    .I0(n4704_10),
    .I1(n4704_13),
    .I2(n4726_5),
    .I3(n4704_14) 
);
defparam n4704_s6.INIT=16'hBFFF;
  LUT4 n4723_s5 (
    .F(n4723_10),
    .I0(ea_dst[1]),
    .I1(ea_dst[0]),
    .I2(n4726_5),
    .I3(cpu_state[21]) 
);
defparam n4723_s5.INIT=16'hFF01;
  LUT4 n4246_s6 (
    .F(n4246_11),
    .I0(n4505_15),
    .I1(cpu_state[53]),
    .I2(src_oper[0]),
    .I3(cpu_state[40]) 
);
defparam n4246_s6.INIT=16'hF444;
  LUT4 n4248_s6 (
    .F(n4248_11),
    .I0(n4507_15),
    .I1(cpu_state[53]),
    .I2(src_oper[1]),
    .I3(cpu_state[40]) 
);
defparam n4248_s6.INIT=16'hF444;
  LUT4 n4250_s6 (
    .F(n4250_11),
    .I0(n4509_15),
    .I1(cpu_state[53]),
    .I2(src_oper[2]),
    .I3(cpu_state[40]) 
);
defparam n4250_s6.INIT=16'hF444;
  LUT4 n4252_s6 (
    .F(n4252_11),
    .I0(n4511_15),
    .I1(cpu_state[53]),
    .I2(src_oper[3]),
    .I3(cpu_state[40]) 
);
defparam n4252_s6.INIT=16'hF444;
  LUT4 n4254_s6 (
    .F(n4254_11),
    .I0(n4513_15),
    .I1(cpu_state[53]),
    .I2(src_oper[4]),
    .I3(cpu_state[40]) 
);
defparam n4254_s6.INIT=16'hF444;
  LUT4 n4256_s6 (
    .F(n4256_11),
    .I0(n4515_15),
    .I1(cpu_state[53]),
    .I2(src_oper[5]),
    .I3(cpu_state[40]) 
);
defparam n4256_s6.INIT=16'hF444;
  LUT4 n4258_s6 (
    .F(n4258_11),
    .I0(n4517_15),
    .I1(cpu_state[53]),
    .I2(src_oper[6]),
    .I3(cpu_state[40]) 
);
defparam n4258_s6.INIT=16'hF444;
  LUT4 n4260_s6 (
    .F(n4260_11),
    .I0(n4519_25),
    .I1(cpu_state[53]),
    .I2(src_oper[7]),
    .I3(cpu_state[40]) 
);
defparam n4260_s6.INIT=16'hF444;
  LUT4 n4262_s6 (
    .F(n4262_11),
    .I0(n4505_15),
    .I1(cpu_state[52]),
    .I2(src_oper[8]),
    .I3(cpu_state[40]) 
);
defparam n4262_s6.INIT=16'hF444;
  LUT4 n4264_s6 (
    .F(n4264_11),
    .I0(n4507_15),
    .I1(cpu_state[52]),
    .I2(src_oper[9]),
    .I3(cpu_state[40]) 
);
defparam n4264_s6.INIT=16'hF444;
  LUT4 n4266_s6 (
    .F(n4266_11),
    .I0(n4509_15),
    .I1(cpu_state[52]),
    .I2(src_oper[10]),
    .I3(cpu_state[40]) 
);
defparam n4266_s6.INIT=16'hF444;
  LUT4 n4268_s6 (
    .F(n4268_11),
    .I0(n4511_15),
    .I1(cpu_state[52]),
    .I2(src_oper[11]),
    .I3(cpu_state[40]) 
);
defparam n4268_s6.INIT=16'hF444;
  LUT4 n4270_s6 (
    .F(n4270_11),
    .I0(n4513_15),
    .I1(cpu_state[52]),
    .I2(src_oper[12]),
    .I3(cpu_state[40]) 
);
defparam n4270_s6.INIT=16'hF444;
  LUT4 n4272_s6 (
    .F(n4272_11),
    .I0(n4515_15),
    .I1(cpu_state[52]),
    .I2(src_oper[13]),
    .I3(cpu_state[40]) 
);
defparam n4272_s6.INIT=16'hF444;
  LUT4 n4274_s6 (
    .F(n4274_11),
    .I0(n4517_15),
    .I1(cpu_state[52]),
    .I2(src_oper[14]),
    .I3(cpu_state[40]) 
);
defparam n4274_s6.INIT=16'hF444;
  LUT4 n4276_s6 (
    .F(n4276_11),
    .I0(n4519_25),
    .I1(cpu_state[52]),
    .I2(src_oper[15]),
    .I3(cpu_state[40]) 
);
defparam n4276_s6.INIT=16'hF444;
  LUT4 n4487_s6 (
    .F(n4487_11),
    .I0(Td[1]),
    .I1(cpu_state[48]),
    .I2(Td[0]),
    .I3(n4487_12) 
);
defparam n4487_s6.INIT=16'hFF80;
  LUT4 n4772_s6 (
    .F(n4772_11),
    .I0(ws_addr[0]),
    .I1(cpu_state[17]),
    .I2(alu_to_ws_7),
    .I3(S[0]) 
);
defparam n4772_s6.INIT=16'h8F88;
  LUT4 n4775_s6 (
    .F(n4775_11),
    .I0(ws_addr[1]),
    .I1(cpu_state[17]),
    .I2(alu_to_ws_7),
    .I3(S[1]) 
);
defparam n4775_s6.INIT=16'h8F88;
  LUT4 n4778_s6 (
    .F(n4778_11),
    .I0(ws_addr[2]),
    .I1(cpu_state[17]),
    .I2(alu_to_ws_7),
    .I3(S[2]) 
);
defparam n4778_s6.INIT=16'h8F88;
  LUT4 n4781_s6 (
    .F(n4781_11),
    .I0(ws_addr[3]),
    .I1(cpu_state[17]),
    .I2(alu_to_ws_7),
    .I3(S[3]) 
);
defparam n4781_s6.INIT=16'h8F88;
  LUT3 Ts_next_0_s6 (
    .F(Ts_next_0_11),
    .I0(Ts_next_1_13),
    .I1(ir[10]),
    .I2(Ts_next_1_10) 
);
defparam Ts_next_0_s6.INIT=8'h0E;
  LUT3 n3965_s16 (
    .F(n3965_21),
    .I0(gpu_go),
    .I1(cpu_state[56]),
    .I2(n3965_22) 
);
defparam n3965_s16.INIT=8'hF4;
  LUT4 n3995_s15 (
    .F(n3995_20),
    .I0(t2_0_7),
    .I1(byte),
    .I2(n3995_21),
    .I3(cpu_state_return[49]) 
);
defparam n3995_s15.INIT=16'h4F00;
  LUT4 n4003_s15 (
    .F(n4003_20),
    .I0(t2_0_7),
    .I1(byte),
    .I2(n3995_21),
    .I3(cpu_state_return[47]) 
);
defparam n4003_s15.INIT=16'h4F00;
  LUT4 n4127_s15 (
    .F(n4127_20),
    .I0(Td[1]),
    .I1(cpu_state[48]),
    .I2(n4127_21),
    .I3(n3974_20) 
);
defparam n4127_s15.INIT=16'hF800;
  LUT4 n4143_s15 (
    .F(n4143_20),
    .I0(n4143_21),
    .I1(n4143_22),
    .I2(n4143_23),
    .I3(n3974_20) 
);
defparam n4143_s15.INIT=16'hF800;
  LUT4 n4167_s15 (
    .F(n4167_20),
    .I0(n4143_21),
    .I1(n4143_22),
    .I2(n4167_21),
    .I3(n3974_20) 
);
defparam n4167_s15.INIT=16'hF400;
  LUT4 n4194_s11 (
    .F(n4194_16),
    .I0(gpu_go),
    .I1(cpu_state[56]),
    .I2(n4194_17),
    .I3(n3974_20) 
);
defparam n4194_s11.INIT=16'h444F;
  LUT4 ws_inc_flag_1_s0 (
    .F(ws_inc_flag_1_2),
    .I0(ir[7]),
    .I1(ir[8]),
    .I2(ir[6]),
    .I3(ws_inc_flag_1_3) 
);
defparam ws_inc_flag_1_s0.INIT=16'h0E00;
  LUT3 wmul9bit_6_s3 (
    .F(wmul9bit[6]),
    .I0(bml_w_s[7]),
    .I1(bml_w_s[6]),
    .I2(bml_w_s[5]) 
);
defparam wmul9bit_6_s3.INIT=8'h1E;
  LUT4 wmul9bit_5_s3 (
    .F(wmul9bit[5]),
    .I0(bml_w_s[7]),
    .I1(bml_w_s[6]),
    .I2(bml_w_s[5]),
    .I3(bml_w_s[4]) 
);
defparam wmul9bit_5_s3.INIT=16'h1FE0;
  LUT2 wmul9bit_4_s3 (
    .F(wmul9bit[4]),
    .I0(bml_w_s[3]),
    .I1(wmul9bit_4_8) 
);
defparam wmul9bit_4_s3.INIT=4'h6;
  LUT3 wmul9bit_3_s3 (
    .F(wmul9bit[3]),
    .I0(bml_w_s[3]),
    .I1(wmul9bit_4_8),
    .I2(bml_w_s[2]) 
);
defparam wmul9bit_3_s3.INIT=8'h78;
  LUT4 wmul9bit_2_s3 (
    .F(wmul9bit[2]),
    .I0(bml_w_s[3]),
    .I1(bml_w_s[2]),
    .I2(wmul9bit_4_8),
    .I3(bml_w_s[1]) 
);
defparam wmul9bit_2_s3.INIT=16'h7F80;
  LUT2 wmul9bit_1_s3 (
    .F(wmul9bit[1]),
    .I0(bml_w_s[0]),
    .I1(wmul9bit_1_8) 
);
defparam wmul9bit_1_s3.INIT=4'h6;
  LUT3 wmul9bit_0_s2 (
    .F(wmul9bit_s[0]),
    .I0(bml_w_s[0]),
    .I1(wmul9bit_1_8),
    .I2(wmul9bit[0]) 
);
defparam wmul9bit_0_s2.INIT=8'hF8;
  LUT4 dma_r_1_s4 (
    .F(dma_r_1_8),
    .I0(dma_r[0]),
    .I1(dma_trig_r),
    .I2(dma_mar_s),
    .I3(dma_dst_r[0]) 
);
defparam dma_r_1_s4.INIT=16'h00F4;
  LUT3 n1605_s10 (
    .F(n1605_17),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(ir[5]) 
);
defparam n1605_s10.INIT=8'h41;
  LUT2 n189_s4 (
    .F(n189_9),
    .I0(spi_state[1]),
    .I1(src_oper[7]) 
);
defparam n189_s4.INIT=4'h4;
  LUT4 n1654_s19 (
    .F(n1654_27),
    .I0(ir[10]),
    .I1(ir[8]),
    .I2(ir[7]),
    .I3(ir[9]) 
);
defparam n1654_s19.INIT=16'h0100;
  LUT4 n1647_s19 (
    .F(n1647_27),
    .I0(ir[8]),
    .I1(ir[9]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n1647_s19.INIT=16'h4000;
  LUT4 n1644_s19 (
    .F(n1644_27),
    .I0(ir[8]),
    .I1(ir[6]),
    .I2(ir[9]),
    .I3(ir[7]) 
);
defparam n1644_s19.INIT=16'h1000;
  LUT4 n1639_s19 (
    .F(n1639_27),
    .I0(ir[6]),
    .I1(ir[8]),
    .I2(ir[9]),
    .I3(ir[7]) 
);
defparam n1639_s19.INIT=16'h4000;
  LUT2 n1604_s5 (
    .F(n1604_11),
    .I0(ir[5]),
    .I1(ir[6]) 
);
defparam n1604_s5.INIT=4'h1;
  LUT3 n1603_s10 (
    .F(n1603_17),
    .I0(ir[5]),
    .I1(ir[6]),
    .I2(ir[7]) 
);
defparam n1603_s10.INIT=8'h40;
  LUT3 n1555_s10 (
    .F(n1555_17),
    .I0(ir[3]),
    .I1(ir[5]),
    .I2(ir[4]) 
);
defparam n1555_s10.INIT=8'h10;
  LUT3 n1554_s10 (
    .F(n1554_17),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n1554_s10.INIT=8'h10;
  LUT3 n1553_s10 (
    .F(n1553_17),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n1553_s10.INIT=8'h01;
  LUT2 n1544_s5 (
    .F(n1544_11),
    .I0(ir[1]),
    .I1(ir[2]) 
);
defparam n1544_s5.INIT=4'h4;
  LUT4 swe_next_s19 (
    .F(swe_next),
    .I0(ea_dst[1]),
    .I1(ea_dst[0]),
    .I2(ea_dst[2]),
    .I3(ea_dst[3]) 
);
defparam swe_next_s19.INIT=16'h4000;
  LUT4 dwe_x_s19 (
    .F(dwe_x),
    .I0(ea_dst[1]),
    .I1(ea_dst[2]),
    .I2(ea_dst[3]),
    .I3(ea_dst[0]) 
);
defparam dwe_x_s19.INIT=16'h0100;
  LUT4 rwe_next_s19 (
    .F(rwe_next),
    .I0(ea_dst[0]),
    .I1(ea_dst[3]),
    .I2(ea_dst[2]),
    .I3(ea_dst[1]) 
);
defparam rwe_next_s19.INIT=16'h1000;
  LUT4 pwe_next_s19 (
    .F(pwe_next),
    .I0(ea_dst[0]),
    .I1(ea_dst[2]),
    .I2(ea_dst[1]),
    .I3(ea_dst[3]) 
);
defparam pwe_next_s19.INIT=16'h1000;
  LUT4 gwe_next_s19 (
    .F(gwe_next),
    .I0(ea_dst[0]),
    .I1(ea_dst[2]),
    .I2(ea_dst[3]),
    .I3(ea_dst[1]) 
);
defparam gwe_next_s19.INIT=16'h0100;
  LUT4 n302_s19 (
    .F(n302_27),
    .I0(gpu_addr[11]),
    .I1(gpu_addr[12]),
    .I2(gpu_addr[13]),
    .I3(gpu_addr[10]) 
);
defparam n302_s19.INIT=16'h0100;
  LUT2 n178_s5 (
    .F(n178_11),
    .I0(spi_state[1]),
    .I1(spi_state[0]) 
);
defparam n178_s5.INIT=4'h4;
  LUT2 alu_da_15_s1 (
    .F(alu_da[15]),
    .I0(byte),
    .I1(dst_oper[15]) 
);
defparam alu_da_15_s1.INIT=4'h4;
  LUT2 alu_da_14_s1 (
    .F(alu_da[14]),
    .I0(byte),
    .I1(dst_oper[14]) 
);
defparam alu_da_14_s1.INIT=4'h4;
  LUT2 alu_da_13_s1 (
    .F(alu_da[13]),
    .I0(byte),
    .I1(dst_oper[13]) 
);
defparam alu_da_13_s1.INIT=4'h4;
  LUT2 alu_da_12_s1 (
    .F(alu_da[12]),
    .I0(byte),
    .I1(dst_oper[12]) 
);
defparam alu_da_12_s1.INIT=4'h4;
  LUT2 alu_da_11_s1 (
    .F(alu_da[11]),
    .I0(byte),
    .I1(dst_oper[11]) 
);
defparam alu_da_11_s1.INIT=4'h4;
  LUT2 alu_da_10_s1 (
    .F(alu_da[10]),
    .I0(byte),
    .I1(dst_oper[10]) 
);
defparam alu_da_10_s1.INIT=4'h4;
  LUT2 alu_da_9_s1 (
    .F(alu_da[9]),
    .I0(byte),
    .I1(dst_oper[9]) 
);
defparam alu_da_9_s1.INIT=4'h4;
  LUT2 alu_da_8_s1 (
    .F(alu_da[8]),
    .I0(byte),
    .I1(dst_oper[8]) 
);
defparam alu_da_8_s1.INIT=4'h4;
  LUT2 alu_sa_15_s1 (
    .F(alu_sa[15]),
    .I0(byte),
    .I1(src_oper[15]) 
);
defparam alu_sa_15_s1.INIT=4'h4;
  LUT2 alu_sa_14_s1 (
    .F(alu_sa[14]),
    .I0(byte),
    .I1(src_oper[14]) 
);
defparam alu_sa_14_s1.INIT=4'h4;
  LUT2 alu_sa_13_s1 (
    .F(alu_sa[13]),
    .I0(byte),
    .I1(src_oper[13]) 
);
defparam alu_sa_13_s1.INIT=4'h4;
  LUT2 alu_sa_12_s1 (
    .F(alu_sa[12]),
    .I0(byte),
    .I1(src_oper[12]) 
);
defparam alu_sa_12_s1.INIT=4'h4;
  LUT2 alu_sa_11_s1 (
    .F(alu_sa[11]),
    .I0(byte),
    .I1(src_oper[11]) 
);
defparam alu_sa_11_s1.INIT=4'h4;
  LUT2 alu_sa_10_s1 (
    .F(alu_sa[10]),
    .I0(byte),
    .I1(src_oper[10]) 
);
defparam alu_sa_10_s1.INIT=4'h4;
  LUT2 alu_sa_9_s1 (
    .F(alu_sa[9]),
    .I0(byte),
    .I1(src_oper[9]) 
);
defparam alu_sa_9_s1.INIT=4'h4;
  LUT2 alu_sa_8_s1 (
    .F(alu_sa[8]),
    .I0(byte),
    .I1(src_oper[8]) 
);
defparam alu_sa_8_s1.INIT=4'h4;
  LUT2 n1324_s30 (
    .F(n1324_34),
    .I0(mar_low4[3]),
    .I1(dma_stride_r[5]) 
);
defparam n1324_s30.INIT=4'h4;
  LUT2 n1323_s30 (
    .F(n1323_34),
    .I0(mar_low4[3]),
    .I1(dma_stride_r[4]) 
);
defparam n1323_s30.INIT=4'h4;
  LUT2 n1322_s30 (
    .F(n1322_34),
    .I0(mar_low4[3]),
    .I1(dma_stride_r[3]) 
);
defparam n1322_s30.INIT=4'h4;
  LUT2 n1321_s30 (
    .F(n1321_34),
    .I0(mar_low4[3]),
    .I1(dma_stride_r[2]) 
);
defparam n1321_s30.INIT=4'h4;
  LUT2 n1320_s30 (
    .F(n1320_34),
    .I0(mar_low4[3]),
    .I1(dma_stride_r[1]) 
);
defparam n1320_s30.INIT=4'h4;
  LUT2 n1319_s30 (
    .F(n1319_34),
    .I0(mar_low4[3]),
    .I1(dma_stride_r[0]) 
);
defparam n1319_s30.INIT=4'h4;
  LUT3 n175_s5 (
    .F(n175_11),
    .I0(spi_state[1]),
    .I1(spi_en),
    .I2(spi_state[0]) 
);
defparam n175_s5.INIT=8'hD0;
  LUT3 cpu_state_t1_27_s1 (
    .F(cpu_state_t1[27]),
    .I0(ir[4]),
    .I1(ir[3]),
    .I2(format[4]) 
);
defparam cpu_state_t1_27_s1.INIT=8'h40;
  LUT3 byte_next_s1 (
    .F(byte_next),
    .I0(format[5]),
    .I1(format[6]),
    .I2(ir[3]) 
);
defparam byte_next_s1.INIT=8'hE0;
  LUT3 dma_active_s_s5 (
    .F(dma_active_s),
    .I0(dma_trig_r),
    .I1(dma_r[0]),
    .I2(dma_r[1]) 
);
defparam dma_active_s_s5.INIT=8'hFE;
  LUT3 dma_mar_s_s5 (
    .F(dma_mar_s),
    .I0(dma_r[0]),
    .I1(pause_ack_reg),
    .I2(dma_r[1]) 
);
defparam dma_mar_s_s5.INIT=8'hF8;
  LUT2 dma_w_minus_1_s_6_s4 (
    .F(dma_w_minus_1_s[6]),
    .I0(dma_w_r[6]),
    .I1(dma_w_r[7]) 
);
defparam dma_w_minus_1_s_6_s4.INIT=4'h9;
  LUT3 dma_w_minus_1_s_5_s4 (
    .F(dma_w_minus_1_s[5]),
    .I0(dma_w_r[6]),
    .I1(dma_w_r[7]),
    .I2(dma_w_r[5]) 
);
defparam dma_w_minus_1_s_5_s4.INIT=8'hE1;
  LUT4 dma_w_minus_1_s_4_s4 (
    .F(dma_w_minus_1_s[4]),
    .I0(dma_w_r[5]),
    .I1(dma_w_r[6]),
    .I2(dma_w_r[7]),
    .I3(dma_w_r[4]) 
);
defparam dma_w_minus_1_s_4_s4.INIT=16'hFE01;
  LUT2 dma_w_minus_1_s_3_s4 (
    .F(dma_w_minus_1_s[3]),
    .I0(dma_w_r[3]),
    .I1(dma_w_minus_1_s_3_11) 
);
defparam dma_w_minus_1_s_3_s4.INIT=4'h6;
  LUT3 dma_w_minus_1_s_2_s4 (
    .F(dma_w_minus_1_s[2]),
    .I0(dma_w_r[3]),
    .I1(dma_w_minus_1_s_3_11),
    .I2(dma_w_r[2]) 
);
defparam dma_w_minus_1_s_2_s4.INIT=8'hB4;
  LUT4 dma_w_minus_1_s_1_s4 (
    .F(dma_w_minus_1_s[1]),
    .I0(dma_w_r[2]),
    .I1(dma_w_r[3]),
    .I2(dma_w_minus_1_s_3_11),
    .I3(dma_w_r[1]) 
);
defparam dma_w_minus_1_s_1_s4.INIT=16'hEF10;
  LUT2 dma_w_minus_1_s_0_s3 (
    .F(dma_w_minus_1_s[0]),
    .I0(dma_w_minus_1_s_0_9),
    .I1(dma_w_r[0]) 
);
defparam dma_w_minus_1_s_0_s3.INIT=4'h6;
  LUT2 cpu_state_32_s3 (
    .F(cpu_state_32_8),
    .I0(div_done),
    .I1(n4063_27) 
);
defparam cpu_state_32_s3.INIT=4'hE;
  LUT2 cpu_state_28_s3 (
    .F(cpu_state_28_8),
    .I0(cpu_state[29]),
    .I1(shift_done) 
);
defparam cpu_state_28_s3.INIT=4'hE;
  LUT2 cpu_state_26_s3 (
    .F(cpu_state_26_8),
    .I0(cpu_state[27]),
    .I1(cpu_state_26_11) 
);
defparam cpu_state_26_s3.INIT=4'hE;
  LUT4 div_overflow_s4 (
    .F(div_overflow_8),
    .I0(cpu_state[34]),
    .I1(cpu_state[33]),
    .I2(n4063_27),
    .I3(gpu_rst_n) 
);
defparam div_overflow_s4.INIT=16'h0E00;
  LUT2 spi_din_7_s11 (
    .F(spi_din_7_21),
    .I0(spi_din_7_5),
    .I1(spi_din_7_9) 
);
defparam spi_din_7_s11.INIT=4'h6;
  LUT3 spi_din_7_s12 (
    .F(spi_din_7_23),
    .I0(spi_din_7_5),
    .I1(spi_din_7_9),
    .I2(spi_din_7_13) 
);
defparam spi_din_7_s12.INIT=8'h78;
  LUT2 n164_s0 (
    .F(n164_4),
    .I0(spi_counter[0]),
    .I1(spi_counter[1]) 
);
defparam n164_s0.INIT=4'h6;
  LUT3 n163_s0 (
    .F(n163_4),
    .I0(spi_counter[0]),
    .I1(spi_counter[1]),
    .I2(spi_counter[2]) 
);
defparam n163_s0.INIT=8'h78;
  LUT4 n6404_s1 (
    .F(n6404_4),
    .I0(shift_cnt[0]),
    .I1(shift_cnt[1]),
    .I2(shift_cnt[2]),
    .I3(shift_cnt[3]) 
);
defparam n6404_s1.INIT=16'h0001;
  LUT2 n2201_s1 (
    .F(n2201_4),
    .I0(shift_cnt[3]),
    .I1(shift_cnt[4]) 
);
defparam n2201_s1.INIT=4'h1;
  LUT4 n2228_s1 (
    .F(n2228_4),
    .I0(shift_reg[1]),
    .I1(n2228_5),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2228_s1.INIT=16'h5CC5;
  LUT4 n2229_s1 (
    .F(n2229_4),
    .I0(shift_reg[0]),
    .I1(shift_reg[2]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2229_s1.INIT=16'hCAAC;
  LUT4 n2230_s1 (
    .F(n2230_4),
    .I0(shift_reg[1]),
    .I1(shift_reg[3]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2230_s1.INIT=16'hCAAC;
  LUT4 n2231_s1 (
    .F(n2231_4),
    .I0(shift_reg[2]),
    .I1(shift_reg[4]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2231_s1.INIT=16'hCAAC;
  LUT4 n2232_s1 (
    .F(n2232_4),
    .I0(shift_reg[3]),
    .I1(shift_reg[5]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2232_s1.INIT=16'hCAAC;
  LUT4 n2233_s1 (
    .F(n2233_4),
    .I0(shift_reg[4]),
    .I1(shift_reg[6]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2233_s1.INIT=16'hCAAC;
  LUT4 n2234_s1 (
    .F(n2234_4),
    .I0(shift_reg[5]),
    .I1(shift_reg[7]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2234_s1.INIT=16'hCAAC;
  LUT4 n2235_s1 (
    .F(n2235_4),
    .I0(shift_reg[6]),
    .I1(shift_reg[8]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2235_s1.INIT=16'hCAAC;
  LUT4 n2236_s1 (
    .F(n2236_4),
    .I0(shift_reg[7]),
    .I1(shift_reg[9]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2236_s1.INIT=16'hCAAC;
  LUT4 n2237_s1 (
    .F(n2237_4),
    .I0(shift_reg[8]),
    .I1(shift_reg[10]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2237_s1.INIT=16'hCAAC;
  LUT4 n2238_s1 (
    .F(n2238_4),
    .I0(shift_reg[9]),
    .I1(shift_reg[11]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2238_s1.INIT=16'hCAAC;
  LUT4 n2239_s1 (
    .F(n2239_4),
    .I0(shift_reg[10]),
    .I1(shift_reg[12]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2239_s1.INIT=16'hCAAC;
  LUT4 n2240_s1 (
    .F(n2240_4),
    .I0(shift_reg[11]),
    .I1(shift_reg[13]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2240_s1.INIT=16'hCAAC;
  LUT4 n2241_s1 (
    .F(n2241_4),
    .I0(shift_reg[12]),
    .I1(shift_reg[14]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2241_s1.INIT=16'hCAAC;
  LUT4 n2242_s1 (
    .F(n2242_4),
    .I0(shift_reg[13]),
    .I1(shift_reg[15]),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2242_s1.INIT=16'hCAAC;
  LUT4 n2243_s1 (
    .F(n2243_4),
    .I0(shift_reg[14]),
    .I1(n2228_5),
    .I2(shift_ctrl[1]),
    .I3(shift_ctrl[2]) 
);
defparam n2243_s1.INIT=16'hC55C;
  LUT3 n2262_s1 (
    .F(n2262_4),
    .I0(shift_cnt[0]),
    .I1(shift_cnt[1]),
    .I2(shift_cnt[2]) 
);
defparam n2262_s1.INIT=8'h01;
  LUT2 n2263_s1 (
    .F(n2263_4),
    .I0(shift_cnt[0]),
    .I1(shift_cnt[1]) 
);
defparam n2263_s1.INIT=4'h1;
  LUT3 CARRY_next_s1 (
    .F(CARRY_next_4),
    .I0(ir[10]),
    .I1(ir[9]),
    .I2(spi_cs_reg_6) 
);
defparam CARRY_next_s1.INIT=8'h10;
  LUT4 PARITY_next_s1 (
    .F(PARITY_next_4),
    .I0(PARITY_next_5),
    .I1(PARITY_next_6),
    .I2(PARITY_next_7),
    .I3(PARITY_next_8) 
);
defparam PARITY_next_s1.INIT=16'h3CA8;
  LUT4 n3380_s1 (
    .F(n3380_4),
    .I0(alu_ctrl[18]),
    .I1(alu_ctrl[2]),
    .I2(n3380_6),
    .I3(n3380_7) 
);
defparam n3380_s1.INIT=16'h0100;
  LUT4 n3380_s2 (
    .F(n3380_5),
    .I0(n3380_8),
    .I1(alu_ctrl[2]),
    .I2(n3380_9),
    .I3(n3380_16) 
);
defparam n3380_s2.INIT=16'h000B;
  LUT4 n3381_s1 (
    .F(n3381_4),
    .I0(n3381_6),
    .I1(n3381_7),
    .I2(alu_reg[0]),
    .I3(n3380_4) 
);
defparam n3381_s1.INIT=16'hB0BB;
  LUT4 n3381_s2 (
    .F(n3381_5),
    .I0(n3380_7),
    .I1(AGT),
    .I2(n3381_8),
    .I3(alu_ctrl[18]) 
);
defparam n3381_s2.INIT=16'hB0BB;
  LUT4 n3382_s2 (
    .F(n3382_5),
    .I0(EQUAL),
    .I1(alu_ctrl[18]),
    .I2(n3382_6),
    .I3(alu_ctrl[1]) 
);
defparam n3382_s2.INIT=16'h153C;
  LUT4 n3384_s1 (
    .F(n3384_4),
    .I0(n3384_6),
    .I1(alu_ctrl[0]),
    .I2(n3384_7),
    .I3(n3384_8) 
);
defparam n3384_s1.INIT=16'h0B00;
  LUT4 n3384_s2 (
    .F(n3384_5),
    .I0(n3384_9),
    .I1(n3381_6),
    .I2(src_oper[0]),
    .I3(n3384_10) 
);
defparam n3384_s2.INIT=16'hBF00;
  LUT4 n4913_s1 (
    .F(n4913_4),
    .I0(n4913_8),
    .I1(n4913_41),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4913_s1.INIT=16'h3533;
  LUT4 n4913_s4 (
    .F(n4913_7),
    .I0(n4913_13),
    .I1(pc[0]),
    .I2(n4913_14),
    .I3(gpu_rst_n) 
);
defparam n4913_s4.INIT=16'h0B00;
  LUT4 n4914_s1 (
    .F(n4914_4),
    .I0(n4914_6),
    .I1(n4914_12),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4914_s1.INIT=16'hCACC;
  LUT4 n4914_s2 (
    .F(n4914_5),
    .I0(n4913_13),
    .I1(pc[1]),
    .I2(gpu_rst_n),
    .I3(n4914_8) 
);
defparam n4914_s2.INIT=16'hB000;
  LUT4 n4915_s1 (
    .F(n4915_4),
    .I0(n4915_8),
    .I1(n4915_9),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4915_s1.INIT=16'h3533;
  LUT4 n4915_s4 (
    .F(n4915_7),
    .I0(n4913_13),
    .I1(n4915_11),
    .I2(pc[2]),
    .I3(gpu_rst_n) 
);
defparam n4915_s4.INIT=16'h2C00;
  LUT4 n4916_s1 (
    .F(n4916_4),
    .I0(pc[3]),
    .I1(n3118_1),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4916_s1.INIT=16'hCACC;
  LUT4 n4916_s3 (
    .F(n4916_6),
    .I0(n4913_13),
    .I1(pc[3]),
    .I2(n4916_8),
    .I3(n4916_12) 
);
defparam n4916_s3.INIT=16'h004F;
  LUT4 n4917_s1 (
    .F(n4917_4),
    .I0(pc[4]),
    .I1(n3119_1),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4917_s1.INIT=16'h3533;
  LUT4 n4917_s3 (
    .F(n4917_6),
    .I0(n4913_13),
    .I1(pc[4]),
    .I2(n4917_16),
    .I3(n4917_14) 
);
defparam n4917_s3.INIT=16'h004F;
  LUT4 n4918_s1 (
    .F(n4918_4),
    .I0(pc[5]),
    .I1(n3120_1),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4918_s1.INIT=16'h3533;
  LUT4 n4918_s3 (
    .F(n4918_6),
    .I0(n4913_13),
    .I1(pc[5]),
    .I2(n4918_16),
    .I3(n4918_14) 
);
defparam n4918_s3.INIT=16'h004F;
  LUT4 n4919_s1 (
    .F(n4919_4),
    .I0(pc[6]),
    .I1(n3121_1),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4919_s1.INIT=16'hCACC;
  LUT4 n4919_s3 (
    .F(n4919_6),
    .I0(n4913_13),
    .I1(pc[6]),
    .I2(n4919_8),
    .I3(n4919_15) 
);
defparam n4919_s3.INIT=16'h004F;
  LUT4 n4920_s1 (
    .F(n4920_4),
    .I0(pc[7]),
    .I1(n3122_1),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4920_s1.INIT=16'h3533;
  LUT4 n4920_s3 (
    .F(n4920_6),
    .I0(n4913_13),
    .I1(pc[7]),
    .I2(n4920_16),
    .I3(n4920_14) 
);
defparam n4920_s3.INIT=16'h004F;
  LUT4 n4921_s1 (
    .F(n4921_4),
    .I0(pc[8]),
    .I1(n3123_1),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4921_s1.INIT=16'h3533;
  LUT4 n4921_s3 (
    .F(n4921_6),
    .I0(n4913_13),
    .I1(pc[8]),
    .I2(n4921_15),
    .I3(n4921_13) 
);
defparam n4921_s3.INIT=16'h004F;
  LUT4 n4922_s1 (
    .F(n4922_4),
    .I0(pc[9]),
    .I1(n3124_1),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4922_s1.INIT=16'hCACC;
  LUT4 n4922_s3 (
    .F(n4922_6),
    .I0(n4913_13),
    .I1(pc[9]),
    .I2(n4922_8),
    .I3(n4922_15) 
);
defparam n4922_s3.INIT=16'h004F;
  LUT4 n4923_s1 (
    .F(n4923_4),
    .I0(n4923_6),
    .I1(n4923_13),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4923_s1.INIT=16'h3533;
  LUT4 n4923_s2 (
    .F(n4923_5),
    .I0(n4913_13),
    .I1(pc[10]),
    .I2(n4923_8),
    .I3(n4923_9) 
);
defparam n4923_s2.INIT=16'h000B;
  LUT4 n4924_s1 (
    .F(n4924_4),
    .I0(pc[11]),
    .I1(n3126_1),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4924_s1.INIT=16'hCACC;
  LUT4 n4924_s3 (
    .F(n4924_6),
    .I0(n4913_13),
    .I1(pc[11]),
    .I2(n4924_8),
    .I3(n4924_12) 
);
defparam n4924_s3.INIT=16'h004F;
  LUT4 n4925_s1 (
    .F(n4925_4),
    .I0(n4925_6),
    .I1(n4925_13),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4925_s1.INIT=16'h3533;
  LUT4 n4925_s2 (
    .F(n4925_5),
    .I0(n4913_13),
    .I1(pc[12]),
    .I2(gpu_rst_n),
    .I3(n4925_8) 
);
defparam n4925_s2.INIT=16'hB000;
  LUT4 n4926_s1 (
    .F(n4926_4),
    .I0(n4926_6),
    .I1(n4926_13),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4926_s1.INIT=16'hCACC;
  LUT4 n4926_s2 (
    .F(n4926_5),
    .I0(n4913_13),
    .I1(pc[13]),
    .I2(n4926_8),
    .I3(n4926_9) 
);
defparam n4926_s2.INIT=16'h0B00;
  LUT4 n4927_s1 (
    .F(n4927_4),
    .I0(n4927_6),
    .I1(n4927_12),
    .I2(n4913_10),
    .I3(n4913_11) 
);
defparam n4927_s1.INIT=16'hCACC;
  LUT4 n4927_s2 (
    .F(n4927_5),
    .I0(n4913_13),
    .I1(pc[14]),
    .I2(gpu_rst_n),
    .I3(n4927_8) 
);
defparam n4927_s2.INIT=16'hB000;
  LUT4 n4928_s1 (
    .F(n4928_4),
    .I0(n4928_6),
    .I1(n4913_13),
    .I2(n4928_7),
    .I3(pc[15]) 
);
defparam n4928_s1.INIT=16'hBB0F;
  LUT4 n4928_s2 (
    .F(n4928_5),
    .I0(ea_dst[15]),
    .I1(n4928_8),
    .I2(n4928_9),
    .I3(n4928_10) 
);
defparam n4928_s2.INIT=16'hCA00;
  LUT3 n176_s6 (
    .F(n176_11),
    .I0(spi_counter[0]),
    .I1(spi_counter[1]),
    .I2(spi_counter[2]) 
);
defparam n176_s6.INIT=8'h80;
  LUT3 dma_src_x_0_s5 (
    .F(dma_src_x_0_9),
    .I0(n545_1),
    .I1(n509_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_0_s5.INIT=8'h53;
  LUT3 dma_src_x_1_s5 (
    .F(dma_src_x_1_9),
    .I0(n546_1),
    .I1(n510_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_1_s5.INIT=8'h53;
  LUT3 dma_src_x_2_s5 (
    .F(dma_src_x_2_9),
    .I0(n547_1),
    .I1(n511_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_2_s5.INIT=8'h53;
  LUT3 dma_src_x_3_s5 (
    .F(dma_src_x_3_9),
    .I0(n548_1),
    .I1(n512_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_3_s5.INIT=8'h53;
  LUT3 dma_src_x_4_s5 (
    .F(dma_src_x_4_9),
    .I0(n549_1),
    .I1(n513_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_4_s5.INIT=8'h53;
  LUT3 dma_src_x_5_s5 (
    .F(dma_src_x_5_9),
    .I0(n550_1),
    .I1(n514_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_5_s5.INIT=8'h53;
  LUT3 dma_src_x_6_s5 (
    .F(dma_src_x_6_9),
    .I0(n551_1),
    .I1(n515_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_6_s5.INIT=8'h53;
  LUT3 dma_src_x_7_s5 (
    .F(dma_src_x_7_9),
    .I0(n552_1),
    .I1(n516_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_7_s5.INIT=8'h53;
  LUT3 dma_src_x_8_s5 (
    .F(dma_src_x_8_9),
    .I0(n553_1),
    .I1(n517_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_8_s5.INIT=8'h53;
  LUT3 dma_src_x_9_s5 (
    .F(dma_src_x_9_9),
    .I0(n554_1),
    .I1(n518_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_9_s5.INIT=8'h53;
  LUT3 dma_src_x_10_s5 (
    .F(dma_src_x_10_9),
    .I0(n555_1),
    .I1(n519_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_10_s5.INIT=8'h53;
  LUT3 dma_src_x_11_s5 (
    .F(dma_src_x_11_9),
    .I0(n556_1),
    .I1(n520_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_11_s5.INIT=8'h53;
  LUT3 dma_src_x_12_s5 (
    .F(dma_src_x_12_9),
    .I0(n557_1),
    .I1(n521_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_12_s5.INIT=8'h53;
  LUT3 dma_src_x_13_s5 (
    .F(dma_src_x_13_9),
    .I0(n558_1),
    .I1(n522_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_13_s5.INIT=8'h53;
  LUT3 dma_src_x_14_s5 (
    .F(dma_src_x_14_9),
    .I0(n559_1),
    .I1(n523_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_14_s5.INIT=8'h53;
  LUT3 dma_src_x_15_s5 (
    .F(dma_src_x_15_9),
    .I0(n560_1),
    .I1(dma_src_r[15]),
    .I2(dma_src_x_0_10) 
);
defparam dma_src_x_15_s5.INIT=8'hA3;
  LUT3 dma_dst_x_0_s4 (
    .F(dma_dst_x_0_8),
    .I0(n562_1),
    .I1(n526_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_0_s4.INIT=8'h53;
  LUT3 dma_dst_x_1_s4 (
    .F(dma_dst_x_1_8),
    .I0(n563_1),
    .I1(n527_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_1_s4.INIT=8'h53;
  LUT3 dma_dst_x_2_s4 (
    .F(dma_dst_x_2_8),
    .I0(n564_1),
    .I1(n528_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_2_s4.INIT=8'h53;
  LUT3 dma_dst_x_3_s4 (
    .F(dma_dst_x_3_8),
    .I0(n565_1),
    .I1(n529_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_3_s4.INIT=8'h53;
  LUT3 dma_dst_x_4_s4 (
    .F(dma_dst_x_4_8),
    .I0(n566_1),
    .I1(n530_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_4_s4.INIT=8'h53;
  LUT3 dma_dst_x_5_s4 (
    .F(dma_dst_x_5_8),
    .I0(n567_1),
    .I1(n531_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_5_s4.INIT=8'h53;
  LUT3 dma_dst_x_6_s4 (
    .F(dma_dst_x_6_8),
    .I0(n568_1),
    .I1(n532_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_6_s4.INIT=8'h53;
  LUT3 dma_dst_x_7_s4 (
    .F(dma_dst_x_7_8),
    .I0(n569_1),
    .I1(n533_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_7_s4.INIT=8'h53;
  LUT3 dma_dst_x_8_s4 (
    .F(dma_dst_x_8_8),
    .I0(n570_1),
    .I1(n534_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_8_s4.INIT=8'h53;
  LUT3 dma_dst_x_9_s4 (
    .F(dma_dst_x_9_8),
    .I0(n571_1),
    .I1(n535_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_9_s4.INIT=8'h53;
  LUT3 dma_dst_x_10_s4 (
    .F(dma_dst_x_10_8),
    .I0(n572_1),
    .I1(n536_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_10_s4.INIT=8'h53;
  LUT3 dma_dst_x_11_s4 (
    .F(dma_dst_x_11_8),
    .I0(n573_1),
    .I1(n537_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_11_s4.INIT=8'h53;
  LUT3 dma_dst_x_12_s4 (
    .F(dma_dst_x_12_8),
    .I0(n574_1),
    .I1(n538_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_12_s4.INIT=8'h53;
  LUT3 dma_dst_x_13_s4 (
    .F(dma_dst_x_13_8),
    .I0(n575_1),
    .I1(n539_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_13_s4.INIT=8'h53;
  LUT3 dma_dst_x_14_s4 (
    .F(dma_dst_x_14_8),
    .I0(n576_1),
    .I1(n540_1),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_14_s4.INIT=8'h53;
  LUT3 dma_dst_x_15_s4 (
    .F(dma_dst_x_15_8),
    .I0(n577_1),
    .I1(dma_dst_r_0[15]),
    .I2(dma_src_x_0_10) 
);
defparam dma_dst_x_15_s4.INIT=8'hA3;
  LUT4 dma_w_cnt_x_0_s4 (
    .F(dma_w_cnt_x_0_8),
    .I0(dma_w_cnt_r[1]),
    .I1(dma_w_cnt_x_0_9),
    .I2(dma_w_cnt_x_0_10),
    .I3(dma_w_cnt_r[0]) 
);
defparam dma_w_cnt_x_0_s4.INIT=16'h040B;
  LUT4 dma_w_cnt_x_1_s4 (
    .F(dma_w_cnt_x_1_8),
    .I0(dma_w_rst_r[1]),
    .I1(dma_src_x_0_10),
    .I2(dma_w_cnt_r[1]),
    .I3(dma_w_cnt_x_0_9) 
);
defparam dma_w_cnt_x_1_s4.INIT=16'h7007;
  LUT4 dma_w_cnt_x_2_s4 (
    .F(dma_w_cnt_x_2_8),
    .I0(dma_w_cnt_r[3]),
    .I1(dma_w_cnt_x_2_12),
    .I2(dma_w_cnt_x_2_10),
    .I3(dma_w_cnt_r[2]) 
);
defparam dma_w_cnt_x_2_s4.INIT=16'h040B;
  LUT4 dma_w_cnt_x_3_s4 (
    .F(dma_w_cnt_x_3_8),
    .I0(dma_w_rst_r[3]),
    .I1(dma_src_x_0_10),
    .I2(dma_w_cnt_r[3]),
    .I3(dma_w_cnt_x_2_12) 
);
defparam dma_w_cnt_x_3_s4.INIT=16'h7007;
  LUT4 dma_w_cnt_x_4_s4 (
    .F(dma_w_cnt_x_4_8),
    .I0(dma_w_rst_r[4]),
    .I1(dma_src_x_0_10),
    .I2(dma_w_cnt_x_4_11),
    .I3(dma_w_cnt_r[4]) 
);
defparam dma_w_cnt_x_4_s4.INIT=16'h7007;
  LUT4 dma_w_cnt_x_5_s4 (
    .F(dma_w_cnt_x_5_8),
    .I0(dma_w_rst_r[5]),
    .I1(dma_src_x_0_10),
    .I2(dma_w_cnt_r[5]),
    .I3(dma_w_cnt_x_5_9) 
);
defparam dma_w_cnt_x_5_s4.INIT=16'h7007;
  LUT4 dma_w_cnt_x_6_s4 (
    .F(dma_w_cnt_x_6_8),
    .I0(dma_w_rst_r[6]),
    .I1(dma_src_x_0_10),
    .I2(dma_w_cnt_r[7]),
    .I3(dma_w_cnt_r[6]) 
);
defparam dma_w_cnt_x_6_s4.INIT=16'h0770;
  LUT2 dma_w_cnt_x_7_s4 (
    .F(dma_w_cnt_x_7_8),
    .I0(dma_w_rst_r[7]),
    .I1(dma_src_x_0_10) 
);
defparam dma_w_cnt_x_7_s4.INIT=4'h8;
  LUT4 dma_h_cnt_x_0_s5 (
    .F(dma_h_cnt_x_0_9),
    .I0(dma_h_cnt_r[3]),
    .I1(dma_h_cnt_r[2]),
    .I2(dma_h_cnt_r[1]),
    .I3(dma_h_cnt_x_3_9) 
);
defparam dma_h_cnt_x_0_s5.INIT=16'h0100;
  LUT3 dma_h_cnt_x_1_s5 (
    .F(dma_h_cnt_x_1_9),
    .I0(dma_h_cnt_r[3]),
    .I1(dma_h_cnt_r[2]),
    .I2(dma_h_cnt_x_3_9) 
);
defparam dma_h_cnt_x_1_s5.INIT=8'h10;
  LUT2 dma_h_cnt_x_2_s5 (
    .F(dma_h_cnt_x_2_9),
    .I0(dma_h_cnt_r[3]),
    .I1(dma_h_cnt_x_3_9) 
);
defparam dma_h_cnt_x_2_s5.INIT=4'h4;
  LUT4 dma_h_cnt_x_3_s5 (
    .F(dma_h_cnt_x_3_9),
    .I0(dma_h_cnt_r[7]),
    .I1(dma_h_cnt_r[6]),
    .I2(dma_h_cnt_r[5]),
    .I3(dma_h_cnt_r[4]) 
);
defparam dma_h_cnt_x_3_s5.INIT=16'h0001;
  LUT3 dma_h_cnt_x_4_s5 (
    .F(dma_h_cnt_x_4_9),
    .I0(dma_h_cnt_r[7]),
    .I1(dma_h_cnt_r[6]),
    .I2(dma_h_cnt_r[5]) 
);
defparam dma_h_cnt_x_4_s5.INIT=8'h01;
  LUT2 dma_h_cnt_x_5_s5 (
    .F(dma_h_cnt_x_5_9),
    .I0(dma_h_cnt_r[7]),
    .I1(dma_h_cnt_r[6]) 
);
defparam dma_h_cnt_x_5_s5.INIT=4'h1;
  LUT4 dma_x_1_s9 (
    .F(dma_x[1]),
    .I0(dma_h_cnt_r[5]),
    .I1(dma_h_cnt_r[2]),
    .I2(dma_src_x_0_10),
    .I3(dma_x_1_16) 
);
defparam dma_x_1_s9.INIT=16'h1000;
  LUT3 dma_src_msb_x_0_s2 (
    .F(dma_src_msb_x_0_5),
    .I0(gpu_addr[10]),
    .I1(gpu_addr[11]),
    .I2(dwe_r) 
);
defparam dma_src_msb_x_0_s2.INIT=8'h10;
  LUT3 dma_w_x_0_s2 (
    .F(dma_w_x_0_5),
    .I0(gpu_addr[10]),
    .I1(gpu_addr[11]),
    .I2(dwe_r) 
);
defparam dma_w_x_0_s2.INIT=8'h40;
  LUT2 n4726_s2 (
    .F(n4726_5),
    .I0(cpu_state[43]),
    .I1(cpu_state[44]) 
);
defparam n4726_s2.INIT=4'h1;
  LUT4 dma_dst_r_0_s4 (
    .F(dma_dst_r[0]),
    .I0(dma_x[1]),
    .I1(dma_copy_r),
    .I2(dma_r[0]),
    .I3(dma_dst_r_0_9) 
);
defparam dma_dst_r_0_s4.INIT=16'h4F00;
  LUT4 dma_h_cnt_r_0_s4 (
    .F(dma_h_cnt_r_0_8),
    .I0(dma_src_x_0_10),
    .I1(dma_trig_r),
    .I2(dma_r[1]),
    .I3(dma_r[0]) 
);
defparam dma_h_cnt_r_0_s4.INIT=16'h5FF3;
  LUT3 spi_cs_reg_s3 (
    .F(spi_cs_reg_6),
    .I0(ir[8]),
    .I1(format[0]),
    .I2(ir[7]) 
);
defparam spi_cs_reg_s3.INIT=8'h80;
  LUT4 CARRY_s3 (
    .F(CARRY_7),
    .I0(alu_ctrl[19]),
    .I1(alu_ctrl[0]),
    .I2(CARRY_8),
    .I3(CARRY_9) 
);
defparam CARRY_s3.INIT=16'h1000;
  LUT4 ws_addr_0_s3 (
    .F(ws_addr_0_7),
    .I0(cpu_state[31]),
    .I1(cpu_state[25]),
    .I2(cpu_state[34]),
    .I3(cpu_state[39]) 
);
defparam ws_addr_0_s3.INIT=16'h0001;
  LUT3 ws_addr_0_s4 (
    .F(ws_addr_0_8),
    .I0(cpu_state[29]),
    .I1(cpu_state[50]),
    .I2(cpu_state[20]) 
);
defparam ws_addr_0_s4.INIT=8'h01;
  LUT4 ws_addr_0_s5 (
    .F(ws_addr_0_9),
    .I0(cpu_state[46]),
    .I1(cpu_state[30]),
    .I2(ws_addr_0_10),
    .I3(ws_addr_0_11) 
);
defparam ws_addr_0_s5.INIT=16'h1000;
  LUT4 src_oper_0_s3 (
    .F(src_oper_0_7),
    .I0(cpu_state[49]),
    .I1(cpu_state[28]),
    .I2(cpu_state[18]),
    .I3(cpu_state[26]) 
);
defparam src_oper_0_s3.INIT=16'h0001;
  LUT2 alu_to_ws_s3 (
    .F(alu_to_ws_7),
    .I0(cpu_state[29]),
    .I1(cpu_state[18]) 
);
defparam alu_to_ws_s3.INIT=4'h1;
  LUT4 dst_oper_0_s3 (
    .F(dst_oper_0_7),
    .I0(cpu_state[18]),
    .I1(cpu_state[33]),
    .I2(cpu_state[38]),
    .I3(cpu_state[47]) 
);
defparam dst_oper_0_s3.INIT=16'h0001;
  LUT3 t1_0_s4 (
    .F(t1_0_8),
    .I0(cpu_state[31]),
    .I1(cpu_state[41]),
    .I2(t1_0_10) 
);
defparam t1_0_s4.INIT=8'h10;
  LUT3 t1_0_s5 (
    .F(t1_0_9),
    .I0(cpu_state[6]),
    .I1(cpu_state[12]),
    .I2(cpu_state[20]) 
);
defparam t1_0_s5.INIT=8'h01;
  LUT2 t1_8_s4 (
    .F(t1_8_8),
    .I0(cpu_state[4]),
    .I1(cpu_state[10]) 
);
defparam t1_8_s4.INIT=4'h1;
  LUT3 t2_0_s3 (
    .F(t2_0_7),
    .I0(cpu_state[1]),
    .I1(cpu_state[8]),
    .I2(cpu_state[14]) 
);
defparam t2_0_s3.INIT=8'h01;
  LUT2 t2_0_s4 (
    .F(t2_0_8),
    .I0(cpu_state[17]),
    .I1(cpu_state[5]) 
);
defparam t2_0_s4.INIT=4'h1;
  LUT3 t2_8_s3 (
    .F(t2_8_7),
    .I0(cpu_state[0]),
    .I1(cpu_state[7]),
    .I2(cpu_state[13]) 
);
defparam t2_8_s3.INIT=8'h01;
  LUT4 ea_dst_0_s3 (
    .F(ea_dst_0_7),
    .I0(cpu_state[17]),
    .I1(cpu_state[3]),
    .I2(cpu_state[10]),
    .I3(cpu_state[16]) 
);
defparam ea_dst_0_s3.INIT=16'h0001;
  LUT4 alu_next_21_s11 (
    .F(alu_next_21_15),
    .I0(ir[2]),
    .I1(format[6]),
    .I2(ir[1]),
    .I3(format[3]) 
);
defparam alu_next_21_s11.INIT=16'h00BF;
  LUT4 alu_next_21_s12 (
    .F(alu_next_21_16),
    .I0(alu_next_21_17),
    .I1(format[0]),
    .I2(alu_next_21_18),
    .I3(format[1]) 
);
defparam alu_next_21_s12.INIT=16'h0BBB;
  LUT2 alu_next_20_s7 (
    .F(alu_next_20_13),
    .I0(ir[9]),
    .I1(ir[8]) 
);
defparam alu_next_20_s7.INIT=4'h1;
  LUT2 alu_next_18_s7 (
    .F(alu_next_18_13),
    .I0(ir[9]),
    .I1(ir[8]) 
);
defparam alu_next_18_s7.INIT=4'h4;
  LUT2 alu_next_18_s8 (
    .F(alu_next_18_14),
    .I0(ir[2]),
    .I1(ir[1]) 
);
defparam alu_next_18_s8.INIT=4'h1;
  LUT2 alu_next_9_s7 (
    .F(alu_next_9_13),
    .I0(ir[7]),
    .I1(format[0]) 
);
defparam alu_next_9_s7.INIT=4'h4;
  LUT4 alu_next_7_s7 (
    .F(alu_next_7_13),
    .I0(ir[10]),
    .I1(ir[7]),
    .I2(ir[8]),
    .I3(ir[9]) 
);
defparam alu_next_7_s7.INIT=16'h1000;
  LUT2 alu_next_7_s8 (
    .F(alu_next_7_14),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam alu_next_7_s8.INIT=4'h1;
  LUT4 Td_next_0_s6 (
    .F(Td_next_0_10),
    .I0(alu_next_7_13),
    .I1(format[0]),
    .I2(format[1]),
    .I3(Td_next_0_13) 
);
defparam Td_next_0_s6.INIT=16'h0B00;
  LUT3 Td_next_0_s7 (
    .F(Td_next_0_11),
    .I0(ir[7]),
    .I1(ir[8]),
    .I2(n1607_19) 
);
defparam Td_next_0_s7.INIT=8'h0E;
  LUT4 Td_next_0_s8 (
    .F(Td_next_0_12),
    .I0(ir[10]),
    .I1(ir[6]),
    .I2(D_next_2_10),
    .I3(format[2]) 
);
defparam Td_next_0_s8.INIT=16'hBF00;
  LUT3 Td_next_1_s6 (
    .F(Td_next_1_10),
    .I0(ir[11]),
    .I1(ir[6]),
    .I2(ir[7]) 
);
defparam Td_next_1_s6.INIT=8'h40;
  LUT3 Ts_next_1_s6 (
    .F(Ts_next_1_10),
    .I0(format[0]),
    .I1(format[2]),
    .I2(S_next_3_10) 
);
defparam Ts_next_1_s6.INIT=8'h10;
  LUT4 S_next_3_s5 (
    .F(S_next_3_9),
    .I0(ir[10]),
    .I1(ir[7]),
    .I2(alu_next_18_13),
    .I3(format[0]) 
);
defparam S_next_3_s5.INIT=16'hBF00;
  LUT3 S_next_3_s6 (
    .F(S_next_3_10),
    .I0(format[1]),
    .I1(format[4]),
    .I2(Td_next_0_13) 
);
defparam S_next_3_s6.INIT=8'h10;
  LUT2 S_next_3_s7 (
    .F(S_next_3_11),
    .I0(ir[15]),
    .I1(Ts_next_1_13) 
);
defparam S_next_3_s7.INIT=4'h1;
  LUT4 D_next_0_s5 (
    .F(D_next_0_9),
    .I0(D_next_2_10),
    .I1(format[2]),
    .I2(format[4]),
    .I3(Td_next_0_10) 
);
defparam D_next_0_s5.INIT=16'h0B00;
  LUT4 D_next_0_s6 (
    .F(D_next_0_10),
    .I0(format[2]),
    .I1(ir[6]),
    .I2(alu_next_7_10),
    .I3(ir[12]) 
);
defparam D_next_0_s6.INIT=16'hF800;
  LUT4 D_next_1_s5 (
    .F(D_next_1_9),
    .I0(format[2]),
    .I1(ir[7]),
    .I2(alu_next_7_10),
    .I3(ir[13]) 
);
defparam D_next_1_s5.INIT=16'hF800;
  LUT3 D_next_2_s5 (
    .F(D_next_2_9),
    .I0(format[0]),
    .I1(D_next_2_12),
    .I2(S_next_3_10) 
);
defparam D_next_2_s5.INIT=8'hD0;
  LUT2 D_next_2_s6 (
    .F(D_next_2_10),
    .I0(ir[5]),
    .I1(ir[7]) 
);
defparam D_next_2_s6.INIT=4'h8;
  LUT4 D_next_2_s7 (
    .F(D_next_2_11),
    .I0(ir[14]),
    .I1(ir[6]),
    .I2(D_next_2_10),
    .I3(format[2]) 
);
defparam D_next_2_s7.INIT=16'hB00F;
  LUT4 D_next_3_s5 (
    .F(D_next_3_9),
    .I0(D_next_3_11),
    .I1(format[0]),
    .I2(D_next_3_14),
    .I3(S_next_3_10) 
);
defparam D_next_3_s5.INIT=16'h0B00;
  LUT4 alu_out_0_s13 (
    .F(alu_out_0_17),
    .I0(n2527_6),
    .I1(alu_out_0_21),
    .I2(alu_out_16_23),
    .I3(n2526_9) 
);
defparam alu_out_0_s13.INIT=16'h0708;
  LUT4 alu_out_0_s14 (
    .F(alu_out_0_18),
    .I0(src_oper[0]),
    .I1(alu_out_0_22),
    .I2(alu_out_0_23),
    .I3(alu_ctrl[13]) 
);
defparam alu_out_0_s14.INIT=16'hBF00;
  LUT3 alu_out_0_s15 (
    .F(alu_out_0_19),
    .I0(alu_ctrl[14]),
    .I1(alu_ctrl[4]),
    .I2(n3380_8) 
);
defparam alu_out_0_s15.INIT=8'hCA;
  LUT4 alu_out_0_s16 (
    .F(alu_out_0_20),
    .I0(src_oper[1]),
    .I1(alu_out_0_24),
    .I2(alu_ctrl[6]),
    .I3(alu_out_0_25) 
);
defparam alu_out_0_s16.INIT=16'h0700;
  LUT4 alu_out_1_s21 (
    .F(alu_out_1_25),
    .I0(alu_ctrl[4]),
    .I1(alu_ctrl[14]),
    .I2(src_oper[0]),
    .I3(n3381_6) 
);
defparam alu_out_1_s21.INIT=16'h5335;
  LUT4 alu_out_1_s22 (
    .F(alu_out_1_26),
    .I0(alu_ctrl[16]),
    .I1(src_oper[0]),
    .I2(alu_out_1_29),
    .I3(alu_out_1_30) 
);
defparam alu_out_1_s22.INIT=16'h0C37;
  LUT4 alu_out_1_s23 (
    .F(alu_out_1_27),
    .I0(alu_out_16_23),
    .I1(n2527_6),
    .I2(alu_out_0_21),
    .I3(alu_out_1_31) 
);
defparam alu_out_1_s23.INIT=16'h00EB;
  LUT4 alu_out_1_s24 (
    .F(alu_out_1_28),
    .I0(alu_out_1_32),
    .I1(dst_oper[0]),
    .I2(alu_out_1_33),
    .I3(alu_out_1_34) 
);
defparam alu_out_1_s24.INIT=16'h0B00;
  LUT4 alu_out_2_s21 (
    .F(alu_out_2_25),
    .I0(alu_out_2_28),
    .I1(alu_out_2_29),
    .I2(alu_ctrl[13]),
    .I3(alu_out_2_30) 
);
defparam alu_out_2_s21.INIT=16'h7F00;
  LUT3 alu_out_2_s22 (
    .F(alu_out_2_26),
    .I0(alu_out_2_31),
    .I1(alu_out_2_32),
    .I2(alu_out_2_33) 
);
defparam alu_out_2_s22.INIT=8'h10;
  LUT3 alu_out_2_s23 (
    .F(alu_out_2_27),
    .I0(alu_out_2_34),
    .I1(alu_out_2_35),
    .I2(alu_out_2_36) 
);
defparam alu_out_2_s23.INIT=8'h10;
  LUT3 alu_out_3_s21 (
    .F(alu_out_3_25),
    .I0(alu_out_3_53),
    .I1(alu_out_3_51),
    .I2(alu_ctrl[2]) 
);
defparam alu_out_3_s21.INIT=8'hB0;
  LUT4 alu_out_3_s22 (
    .F(alu_out_3_26),
    .I0(alu_out_3_63),
    .I1(alu_ctrl[16]),
    .I2(alu_out_3_32),
    .I3(src_oper[2]) 
);
defparam alu_out_3_s22.INIT=16'h4F00;
  LUT4 alu_out_3_s23 (
    .F(alu_out_3_27),
    .I0(alu_ctrl[14]),
    .I1(alu_ctrl[4]),
    .I2(alu_out_3_33),
    .I3(src_oper[2]) 
);
defparam alu_out_3_s23.INIT=16'h3553;
  LUT4 alu_out_3_s24 (
    .F(alu_out_3_28),
    .I0(alu_out_3_34),
    .I1(alu_out_3_59),
    .I2(alu_out_3_36),
    .I3(alu_out_3_37) 
);
defparam alu_out_3_s24.INIT=16'h1000;
  LUT4 alu_out_4_s21 (
    .F(alu_out_4_25),
    .I0(alu_ctrl[4]),
    .I1(alu_ctrl[14]),
    .I2(src_oper[3]),
    .I3(alu_out_4_28) 
);
defparam alu_out_4_s21.INIT=16'h5335;
  LUT4 alu_out_4_s22 (
    .F(alu_out_4_26),
    .I0(alu_ctrl[13]),
    .I1(alu_out_2_29),
    .I2(src_oper[3]),
    .I3(alu_out_4_29) 
);
defparam alu_out_4_s22.INIT=16'h07D0;
  LUT4 alu_out_4_s23 (
    .F(alu_out_4_27),
    .I0(alu_out_4_30),
    .I1(alu_out_4_31),
    .I2(alu_out_4_32),
    .I3(alu_out_4_45) 
);
defparam alu_out_4_s23.INIT=16'h1000;
  LUT4 alu_out_5_s21 (
    .F(alu_out_5_25),
    .I0(src_oper[0]),
    .I1(src_oper[4]),
    .I2(alu_ctrl[2]),
    .I3(alu_out_5_29) 
);
defparam alu_out_5_s21.INIT=16'hE040;
  LUT4 alu_out_5_s22 (
    .F(alu_out_5_26),
    .I0(src_oper[5]),
    .I1(alu_out_0_22),
    .I2(src_oper[4]),
    .I3(alu_ctrl[13]) 
);
defparam alu_out_5_s22.INIT=16'hB400;
  LUT4 alu_out_5_s23 (
    .F(alu_out_5_27),
    .I0(alu_out_5_30),
    .I1(alu_out_5_31),
    .I2(alu_out_5_32),
    .I3(alu_out_5_33) 
);
defparam alu_out_5_s23.INIT=16'h0100;
  LUT4 alu_out_5_s24 (
    .F(alu_out_5_28),
    .I0(alu_ctrl[14]),
    .I1(alu_ctrl[4]),
    .I2(alu_out_5_34),
    .I3(alu_out_5_29) 
);
defparam alu_out_5_s24.INIT=16'h0305;
  LUT4 alu_out_6_s21 (
    .F(alu_out_6_25),
    .I0(alu_out_6_29),
    .I1(src_oper[0]),
    .I2(src_oper[5]),
    .I3(alu_ctrl[2]) 
);
defparam alu_out_6_s21.INIT=16'hB400;
  LUT4 alu_out_6_s22 (
    .F(alu_out_6_26),
    .I0(alu_ctrl[4]),
    .I1(alu_ctrl[14]),
    .I2(src_oper[5]),
    .I3(alu_out_6_29) 
);
defparam alu_out_6_s22.INIT=16'h5335;
  LUT4 alu_out_6_s23 (
    .F(alu_out_6_27),
    .I0(alu_ctrl[13]),
    .I1(src_oper[5]),
    .I2(alu_out_0_22),
    .I3(alu_out_6_30) 
);
defparam alu_out_6_s23.INIT=16'h00D7;
  LUT4 alu_out_6_s24 (
    .F(alu_out_6_28),
    .I0(alu_out_6_31),
    .I1(alu_out_6_32),
    .I2(alu_out_6_33),
    .I3(alu_out_6_34) 
);
defparam alu_out_6_s24.INIT=16'h1000;
  LUT4 alu_out_7_s21 (
    .F(alu_out_7_25),
    .I0(src_oper[7]),
    .I1(alu_out_7_29),
    .I2(alu_out_7_55),
    .I3(src_oper[6]) 
);
defparam alu_out_7_s21.INIT=16'h0708;
  LUT4 alu_out_7_s22 (
    .F(alu_out_7_26),
    .I0(alu_out_16_23),
    .I1(alu_out_7_31),
    .I2(alu_ctrl[13]),
    .I3(alu_out_7_32) 
);
defparam alu_out_7_s22.INIT=16'hEE0E;
  LUT4 alu_out_7_s23 (
    .F(alu_out_7_27),
    .I0(alu_out_7_51),
    .I1(alu_out_7_34),
    .I2(src_oper[6]),
    .I3(alu_out_7_53) 
);
defparam alu_out_7_s23.INIT=16'hCA00;
  LUT4 alu_out_7_s24 (
    .F(alu_out_7_28),
    .I0(alu_out_7_45),
    .I1(alu_out_7_37),
    .I2(src_oper[7]),
    .I3(alu_out_7_47) 
);
defparam alu_out_7_s24.INIT=16'hCACC;
  LUT4 alu_out_8_s21 (
    .F(alu_out_8_25),
    .I0(n2535_7),
    .I1(alu_out_8_29),
    .I2(alu_out_16_23),
    .I3(n2534_7) 
);
defparam alu_out_8_s21.INIT=16'h0708;
  LUT4 alu_out_8_s22 (
    .F(alu_out_8_26),
    .I0(dst_oper[7]),
    .I1(alu_out_8_41),
    .I2(alu_out_8_31),
    .I3(alu_out_8_32) 
);
defparam alu_out_8_s22.INIT=16'hD000;
  LUT4 alu_out_8_s23 (
    .F(alu_out_8_27),
    .I0(alu_out_7_55),
    .I1(src_oper[7]),
    .I2(alu_out_7_29),
    .I3(alu_out_8_33) 
);
defparam alu_out_8_s23.INIT=16'h00EB;
  LUT3 alu_out_8_s24 (
    .F(alu_out_8_28),
    .I0(alu_out_8_39),
    .I1(alu_out_8_35),
    .I2(alu_out_7_47) 
);
defparam alu_out_8_s24.INIT=8'hA3;
  LUT4 alu_out_9_s21 (
    .F(alu_out_9_25),
    .I0(alu_ctrl[4]),
    .I1(alu_ctrl[14]),
    .I2(alu_out_9_55),
    .I3(alu_sa[8]) 
);
defparam alu_out_9_s21.INIT=16'h5335;
  LUT4 alu_out_9_s22 (
    .F(alu_out_9_26),
    .I0(alu_ctrl[2]),
    .I1(alu_sa[8]),
    .I2(alu_out_9_45),
    .I3(alu_out_9_51) 
);
defparam alu_out_9_s22.INIT=16'h00D7;
  LUT4 alu_out_9_s23 (
    .F(alu_out_9_27),
    .I0(alu_out_9_47),
    .I1(alu_da[8]),
    .I2(alu_out_9_33),
    .I3(alu_out_9_34) 
);
defparam alu_out_9_s23.INIT=16'h4300;
  LUT4 alu_out_9_s24 (
    .F(alu_out_9_28),
    .I0(alu_out_9_49),
    .I1(alu_ctrl[13]),
    .I2(alu_out_9_36),
    .I3(alu_out_9_53) 
);
defparam alu_out_9_s24.INIT=16'h0007;
  LUT4 alu_out_10_s21 (
    .F(alu_out_10_25),
    .I0(alu_out_10_29),
    .I1(alu_ctrl[14]),
    .I2(alu_out_10_30),
    .I3(alu_out_10_46) 
);
defparam alu_out_10_s21.INIT=16'h0A03;
  LUT4 alu_out_10_s22 (
    .F(alu_out_10_26),
    .I0(alu_ctrl[8]),
    .I1(alu_sa[9]),
    .I2(alu_da[9]),
    .I3(alu_out_10_32) 
);
defparam alu_out_10_s22.INIT=16'hD700;
  LUT4 alu_out_10_s23 (
    .F(alu_out_10_27),
    .I0(alu_ctrl[15]),
    .I1(alu_sa[9]),
    .I2(alu_out_10_33),
    .I3(alu_out_10_34) 
);
defparam alu_out_10_s23.INIT=16'h00D7;
  LUT4 alu_out_10_s24 (
    .F(alu_out_10_28),
    .I0(alu_ctrl[13]),
    .I1(alu_sa[9]),
    .I2(alu_out_10_50),
    .I3(alu_out_10_52) 
);
defparam alu_out_10_s24.INIT=16'h00D7;
  LUT4 alu_out_11_s21 (
    .F(alu_out_11_25),
    .I0(alu_out_11_48),
    .I1(src_oper[0]),
    .I2(alu_sa[10]),
    .I3(alu_ctrl[2]) 
);
defparam alu_out_11_s21.INIT=16'hB400;
  LUT4 alu_out_11_s22 (
    .F(alu_out_11_26),
    .I0(n2538_7),
    .I1(alu_out_11_30),
    .I2(alu_out_16_23),
    .I3(n2537_7) 
);
defparam alu_out_11_s22.INIT=16'h0708;
  LUT4 alu_out_11_s24 (
    .F(alu_out_11_28),
    .I0(alu_out_11_44),
    .I1(alu_ctrl[13]),
    .I2(alu_out_11_34),
    .I3(alu_out_11_35) 
);
defparam alu_out_11_s24.INIT=16'hB000;
  LUT4 alu_out_12_s21 (
    .F(alu_out_12_25),
    .I0(n3384_9),
    .I1(alu_ctrl[14]),
    .I2(alu_sa[11]),
    .I3(alu_out_12_44) 
);
defparam alu_out_12_s21.INIT=16'h5C00;
  LUT4 alu_out_12_s22 (
    .F(alu_out_12_26),
    .I0(alu_out_12_40),
    .I1(alu_out_12_31),
    .I2(alu_sa[11]),
    .I3(alu_out_12_32) 
);
defparam alu_out_12_s22.INIT=16'hF53F;
  LUT4 alu_out_12_s23 (
    .F(alu_out_12_27),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[11]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_12_33) 
);
defparam alu_out_12_s23.INIT=16'h0700;
  LUT4 alu_out_12_s24 (
    .F(alu_out_12_28),
    .I0(alu_ctrl[13]),
    .I1(alu_out_12_34),
    .I2(alu_sa[11]),
    .I3(alu_out_12_35) 
);
defparam alu_out_12_s24.INIT=16'h7D00;
  LUT4 alu_out_13_s21 (
    .F(alu_out_13_25),
    .I0(alu_sa[13]),
    .I1(alu_sa[14]),
    .I2(alu_sa[12]),
    .I3(alu_ctrl[13]) 
);
defparam alu_out_13_s21.INIT=16'hE100;
  LUT4 alu_out_13_s23 (
    .F(alu_out_13_27),
    .I0(alu_out_10_29),
    .I1(alu_ctrl[14]),
    .I2(alu_out_13_45),
    .I3(alu_out_13_31) 
);
defparam alu_out_13_s23.INIT=16'h0A03;
  LUT4 alu_out_13_s24 (
    .F(alu_out_13_28),
    .I0(alu_out_13_32),
    .I1(alu_ctrl[16]),
    .I2(alu_out_13_33),
    .I3(alu_out_13_34) 
);
defparam alu_out_13_s24.INIT=16'hB000;
  LUT4 alu_out_14_s21 (
    .F(alu_out_14_25),
    .I0(n2542_7),
    .I1(n2541_7),
    .I2(alu_out_16_23),
    .I3(n2540_7) 
);
defparam alu_out_14_s21.INIT=16'h0708;
  LUT4 alu_out_14_s22 (
    .F(alu_out_14_26),
    .I0(src_oper[5]),
    .I1(alu_ctrl[3]),
    .I2(shift_reg[13]),
    .I3(alu_ctrl[0]) 
);
defparam alu_out_14_s22.INIT=16'h0777;
  LUT4 alu_out_14_s23 (
    .F(alu_out_14_27),
    .I0(n2523_2),
    .I1(alu_ctrl[20]),
    .I2(alu_out_14_29),
    .I3(alu_out_14_30) 
);
defparam alu_out_14_s23.INIT=16'h7000;
  LUT4 alu_out_14_s24 (
    .F(alu_out_14_28),
    .I0(alu_out_14_31),
    .I1(alu_ctrl[2]),
    .I2(alu_out_14_32),
    .I3(alu_out_14_33) 
);
defparam alu_out_14_s24.INIT=16'hB000;
  LUT4 alu_out_15_s21 (
    .F(alu_out_15_25),
    .I0(alu_ctrl[16]),
    .I1(alu_out_10_29),
    .I2(alu_ctrl[14]),
    .I3(alu_out_15_40) 
);
defparam alu_out_15_s21.INIT=16'hF0BB;
  LUT4 alu_out_15_s22 (
    .F(alu_out_15_26),
    .I0(n3381_7),
    .I1(alu_out_15_30),
    .I2(alu_out_15_31),
    .I3(alu_out_15_32) 
);
defparam alu_out_15_s22.INIT=16'hEF00;
  LUT4 alu_out_15_s23 (
    .F(alu_out_15_27),
    .I0(alu_out_16_23),
    .I1(n2541_7),
    .I2(n2542_7),
    .I3(alu_out_15_33) 
);
defparam alu_out_15_s23.INIT=16'h00EB;
  LUT4 alu_out_15_s24 (
    .F(alu_out_15_28),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[14]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_15_34) 
);
defparam alu_out_15_s24.INIT=16'h0700;
  LUT2 alu_out_16_s19 (
    .F(alu_out_16_23),
    .I0(alu_ctrl[19]),
    .I1(alu_ctrl[18]) 
);
defparam alu_out_16_s19.INIT=4'h1;
  LUT4 alu_out_16_s20 (
    .F(alu_out_16_24),
    .I0(CARRY_9),
    .I1(alu_out_16_26),
    .I2(alu_out_16_27),
    .I3(alu_sa[15]) 
);
defparam alu_out_16_s20.INIT=16'h770F;
  LUT4 alu_out_16_s21 (
    .F(alu_out_16_25),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[15]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_16_28) 
);
defparam alu_out_16_s21.INIT=16'h0700;
  LUT4 n4701_s10 (
    .F(n4701_15),
    .I0(format[1]),
    .I1(cpu_state[41]),
    .I2(alu_next_18_13),
    .I3(n1646_28) 
);
defparam n4701_s10.INIT=16'h8000;
  LUT4 n4701_s11 (
    .F(n4701_16),
    .I0(n4704_10),
    .I1(cpu_state[24]),
    .I2(cpu_state[31]),
    .I3(cpu_state[35]) 
);
defparam n4701_s11.INIT=16'h000B;
  LUT4 n4489_s11 (
    .F(n4489_15),
    .I0(format[0]),
    .I1(n4489_18),
    .I2(cpu_state[18]),
    .I3(cpu_state[28]) 
);
defparam n4489_s11.INIT=16'h008F;
  LUT4 n4489_s12 (
    .F(n4489_16),
    .I0(spi_din[0]),
    .I1(src_oper[0]),
    .I2(cpu_state_26_11),
    .I3(cpu_state[26]) 
);
defparam n4489_s12.INIT=16'hAC00;
  LUT4 n4489_s13 (
    .F(n4489_17),
    .I0(t1[0]),
    .I1(n4505_16),
    .I2(cpu_state[49]),
    .I3(t2[0]) 
);
defparam n4489_s13.INIT=16'h0777;
  LUT4 n4491_s11 (
    .F(n4491_15),
    .I0(spi_din[1]),
    .I1(src_oper[1]),
    .I2(cpu_state_26_11),
    .I3(cpu_state[26]) 
);
defparam n4491_s11.INIT=16'hAC00;
  LUT4 n4491_s12 (
    .F(n4491_16),
    .I0(t1[1]),
    .I1(n4505_16),
    .I2(cpu_state[49]),
    .I3(t2[1]) 
);
defparam n4491_s12.INIT=16'h0777;
  LUT4 n4493_s11 (
    .F(n4493_15),
    .I0(spi_din[2]),
    .I1(src_oper[2]),
    .I2(cpu_state_26_11),
    .I3(cpu_state[26]) 
);
defparam n4493_s11.INIT=16'hAC00;
  LUT4 n4493_s12 (
    .F(n4493_16),
    .I0(t1[2]),
    .I1(n4505_16),
    .I2(cpu_state[49]),
    .I3(t2[2]) 
);
defparam n4493_s12.INIT=16'h0777;
  LUT4 n4495_s11 (
    .F(n4495_15),
    .I0(spi_din[3]),
    .I1(src_oper[3]),
    .I2(cpu_state_26_11),
    .I3(cpu_state[26]) 
);
defparam n4495_s11.INIT=16'hAC00;
  LUT4 n4495_s12 (
    .F(n4495_16),
    .I0(t1[3]),
    .I1(n4505_16),
    .I2(cpu_state[49]),
    .I3(t2[3]) 
);
defparam n4495_s12.INIT=16'h0777;
  LUT4 n4497_s11 (
    .F(n4497_15),
    .I0(spi_din[4]),
    .I1(src_oper[4]),
    .I2(cpu_state_26_11),
    .I3(cpu_state[26]) 
);
defparam n4497_s11.INIT=16'hAC00;
  LUT4 n4497_s12 (
    .F(n4497_16),
    .I0(t1[4]),
    .I1(n4505_16),
    .I2(cpu_state[49]),
    .I3(t2[4]) 
);
defparam n4497_s12.INIT=16'h0777;
  LUT4 n4499_s11 (
    .F(n4499_15),
    .I0(spi_din[5]),
    .I1(src_oper[5]),
    .I2(cpu_state_26_11),
    .I3(cpu_state[26]) 
);
defparam n4499_s11.INIT=16'hAC00;
  LUT4 n4499_s12 (
    .F(n4499_16),
    .I0(t1[5]),
    .I1(n4505_16),
    .I2(cpu_state[49]),
    .I3(t2[5]) 
);
defparam n4499_s12.INIT=16'h0777;
  LUT4 n4501_s11 (
    .F(n4501_15),
    .I0(spi_din[6]),
    .I1(src_oper[6]),
    .I2(cpu_state_26_11),
    .I3(cpu_state[26]) 
);
defparam n4501_s11.INIT=16'hAC00;
  LUT4 n4501_s12 (
    .F(n4501_16),
    .I0(t1[6]),
    .I1(n4505_16),
    .I2(cpu_state[49]),
    .I3(t2[6]) 
);
defparam n4501_s12.INIT=16'h0777;
  LUT4 n4503_s11 (
    .F(n4503_15),
    .I0(spi_din[7]),
    .I1(src_oper[7]),
    .I2(cpu_state_26_11),
    .I3(cpu_state[26]) 
);
defparam n4503_s11.INIT=16'hAC00;
  LUT4 n4503_s12 (
    .F(n4503_16),
    .I0(t1[7]),
    .I1(n4505_16),
    .I2(cpu_state[49]),
    .I3(t2[7]) 
);
defparam n4503_s12.INIT=16'h0777;
  LUT4 n4505_s11 (
    .F(n4505_15),
    .I0(n4505_18),
    .I1(cpu_dout_s[0]),
    .I2(n4505_19),
    .I3(n4505_20) 
);
defparam n4505_s11.INIT=16'h0007;
  LUT3 n4505_s12 (
    .F(n4505_16),
    .I0(format[0]),
    .I1(cpu_state[18]),
    .I2(n4489_18) 
);
defparam n4505_s12.INIT=8'h80;
  LUT4 n4505_s13 (
    .F(n4505_17),
    .I0(cpu_state_26_11),
    .I1(cpu_state[26]),
    .I2(src_oper[8]),
    .I3(n4505_21) 
);
defparam n4505_s13.INIT=16'hBF00;
  LUT4 n4507_s11 (
    .F(n4507_15),
    .I0(n4505_18),
    .I1(cpu_dout_s[1]),
    .I2(n4507_17),
    .I3(n4507_18) 
);
defparam n4507_s11.INIT=16'h0007;
  LUT4 n4507_s12 (
    .F(n4507_16),
    .I0(cpu_state_26_11),
    .I1(cpu_state[26]),
    .I2(src_oper[9]),
    .I3(n4507_19) 
);
defparam n4507_s12.INIT=16'hBF00;
  LUT4 n4509_s11 (
    .F(n4509_15),
    .I0(n4505_18),
    .I1(cpu_dout_s[2]),
    .I2(n4509_17),
    .I3(n4509_18) 
);
defparam n4509_s11.INIT=16'h0007;
  LUT4 n4509_s12 (
    .F(n4509_16),
    .I0(cpu_state_26_11),
    .I1(cpu_state[26]),
    .I2(src_oper[10]),
    .I3(n4509_19) 
);
defparam n4509_s12.INIT=16'hBF00;
  LUT4 n4511_s11 (
    .F(n4511_15),
    .I0(n4511_17),
    .I1(n1322_30),
    .I2(n4511_18),
    .I3(n4511_25) 
);
defparam n4511_s11.INIT=16'h0700;
  LUT4 n4511_s12 (
    .F(n4511_16),
    .I0(cpu_state_26_11),
    .I1(cpu_state[26]),
    .I2(src_oper[11]),
    .I3(n4511_20) 
);
defparam n4511_s12.INIT=16'hBF00;
  LUT4 n4513_s11 (
    .F(n4513_15),
    .I0(n4511_17),
    .I1(n1323_30),
    .I2(n4513_17),
    .I3(n4513_24) 
);
defparam n4513_s11.INIT=16'h0700;
  LUT4 n4513_s12 (
    .F(n4513_16),
    .I0(cpu_state_26_11),
    .I1(cpu_state[26]),
    .I2(src_oper[12]),
    .I3(n4513_19) 
);
defparam n4513_s12.INIT=16'hBF00;
  LUT4 n4515_s11 (
    .F(n4515_15),
    .I0(n4515_17),
    .I1(n4515_18),
    .I2(n4515_19),
    .I3(n4515_20) 
);
defparam n4515_s11.INIT=16'h1F00;
  LUT4 n4515_s12 (
    .F(n4515_16),
    .I0(cpu_state_26_11),
    .I1(cpu_state[26]),
    .I2(src_oper[13]),
    .I3(n4515_21) 
);
defparam n4515_s12.INIT=16'hBF00;
  LUT4 n4517_s11 (
    .F(n4517_15),
    .I0(n4505_18),
    .I1(cpu_dout_s[6]),
    .I2(n4517_17),
    .I3(n4517_18) 
);
defparam n4517_s11.INIT=16'h0007;
  LUT4 n4517_s12 (
    .F(n4517_16),
    .I0(cpu_state_26_11),
    .I1(cpu_state[26]),
    .I2(src_oper[14]),
    .I3(n4517_19) 
);
defparam n4517_s12.INIT=16'hBF00;
  LUT4 n4519_s12 (
    .F(n4519_16),
    .I0(cpu_state_26_11),
    .I1(cpu_state[26]),
    .I2(src_oper[15]),
    .I3(n4519_19) 
);
defparam n4519_s12.INIT=16'hBF00;
  LUT4 n4554_s8 (
    .F(n4554_12),
    .I0(Td[0]),
    .I1(Td[1]),
    .I2(cpu_state[47]),
    .I3(alu_to_ws_7) 
);
defparam n4554_s8.INIT=16'hEF00;
  LUT4 n4557_s8 (
    .F(n4557_12),
    .I0(cpu_state[47]),
    .I1(t2[0]),
    .I2(t1[0]),
    .I3(cpu_state[18]) 
);
defparam n4557_s8.INIT=16'h0777;
  LUT4 n4560_s8 (
    .F(n4560_12),
    .I0(cpu_state[47]),
    .I1(t2[1]),
    .I2(t1[1]),
    .I3(cpu_state[18]) 
);
defparam n4560_s8.INIT=16'h0777;
  LUT4 n4563_s8 (
    .F(n4563_12),
    .I0(cpu_state[47]),
    .I1(t2[2]),
    .I2(t1[2]),
    .I3(cpu_state[18]) 
);
defparam n4563_s8.INIT=16'h0777;
  LUT4 n4566_s8 (
    .F(n4566_12),
    .I0(cpu_state[47]),
    .I1(t2[3]),
    .I2(t1[3]),
    .I3(cpu_state[18]) 
);
defparam n4566_s8.INIT=16'h0777;
  LUT4 n4569_s8 (
    .F(n4569_12),
    .I0(cpu_state[47]),
    .I1(t2[4]),
    .I2(t1[4]),
    .I3(cpu_state[18]) 
);
defparam n4569_s8.INIT=16'h0777;
  LUT4 n4572_s8 (
    .F(n4572_12),
    .I0(cpu_state[47]),
    .I1(t2[5]),
    .I2(t1[5]),
    .I3(cpu_state[18]) 
);
defparam n4572_s8.INIT=16'h0777;
  LUT4 n4575_s8 (
    .F(n4575_12),
    .I0(cpu_state[47]),
    .I1(t2[6]),
    .I2(t1[6]),
    .I3(cpu_state[18]) 
);
defparam n4575_s8.INIT=16'h0777;
  LUT4 n4578_s8 (
    .F(n4578_12),
    .I0(cpu_state[47]),
    .I1(t2[7]),
    .I2(t1[7]),
    .I3(cpu_state[18]) 
);
defparam n4578_s8.INIT=16'h0777;
  LUT4 n4581_s8 (
    .F(n4581_12),
    .I0(t2[8]),
    .I1(cpu_state[47]),
    .I2(n4505_15),
    .I3(cpu_state[18]) 
);
defparam n4581_s8.INIT=16'h7077;
  LUT4 n4584_s8 (
    .F(n4584_12),
    .I0(t2[9]),
    .I1(cpu_state[47]),
    .I2(n4507_15),
    .I3(cpu_state[18]) 
);
defparam n4584_s8.INIT=16'h7077;
  LUT4 n4587_s8 (
    .F(n4587_12),
    .I0(t2[10]),
    .I1(cpu_state[47]),
    .I2(n4509_15),
    .I3(cpu_state[18]) 
);
defparam n4587_s8.INIT=16'h7077;
  LUT4 n4590_s8 (
    .F(n4590_12),
    .I0(t2[11]),
    .I1(cpu_state[47]),
    .I2(n4511_15),
    .I3(cpu_state[18]) 
);
defparam n4590_s8.INIT=16'h7077;
  LUT4 n4593_s8 (
    .F(n4593_12),
    .I0(t2[12]),
    .I1(cpu_state[47]),
    .I2(n4513_15),
    .I3(cpu_state[18]) 
);
defparam n4593_s8.INIT=16'h7077;
  LUT4 n4596_s8 (
    .F(n4596_12),
    .I0(t2[13]),
    .I1(cpu_state[47]),
    .I2(n4515_15),
    .I3(cpu_state[18]) 
);
defparam n4596_s8.INIT=16'h7077;
  LUT4 n4599_s8 (
    .F(n4599_12),
    .I0(t2[14]),
    .I1(cpu_state[47]),
    .I2(n4517_15),
    .I3(cpu_state[18]) 
);
defparam n4599_s8.INIT=16'h7077;
  LUT4 n4602_s8 (
    .F(n4602_12),
    .I0(t2[15]),
    .I1(cpu_state[47]),
    .I2(n4519_25),
    .I3(cpu_state[18]) 
);
defparam n4602_s8.INIT=16'h7077;
  LUT4 n4706_s8 (
    .F(n4706_12),
    .I0(ws_dout[14]),
    .I1(cpu_dout_s[0]),
    .I2(src_oper[7]),
    .I3(src_oper[6]) 
);
defparam n4706_s8.INIT=16'h3335;
  LUT4 n4706_s9 (
    .F(n4706_13),
    .I0(pc[0]),
    .I1(alu_reg[0]),
    .I2(n4706_15),
    .I3(cpu_state[44]) 
);
defparam n4706_s9.INIT=16'hAC00;
  LUT4 n4706_s10 (
    .F(n4706_14),
    .I0(pc[8]),
    .I1(gpu_pdout[4]),
    .I2(n4706_15),
    .I3(cpu_state[43]) 
);
defparam n4706_s10.INIT=16'hAC00;
  LUT4 n4708_s8 (
    .F(n4708_12),
    .I0(ws_dout[15]),
    .I1(cpu_dout_s[1]),
    .I2(src_oper[7]),
    .I3(src_oper[6]) 
);
defparam n4708_s8.INIT=16'h3335;
  LUT4 n4708_s9 (
    .F(n4708_13),
    .I0(pc[1]),
    .I1(alu_reg[1]),
    .I2(n4706_15),
    .I3(cpu_state[44]) 
);
defparam n4708_s9.INIT=16'hAC00;
  LUT4 n4708_s10 (
    .F(n4708_14),
    .I0(pc[9]),
    .I1(gpu_pdout[5]),
    .I2(n4706_15),
    .I3(cpu_state[43]) 
);
defparam n4708_s10.INIT=16'hAC00;
  LUT4 n4710_s8 (
    .F(n4710_12),
    .I0(ws_dout[14]),
    .I1(cpu_dout_s[2]),
    .I2(src_oper[6]),
    .I3(src_oper[7]) 
);
defparam n4710_s8.INIT=16'h3533;
  LUT4 n4710_s9 (
    .F(n4710_13),
    .I0(pc[10]),
    .I1(gpu_pdout[6]),
    .I2(n4706_15),
    .I3(cpu_state[43]) 
);
defparam n4710_s9.INIT=16'hAC00;
  LUT4 n4710_s10 (
    .F(n4710_14),
    .I0(pc[2]),
    .I1(alu_reg[2]),
    .I2(n4706_15),
    .I3(cpu_state[44]) 
);
defparam n4710_s10.INIT=16'hAC00;
  LUT4 n4712_s8 (
    .F(n4712_12),
    .I0(ws_dout[15]),
    .I1(cpu_dout_s[3]),
    .I2(src_oper[6]),
    .I3(src_oper[7]) 
);
defparam n4712_s8.INIT=16'h3533;
  LUT4 n4712_s9 (
    .F(n4712_13),
    .I0(pc[11]),
    .I1(gpu_pdout[7]),
    .I2(n4706_15),
    .I3(cpu_state[43]) 
);
defparam n4712_s9.INIT=16'hAC00;
  LUT4 n4712_s10 (
    .F(n4712_14),
    .I0(pc[3]),
    .I1(alu_reg[3]),
    .I2(n4706_15),
    .I3(cpu_state[44]) 
);
defparam n4712_s10.INIT=16'hAC00;
  LUT4 n4714_s8 (
    .F(n4714_12),
    .I0(ws_dout[14]),
    .I1(cpu_dout_s[4]),
    .I2(src_oper[7]),
    .I3(src_oper[6]) 
);
defparam n4714_s8.INIT=16'h3533;
  LUT4 n4714_s9 (
    .F(n4714_13),
    .I0(pc[12]),
    .I1(gpu_pdout[8]),
    .I2(n4706_15),
    .I3(cpu_state[43]) 
);
defparam n4714_s9.INIT=16'hAC00;
  LUT4 n4714_s10 (
    .F(n4714_14),
    .I0(pc[4]),
    .I1(gpu_pdout[0]),
    .I2(n4706_15),
    .I3(cpu_state[44]) 
);
defparam n4714_s10.INIT=16'hAC00;
  LUT4 n4716_s8 (
    .F(n4716_12),
    .I0(ws_dout[15]),
    .I1(cpu_dout_s[5]),
    .I2(src_oper[7]),
    .I3(src_oper[6]) 
);
defparam n4716_s8.INIT=16'h3533;
  LUT4 n4716_s9 (
    .F(n4716_13),
    .I0(pc[5]),
    .I1(gpu_pdout[1]),
    .I2(n4706_15),
    .I3(cpu_state[44]) 
);
defparam n4716_s9.INIT=16'hAC00;
  LUT4 n4716_s10 (
    .F(n4716_14),
    .I0(pc[13]),
    .I1(gpu_pdout[9]),
    .I2(n4706_15),
    .I3(cpu_state[43]) 
);
defparam n4716_s10.INIT=16'hAC00;
  LUT4 n4718_s9 (
    .F(n4718_13),
    .I0(pc[6]),
    .I1(gpu_pdout[2]),
    .I2(n4706_15),
    .I3(cpu_state[44]) 
);
defparam n4718_s9.INIT=16'hAC00;
  LUT4 n4718_s10 (
    .F(n4718_14),
    .I0(pc[14]),
    .I1(gpu_pdout[10]),
    .I2(n4706_15),
    .I3(cpu_state[43]) 
);
defparam n4718_s10.INIT=16'hAC00;
  LUT4 n4720_s9 (
    .F(n4720_13),
    .I0(pc[15]),
    .I1(gpu_pdout[11]),
    .I2(n4706_15),
    .I3(cpu_state[43]) 
);
defparam n4720_s9.INIT=16'hAC00;
  LUT4 n4720_s10 (
    .F(n4720_14),
    .I0(pc[7]),
    .I1(gpu_pdout[3]),
    .I2(n4706_15),
    .I3(cpu_state[44]) 
);
defparam n4720_s10.INIT=16'hAC00;
  LUT4 n4788_s8 (
    .F(n4788_12),
    .I0(cpu_state[22]),
    .I1(t1[0]),
    .I2(t2_0_8),
    .I3(ws_dout[0]) 
);
defparam n4788_s8.INIT=16'h7077;
  LUT4 n4792_s8 (
    .F(n4792_12),
    .I0(cpu_state[22]),
    .I1(t1[1]),
    .I2(t2_0_8),
    .I3(ws_dout[1]) 
);
defparam n4792_s8.INIT=16'h7077;
  LUT4 n4796_s8 (
    .F(n4796_12),
    .I0(cpu_state[22]),
    .I1(t1[2]),
    .I2(t2_0_8),
    .I3(ws_dout[2]) 
);
defparam n4796_s8.INIT=16'h7077;
  LUT4 n4800_s8 (
    .F(n4800_12),
    .I0(cpu_state[22]),
    .I1(t1[3]),
    .I2(t2_0_8),
    .I3(ws_dout[3]) 
);
defparam n4800_s8.INIT=16'h7077;
  LUT4 n4804_s8 (
    .F(n4804_12),
    .I0(cpu_state[22]),
    .I1(t1[4]),
    .I2(t2_0_8),
    .I3(ws_dout[4]) 
);
defparam n4804_s8.INIT=16'h7077;
  LUT4 n4808_s8 (
    .F(n4808_12),
    .I0(cpu_state[22]),
    .I1(t1[5]),
    .I2(t2_0_8),
    .I3(ws_dout[5]) 
);
defparam n4808_s8.INIT=16'h7077;
  LUT4 n4812_s8 (
    .F(n4812_12),
    .I0(cpu_state[22]),
    .I1(t1[6]),
    .I2(t2_0_8),
    .I3(ws_dout[6]) 
);
defparam n4812_s8.INIT=16'h7077;
  LUT4 n4816_s8 (
    .F(n4816_12),
    .I0(cpu_state[22]),
    .I1(t1[7]),
    .I2(t2_0_8),
    .I3(ws_dout[7]) 
);
defparam n4816_s8.INIT=16'h7077;
  LUT4 n4820_s8 (
    .F(n4820_12),
    .I0(cpu_state[22]),
    .I1(t1[8]),
    .I2(t2_0_8),
    .I3(ws_dout[8]) 
);
defparam n4820_s8.INIT=16'h7077;
  LUT4 n4824_s8 (
    .F(n4824_12),
    .I0(cpu_state[22]),
    .I1(t1[9]),
    .I2(t2_0_8),
    .I3(ws_dout[9]) 
);
defparam n4824_s8.INIT=16'h7077;
  LUT4 n4828_s8 (
    .F(n4828_12),
    .I0(t2_0_8),
    .I1(ws_dout[10]),
    .I2(gpu_raddr[0]),
    .I3(cpu_state[22]) 
);
defparam n4828_s8.INIT=16'h0BBB;
  LUT4 n4832_s8 (
    .F(n4832_12),
    .I0(t2_0_8),
    .I1(ws_dout[11]),
    .I2(gpu_raddr[1]),
    .I3(cpu_state[22]) 
);
defparam n4832_s8.INIT=16'h0BBB;
  LUT4 n4836_s8 (
    .F(n4836_12),
    .I0(t2_0_8),
    .I1(ws_dout[12]),
    .I2(gpu_raddr[2]),
    .I3(cpu_state[22]) 
);
defparam n4836_s8.INIT=16'h0BBB;
  LUT4 n4840_s8 (
    .F(n4840_12),
    .I0(t2_0_8),
    .I1(ws_dout[13]),
    .I2(gpu_raddr[3]),
    .I3(cpu_state[22]) 
);
defparam n4840_s8.INIT=16'h0BBB;
  LUT4 n4844_s8 (
    .F(n4844_12),
    .I0(t2_0_8),
    .I1(ws_dout[14]),
    .I2(gpu_raddr[4]),
    .I3(cpu_state[22]) 
);
defparam n4844_s8.INIT=16'h0BBB;
  LUT4 n4848_s8 (
    .F(n4848_12),
    .I0(t2_0_8),
    .I1(ws_dout[15]),
    .I2(gpu_raddr[5]),
    .I3(cpu_state[22]) 
);
defparam n4848_s8.INIT=16'h0BBB;
  LUT2 n4850_s10 (
    .F(n4850_14),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[0]) 
);
defparam n4850_s10.INIT=4'h8;
  LUT4 n4850_s11 (
    .F(n4850_15),
    .I0(n4850_16),
    .I1(n4850_17),
    .I2(ws_dout[0]),
    .I3(n4856_21) 
);
defparam n4850_s11.INIT=16'h0BBB;
  LUT4 n4852_s10 (
    .F(n4852_14),
    .I0(n1060_2),
    .I1(ws_dout[1]),
    .I2(n4852_18),
    .I3(byte) 
);
defparam n4852_s10.INIT=16'hC355;
  LUT3 n4852_s12 (
    .F(n4852_16),
    .I0(Ts_next_1_13),
    .I1(cpu_state[16]),
    .I2(ws_dout[1]) 
);
defparam n4852_s12.INIT=8'h40;
  LUT4 n4852_s13 (
    .F(n4852_17),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[1]),
    .I2(t1[1]),
    .I3(cpu_state[10]) 
);
defparam n4852_s13.INIT=16'h0777;
  LUT4 n4854_s10 (
    .F(n4854_14),
    .I0(cpu_state[16]),
    .I1(ws_dout[2]),
    .I2(n4854_15),
    .I3(n4854_16) 
);
defparam n4854_s10.INIT=16'h00D7;
  LUT4 n4856_s11 (
    .F(n4856_15),
    .I0(n1062_2),
    .I1(n4856_19),
    .I2(byte),
    .I3(n4852_24) 
);
defparam n4856_s11.INIT=16'h3A00;
  LUT4 n4856_s12 (
    .F(n4856_16),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[3]),
    .I2(t1[3]),
    .I3(cpu_state[10]) 
);
defparam n4856_s12.INIT=16'h0777;
  LUT4 n4858_s10 (
    .F(n4858_14),
    .I0(n4858_15),
    .I1(cpu_state[16]),
    .I2(cpu_state[3]),
    .I3(ea_t1t2[4]) 
);
defparam n4858_s10.INIT=16'h0777;
  LUT4 n4860_s10 (
    .F(n4860_14),
    .I0(n1064_2),
    .I1(n4860_17),
    .I2(ws_dout[5]),
    .I3(byte) 
);
defparam n4860_s10.INIT=16'hC355;
  LUT2 n4860_s11 (
    .F(n4860_15),
    .I0(t1[5]),
    .I1(cpu_state[10]) 
);
defparam n4860_s11.INIT=4'h8;
  LUT4 n4860_s12 (
    .F(n4860_16),
    .I0(ea_t1t2[5]),
    .I1(cpu_state[3]),
    .I2(ws_dout[5]),
    .I3(n4856_21) 
);
defparam n4860_s12.INIT=16'h0777;
  LUT2 n4862_s10 (
    .F(n4862_14),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[6]) 
);
defparam n4862_s10.INIT=4'h8;
  LUT4 n4862_s11 (
    .F(n4862_15),
    .I0(n4862_19),
    .I1(n4880_15),
    .I2(cpu_state[16]),
    .I3(n4862_17) 
);
defparam n4862_s11.INIT=16'h7000;
  LUT4 n4864_s10 (
    .F(n4864_14),
    .I0(n1066_2),
    .I1(ws_dout[7]),
    .I2(n4864_17),
    .I3(byte) 
);
defparam n4864_s10.INIT=16'hC355;
  LUT2 n4864_s11 (
    .F(n4864_15),
    .I0(ws_dout[7]),
    .I1(n4856_21) 
);
defparam n4864_s11.INIT=4'h8;
  LUT4 n4864_s12 (
    .F(n4864_16),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[7]),
    .I2(t1[7]),
    .I3(cpu_state[10]) 
);
defparam n4864_s12.INIT=16'h0777;
  LUT4 n4866_s10 (
    .F(n4866_14),
    .I0(n4852_24),
    .I1(n4866_16),
    .I2(n4505_15),
    .I3(cpu_state[10]) 
);
defparam n4866_s10.INIT=16'hD0DD;
  LUT4 n4866_s11 (
    .F(n4866_15),
    .I0(ea_t1t2[8]),
    .I1(cpu_state[3]),
    .I2(ws_dout[8]),
    .I3(n4856_21) 
);
defparam n4866_s11.INIT=16'h0777;
  LUT2 n4868_s10 (
    .F(n4868_14),
    .I0(n4852_24),
    .I1(n4868_16) 
);
defparam n4868_s10.INIT=4'h2;
  LUT4 n4868_s11 (
    .F(n4868_15),
    .I0(ea_t1t2[9]),
    .I1(cpu_state[3]),
    .I2(ws_dout[9]),
    .I3(n4856_21) 
);
defparam n4868_s11.INIT=16'h0777;
  LUT4 n4870_s10 (
    .F(n4870_14),
    .I0(n4852_24),
    .I1(n4870_16),
    .I2(n4509_15),
    .I3(cpu_state[10]) 
);
defparam n4870_s10.INIT=16'hD0DD;
  LUT4 n4870_s11 (
    .F(n4870_15),
    .I0(ea_t1t2[10]),
    .I1(cpu_state[3]),
    .I2(ws_dout[10]),
    .I3(n4856_21) 
);
defparam n4870_s11.INIT=16'h0777;
  LUT2 n4872_s10 (
    .F(n4872_14),
    .I0(n4511_15),
    .I1(cpu_state[10]) 
);
defparam n4872_s10.INIT=4'h4;
  LUT4 n4872_s11 (
    .F(n4872_15),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[11]),
    .I2(n4872_16),
    .I3(cpu_state[16]) 
);
defparam n4872_s11.INIT=16'h0777;
  LUT2 n4874_s10 (
    .F(n4874_14),
    .I0(n4513_15),
    .I1(cpu_state[10]) 
);
defparam n4874_s10.INIT=4'h4;
  LUT3 n4874_s11 (
    .F(n4874_15),
    .I0(ea_t1t2[12]),
    .I1(cpu_state[3]),
    .I2(n4874_16) 
);
defparam n4874_s11.INIT=8'h07;
  LUT2 n4876_s10 (
    .F(n4876_14),
    .I0(n4515_15),
    .I1(cpu_state[10]) 
);
defparam n4876_s10.INIT=4'h4;
  LUT4 n4876_s11 (
    .F(n4876_15),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[13]),
    .I2(n4876_16),
    .I3(cpu_state[16]) 
);
defparam n4876_s11.INIT=16'h0777;
  LUT2 n4878_s10 (
    .F(n4878_14),
    .I0(n4517_15),
    .I1(cpu_state[10]) 
);
defparam n4878_s10.INIT=4'h4;
  LUT4 n4878_s11 (
    .F(n4878_15),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[14]),
    .I2(n4878_16),
    .I3(cpu_state[16]) 
);
defparam n4878_s11.INIT=16'h0777;
  LUT4 n4880_s10 (
    .F(n4880_14),
    .I0(n4519_25),
    .I1(cpu_state[10]),
    .I2(cpu_state[3]),
    .I3(ea_t1t2[15]) 
);
defparam n4880_s10.INIT=16'h0BBB;
  LUT2 n4880_s11 (
    .F(n4880_15),
    .I0(byte),
    .I1(Ts_next_1_13) 
);
defparam n4880_s11.INIT=4'h8;
  LUT4 n3970_s21 (
    .F(n3970_25),
    .I0(alu_next_7_14),
    .I1(n4091_19),
    .I2(format[3]),
    .I3(n3970_28) 
);
defparam n3970_s21.INIT=16'hBF00;
  LUT4 n3970_s22 (
    .F(n3970_26),
    .I0(ws_dout[7]),
    .I1(n4107_20),
    .I2(cpu_state[22]),
    .I3(ws_dout[6]) 
);
defparam n3970_s22.INIT=16'h6000;
  LUT4 n3970_s23 (
    .F(n3970_27),
    .I0(n3970_29),
    .I1(n3970_30),
    .I2(n3970_31),
    .I3(n3970_32) 
);
defparam n3970_s23.INIT=16'hB000;
  LUT3 n3974_s16 (
    .F(n3974_20),
    .I0(gpu_pause_req),
    .I1(hold),
    .I2(dma_active_s) 
);
defparam n3974_s16.INIT=8'h01;
  LUT4 n3991_s20 (
    .F(n3991_26),
    .I0(ir[9]),
    .I1(ir[8]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n3991_s20.INIT=16'h3FFE;
  LUT4 n3991_s21 (
    .F(n3991_27),
    .I0(format[6]),
    .I1(CARRY_next_4),
    .I2(alu_next_21_22),
    .I3(n3991_28) 
);
defparam n3991_s21.INIT=16'h0100;
  LUT4 n3999_s15 (
    .F(n3999_19),
    .I0(n3999_24),
    .I1(S_next_3_9),
    .I2(n3999_22),
    .I3(Td_next_0_13) 
);
defparam n3999_s15.INIT=16'h0100;
  LUT4 n3999_s16 (
    .F(n3999_20),
    .I0(n3974_20),
    .I1(cpu_state[48]),
    .I2(cpu_state[51]),
    .I3(alu_next_7_10) 
);
defparam n3999_s16.INIT=16'h0BBB;
  LUT4 n4007_s18 (
    .F(n4007_22),
    .I0(n4928_9),
    .I1(n4007_25),
    .I2(format[1]),
    .I3(ir[8]) 
);
defparam n4007_s18.INIT=16'h3F45;
  LUT4 n4007_s19 (
    .F(n4007_23),
    .I0(spi_done),
    .I1(cpu_state[26]),
    .I2(cpu_state[46]),
    .I3(n3974_20) 
);
defparam n4007_s19.INIT=16'h770F;
  LUT4 n4007_s20 (
    .F(n4007_24),
    .I0(shift_done),
    .I1(cpu_state[28]),
    .I2(cpu_state[47]),
    .I3(cpu_state[18]) 
);
defparam n4007_s20.INIT=16'h0007;
  LUT4 n4023_s18 (
    .F(n4023_22),
    .I0(format[5]),
    .I1(format[1]),
    .I2(n3999_22),
    .I3(n4023_34) 
);
defparam n4023_s18.INIT=16'h0100;
  LUT4 n4023_s19 (
    .F(n4023_23),
    .I0(alu_next_18_10),
    .I1(alu_next_18_16),
    .I2(format[4]),
    .I3(n4011_21) 
);
defparam n4023_s19.INIT=16'hFE00;
  LUT4 n4023_s20 (
    .F(n4023_24),
    .I0(cpu_state[43]),
    .I1(cpu_state[45]),
    .I2(n4023_26),
    .I3(n4023_27) 
);
defparam n4023_s20.INIT=16'hF100;
  LUT4 n4027_s15 (
    .F(n4027_19),
    .I0(n4928_9),
    .I1(n4023_22),
    .I2(n4011_21),
    .I3(n4011_26) 
);
defparam n4027_s15.INIT=16'h8000;
  LUT4 n4027_s16 (
    .F(n4027_20),
    .I0(format[1]),
    .I1(n4027_22),
    .I2(CARRY_next_4),
    .I3(cpu_state[49]) 
);
defparam n4027_s16.INIT=16'hF800;
  LUT4 n4027_s17 (
    .F(n4027_21),
    .I0(cpu_state[45]),
    .I1(cpu_state[43]),
    .I2(n4706_15),
    .I3(n4027_23) 
);
defparam n4027_s17.INIT=16'h001F;
  LUT4 n4035_s15 (
    .F(n4035_19),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(format[4]),
    .I3(cpu_state[49]) 
);
defparam n4035_s15.INIT=16'h8000;
  LUT2 n4091_s15 (
    .F(n4091_19),
    .I0(ir[4]),
    .I1(ir[5]) 
);
defparam n4091_s15.INIT=4'h8;
  LUT4 n4107_s16 (
    .F(n4107_20),
    .I0(n4107_22),
    .I1(n4107_23),
    .I2(src_oper[6]),
    .I3(n4107_24) 
);
defparam n4107_s16.INIT=16'hC0AF;
  LUT2 n4107_s17 (
    .F(n4107_21),
    .I0(ws_dout[5]),
    .I1(cpu_state[22]) 
);
defparam n4107_s17.INIT=4'h4;
  LUT3 n4111_s15 (
    .F(n4111_19),
    .I0(ir[9]),
    .I1(ir[10]),
    .I2(ir[8]) 
);
defparam n4111_s15.INIT=8'hE0;
  LUT4 n4473_s19 (
    .F(n4473_23),
    .I0(D[1]),
    .I1(n4473_25),
    .I2(ws_addr_0_11),
    .I3(D[0]) 
);
defparam n4473_s19.INIT=16'h0708;
  LUT4 n4473_s20 (
    .F(n4473_24),
    .I0(ws_dst[0]),
    .I1(cpu_state[46]),
    .I2(cpu_state[41]),
    .I3(n4473_26) 
);
defparam n4473_s20.INIT=16'h0700;
  LUT4 n4477_s19 (
    .F(n4477_23),
    .I0(CARRY_next_4),
    .I1(cpu_state[41]),
    .I2(n4477_24),
    .I3(n4477_25) 
);
defparam n4477_s19.INIT=16'h7000;
  LUT4 n4481_s19 (
    .F(n4481_23),
    .I0(ws_dst[2]),
    .I1(cpu_state[46]),
    .I2(n4481_27),
    .I3(n4481_25) 
);
defparam n4481_s19.INIT=16'h0700;
  LUT4 n4485_s20 (
    .F(n4485_24),
    .I0(ws_addr_0_8),
    .I1(S[3]),
    .I2(cpu_state[41]),
    .I3(n4485_25) 
);
defparam n4485_s20.INIT=16'h000B;
  LUT4 n4640_s39 (
    .F(n4640_43),
    .I0(byte),
    .I1(n1059_2),
    .I2(n4850_16),
    .I3(cpu_state[14]) 
);
defparam n4640_s39.INIT=16'h0E00;
  LUT4 n4640_s40 (
    .F(n4640_44),
    .I0(t1[1]),
    .I1(n4640_46),
    .I2(n4640_47),
    .I3(t1[0]) 
);
defparam n4640_s40.INIT=16'h0708;
  LUT4 n4640_s41 (
    .F(n4640_45),
    .I0(n4505_15),
    .I1(t1_0_9),
    .I2(n4640_48),
    .I3(n4640_49) 
);
defparam n4640_s41.INIT=16'hE000;
  LUT4 n4644_s39 (
    .F(n4644_43),
    .I0(t1[1]),
    .I1(ws_dout[1]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4644_s39.INIT=16'hCA00;
  LUT4 n4644_s40 (
    .F(n4644_44),
    .I0(n4640_47),
    .I1(t1[1]),
    .I2(n4640_46),
    .I3(n4644_47) 
);
defparam n4644_s40.INIT=16'hEB00;
  LUT4 n4644_s41 (
    .F(n4644_45),
    .I0(n4726_5),
    .I1(ea_dst[1]),
    .I2(n4644_48),
    .I3(n4644_49) 
);
defparam n4644_s41.INIT=16'h0B00;
  LUT4 n4644_s42 (
    .F(n4644_46),
    .I0(n4668_43),
    .I1(n4852_14),
    .I2(t1_0_9),
    .I3(n4507_15) 
);
defparam n4644_s42.INIT=16'hEEE0;
  LUT4 n4648_s39 (
    .F(n4648_43),
    .I0(n1061_2),
    .I1(ws_dout[2]),
    .I2(n4648_45),
    .I3(byte) 
);
defparam n4648_s39.INIT=16'h3CAA;
  LUT4 n4648_s40 (
    .F(n4648_44),
    .I0(n4509_15),
    .I1(t1_0_9),
    .I2(n4648_46),
    .I3(n4648_47) 
);
defparam n4648_s40.INIT=16'h0E00;
  LUT3 n4652_s39 (
    .F(n4652_43),
    .I0(n4640_47),
    .I1(n4652_47),
    .I2(t1[3]) 
);
defparam n4652_s39.INIT=8'h14;
  LUT4 n4652_s40 (
    .F(n4652_44),
    .I0(n1062_2),
    .I1(n4856_19),
    .I2(n4668_43),
    .I3(byte) 
);
defparam n4652_s40.INIT=16'h030A;
  LUT4 n4652_s41 (
    .F(n4652_45),
    .I0(n4511_15),
    .I1(t1_0_9),
    .I2(ws_dout[3]),
    .I3(n4856_21) 
);
defparam n4652_s41.INIT=16'h0EEE;
  LUT4 n4652_s42 (
    .F(n4652_46),
    .I0(n4652_48),
    .I1(n4652_49),
    .I2(n4652_50),
    .I3(n4652_51) 
);
defparam n4652_s42.INIT=16'h1000;
  LUT4 n4656_s38 (
    .F(n4656_42),
    .I0(n1063_2),
    .I1(n4656_45),
    .I2(byte),
    .I3(cpu_state[14]) 
);
defparam n4656_s38.INIT=16'h3A00;
  LUT3 n4656_s39 (
    .F(n4656_43),
    .I0(n4640_47),
    .I1(n4656_58),
    .I2(t1[4]) 
);
defparam n4656_s39.INIT=8'h14;
  LUT4 n4656_s40 (
    .F(n4656_44),
    .I0(n4513_15),
    .I1(t1_0_9),
    .I2(n4656_60),
    .I3(n4656_48) 
);
defparam n4656_s40.INIT=16'hE000;
  LUT4 n4660_s40 (
    .F(n4660_44),
    .I0(n4660_47),
    .I1(n4660_48),
    .I2(n4660_49),
    .I3(n4660_50) 
);
defparam n4660_s40.INIT=16'h0100;
  LUT4 n4660_s41 (
    .F(n4660_45),
    .I0(n4515_15),
    .I1(t1_0_9),
    .I2(n4640_47),
    .I3(n4660_55) 
);
defparam n4660_s41.INIT=16'hEEE0;
  LUT3 n4664_s39 (
    .F(n4664_43),
    .I0(byte),
    .I1(cpu_state[14]),
    .I2(n4862_19) 
);
defparam n4664_s39.INIT=8'h08;
  LUT4 n4664_s40 (
    .F(n4664_44),
    .I0(n4664_46),
    .I1(n4664_47),
    .I2(n4664_48),
    .I3(n4664_49) 
);
defparam n4664_s40.INIT=16'h1000;
  LUT3 n4664_s41 (
    .F(n4664_45),
    .I0(n4517_15),
    .I1(t1_0_9),
    .I2(n4664_50) 
);
defparam n4664_s41.INIT=8'h0E;
  LUT2 n4668_s39 (
    .F(n4668_43),
    .I0(cpu_state[14]),
    .I1(n4852_24) 
);
defparam n4668_s39.INIT=4'h1;
  LUT4 n4668_s40 (
    .F(n4668_44),
    .I0(n4640_47),
    .I1(t1[7]),
    .I2(n4668_46),
    .I3(n4668_47) 
);
defparam n4668_s40.INIT=16'h00EB;
  LUT3 n4668_s41 (
    .F(n4668_45),
    .I0(n4856_21),
    .I1(ws_dout[7]),
    .I2(n4668_48) 
);
defparam n4668_s41.INIT=8'h70;
  LUT4 n4672_s39 (
    .F(n4672_43),
    .I0(n4640_47),
    .I1(t1[8]),
    .I2(n4672_45),
    .I3(n4672_46) 
);
defparam n4672_s39.INIT=16'hEB00;
  LUT4 n4672_s40 (
    .F(n4672_44),
    .I0(cpu_state[14]),
    .I1(n4852_24),
    .I2(n4866_16),
    .I3(n4866_15) 
);
defparam n4672_s40.INIT=16'hF100;
  LUT4 n4676_s39 (
    .F(n4676_43),
    .I0(n4852_24),
    .I1(cpu_state[14]),
    .I2(n4868_16),
    .I3(n4868_15) 
);
defparam n4676_s39.INIT=16'hF100;
  LUT4 n4676_s40 (
    .F(n4676_44),
    .I0(n4640_47),
    .I1(t1[9]),
    .I2(n4676_45),
    .I3(n4676_46) 
);
defparam n4676_s40.INIT=16'hEB00;
  LUT4 n4680_s39 (
    .F(n4680_43),
    .I0(n4640_47),
    .I1(gpu_raddr[0]),
    .I2(n4680_45),
    .I3(n4680_46) 
);
defparam n4680_s39.INIT=16'hEB00;
  LUT4 n4680_s40 (
    .F(n4680_44),
    .I0(cpu_state[14]),
    .I1(n4852_24),
    .I2(n4870_16),
    .I3(n4870_15) 
);
defparam n4680_s40.INIT=16'hF100;
  LUT4 n4684_s39 (
    .F(n4684_43),
    .I0(n4684_44),
    .I1(cpu_state[14]),
    .I2(n4684_45),
    .I3(n4684_46) 
);
defparam n4684_s39.INIT=16'hB000;
  LUT4 n4688_s39 (
    .F(n4688_43),
    .I0(n4513_15),
    .I1(t1_8_8),
    .I2(cpu_state[14]),
    .I3(n4688_45) 
);
defparam n4688_s39.INIT=16'hEE0E;
  LUT4 n4688_s40 (
    .F(n4688_44),
    .I0(n4688_46),
    .I1(n4688_47),
    .I2(n4688_48),
    .I3(n4688_49) 
);
defparam n4688_s40.INIT=16'h1000;
  LUT4 n4692_s39 (
    .F(n4692_43),
    .I0(n4515_15),
    .I1(t1_8_8),
    .I2(cpu_state[14]),
    .I3(n4692_46) 
);
defparam n4692_s39.INIT=16'hEE0E;
  LUT4 n4692_s40 (
    .F(n4692_44),
    .I0(n4692_47),
    .I1(n4692_48),
    .I2(n4692_49),
    .I3(n4692_50) 
);
defparam n4692_s40.INIT=16'h0001;
  LUT4 n4692_s41 (
    .F(n4692_45),
    .I0(n4692_51),
    .I1(n4692_52),
    .I2(n4692_53),
    .I3(n4692_54) 
);
defparam n4692_s41.INIT=16'h4000;
  LUT4 n4696_s39 (
    .F(n4696_43),
    .I0(n4696_44),
    .I1(cpu_state[14]),
    .I2(n4696_45),
    .I3(n4696_46) 
);
defparam n4696_s39.INIT=16'hB000;
  LUT3 n4698_s43 (
    .F(n4698_47),
    .I0(n4856_21),
    .I1(ws_dout[15]),
    .I2(n4698_50) 
);
defparam n4698_s43.INIT=8'h70;
  LUT4 n4698_s44 (
    .F(n4698_48),
    .I0(cpu_state[10]),
    .I1(n4519_25),
    .I2(cpu_state[4]),
    .I3(byte) 
);
defparam n4698_s44.INIT=16'h32CF;
  LUT4 n4698_s45 (
    .F(n4698_49),
    .I0(n4698_51),
    .I1(n4698_52),
    .I2(n4698_53),
    .I3(n4698_54) 
);
defparam n4698_s45.INIT=16'h1000;
  LUT4 n4704_s7 (
    .F(n4704_13),
    .I0(cpu_state[21]),
    .I1(cpu_state[3]),
    .I2(cpu_state[15]),
    .I3(cpu_state[16]) 
);
defparam n4704_s7.INIT=16'h0001;
  LUT3 n4704_s8 (
    .F(n4704_14),
    .I0(cpu_state[2]),
    .I1(cpu_state[9]),
    .I2(cpu_state[10]) 
);
defparam n4704_s8.INIT=8'h01;
  LUT3 n4487_s7 (
    .F(n4487_12),
    .I0(Ts[1]),
    .I1(cpu_state[50]),
    .I2(Ts[0]) 
);
defparam n4487_s7.INIT=8'h80;
  LUT4 n3965_s17 (
    .F(n3965_22),
    .I0(ir[10]),
    .I1(ir[8]),
    .I2(ir[9]),
    .I3(n3965_23) 
);
defparam n3965_s17.INIT=16'h1000;
  LUT4 n3995_s16 (
    .F(n3995_21),
    .I0(cpu_state[17]),
    .I1(cpu_state[0]),
    .I2(cpu_state[7]),
    .I3(cpu_state[13]) 
);
defparam n3995_s16.INIT=16'h0001;
  LUT4 n4123_s16 (
    .F(n4123_21),
    .I0(Td[1]),
    .I1(Td[0]),
    .I2(cpu_state[48]),
    .I3(n4123_22) 
);
defparam n4123_s16.INIT=16'h00EF;
  LUT2 n4127_s16 (
    .F(n4127_21),
    .I0(Ts[1]),
    .I1(cpu_state[50]) 
);
defparam n4127_s16.INIT=4'h8;
  LUT4 n4143_s16 (
    .F(n4143_21),
    .I0(S[3]),
    .I1(S[2]),
    .I2(S[1]),
    .I3(S[0]) 
);
defparam n4143_s16.INIT=16'h0001;
  LUT3 n4143_s17 (
    .F(n4143_22),
    .I0(Ts[1]),
    .I1(cpu_state[50]),
    .I2(Ts[0]) 
);
defparam n4143_s17.INIT=8'h40;
  LUT4 n4143_s18 (
    .F(n4143_23),
    .I0(Td[1]),
    .I1(cpu_state[48]),
    .I2(Td[0]),
    .I3(n4143_24) 
);
defparam n4143_s18.INIT=16'h4000;
  LUT4 n4167_s16 (
    .F(n4167_21),
    .I0(Td[1]),
    .I1(n4143_24),
    .I2(Td[0]),
    .I3(cpu_state[48]) 
);
defparam n4167_s16.INIT=16'h1000;
  LUT3 n4194_s12 (
    .F(n4194_17),
    .I0(cpu_state[46]),
    .I1(cpu_state[32]),
    .I2(n4194_18) 
);
defparam n4194_s12.INIT=8'h10;
  LUT2 ws_inc_flag_1_s1 (
    .F(ws_inc_flag_1_3),
    .I0(format[2]),
    .I1(ir[5]) 
);
defparam ws_inc_flag_1_s1.INIT=4'h8;
  LUT4 wmul9bit_4_s4 (
    .F(wmul9bit_4_8),
    .I0(bml_w_s[6]),
    .I1(bml_w_s[7]),
    .I2(bml_w_s[5]),
    .I3(bml_w_s[4]) 
);
defparam wmul9bit_4_s4.INIT=16'hE000;
  LUT4 wmul9bit_1_s4 (
    .F(wmul9bit_1_8),
    .I0(bml_w_s[3]),
    .I1(bml_w_s[2]),
    .I2(bml_w_s[1]),
    .I3(wmul9bit_4_8) 
);
defparam wmul9bit_1_s4.INIT=16'h8000;
  LUT4 wmul9bit_0_s3 (
    .F(wmul9bit[0]),
    .I0(bml_w_s[3]),
    .I1(bml_w_s[2]),
    .I2(wmul9bit_0_7),
    .I3(wmul9bit_0_8) 
);
defparam wmul9bit_0_s3.INIT=16'h1000;
  LUT2 n1646_s20 (
    .F(n1646_28),
    .I0(ir[7]),
    .I1(ir[6]) 
);
defparam n1646_s20.INIT=4'h4;
  LUT4 dma_w_minus_1_s_3_s5 (
    .F(dma_w_minus_1_s_3_11),
    .I0(dma_w_r[4]),
    .I1(dma_w_r[5]),
    .I2(dma_w_r[6]),
    .I3(dma_w_r[7]) 
);
defparam dma_w_minus_1_s_3_s5.INIT=16'h0001;
  LUT4 dma_w_minus_1_s_0_s4 (
    .F(dma_w_minus_1_s_0_9),
    .I0(dma_w_r[1]),
    .I1(dma_w_r[2]),
    .I2(dma_w_r[3]),
    .I3(dma_w_minus_1_s_3_11) 
);
defparam dma_w_minus_1_s_0_s4.INIT=16'h0100;
  LUT4 n2228_s2 (
    .F(n2228_5),
    .I0(shift_reg[15]),
    .I1(shift_reg[0]),
    .I2(shift_ctrl[0]),
    .I3(shift_ctrl[2]) 
);
defparam n2228_s2.INIT=16'hF53F;
  LUT4 PARITY_next_s2 (
    .F(PARITY_next_5),
    .I0(PARITY_next_9),
    .I1(gpu_pdout[0]),
    .I2(gpu_pdout[1]),
    .I3(PARITY_next_10) 
);
defparam PARITY_next_s2.INIT=16'h9669;
  LUT4 PARITY_next_s3 (
    .F(PARITY_next_6),
    .I0(PARITY),
    .I1(PARITY_next_11),
    .I2(PARITY_next_12),
    .I3(PARITY_next_7) 
);
defparam PARITY_next_s3.INIT=16'hAAC3;
  LUT2 PARITY_next_s4 (
    .F(PARITY_next_7),
    .I0(alu_ctrl[18]),
    .I1(alu_ctrl[21]) 
);
defparam PARITY_next_s4.INIT=4'h1;
  LUT4 PARITY_next_s5 (
    .F(PARITY_next_8),
    .I0(alu_ctrl[19]),
    .I1(alu_ctrl[20]),
    .I2(alu_ctrl[10]),
    .I3(alu_ctrl[9]) 
);
defparam PARITY_next_s5.INIT=16'h0001;
  LUT4 n3380_s3 (
    .F(n3380_6),
    .I0(n3380_11),
    .I1(n3380_12),
    .I2(n3380_13),
    .I3(n3380_14) 
);
defparam n3380_s3.INIT=16'h8000;
  LUT3 n3380_s4 (
    .F(n3380_7),
    .I0(alu_ctrl[1]),
    .I1(alu_ctrl[11]),
    .I2(alu_ctrl[17]) 
);
defparam n3380_s4.INIT=8'h01;
  LUT3 n3380_s5 (
    .F(n3380_8),
    .I0(src_oper[0]),
    .I1(alu_out_0_23),
    .I2(alu_out_6_29) 
);
defparam n3380_s5.INIT=8'h40;
  LUT4 n3380_s6 (
    .F(n3380_9),
    .I0(dst_oper[0]),
    .I1(src_oper[0]),
    .I2(alu_reg[0]),
    .I3(alu_ctrl[18]) 
);
defparam n3380_s6.INIT=16'hD400;
  LUT2 n3381_s3 (
    .F(n3381_6),
    .I0(alu_out_0_23),
    .I1(alu_out_6_29) 
);
defparam n3381_s3.INIT=4'h8;
  LUT2 n3381_s4 (
    .F(n3381_7),
    .I0(src_oper[0]),
    .I1(alu_ctrl[2]) 
);
defparam n3381_s4.INIT=4'h4;
  LUT3 n3381_s5 (
    .F(n3381_8),
    .I0(dst_oper[0]),
    .I1(src_oper[0]),
    .I2(alu_reg[0]) 
);
defparam n3381_s5.INIT=8'h4D;
  LUT4 n3382_s3 (
    .F(n3382_6),
    .I0(alu_ctrl[2]),
    .I1(n3380_6),
    .I2(n2722_3),
    .I3(alu_ctrl[18]) 
);
defparam n3382_s3.INIT=16'h0FBB;
  LUT3 n3384_s3 (
    .F(n3384_6),
    .I0(OVFLW),
    .I1(shift_overflow),
    .I2(n3384_11) 
);
defparam n3384_s3.INIT=8'h35;
  LUT4 n3384_s4 (
    .F(n3384_7),
    .I0(alu_ctrl[16]),
    .I1(alu_ctrl[15]),
    .I2(n3384_12),
    .I3(alu_reg[0]) 
);
defparam n3384_s4.INIT=16'h0EF0;
  LUT4 n3384_s5 (
    .F(n3384_8),
    .I0(alu_ctrl[19]),
    .I1(dst_oper[0]),
    .I2(src_oper[0]),
    .I3(n3384_13) 
);
defparam n3384_s5.INIT=16'hF71C;
  LUT2 n3384_s6 (
    .F(n3384_9),
    .I0(alu_ctrl[2]),
    .I1(alu_ctrl[4]) 
);
defparam n3384_s6.INIT=4'h1;
  LUT4 n3384_s7 (
    .F(n3384_10),
    .I0(OVFLW),
    .I1(CARRY_7),
    .I2(div_overflow),
    .I3(alu_ctrl[1]) 
);
defparam n3384_s7.INIT=16'h0F77;
  LUT2 n4913_s5 (
    .F(n4913_8),
    .I0(pc[0]),
    .I1(format[3]) 
);
defparam n4913_s5.INIT=4'h4;
  LUT4 n4913_s7 (
    .F(n4913_10),
    .I0(n4913_15),
    .I1(n4913_16),
    .I2(n4913_17),
    .I3(n4913_18) 
);
defparam n4913_s7.INIT=16'hB0BB;
  LUT4 n4913_s8 (
    .F(n4913_11),
    .I0(ir[7]),
    .I1(n4913_19),
    .I2(n4913_20),
    .I3(EQUAL) 
);
defparam n4913_s8.INIT=16'hB0BB;
  LUT4 n4913_s9 (
    .F(n4913_12),
    .I0(ea_dst[0]),
    .I1(n4913_21),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4913_s9.INIT=16'h0C05;
  LUT4 n4913_s10 (
    .F(n4913_13),
    .I0(n4194_18),
    .I1(t1_0_10),
    .I2(n4913_22),
    .I3(n4913_23) 
);
defparam n4913_s10.INIT=16'h8000;
  LUT4 n4913_s11 (
    .F(n4913_14),
    .I0(pc[1]),
    .I1(n4913_24),
    .I2(n4928_7),
    .I3(pc[0]) 
);
defparam n4913_s11.INIT=16'h0708;
  LUT3 n4914_s3 (
    .F(n4914_6),
    .I0(format[3]),
    .I1(pc[1]),
    .I2(cpu_state[41]) 
);
defparam n4914_s3.INIT=8'h80;
  LUT4 n4914_s5 (
    .F(n4914_8),
    .I0(n4928_7),
    .I1(pc[1]),
    .I2(n4913_24),
    .I3(n4914_9) 
);
defparam n4914_s5.INIT=16'h00EB;
  LUT2 n4915_s5 (
    .F(n4915_8),
    .I0(pc[2]),
    .I1(format[3]) 
);
defparam n4915_s5.INIT=4'h4;
  LUT2 n4915_s6 (
    .F(n4915_9),
    .I0(n3117_1),
    .I1(format[3]) 
);
defparam n4915_s6.INIT=4'h4;
  LUT4 n4915_s7 (
    .F(n4915_10),
    .I0(ea_dst[2]),
    .I1(n4915_12),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4915_s7.INIT=16'h0305;
  LUT4 n4915_s8 (
    .F(n4915_11),
    .I0(pc[3]),
    .I1(n4915_13),
    .I2(pc[2]),
    .I3(n4928_7) 
);
defparam n4915_s8.INIT=16'h0F77;
  LUT4 n4916_s4 (
    .F(n4916_7),
    .I0(ea_dst[3]),
    .I1(n4916_10),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4916_s4.INIT=16'h0C05;
  LUT4 n4916_s5 (
    .F(n4916_8),
    .I0(n4928_7),
    .I1(pc[3]),
    .I2(n4915_13),
    .I3(gpu_rst_n) 
);
defparam n4916_s5.INIT=16'hEB00;
  LUT4 n4917_s4 (
    .F(n4917_7),
    .I0(ea_dst[4]),
    .I1(n4917_10),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4917_s4.INIT=16'h0305;
  LUT4 n4918_s4 (
    .F(n4918_7),
    .I0(ea_dst[5]),
    .I1(n4918_10),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4918_s4.INIT=16'h0C05;
  LUT4 n4919_s4 (
    .F(n4919_7),
    .I0(ea_dst[6]),
    .I1(n4919_10),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4919_s4.INIT=16'h0C05;
  LUT4 n4919_s5 (
    .F(n4919_8),
    .I0(n4928_7),
    .I1(pc[6]),
    .I2(n4919_13),
    .I3(gpu_rst_n) 
);
defparam n4919_s5.INIT=16'hEB00;
  LUT4 n4920_s4 (
    .F(n4920_7),
    .I0(ea_dst[7]),
    .I1(n4920_10),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4920_s4.INIT=16'h0305;
  LUT4 n4921_s4 (
    .F(n4921_7),
    .I0(ea_dst[8]),
    .I1(n4921_10),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4921_s4.INIT=16'h0C05;
  LUT4 n4922_s4 (
    .F(n4922_7),
    .I0(gpu_paddr[0]),
    .I1(n4922_10),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4922_s4.INIT=16'h0C05;
  LUT4 n4922_s5 (
    .F(n4922_8),
    .I0(n4928_7),
    .I1(pc[9]),
    .I2(n4922_13),
    .I3(gpu_rst_n) 
);
defparam n4922_s5.INIT=16'hEB00;
  LUT3 n4923_s3 (
    .F(n4923_6),
    .I0(format[3]),
    .I1(pc[10]),
    .I2(cpu_state[41]) 
);
defparam n4923_s3.INIT=8'h80;
  LUT4 n4923_s5 (
    .F(n4923_8),
    .I0(gpu_paddr[1]),
    .I1(n4923_10),
    .I2(n4928_9),
    .I3(n4928_10) 
);
defparam n4923_s5.INIT=16'hCA00;
  LUT4 n4923_s6 (
    .F(n4923_9),
    .I0(pc[11]),
    .I1(n4923_11),
    .I2(n4928_7),
    .I3(pc[10]) 
);
defparam n4923_s6.INIT=16'h0708;
  LUT4 n4924_s4 (
    .F(n4924_7),
    .I0(gpu_paddr[2]),
    .I1(n4924_10),
    .I2(format[3]),
    .I3(n4928_9) 
);
defparam n4924_s4.INIT=16'h0305;
  LUT4 n4924_s5 (
    .F(n4924_8),
    .I0(n4928_7),
    .I1(pc[11]),
    .I2(n4923_11),
    .I3(gpu_rst_n) 
);
defparam n4924_s5.INIT=16'hEB00;
  LUT3 n4925_s3 (
    .F(n4925_6),
    .I0(format[3]),
    .I1(pc[12]),
    .I2(cpu_state[41]) 
);
defparam n4925_s3.INIT=8'h80;
  LUT4 n4925_s5 (
    .F(n4925_8),
    .I0(n4928_7),
    .I1(n4925_9),
    .I2(n4925_10),
    .I3(n4928_10) 
);
defparam n4925_s5.INIT=16'h0EEE;
  LUT3 n4926_s3 (
    .F(n4926_6),
    .I0(format[3]),
    .I1(pc[13]),
    .I2(cpu_state[41]) 
);
defparam n4926_s3.INIT=8'h80;
  LUT4 n4926_s5 (
    .F(n4926_8),
    .I0(gpu_paddr[4]),
    .I1(n4926_10),
    .I2(n4928_9),
    .I3(n4928_10) 
);
defparam n4926_s5.INIT=16'hCA00;
  LUT4 n4926_s6 (
    .F(n4926_9),
    .I0(n4928_7),
    .I1(pc[13]),
    .I2(n4926_11),
    .I3(gpu_rst_n) 
);
defparam n4926_s6.INIT=16'hEB00;
  LUT3 n4927_s3 (
    .F(n4927_6),
    .I0(format[3]),
    .I1(pc[14]),
    .I2(cpu_state[41]) 
);
defparam n4927_s3.INIT=8'h80;
  LUT4 n4927_s5 (
    .F(n4927_8),
    .I0(n4928_7),
    .I1(pc[15]),
    .I2(pc[14]),
    .I3(n4927_9) 
);
defparam n4927_s5.INIT=16'h00EB;
  LUT2 n4928_s3 (
    .F(n4928_6),
    .I0(format[3]),
    .I1(cpu_state[41]) 
);
defparam n4928_s3.INIT=4'h8;
  LUT4 n4928_s4 (
    .F(n4928_7),
    .I0(cpu_state[5]),
    .I1(cpu_state[11]),
    .I2(n4928_11),
    .I3(t1_0_9) 
);
defparam n4928_s4.INIT=16'h1000;
  LUT3 n4928_s5 (
    .F(n4928_8),
    .I0(ea_src[15]),
    .I1(gpu_pdout[11]),
    .I2(ir[8]) 
);
defparam n4928_s5.INIT=8'hAC;
  LUT4 n4928_s6 (
    .F(n4928_9),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(format[2]),
    .I3(ir[5]) 
);
defparam n4928_s6.INIT=16'h1000;
  LUT2 n4928_s7 (
    .F(n4928_10),
    .I0(format[3]),
    .I1(cpu_state[41]) 
);
defparam n4928_s7.INIT=4'h4;
  LUT4 dma_src_x_0_s6 (
    .F(dma_src_x_0_10),
    .I0(dma_w_cnt_r[3]),
    .I1(dma_w_cnt_r[2]),
    .I2(dma_src_x_0_11),
    .I3(dma_src_x_0_12) 
);
defparam dma_src_x_0_s6.INIT=16'h1000;
  LUT3 dma_w_cnt_x_0_s5 (
    .F(dma_w_cnt_x_0_9),
    .I0(dma_w_cnt_r[3]),
    .I1(dma_w_cnt_r[2]),
    .I2(dma_w_cnt_x_2_12) 
);
defparam dma_w_cnt_x_0_s5.INIT=8'h10;
  LUT2 dma_w_cnt_x_0_s6 (
    .F(dma_w_cnt_x_0_10),
    .I0(dma_w_rst_r[0]),
    .I1(dma_src_x_0_10) 
);
defparam dma_w_cnt_x_0_s6.INIT=4'h8;
  LUT2 dma_w_cnt_x_2_s6 (
    .F(dma_w_cnt_x_2_10),
    .I0(dma_w_rst_r[2]),
    .I1(dma_src_x_0_10) 
);
defparam dma_w_cnt_x_2_s6.INIT=4'h8;
  LUT2 dma_w_cnt_x_5_s5 (
    .F(dma_w_cnt_x_5_9),
    .I0(dma_w_cnt_r[7]),
    .I1(dma_w_cnt_r[6]) 
);
defparam dma_w_cnt_x_5_s5.INIT=4'h1;
  LUT4 dma_x_1_s10 (
    .F(dma_x_1_16),
    .I0(dma_h_cnt_r[6]),
    .I1(dma_h_cnt_r[4]),
    .I2(dma_x_1_17),
    .I3(dma_h_cnt_r[7]) 
);
defparam dma_x_1_s10.INIT=16'h1000;
  LUT3 dma_dst_r_0_s5 (
    .F(dma_dst_r_0_9),
    .I0(dma_pause_r),
    .I1(gpu_pause_req),
    .I2(dma_r[1]) 
);
defparam dma_dst_r_0_s5.INIT=8'hE0;
  LUT3 CARRY_s4 (
    .F(CARRY_8),
    .I0(alu_ctrl[14]),
    .I1(alu_ctrl[16]),
    .I2(alu_ctrl[20]) 
);
defparam CARRY_s4.INIT=8'h01;
  LUT4 CARRY_s5 (
    .F(CARRY_9),
    .I0(alu_ctrl[13]),
    .I1(alu_ctrl[15]),
    .I2(alu_ctrl[2]),
    .I3(alu_ctrl[4]) 
);
defparam CARRY_s5.INIT=16'h0001;
  LUT2 ws_addr_0_s6 (
    .F(ws_addr_0_10),
    .I0(cpu_state[48]),
    .I1(cpu_state[41]) 
);
defparam ws_addr_0_s6.INIT=4'h1;
  LUT2 ws_addr_0_s7 (
    .F(ws_addr_0_11),
    .I0(cpu_state[35]),
    .I1(cpu_state[33]) 
);
defparam ws_addr_0_s7.INIT=4'h1;
  LUT4 t1_0_s6 (
    .F(t1_0_10),
    .I0(t1_0_11),
    .I1(t1_0_12),
    .I2(t1_0_13),
    .I3(n4704_13) 
);
defparam t1_0_s6.INIT=16'h8000;
  LUT4 alu_next_21_s13 (
    .F(alu_next_21_17),
    .I0(ir[9]),
    .I1(ir[10]),
    .I2(ir[7]),
    .I3(ir[8]) 
);
defparam alu_next_21_s13.INIT=16'h030E;
  LUT4 alu_next_21_s14 (
    .F(alu_next_21_18),
    .I0(ir[9]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(ir[8]) 
);
defparam alu_next_21_s14.INIT=16'hC503;
  LUT3 Td_next_0_s9 (
    .F(Td_next_0_13),
    .I0(format[6]),
    .I1(format[5]),
    .I2(format[3]) 
);
defparam Td_next_0_s9.INIT=8'h01;
  LUT3 Ts_next_1_s7 (
    .F(Ts_next_1_11),
    .I0(ir[8]),
    .I1(ir[6]),
    .I2(ir[7]) 
);
defparam Ts_next_1_s7.INIT=8'h3E;
  LUT4 D_next_2_s8 (
    .F(D_next_2_12),
    .I0(ir[10]),
    .I1(ir[7]),
    .I2(ir[14]),
    .I3(ir[9]) 
);
defparam D_next_2_s8.INIT=16'h0100;
  LUT4 D_next_3_s7 (
    .F(D_next_3_11),
    .I0(ir[10]),
    .I1(ir[7]),
    .I2(ir[15]),
    .I3(ir[8]) 
);
defparam D_next_3_s7.INIT=16'h0100;
  LUT3 alu_out_0_s17 (
    .F(alu_out_0_21),
    .I0(n2529_7),
    .I1(n2528_7),
    .I2(alu_out_0_26) 
);
defparam alu_out_0_s17.INIT=8'h80;
  LUT3 alu_out_0_s18 (
    .F(alu_out_0_22),
    .I0(alu_out_12_34),
    .I1(alu_out_0_27),
    .I2(alu_out_0_28) 
);
defparam alu_out_0_s18.INIT=8'h10;
  LUT4 alu_out_0_s19 (
    .F(alu_out_0_23),
    .I0(src_oper[5]),
    .I1(src_oper[4]),
    .I2(src_oper[1]),
    .I3(alu_out_2_28) 
);
defparam alu_out_0_s19.INIT=16'h0100;
  LUT4 alu_out_0_s20 (
    .F(alu_out_0_24),
    .I0(alu_out_7_55),
    .I1(src_oper[0]),
    .I2(alu_out_0_29),
    .I3(alu_out_0_30) 
);
defparam alu_out_0_s20.INIT=16'h4000;
  LUT4 alu_out_0_s21 (
    .F(alu_out_0_25),
    .I0(alu_ctrl[20]),
    .I1(n2509_6),
    .I2(alu_ctrl[0]),
    .I3(shift_carry) 
);
defparam alu_out_0_s21.INIT=16'h0777;
  LUT4 alu_out_1_s25 (
    .F(alu_out_1_29),
    .I0(src_oper[1]),
    .I1(alu_ctrl[2]),
    .I2(alu_out_2_28),
    .I3(alu_out_4_28) 
);
defparam alu_out_1_s25.INIT=16'h4000;
  LUT4 alu_out_1_s26 (
    .F(alu_out_1_30),
    .I0(alu_out_1_49),
    .I1(src_oper[1]),
    .I2(alu_ctrl[16]),
    .I3(alu_out_0_30) 
);
defparam alu_out_1_s26.INIT=16'h8000;
  LUT4 alu_out_1_s27 (
    .F(alu_out_1_31),
    .I0(alu_out_0_22),
    .I1(alu_out_0_23),
    .I2(src_oper[0]),
    .I3(alu_ctrl[13]) 
);
defparam alu_out_1_s27.INIT=16'h7800;
  LUT4 alu_out_1_s28 (
    .F(alu_out_1_32),
    .I0(alu_out_1_36),
    .I1(alu_out_1_37),
    .I2(alu_ctrl[9]),
    .I3(src_oper[0]) 
);
defparam alu_out_1_s28.INIT=16'h0C0A;
  LUT4 alu_out_1_s29 (
    .F(alu_out_1_33),
    .I0(alu_out_1_47),
    .I1(alu_out_1_39),
    .I2(src_oper[0]),
    .I3(alu_ctrl[15]) 
);
defparam alu_out_1_s29.INIT=16'h7800;
  LUT4 alu_out_1_s30 (
    .F(alu_out_1_34),
    .I0(src_oper[0]),
    .I1(alu_out_1_51),
    .I2(alu_out_1_41),
    .I3(alu_out_1_42) 
);
defparam alu_out_1_s30.INIT=16'h0D00;
  LUT2 alu_out_2_s24 (
    .F(alu_out_2_28),
    .I0(src_oper[3]),
    .I1(src_oper[2]) 
);
defparam alu_out_2_s24.INIT=4'h1;
  LUT4 alu_out_2_s25 (
    .F(alu_out_2_29),
    .I0(src_oper[5]),
    .I1(src_oper[4]),
    .I2(alu_out_0_28),
    .I3(alu_out_2_37) 
);
defparam alu_out_2_s25.INIT=16'h1000;
  LUT4 alu_out_2_s26 (
    .F(alu_out_2_30),
    .I0(alu_out_7_55),
    .I1(alu_out_0_29),
    .I2(alu_out_0_30),
    .I3(alu_out_2_51) 
);
defparam alu_out_2_s26.INIT=16'h00BF;
  LUT3 alu_out_2_s27 (
    .F(alu_out_2_31),
    .I0(alu_out_2_39),
    .I1(src_oper[2]),
    .I2(alu_ctrl[13]) 
);
defparam alu_out_2_s27.INIT=8'hD0;
  LUT3 alu_out_2_s28 (
    .F(alu_out_2_32),
    .I0(alu_out_0_30),
    .I1(alu_out_0_29),
    .I2(alu_out_7_55) 
);
defparam alu_out_2_s28.INIT=8'h07;
  LUT4 alu_out_2_s29 (
    .F(alu_out_2_33),
    .I0(alu_out_2_40),
    .I1(alu_out_1_37),
    .I2(dst_oper[1]),
    .I3(alu_out_2_53) 
);
defparam alu_out_2_s29.INIT=16'hCA00;
  LUT4 alu_out_2_s30 (
    .F(alu_out_2_34),
    .I0(n2529_7),
    .I1(alu_out_0_26),
    .I2(alu_out_16_23),
    .I3(n2528_7) 
);
defparam alu_out_2_s30.INIT=16'h0708;
  LUT4 alu_out_2_s31 (
    .F(alu_out_2_35),
    .I0(alu_out_2_49),
    .I1(alu_out_2_43),
    .I2(alu_out_2_28),
    .I3(alu_out_4_28) 
);
defparam alu_out_2_s31.INIT=16'hACCC;
  LUT4 alu_out_2_s32 (
    .F(alu_out_2_36),
    .I0(alu_sa[9]),
    .I1(alu_ctrl[3]),
    .I2(alu_out_2_44),
    .I3(alu_out_2_45) 
);
defparam alu_out_2_s32.INIT=16'h0700;
  LUT4 alu_out_3_s28 (
    .F(alu_out_3_32),
    .I0(alu_out_3_40),
    .I1(alu_ctrl[15]),
    .I2(alu_out_3_57),
    .I3(alu_out_15_31) 
);
defparam alu_out_3_s28.INIT=16'hB000;
  LUT2 alu_out_3_s29 (
    .F(alu_out_3_33),
    .I0(src_oper[3]),
    .I1(alu_out_4_28) 
);
defparam alu_out_3_s29.INIT=4'h4;
  LUT4 alu_out_3_s30 (
    .F(alu_out_3_34),
    .I0(src_oper[2]),
    .I1(src_oper[3]),
    .I2(alu_out_3_61),
    .I3(alu_out_1_39) 
);
defparam alu_out_3_s30.INIT=16'h4000;
  LUT4 alu_out_3_s32 (
    .F(alu_out_3_36),
    .I0(alu_out_3_43),
    .I1(alu_out_3_44),
    .I2(alu_out_3_55),
    .I3(alu_out_3_46) 
);
defparam alu_out_3_s32.INIT=16'h1000;
  LUT4 alu_out_3_s33 (
    .F(alu_out_3_37),
    .I0(alu_out_3_40),
    .I1(alu_out_2_39),
    .I2(alu_ctrl[13]),
    .I3(src_oper[2]) 
);
defparam alu_out_3_s33.INIT=16'hCF15;
  LUT4 alu_out_4_s24 (
    .F(alu_out_4_28),
    .I0(alu_out_12_34),
    .I1(alu_out_0_27),
    .I2(alu_out_4_34),
    .I3(alu_out_0_28) 
);
defparam alu_out_4_s24.INIT=16'h1000;
  LUT4 alu_out_4_s25 (
    .F(alu_out_4_29),
    .I0(alu_sa[15]),
    .I1(alu_out_1_39),
    .I2(src_oper[3]),
    .I3(alu_ctrl[16]) 
);
defparam alu_out_4_s25.INIT=16'h770F;
  LUT4 alu_out_4_s26 (
    .F(alu_out_4_30),
    .I0(alu_out_4_28),
    .I1(src_oper[0]),
    .I2(src_oper[3]),
    .I3(alu_ctrl[2]) 
);
defparam alu_out_4_s26.INIT=16'hB400;
  LUT4 alu_out_4_s27 (
    .F(alu_out_4_31),
    .I0(alu_ctrl[5]),
    .I1(alu_out_4_43),
    .I2(alu_out_4_36),
    .I3(src_oper[3]) 
);
defparam alu_out_4_s27.INIT=16'h0FEE;
  LUT4 alu_out_4_s28 (
    .F(alu_out_4_32),
    .I0(alu_ctrl[15]),
    .I1(src_oper[3]),
    .I2(alu_out_1_39),
    .I3(alu_out_4_37) 
);
defparam alu_out_4_s28.INIT=16'hD700;
  LUT3 alu_out_5_s25 (
    .F(alu_out_5_29),
    .I0(src_oper[5]),
    .I1(alu_out_6_29),
    .I2(src_oper[4]) 
);
defparam alu_out_5_s25.INIT=8'h4B;
  LUT4 alu_out_5_s26 (
    .F(alu_out_5_30),
    .I0(alu_sa[15]),
    .I1(alu_out_0_30),
    .I2(src_oper[4]),
    .I3(alu_ctrl[16]) 
);
defparam alu_out_5_s26.INIT=16'h7800;
  LUT4 alu_out_5_s27 (
    .F(alu_out_5_31),
    .I0(dst_oper[4]),
    .I1(alu_out_2_40),
    .I2(alu_out_15_31),
    .I3(src_oper[4]) 
);
defparam alu_out_5_s27.INIT=16'h1F00;
  LUT3 alu_out_5_s28 (
    .F(alu_out_5_32),
    .I0(src_oper[4]),
    .I1(alu_out_0_30),
    .I2(alu_ctrl[15]) 
);
defparam alu_out_5_s28.INIT=8'h60;
  LUT4 alu_out_5_s29 (
    .F(alu_out_5_33),
    .I0(alu_out_5_35),
    .I1(dst_oper[4]),
    .I2(alu_out_5_36),
    .I3(alu_out_5_37) 
);
defparam alu_out_5_s29.INIT=16'h0B00;
  LUT4 alu_out_5_s30 (
    .F(alu_out_5_34),
    .I0(alu_out_5_38),
    .I1(alu_out_5_39),
    .I2(alu_out_16_23),
    .I3(n2531_7) 
);
defparam alu_out_5_s30.INIT=16'h0708;
  LUT4 alu_out_6_s25 (
    .F(alu_out_6_29),
    .I0(alu_sa[15]),
    .I1(alu_out_12_34),
    .I2(alu_out_0_27),
    .I3(alu_out_0_28) 
);
defparam alu_out_6_s25.INIT=16'h0100;
  LUT4 alu_out_6_s26 (
    .F(alu_out_6_30),
    .I0(alu_out_5_38),
    .I1(alu_out_6_35),
    .I2(alu_out_16_23),
    .I3(n2532_7) 
);
defparam alu_out_6_s26.INIT=16'h0708;
  LUT4 alu_out_6_s27 (
    .F(alu_out_6_31),
    .I0(n4718_15),
    .I1(alu_out_7_29),
    .I2(alu_out_7_55),
    .I3(src_oper[5]) 
);
defparam alu_out_6_s27.INIT=16'h0708;
  LUT4 alu_out_6_s28 (
    .F(alu_out_6_32),
    .I0(format[0]),
    .I1(alu_ctrl[7]),
    .I2(PARITY),
    .I3(alu_next_7_13) 
);
defparam alu_out_6_s28.INIT=16'h8000;
  LUT4 alu_out_6_s29 (
    .F(alu_out_6_33),
    .I0(n2515_2),
    .I1(alu_ctrl[20]),
    .I2(alu_out_6_41),
    .I3(dst_oper[5]) 
);
defparam alu_out_6_s29.INIT=16'h7077;
  LUT4 alu_out_6_s30 (
    .F(alu_out_6_34),
    .I0(alu_out_6_43),
    .I1(alu_out_2_53),
    .I2(src_oper[5]),
    .I3(alu_out_6_38) 
);
defparam alu_out_6_s30.INIT=16'h8F00;
  LUT3 alu_out_7_s25 (
    .F(alu_out_7_29),
    .I0(src_oper[9]),
    .I1(alu_out_7_39),
    .I2(alu_out_7_40) 
);
defparam alu_out_7_s25.INIT=8'h80;
  LUT4 alu_out_7_s27 (
    .F(alu_out_7_31),
    .I0(n2535_7),
    .I1(n2534_7),
    .I2(alu_out_8_29),
    .I3(n2533_7) 
);
defparam alu_out_7_s27.INIT=16'h807F;
  LUT4 alu_out_7_s28 (
    .F(alu_out_7_32),
    .I0(src_oper[7]),
    .I1(alu_sa[8]),
    .I2(alu_out_2_37),
    .I3(src_oper[6]) 
);
defparam alu_out_7_s28.INIT=16'h10EF;
  LUT4 alu_out_7_s30 (
    .F(alu_out_7_34),
    .I0(alu_out_2_40),
    .I1(alu_out_1_37),
    .I2(dst_oper[6]),
    .I3(alu_out_2_53) 
);
defparam alu_out_7_s30.INIT=16'hCA00;
  LUT3 alu_out_7_s33 (
    .F(alu_out_7_37),
    .I0(alu_out_10_29),
    .I1(alu_out_7_49),
    .I2(src_oper[6]) 
);
defparam alu_out_7_s33.INIT=8'h35;
  LUT4 alu_out_8_s25 (
    .F(alu_out_8_29),
    .I0(n2538_7),
    .I1(n2537_7),
    .I2(n2536_7),
    .I3(alu_out_11_30) 
);
defparam alu_out_8_s25.INIT=16'h8000;
  LUT4 alu_out_8_s27 (
    .F(alu_out_8_31),
    .I0(alu_sa[15]),
    .I1(alu_ctrl[3]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_8_36) 
);
defparam alu_out_8_s27.INIT=16'h0700;
  LUT4 alu_out_8_s28 (
    .F(alu_out_8_32),
    .I0(alu_ctrl[5]),
    .I1(alu_out_2_53),
    .I2(src_oper[7]),
    .I3(alu_out_8_37) 
);
defparam alu_out_8_s28.INIT=16'hC500;
  LUT4 alu_out_8_s29 (
    .F(alu_out_8_33),
    .I0(alu_sa[8]),
    .I1(alu_out_2_37),
    .I2(src_oper[7]),
    .I3(alu_ctrl[13]) 
);
defparam alu_out_8_s29.INIT=16'hB400;
  LUT3 alu_out_8_s31 (
    .F(alu_out_8_35),
    .I0(alu_out_10_29),
    .I1(alu_out_7_49),
    .I2(src_oper[7]) 
);
defparam alu_out_8_s31.INIT=8'hCA;
  LUT4 alu_out_9_s29 (
    .F(alu_out_9_33),
    .I0(alu_da[8]),
    .I1(alu_ctrl[8]),
    .I2(alu_sa[8]),
    .I3(alu_ctrl[9]) 
);
defparam alu_out_9_s29.INIT=16'h50E2;
  LUT4 alu_out_9_s30 (
    .F(alu_out_9_34),
    .I0(alu_ctrl[5]),
    .I1(alu_out_9_39),
    .I2(alu_sa[8]),
    .I3(alu_out_9_40) 
);
defparam alu_out_9_s30.INIT=16'hC500;
  LUT4 alu_out_9_s32 (
    .F(alu_out_9_36),
    .I0(src_oper[15]),
    .I1(alu_out_9_38),
    .I2(alu_sa[8]),
    .I3(alu_ctrl[16]) 
);
defparam alu_out_9_s32.INIT=16'h7800;
  LUT3 alu_out_10_s25 (
    .F(alu_out_10_29),
    .I0(alu_ctrl[2]),
    .I1(src_oper[0]),
    .I2(alu_ctrl[4]) 
);
defparam alu_out_10_s25.INIT=8'h07;
  LUT4 alu_out_10_s26 (
    .F(alu_out_10_30),
    .I0(n3381_7),
    .I1(alu_out_10_37),
    .I2(alu_out_10_44),
    .I3(alu_sa[9]) 
);
defparam alu_out_10_s26.INIT=16'hBB0F;
  LUT4 alu_out_10_s28 (
    .F(alu_out_10_32),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[9]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_10_39) 
);
defparam alu_out_10_s28.INIT=16'h0700;
  LUT3 alu_out_10_s29 (
    .F(alu_out_10_33),
    .I0(src_oper[10]),
    .I1(src_oper[11]),
    .I2(alu_out_7_40) 
);
defparam alu_out_10_s29.INIT=8'h80;
  LUT4 alu_out_10_s30 (
    .F(alu_out_10_34),
    .I0(alu_out_7_40),
    .I1(alu_out_10_48),
    .I2(alu_sa[9]),
    .I3(alu_ctrl[16]) 
);
defparam alu_out_10_s30.INIT=16'h7800;
  LUT4 alu_out_11_s26 (
    .F(alu_out_11_30),
    .I0(n2542_7),
    .I1(n2541_7),
    .I2(n2540_7),
    .I3(n2539_7) 
);
defparam alu_out_11_s26.INIT=16'h8000;
  LUT4 alu_out_11_s27 (
    .F(alu_out_11_31),
    .I0(alu_out_11_36),
    .I1(alu_out_7_40),
    .I2(src_oper[11]),
    .I3(alu_ctrl[5]) 
);
defparam alu_out_11_s27.INIT=16'h00BF;
  LUT4 alu_out_11_s28 (
    .F(alu_out_11_32),
    .I0(alu_da[10]),
    .I1(alu_out_2_40),
    .I2(alu_out_11_37),
    .I3(alu_out_2_53) 
);
defparam alu_out_11_s28.INIT=16'h0E00;
  LUT4 alu_out_11_s30 (
    .F(alu_out_11_34),
    .I0(alu_ctrl[4]),
    .I1(alu_ctrl[14]),
    .I2(alu_sa[10]),
    .I3(alu_out_11_48) 
);
defparam alu_out_11_s30.INIT=16'h5335;
  LUT4 alu_out_11_s31 (
    .F(alu_out_11_35),
    .I0(alu_ctrl[9]),
    .I1(alu_out_11_42),
    .I2(alu_da[10]),
    .I3(alu_out_11_39) 
);
defparam alu_out_11_s31.INIT=16'h4F00;
  LUT4 alu_out_12_s27 (
    .F(alu_out_12_31),
    .I0(alu_out_2_40),
    .I1(alu_out_1_37),
    .I2(dst_oper[11]),
    .I3(alu_out_15_31) 
);
defparam alu_out_12_s27.INIT=16'hCA00;
  LUT4 alu_out_12_s28 (
    .F(alu_out_12_32),
    .I0(alu_out_10_29),
    .I1(alu_out_7_49),
    .I2(alu_out_12_44),
    .I3(alu_sa[11]) 
);
defparam alu_out_12_s28.INIT=16'h03FA;
  LUT4 alu_out_12_s29 (
    .F(alu_out_12_33),
    .I0(src_oper[15]),
    .I1(alu_ctrl[16]),
    .I2(alu_sa[11]),
    .I3(alu_out_12_37) 
);
defparam alu_out_12_s29.INIT=16'hBF00;
  LUT4 alu_out_12_s30 (
    .F(alu_out_12_34),
    .I0(src_oper[12]),
    .I1(src_oper[13]),
    .I2(src_oper[14]),
    .I3(byte) 
);
defparam alu_out_12_s30.INIT=16'h00FE;
  LUT4 alu_out_12_s31 (
    .F(alu_out_12_35),
    .I0(alu_out_16_23),
    .I1(n2538_7),
    .I2(alu_out_11_30),
    .I3(alu_out_12_42) 
);
defparam alu_out_12_s31.INIT=16'h00EB;
  LUT4 alu_out_13_s25 (
    .F(alu_out_13_29),
    .I0(alu_out_2_40),
    .I1(alu_out_13_35),
    .I2(alu_ctrl[9]),
    .I3(dst_oper[12]) 
);
defparam alu_out_13_s25.INIT=16'h0C0B;
  LUT4 alu_out_13_s27 (
    .F(alu_out_13_31),
    .I0(alu_sa[15]),
    .I1(alu_sa[13]),
    .I2(alu_sa[14]),
    .I3(alu_sa[12]) 
);
defparam alu_out_13_s27.INIT=16'h01FE;
  LUT4 alu_out_13_s28 (
    .F(alu_out_13_32),
    .I0(src_oper[14]),
    .I1(src_oper[15]),
    .I2(alu_sa[13]),
    .I3(alu_sa[12]) 
);
defparam alu_out_13_s28.INIT=16'h807F;
  LUT4 alu_out_13_s29 (
    .F(alu_out_13_33),
    .I0(alu_out_13_43),
    .I1(alu_ctrl[5]),
    .I2(alu_out_13_38),
    .I3(alu_sa[12]) 
);
defparam alu_out_13_s29.INIT=16'h0A03;
  LUT4 alu_out_13_s30 (
    .F(alu_out_13_34),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[12]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_13_39) 
);
defparam alu_out_13_s30.INIT=16'h0700;
  LUT4 alu_out_14_s25 (
    .F(alu_out_14_29),
    .I0(alu_ctrl[5]),
    .I1(alu_out_14_41),
    .I2(alu_sa[13]),
    .I3(alu_out_14_39) 
);
defparam alu_out_14_s25.INIT=16'hC500;
  LUT4 alu_out_14_s26 (
    .F(alu_out_14_30),
    .I0(alu_out_1_36),
    .I1(alu_out_2_40),
    .I2(alu_sa[13]),
    .I3(alu_da[13]) 
);
defparam alu_out_14_s26.INIT=16'hFACF;
  LUT4 alu_out_14_s27 (
    .F(alu_out_14_31),
    .I0(alu_sa[15]),
    .I1(alu_sa[14]),
    .I2(src_oper[0]),
    .I3(alu_sa[13]) 
);
defparam alu_out_14_s27.INIT=16'hE01F;
  LUT4 alu_out_14_s28 (
    .F(alu_out_14_32),
    .I0(alu_ctrl[13]),
    .I1(alu_ctrl[15]),
    .I2(alu_sa[13]),
    .I3(alu_sa[14]) 
);
defparam alu_out_14_s28.INIT=16'h5335;
  LUT4 alu_out_14_s29 (
    .F(alu_out_14_33),
    .I0(alu_ctrl[14]),
    .I1(alu_ctrl[4]),
    .I2(alu_out_14_36),
    .I3(alu_out_14_43) 
);
defparam alu_out_14_s29.INIT=16'h0305;
  LUT4 alu_out_15_s26 (
    .F(alu_out_15_30),
    .I0(alu_out_1_37),
    .I1(src_oper[14]),
    .I2(alu_out_2_40),
    .I3(dst_oper[14]) 
);
defparam alu_out_15_s26.INIT=16'h770F;
  LUT3 alu_out_15_s27 (
    .F(alu_out_15_31),
    .I0(alu_ctrl[21]),
    .I1(alu_ctrl[1]),
    .I2(alu_ctrl[9]) 
);
defparam alu_out_15_s27.INIT=8'h01;
  LUT4 alu_out_15_s28 (
    .F(alu_out_15_32),
    .I0(alu_out_12_36),
    .I1(dst_oper[14]),
    .I2(src_oper[14]),
    .I3(byte) 
);
defparam alu_out_15_s28.INIT=16'h00F4;
  LUT4 alu_out_15_s29 (
    .F(alu_out_15_33),
    .I0(alu_ctrl[15]),
    .I1(alu_ctrl[5]),
    .I2(alu_ctrl[13]),
    .I3(alu_sa[14]) 
);
defparam alu_out_15_s29.INIT=16'h00FE;
  LUT4 alu_out_15_s30 (
    .F(alu_out_15_34),
    .I0(alu_ctrl[20]),
    .I1(n2524_2),
    .I2(src_oper[6]),
    .I3(alu_ctrl[3]) 
);
defparam alu_out_15_s30.INIT=16'h0777;
  LUT4 alu_out_16_s22 (
    .F(alu_out_16_26),
    .I0(alu_out_2_40),
    .I1(alu_out_1_37),
    .I2(alu_da[15]),
    .I3(alu_out_15_31) 
);
defparam alu_out_16_s22.INIT=16'hCA00;
  LUT4 alu_out_16_s23 (
    .F(alu_out_16_27),
    .I0(alu_da[15]),
    .I1(alu_out_12_36),
    .I2(alu_ctrl[14]),
    .I3(alu_out_16_29) 
);
defparam alu_out_16_s23.INIT=16'h0D00;
  LUT4 alu_out_16_s24 (
    .F(alu_out_16_28),
    .I0(alu_ctrl[20]),
    .I1(n2525_2),
    .I2(src_oper[7]),
    .I3(alu_ctrl[3]) 
);
defparam alu_out_16_s24.INIT=16'h0777;
  LUT4 n4701_s13 (
    .F(n4701_18),
    .I0(cpu_state[14]),
    .I1(auto_inc),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4701_s13.INIT=16'h0777;
  LUT4 n4489_s14 (
    .F(n4489_18),
    .I0(ir[10]),
    .I1(ir[9]),
    .I2(ir[8]),
    .I3(ir[7]) 
);
defparam n4489_s14.INIT=16'h0001;
  LUT2 n4505_s14 (
    .F(n4505_18),
    .I0(mar_sel[1]),
    .I1(mar_sel[0]) 
);
defparam n4505_s14.INIT=4'h1;
  LUT4 n4505_s15 (
    .F(n4505_19),
    .I0(n4505_22),
    .I1(n4505_23),
    .I2(mar_sel[2]),
    .I3(n4515_19) 
);
defparam n4505_s15.INIT=16'h5300;
  LUT3 n4505_s16 (
    .F(n4505_20),
    .I0(mar_sel[2]),
    .I1(n1319_30),
    .I2(n4511_17) 
);
defparam n4505_s16.INIT=8'h40;
  LUT4 n4505_s17 (
    .F(n4505_21),
    .I0(t2[8]),
    .I1(cpu_state[49]),
    .I2(n4489_15),
    .I3(ws_dout[8]) 
);
defparam n4505_s17.INIT=16'h7077;
  LUT3 n4507_s13 (
    .F(n4507_17),
    .I0(mar_sel[2]),
    .I1(n1320_30),
    .I2(n4511_17) 
);
defparam n4507_s13.INIT=8'h40;
  LUT4 n4507_s14 (
    .F(n4507_18),
    .I0(n4507_20),
    .I1(n4507_21),
    .I2(mar_sel[2]),
    .I3(n4515_19) 
);
defparam n4507_s14.INIT=16'h5300;
  LUT4 n4507_s15 (
    .F(n4507_19),
    .I0(t2[9]),
    .I1(cpu_state[49]),
    .I2(n4489_15),
    .I3(ws_dout[9]) 
);
defparam n4507_s15.INIT=16'h7077;
  LUT3 n4509_s13 (
    .F(n4509_17),
    .I0(mar_sel[2]),
    .I1(n1321_30),
    .I2(n4511_17) 
);
defparam n4509_s13.INIT=8'h40;
  LUT4 n4509_s14 (
    .F(n4509_18),
    .I0(n4509_20),
    .I1(n4509_21),
    .I2(mar_sel[2]),
    .I3(n4515_19) 
);
defparam n4509_s14.INIT=16'h5300;
  LUT4 n4509_s15 (
    .F(n4509_19),
    .I0(t2[10]),
    .I1(cpu_state[49]),
    .I2(n4489_15),
    .I3(ws_dout[10]) 
);
defparam n4509_s15.INIT=16'h7077;
  LUT4 n4511_s13 (
    .F(n4511_17),
    .I0(mar_sel[3]),
    .I1(mar_sel[1]),
    .I2(mar_low4[0]),
    .I3(mar_sel[0]) 
);
defparam n4511_s13.INIT=16'h0100;
  LUT4 n4511_s14 (
    .F(n4511_18),
    .I0(n4511_21),
    .I1(n4511_22),
    .I2(mar_sel[2]),
    .I3(n4515_19) 
);
defparam n4511_s14.INIT=16'h5300;
  LUT4 n4511_s16 (
    .F(n4511_20),
    .I0(t2[11]),
    .I1(cpu_state[49]),
    .I2(n4489_15),
    .I3(ws_dout[11]) 
);
defparam n4511_s16.INIT=16'h7077;
  LUT4 n4513_s13 (
    .F(n4513_17),
    .I0(n4513_20),
    .I1(n4513_21),
    .I2(n4513_22),
    .I3(n4515_19) 
);
defparam n4513_s13.INIT=16'h5C00;
  LUT4 n4513_s15 (
    .F(n4513_19),
    .I0(t2[12]),
    .I1(cpu_state[49]),
    .I2(n4489_15),
    .I3(ws_dout[12]) 
);
defparam n4513_s15.INIT=16'h7077;
  LUT4 n4515_s13 (
    .F(n4515_17),
    .I0(gdout[5]),
    .I1(n4515_22),
    .I2(mar_sel[2]),
    .I3(mar_sel[3]) 
);
defparam n4515_s13.INIT=16'h0C0A;
  LUT4 n4515_s14 (
    .F(n4515_18),
    .I0(rdin_reg[5]),
    .I1(mar_low4[3]),
    .I2(n4515_23),
    .I3(mar_sel[3]) 
);
defparam n4515_s14.INIT=16'h30A0;
  LUT2 n4515_s15 (
    .F(n4515_19),
    .I0(mar_sel[0]),
    .I1(mar_sel[1]) 
);
defparam n4515_s15.INIT=4'h4;
  LUT4 n4515_s16 (
    .F(n4515_20),
    .I0(mar_sel[2]),
    .I1(n1324_30),
    .I2(n4511_17),
    .I3(n4515_24) 
);
defparam n4515_s16.INIT=16'h00BF;
  LUT4 n4515_s17 (
    .F(n4515_21),
    .I0(t2[13]),
    .I1(cpu_state[49]),
    .I2(n4489_15),
    .I3(ws_dout[13]) 
);
defparam n4515_s17.INIT=16'h7077;
  LUT3 n4517_s13 (
    .F(n4517_17),
    .I0(mar_sel[2]),
    .I1(n1325_29),
    .I2(n4511_17) 
);
defparam n4517_s13.INIT=8'h40;
  LUT4 n4517_s14 (
    .F(n4517_18),
    .I0(n4517_20),
    .I1(n4517_21),
    .I2(n4517_22),
    .I3(n4515_19) 
);
defparam n4517_s14.INIT=16'h5C00;
  LUT4 n4517_s15 (
    .F(n4517_19),
    .I0(t2[14]),
    .I1(cpu_state[49]),
    .I2(n4489_15),
    .I3(ws_dout[14]) 
);
defparam n4517_s15.INIT=16'h7077;
  LUT4 n4519_s13 (
    .F(n4519_17),
    .I0(n4519_20),
    .I1(n4519_21),
    .I2(mar_sel[3]),
    .I3(n4519_22) 
);
defparam n4519_s13.INIT=16'hC0AF;
  LUT4 n4519_s14 (
    .F(n4519_18),
    .I0(n4511_17),
    .I1(n1326_29),
    .I2(n4519_23),
    .I3(n4511_23) 
);
defparam n4519_s14.INIT=16'h0007;
  LUT4 n4519_s15 (
    .F(n4519_19),
    .I0(t2[15]),
    .I1(cpu_state[49]),
    .I2(n4489_15),
    .I3(ws_dout[15]) 
);
defparam n4519_s15.INIT=16'h7077;
  LUT2 n4706_s11 (
    .F(n4706_15),
    .I0(ir[8]),
    .I1(n4928_9) 
);
defparam n4706_s11.INIT=4'h8;
  LUT2 n4718_s11 (
    .F(n4718_15),
    .I0(src_oper[7]),
    .I1(src_oper[6]) 
);
defparam n4718_s11.INIT=4'h8;
  LUT4 n4850_s12 (
    .F(n4850_16),
    .I0(ws_dout[1]),
    .I1(n4852_18),
    .I2(ws_dout[0]),
    .I3(byte) 
);
defparam n4850_s12.INIT=16'h8700;
  LUT3 n4850_s13 (
    .F(n4850_17),
    .I0(byte),
    .I1(n1059_2),
    .I2(n4852_24) 
);
defparam n4850_s13.INIT=8'hE0;
  LUT4 n4852_s14 (
    .F(n4852_18),
    .I0(n4852_19),
    .I1(n4852_20),
    .I2(n4852_21),
    .I3(n4852_22) 
);
defparam n4852_s14.INIT=16'h8000;
  LUT4 n4854_s11 (
    .F(n4854_15),
    .I0(n4648_45),
    .I1(n4854_17),
    .I2(byte),
    .I3(Ts_next_1_13) 
);
defparam n4854_s11.INIT=16'hAC00;
  LUT2 n4854_s12 (
    .F(n4854_16),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[2]) 
);
defparam n4854_s12.INIT=4'h8;
  LUT4 n4858_s11 (
    .F(n4858_15),
    .I0(n4858_16),
    .I1(ws_dout[4]),
    .I2(n4858_17),
    .I3(Ts_next_1_13) 
);
defparam n4858_s11.INIT=16'hCACC;
  LUT4 n4860_s13 (
    .F(n4860_17),
    .I0(ws_dout[6]),
    .I1(ws_dout[7]),
    .I2(n4852_20),
    .I3(n4852_22) 
);
defparam n4860_s13.INIT=16'h8000;
  LUT4 n4862_s13 (
    .F(n4862_17),
    .I0(byte),
    .I1(n1065_2),
    .I2(ws_dout[6]),
    .I3(Ts_next_1_13) 
);
defparam n4862_s13.INIT=16'hEEF0;
  LUT2 n4864_s13 (
    .F(n4864_17),
    .I0(n4852_20),
    .I1(n4852_22) 
);
defparam n4864_s13.INIT=4'h8;
  LUT4 n4866_s12 (
    .F(n4866_16),
    .I0(n1067_2),
    .I1(n4866_17),
    .I2(ws_dout[8]),
    .I3(byte) 
);
defparam n4866_s12.INIT=16'hC355;
  LUT4 n4868_s12 (
    .F(n4868_16),
    .I0(n1068_2),
    .I1(n4868_17),
    .I2(ws_dout[9]),
    .I3(byte) 
);
defparam n4868_s12.INIT=16'hC355;
  LUT4 n4870_s12 (
    .F(n4870_16),
    .I0(n1069_2),
    .I1(n4870_17),
    .I2(ws_dout[10]),
    .I3(byte) 
);
defparam n4870_s12.INIT=16'hC355;
  LUT3 n4872_s12 (
    .F(n4872_16),
    .I0(n4684_44),
    .I1(ws_dout[11]),
    .I2(Ts_next_1_13) 
);
defparam n4872_s12.INIT=8'h5C;
  LUT4 n4874_s12 (
    .F(n4874_16),
    .I0(n4688_45),
    .I1(ws_dout[12]),
    .I2(Ts_next_1_13),
    .I3(cpu_state[16]) 
);
defparam n4874_s12.INIT=16'h5C00;
  LUT3 n4876_s12 (
    .F(n4876_16),
    .I0(n4692_46),
    .I1(ws_dout[13]),
    .I2(Ts_next_1_13) 
);
defparam n4876_s12.INIT=8'h5C;
  LUT3 n4878_s12 (
    .F(n4878_16),
    .I0(n4696_44),
    .I1(ws_dout[14]),
    .I2(Ts_next_1_13) 
);
defparam n4878_s12.INIT=8'h5C;
  LUT4 n3970_s24 (
    .F(n3970_28),
    .I0(n3991_26),
    .I1(format[1]),
    .I2(n3970_33),
    .I3(format[0]) 
);
defparam n3970_s24.INIT=16'hB0BB;
  LUT4 n3970_s25 (
    .F(n3970_29),
    .I0(ir[6]),
    .I1(ir[8]),
    .I2(ir[9]),
    .I3(ir[7]) 
);
defparam n3970_s25.INIT=16'hFD3F;
  LUT4 n3970_s26 (
    .F(n3970_30),
    .I0(cpu_state[43]),
    .I1(cpu_state[45]),
    .I2(format[1]),
    .I3(alu_next_7_10) 
);
defparam n3970_s26.INIT=16'hEEE0;
  LUT4 n3970_s27 (
    .F(n3970_31),
    .I0(CARRY_next_4),
    .I1(cpu_state[41]),
    .I2(n3974_20),
    .I3(cpu_state[55]) 
);
defparam n3970_s27.INIT=16'hB0BB;
  LUT4 n3970_s28 (
    .F(n3970_32),
    .I0(cpu_state[42]),
    .I1(cpu_state[21]),
    .I2(n3970_34),
    .I3(n4701_16) 
);
defparam n3970_s28.INIT=16'h1000;
  LUT2 n3991_s22 (
    .F(n3991_28),
    .I0(format[5]),
    .I1(format[4]) 
);
defparam n3991_s22.INIT=4'h1;
  LUT4 n3999_s18 (
    .F(n3999_22),
    .I0(ir[8]),
    .I1(ir[5]),
    .I2(alu_next_7_14),
    .I3(format[2]) 
);
defparam n3999_s18.INIT=16'hBF00;
  LUT4 n4007_s21 (
    .F(n4007_25),
    .I0(ir[6]),
    .I1(ir[8]),
    .I2(ir[7]),
    .I3(ir[9]) 
);
defparam n4007_s21.INIT=16'hCDC0;
  LUT3 n4011_s17 (
    .F(n4011_21),
    .I0(format[0]),
    .I1(n4011_22),
    .I2(alu_next_18_10) 
);
defparam n4011_s17.INIT=8'h31;
  LUT4 n4023_s22 (
    .F(n4023_26),
    .I0(format[4]),
    .I1(n4023_28),
    .I2(Td_next_0_13),
    .I3(n4023_29) 
);
defparam n4023_s22.INIT=16'h1000;
  LUT3 n4023_s23 (
    .F(n4023_27),
    .I0(spi_cs_reg_6),
    .I1(n4023_30),
    .I2(n4023_31) 
);
defparam n4023_s23.INIT=8'hD0;
  LUT4 n4027_s18 (
    .F(n4027_22),
    .I0(ir[7]),
    .I1(ir[9]),
    .I2(ir[6]),
    .I3(ir[8]) 
);
defparam n4027_s18.INIT=16'h1004;
  LUT4 n4027_s19 (
    .F(n4027_23),
    .I0(n4091_19),
    .I1(alu_next_7_14),
    .I2(format[3]),
    .I3(cpu_state[51]) 
);
defparam n4027_s19.INIT=16'hD000;
  LUT4 n4107_s18 (
    .F(n4107_22),
    .I0(ws_dout[11]),
    .I1(cpu_dout_s[5]),
    .I2(ws_dout[10]),
    .I3(cpu_dout_s[4]) 
);
defparam n4107_s18.INIT=16'h9009;
  LUT4 n4107_s19 (
    .F(n4107_23),
    .I0(ws_dout[11]),
    .I1(cpu_dout_s[7]),
    .I2(ws_dout[10]),
    .I3(cpu_dout_s[6]) 
);
defparam n4107_s19.INIT=16'h9009;
  LUT4 n4107_s20 (
    .F(n4107_24),
    .I0(n4107_25),
    .I1(n4107_26),
    .I2(src_oper[6]),
    .I3(src_oper[7]) 
);
defparam n4107_s20.INIT=16'hF503;
  LUT2 n4473_s21 (
    .F(n4473_25),
    .I0(D[3]),
    .I1(D[2]) 
);
defparam n4473_s21.INIT=4'h8;
  LUT4 n4473_s22 (
    .F(n4473_26),
    .I0(ws_addr_0_7),
    .I1(D[0]),
    .I2(ws_addr_0_8),
    .I3(S[0]) 
);
defparam n4473_s22.INIT=16'hB0BB;
  LUT4 n4477_s20 (
    .F(n4477_24),
    .I0(ws_addr_0_7),
    .I1(ws_addr_0_11),
    .I2(n4473_25),
    .I3(D[1]) 
);
defparam n4477_s20.INIT=16'hA8CF;
  LUT4 n4477_s21 (
    .F(n4477_25),
    .I0(ws_dst[1]),
    .I1(cpu_state[46]),
    .I2(ws_addr_0_8),
    .I3(S[1]) 
);
defparam n4477_s21.INIT=16'h7077;
  LUT4 n4481_s21 (
    .F(n4481_25),
    .I0(ws_addr_0_7),
    .I1(ws_addr_0_11),
    .I2(D[3]),
    .I3(D[2]) 
);
defparam n4481_s21.INIT=16'hA8CF;
  LUT2 n4485_s21 (
    .F(n4485_25),
    .I0(cpu_state[46]),
    .I1(ws_dst[3]) 
);
defparam n4485_s21.INIT=4'h8;
  LUT3 n4640_s42 (
    .F(n4640_46),
    .I0(t1[2]),
    .I1(n4668_46),
    .I2(n4640_50) 
);
defparam n4640_s42.INIT=8'h80;
  LUT3 n4640_s43 (
    .F(n4640_47),
    .I0(cpu_state[2]),
    .I1(cpu_state[9]),
    .I2(cpu_state[15]) 
);
defparam n4640_s43.INIT=8'h01;
  LUT3 n4640_s44 (
    .F(n4640_48),
    .I0(t2[0]),
    .I1(cpu_state[21]),
    .I2(n4640_51) 
);
defparam n4640_s44.INIT=8'h70;
  LUT4 n4640_s45 (
    .F(n4640_49),
    .I0(n4640_52),
    .I1(n4640_53),
    .I2(n4640_54),
    .I3(n4640_58) 
);
defparam n4640_s45.INIT=16'h1000;
  LUT4 n4644_s43 (
    .F(n4644_47),
    .I0(Ts_next_1_13),
    .I1(cpu_state[16]),
    .I2(ws_dout[1]),
    .I3(n4644_50) 
);
defparam n4644_s43.INIT=16'hBF00;
  LUT4 n4644_s44 (
    .F(n4644_48),
    .I0(t1[1]),
    .I1(div_rmd[1]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4644_s44.INIT=16'hCA00;
  LUT4 n4644_s45 (
    .F(n4644_49),
    .I0(pc[1]),
    .I1(cpu_state[41]),
    .I2(alu_reg[1]),
    .I3(cpu_state[45]) 
);
defparam n4644_s45.INIT=16'h0777;
  LUT4 n4648_s41 (
    .F(n4648_45),
    .I0(ws_dout[3]),
    .I1(n4852_20),
    .I2(n4852_21),
    .I3(n4852_22) 
);
defparam n4648_s41.INIT=16'h8000;
  LUT4 n4648_s42 (
    .F(n4648_46),
    .I0(n4668_46),
    .I1(n4640_50),
    .I2(n4640_47),
    .I3(t1[2]) 
);
defparam n4648_s42.INIT=16'h0708;
  LUT3 n4648_s43 (
    .F(n4648_47),
    .I0(n4648_48),
    .I1(n4648_49),
    .I2(n4648_57) 
);
defparam n4648_s43.INIT=8'h80;
  LUT4 n4652_s43 (
    .F(n4652_47),
    .I0(t1[4]),
    .I1(t1[5]),
    .I2(n4668_46),
    .I3(n4652_52) 
);
defparam n4652_s43.INIT=16'h8000;
  LUT4 n4652_s44 (
    .F(n4652_48),
    .I0(bml_addr[3]),
    .I1(src_oper[8]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4652_s44.INIT=16'hCA00;
  LUT4 n4652_s45 (
    .F(n4652_49),
    .I0(t1[3]),
    .I1(ws_dout[3]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4652_s45.INIT=16'hCA00;
  LUT4 n4652_s46 (
    .F(n4652_50),
    .I0(n4726_5),
    .I1(ea_dst[3]),
    .I2(n4652_53),
    .I3(n4652_54) 
);
defparam n4652_s46.INIT=16'hB000;
  LUT4 n4652_s47 (
    .F(n4652_51),
    .I0(mpy_out[19]),
    .I1(cpu_state[35]),
    .I2(n4652_55),
    .I3(n4652_56) 
);
defparam n4652_s47.INIT=16'h0700;
  LUT4 n4656_s41 (
    .F(n4656_45),
    .I0(n4656_49),
    .I1(n4852_22),
    .I2(n4656_50),
    .I3(ws_dout[4]) 
);
defparam n4656_s41.INIT=16'h807F;
  LUT4 n4656_s44 (
    .F(n4656_48),
    .I0(ws_dout[4]),
    .I1(t1[4]),
    .I2(cpu_state[22]),
    .I3(n4656_52) 
);
defparam n4656_s44.INIT=16'h1F00;
  LUT4 n4660_s42 (
    .F(n4660_46),
    .I0(n4726_5),
    .I1(ea_dst[5]),
    .I2(n4660_52),
    .I3(n4660_53) 
);
defparam n4660_s42.INIT=16'hB000;
  LUT4 n4660_s43 (
    .F(n4660_47),
    .I0(t1[5]),
    .I1(div_rmd[5]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4660_s43.INIT=16'hCA00;
  LUT4 n4660_s44 (
    .F(n4660_48),
    .I0(bml_addr[5]),
    .I1(src_oper[10]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4660_s44.INIT=16'hCA00;
  LUT4 n4660_s45 (
    .F(n4660_49),
    .I0(t1[5]),
    .I1(ws_dout[5]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4660_s45.INIT=16'hCA00;
  LUT4 n4660_s46 (
    .F(n4660_50),
    .I0(cpu_state[35]),
    .I1(mpy_out[21]),
    .I2(gpu_pdout[1]),
    .I3(cpu_state[45]) 
);
defparam n4660_s46.INIT=16'h0777;
  LUT4 n4664_s42 (
    .F(n4664_46),
    .I0(t1[6]),
    .I1(div_rmd[6]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4664_s42.INIT=16'hCA00;
  LUT4 n4664_s43 (
    .F(n4664_47),
    .I0(bml_addr[6]),
    .I1(src_oper[11]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4664_s43.INIT=16'hCA00;
  LUT4 n4664_s44 (
    .F(n4664_48),
    .I0(n4726_5),
    .I1(ea_dst[6]),
    .I2(n4664_51),
    .I3(n4664_52) 
);
defparam n4664_s44.INIT=16'hB000;
  LUT4 n4664_s45 (
    .F(n4664_49),
    .I0(cpu_state[41]),
    .I1(pc[6]),
    .I2(n4664_53),
    .I3(n4664_54) 
);
defparam n4664_s45.INIT=16'h0700;
  LUT4 n4664_s46 (
    .F(n4664_50),
    .I0(t1[7]),
    .I1(n4668_46),
    .I2(n4640_47),
    .I3(t1[6]) 
);
defparam n4664_s46.INIT=16'h0708;
  LUT4 n4668_s42 (
    .F(n4668_46),
    .I0(n4668_49),
    .I1(gpu_raddr[0]),
    .I2(gpu_raddr[1]),
    .I3(n4668_50) 
);
defparam n4668_s42.INIT=16'h8000;
  LUT4 n4668_s43 (
    .F(n4668_47),
    .I0(n4515_19),
    .I1(n4519_17),
    .I2(n4519_18),
    .I3(t1_0_9) 
);
defparam n4668_s43.INIT=16'h002F;
  LUT4 n4668_s44 (
    .F(n4668_48),
    .I0(n4668_51),
    .I1(n4668_52),
    .I2(n4668_53),
    .I3(n4668_54) 
);
defparam n4668_s44.INIT=16'h1000;
  LUT4 n4672_s41 (
    .F(n4672_45),
    .I0(gpu_raddr[0]),
    .I1(gpu_raddr[1]),
    .I2(t1[9]),
    .I3(n4668_50) 
);
defparam n4672_s41.INIT=16'h8000;
  LUT4 n4672_s42 (
    .F(n4672_46),
    .I0(n4672_47),
    .I1(n4672_48),
    .I2(n4672_49),
    .I3(n4672_50) 
);
defparam n4672_s42.INIT=16'h8000;
  LUT3 n4676_s41 (
    .F(n4676_45),
    .I0(gpu_raddr[0]),
    .I1(gpu_raddr[1]),
    .I2(n4668_50) 
);
defparam n4676_s41.INIT=8'h80;
  LUT4 n4676_s42 (
    .F(n4676_46),
    .I0(n4676_47),
    .I1(n4676_48),
    .I2(n4676_49),
    .I3(n4676_50) 
);
defparam n4676_s42.INIT=16'h8000;
  LUT2 n4680_s41 (
    .F(n4680_45),
    .I0(gpu_raddr[1]),
    .I1(n4668_50) 
);
defparam n4680_s41.INIT=4'h8;
  LUT4 n4680_s42 (
    .F(n4680_46),
    .I0(n4680_47),
    .I1(n4680_48),
    .I2(n4680_49),
    .I3(n4680_50) 
);
defparam n4680_s42.INIT=16'h8000;
  LUT4 n4684_s40 (
    .F(n4684_44),
    .I0(n1070_2),
    .I1(ws_dout[11]),
    .I2(n4852_22),
    .I3(byte) 
);
defparam n4684_s40.INIT=16'hC355;
  LUT4 n4684_s41 (
    .F(n4684_45),
    .I0(n4640_47),
    .I1(gpu_raddr[1]),
    .I2(n4668_50),
    .I3(n4684_47) 
);
defparam n4684_s41.INIT=16'hEB00;
  LUT4 n4684_s42 (
    .F(n4684_46),
    .I0(t2[11]),
    .I1(cpu_state[21]),
    .I2(n4684_48),
    .I3(n4684_56) 
);
defparam n4684_s42.INIT=16'h7000;
  LUT4 n4688_s41 (
    .F(n4688_45),
    .I0(n1071_2),
    .I1(n4688_50),
    .I2(ws_dout[12]),
    .I3(byte) 
);
defparam n4688_s41.INIT=16'hC355;
  LUT4 n4688_s42 (
    .F(n4688_46),
    .I0(ws_dout[12]),
    .I1(gpu_raddr[2]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4688_s42.INIT=16'hAC00;
  LUT4 n4688_s43 (
    .F(n4688_47),
    .I0(div_rmd[12]),
    .I1(gpu_raddr[2]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4688_s43.INIT=16'hAC00;
  LUT4 n4688_s44 (
    .F(n4688_48),
    .I0(mpy_out[28]),
    .I1(cpu_state[35]),
    .I2(n4688_58),
    .I3(n4688_52) 
);
defparam n4688_s44.INIT=16'h7000;
  LUT4 n4688_s45 (
    .F(n4688_49),
    .I0(n4640_47),
    .I1(n4688_53),
    .I2(n4688_54),
    .I3(n4688_55) 
);
defparam n4688_s45.INIT=16'h000B;
  LUT4 n4692_s42 (
    .F(n4692_46),
    .I0(n1072_2),
    .I1(n4692_55),
    .I2(ws_dout[13]),
    .I3(byte) 
);
defparam n4692_s42.INIT=16'hC355;
  LUT4 n4692_s43 (
    .F(n4692_47),
    .I0(ws_dst_save[13]),
    .I1(gpu_pdout[9]),
    .I2(byte),
    .I3(cpu_state[45]) 
);
defparam n4692_s43.INIT=16'hAC00;
  LUT4 n4692_s44 (
    .F(n4692_48),
    .I0(div_rmd[13]),
    .I1(gpu_raddr[3]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4692_s44.INIT=16'hAC00;
  LUT4 n4692_s45 (
    .F(n4692_49),
    .I0(ws_dout[13]),
    .I1(gpu_raddr[3]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4692_s45.INIT=16'hAC00;
  LUT4 n4692_s46 (
    .F(n4692_50),
    .I0(bml_addr[13]),
    .I1(src_oper[13]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4692_s46.INIT=16'hCA00;
  LUT4 n4692_s47 (
    .F(n4692_51),
    .I0(gpu_raddr[4]),
    .I1(gpu_raddr[5]),
    .I2(n4640_47),
    .I3(gpu_raddr[3]) 
);
defparam n4692_s47.INIT=16'h0708;
  LUT4 n4692_s48 (
    .F(n4692_52),
    .I0(mpy_out[29]),
    .I1(cpu_state[35]),
    .I2(n4726_5),
    .I3(gpu_paddr[4]) 
);
defparam n4692_s48.INIT=16'h7077;
  LUT4 n4692_s49 (
    .F(n4692_53),
    .I0(div_quo[13]),
    .I1(cpu_state[31]),
    .I2(cpu_state[21]),
    .I3(t2[13]) 
);
defparam n4692_s49.INIT=16'h0777;
  LUT4 n4692_s50 (
    .F(n4692_54),
    .I0(cpu_state[36]),
    .I1(mpy_out[13]),
    .I2(pc[13]),
    .I3(cpu_state[41]) 
);
defparam n4692_s50.INIT=16'h0777;
  LUT4 n4696_s40 (
    .F(n4696_44),
    .I0(n1073_2),
    .I1(ws_dout[15]),
    .I2(ws_dout[14]),
    .I3(byte) 
);
defparam n4696_s40.INIT=16'hC355;
  LUT4 n4696_s41 (
    .F(n4696_45),
    .I0(n4640_47),
    .I1(gpu_raddr[5]),
    .I2(gpu_raddr[4]),
    .I3(n4696_47) 
);
defparam n4696_s41.INIT=16'hEB00;
  LUT4 n4696_s42 (
    .F(n4696_46),
    .I0(n4696_48),
    .I1(n4696_49),
    .I2(n4696_50),
    .I3(n4696_56) 
);
defparam n4696_s42.INIT=16'h0100;
  LUT4 n4698_s46 (
    .F(n4698_50),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[15]),
    .I2(ea_dst[15]),
    .I3(cpu_state[44]) 
);
defparam n4698_s46.INIT=16'h0777;
  LUT4 n4698_s47 (
    .F(n4698_51),
    .I0(div_rmd[15]),
    .I1(gpu_raddr[5]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4698_s47.INIT=16'hAC00;
  LUT4 n4698_s48 (
    .F(n4698_52),
    .I0(ws_dst_save[15]),
    .I1(gpu_pdout[11]),
    .I2(byte),
    .I3(cpu_state[45]) 
);
defparam n4698_s48.INIT=16'hAC00;
  LUT4 n4698_s49 (
    .F(n4698_53),
    .I0(gpu_raddr[5]),
    .I1(n4640_47),
    .I2(n4698_55),
    .I3(cpu_state[24]) 
);
defparam n4698_s49.INIT=16'h0EEE;
  LUT4 n4698_s50 (
    .F(n4698_54),
    .I0(div_quo[15]),
    .I1(cpu_state[31]),
    .I2(n4698_56),
    .I3(n4698_57) 
);
defparam n4698_s50.INIT=16'h7000;
  LUT3 n3965_s18 (
    .F(n3965_23),
    .I0(cpu_state[51]),
    .I1(format[0]),
    .I2(ir[7]) 
);
defparam n3965_s18.INIT=8'h80;
  LUT3 n4123_s17 (
    .F(n4123_22),
    .I0(Ts[1]),
    .I1(Ts[0]),
    .I2(cpu_state[50]) 
);
defparam n4123_s17.INIT=8'h10;
  LUT4 n4143_s19 (
    .F(n4143_24),
    .I0(D[3]),
    .I1(D[2]),
    .I2(D[1]),
    .I3(D[0]) 
);
defparam n4143_s19.INIT=16'h0001;
  LUT4 n4194_s13 (
    .F(n4194_18),
    .I0(cpu_state[31]),
    .I1(cpu_state[28]),
    .I2(cpu_state[26]),
    .I3(n4194_19) 
);
defparam n4194_s13.INIT=16'h0100;
  LUT2 wmul9bit_0_s4 (
    .F(wmul9bit_0_7),
    .I0(bml_w_s[1]),
    .I1(bml_w_s[0]) 
);
defparam wmul9bit_0_s4.INIT=4'h1;
  LUT4 wmul9bit_0_s5 (
    .F(wmul9bit_0_8),
    .I0(bml_w_s[7]),
    .I1(bml_w_s[6]),
    .I2(bml_w_s[5]),
    .I3(bml_w_s[4]) 
);
defparam wmul9bit_0_s5.INIT=16'h0001;
  LUT2 PARITY_next_s6 (
    .F(PARITY_next_9),
    .I0(gpu_pdout[2]),
    .I1(gpu_pdout[3]) 
);
defparam PARITY_next_s6.INIT=4'h9;
  LUT4 PARITY_next_s7 (
    .F(PARITY_next_10),
    .I0(alu_reg[3]),
    .I1(alu_reg[2]),
    .I2(alu_reg[1]),
    .I3(alu_reg[0]) 
);
defparam PARITY_next_s7.INIT=16'h9669;
  LUT4 PARITY_next_s8 (
    .F(PARITY_next_11),
    .I0(src_oper[3]),
    .I1(src_oper[2]),
    .I2(src_oper[1]),
    .I3(src_oper[0]) 
);
defparam PARITY_next_s8.INIT=16'h9669;
  LUT4 PARITY_next_s9 (
    .F(PARITY_next_12),
    .I0(src_oper[7]),
    .I1(src_oper[6]),
    .I2(src_oper[5]),
    .I3(src_oper[4]) 
);
defparam PARITY_next_s9.INIT=16'h9669;
  LUT4 n3380_s8 (
    .F(n3380_11),
    .I0(gpu_pdout[0]),
    .I1(gpu_pdout[1]),
    .I2(gpu_pdout[2]),
    .I3(gpu_pdout[3]) 
);
defparam n3380_s8.INIT=16'h0001;
  LUT4 n3380_s9 (
    .F(n3380_12),
    .I0(alu_reg[3]),
    .I1(alu_reg[2]),
    .I2(alu_reg[1]),
    .I3(alu_reg[0]) 
);
defparam n3380_s9.INIT=16'h0001;
  LUT4 n3380_s10 (
    .F(n3380_13),
    .I0(gpu_pdout[8]),
    .I1(gpu_pdout[9]),
    .I2(gpu_pdout[10]),
    .I3(gpu_pdout[11]) 
);
defparam n3380_s10.INIT=16'h0001;
  LUT4 n3380_s11 (
    .F(n3380_14),
    .I0(gpu_pdout[4]),
    .I1(gpu_pdout[5]),
    .I2(gpu_pdout[6]),
    .I3(gpu_pdout[7]) 
);
defparam n3380_s11.INIT=16'h0001;
  LUT3 n3384_s8 (
    .F(n3384_11),
    .I0(shift_ctrl[0]),
    .I1(shift_ctrl[1]),
    .I2(shift_ctrl[2]) 
);
defparam n3384_s8.INIT=8'h01;
  LUT4 n3384_s9 (
    .F(n3384_12),
    .I0(alu_reg[0]),
    .I1(alu_ctrl[13]),
    .I2(alu_ctrl[14]),
    .I3(src_oper[0]) 
);
defparam n3384_s9.INIT=16'hFE00;
  LUT4 n3384_s10 (
    .F(n3384_13),
    .I0(alu_ctrl[20]),
    .I1(dst_oper[0]),
    .I2(alu_reg[0]),
    .I3(src_oper[0]) 
);
defparam n3384_s10.INIT=16'hC71F;
  LUT4 n4913_s12 (
    .F(n4913_15),
    .I0(EQUAL),
    .I1(ir[5]),
    .I2(n4913_25),
    .I3(ir[6]) 
);
defparam n4913_s12.INIT=16'h0100;
  LUT3 n4913_s13 (
    .F(n4913_16),
    .I0(ir[6]),
    .I1(n4913_26),
    .I2(ir[4]) 
);
defparam n4913_s13.INIT=8'hE0;
  LUT4 n4913_s14 (
    .F(n4913_17),
    .I0(CARRY),
    .I1(AGT),
    .I2(ir[6]),
    .I3(D_next_2_10) 
);
defparam n4913_s14.INIT=16'h5C00;
  LUT4 n4913_s15 (
    .F(n4913_18),
    .I0(ir[4]),
    .I1(n4913_27),
    .I2(ir[5]),
    .I3(ir[6]) 
);
defparam n4913_s15.INIT=16'h4551;
  LUT4 n4913_s16 (
    .F(n4913_19),
    .I0(CARRY),
    .I1(n4913_28),
    .I2(ir[6]),
    .I3(ir[5]) 
);
defparam n4913_s16.INIT=16'h0C3A;
  LUT4 n4913_s17 (
    .F(n4913_20),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(ir[5]),
    .I3(ir[4]) 
);
defparam n4913_s17.INIT=16'h1FF7;
  LUT3 n4913_s18 (
    .F(n4913_21),
    .I0(ea_src[0]),
    .I1(alu_reg[0]),
    .I2(ir[8]) 
);
defparam n4913_s18.INIT=8'h53;
  LUT4 n4913_s19 (
    .F(n4913_22),
    .I0(n4913_29),
    .I1(n4913_30),
    .I2(dst_oper_0_7),
    .I3(n4913_31) 
);
defparam n4913_s19.INIT=16'h8000;
  LUT4 n4913_s20 (
    .F(n4913_23),
    .I0(n3984_3),
    .I1(n4913_32),
    .I2(n3995_21),
    .I3(t1_8_8) 
);
defparam n4913_s20.INIT=16'h4000;
  LUT4 n4913_s21 (
    .F(n4913_24),
    .I0(n4913_33),
    .I1(n4913_34),
    .I2(n4913_35),
    .I3(n4923_11) 
);
defparam n4913_s21.INIT=16'h8000;
  LUT4 n4914_s6 (
    .F(n4914_9),
    .I0(ea_dst[1]),
    .I1(n4914_10),
    .I2(n4928_9),
    .I3(n4928_10) 
);
defparam n4914_s6.INIT=16'hCA00;
  LUT3 n4915_s9 (
    .F(n4915_12),
    .I0(ea_src[2]),
    .I1(alu_reg[2]),
    .I2(ir[8]) 
);
defparam n4915_s9.INIT=8'hAC;
  LUT4 n4915_s10 (
    .F(n4915_13),
    .I0(n4913_34),
    .I1(n4913_35),
    .I2(n4923_11),
    .I3(n4915_14) 
);
defparam n4915_s10.INIT=16'h8000;
  LUT3 n4916_s7 (
    .F(n4916_10),
    .I0(ea_src[3]),
    .I1(alu_reg[3]),
    .I2(ir[8]) 
);
defparam n4916_s7.INIT=8'h53;
  LUT3 n4917_s7 (
    .F(n4917_10),
    .I0(ea_src[4]),
    .I1(gpu_pdout[0]),
    .I2(ir[8]) 
);
defparam n4917_s7.INIT=8'hAC;
  LUT4 n4917_s8 (
    .F(n4917_11),
    .I0(n4917_12),
    .I1(n4913_34),
    .I2(n4923_11),
    .I3(pc[4]) 
);
defparam n4917_s8.INIT=16'h807F;
  LUT3 n4918_s7 (
    .F(n4918_10),
    .I0(ea_src[5]),
    .I1(gpu_pdout[1]),
    .I2(ir[8]) 
);
defparam n4918_s7.INIT=8'h53;
  LUT4 n4918_s8 (
    .F(n4918_11),
    .I0(n4918_12),
    .I1(n4913_34),
    .I2(n4923_11),
    .I3(pc[5]) 
);
defparam n4918_s8.INIT=16'h807F;
  LUT3 n4919_s7 (
    .F(n4919_10),
    .I0(ea_src[6]),
    .I1(gpu_pdout[2]),
    .I2(ir[8]) 
);
defparam n4919_s7.INIT=8'h53;
  LUT3 n4920_s7 (
    .F(n4920_10),
    .I0(ea_src[7]),
    .I1(gpu_pdout[3]),
    .I2(ir[8]) 
);
defparam n4920_s7.INIT=8'hAC;
  LUT4 n4920_s8 (
    .F(n4920_11),
    .I0(n4920_12),
    .I1(n4923_11),
    .I2(n4915_14),
    .I3(pc[7]) 
);
defparam n4920_s8.INIT=16'h807F;
  LUT3 n4921_s7 (
    .F(n4921_10),
    .I0(ea_src[8]),
    .I1(gpu_pdout[4]),
    .I2(ir[8]) 
);
defparam n4921_s7.INIT=8'h53;
  LUT4 n4921_s8 (
    .F(n4921_11),
    .I0(pc[9]),
    .I1(n4923_11),
    .I2(n4915_14),
    .I3(pc[8]) 
);
defparam n4921_s8.INIT=16'h807F;
  LUT3 n4922_s7 (
    .F(n4922_10),
    .I0(ea_src[9]),
    .I1(gpu_pdout[5]),
    .I2(ir[8]) 
);
defparam n4922_s7.INIT=8'h53;
  LUT3 n4923_s7 (
    .F(n4923_10),
    .I0(ea_src[10]),
    .I1(gpu_pdout[6]),
    .I2(ir[8]) 
);
defparam n4923_s7.INIT=8'hAC;
  LUT4 n4923_s8 (
    .F(n4923_11),
    .I0(pc[12]),
    .I1(pc[13]),
    .I2(pc[14]),
    .I3(pc[15]) 
);
defparam n4923_s8.INIT=16'h8000;
  LUT3 n4924_s7 (
    .F(n4924_10),
    .I0(ea_src[11]),
    .I1(gpu_pdout[7]),
    .I2(ir[8]) 
);
defparam n4924_s7.INIT=8'hAC;
  LUT4 n4925_s6 (
    .F(n4925_9),
    .I0(pc[13]),
    .I1(pc[14]),
    .I2(pc[15]),
    .I3(pc[12]) 
);
defparam n4925_s6.INIT=16'h807F;
  LUT3 n4925_s7 (
    .F(n4925_10),
    .I0(n4925_11),
    .I1(gpu_paddr[3]),
    .I2(n4928_9) 
);
defparam n4925_s7.INIT=8'h5C;
  LUT3 n4926_s7 (
    .F(n4926_10),
    .I0(ea_src[13]),
    .I1(gpu_pdout[9]),
    .I2(ir[8]) 
);
defparam n4926_s7.INIT=8'hAC;
  LUT2 n4926_s8 (
    .F(n4926_11),
    .I0(pc[14]),
    .I1(pc[15]) 
);
defparam n4926_s8.INIT=4'h8;
  LUT4 n4927_s6 (
    .F(n4927_9),
    .I0(gpu_paddr[5]),
    .I1(n4927_10),
    .I2(n4928_9),
    .I3(n4928_10) 
);
defparam n4927_s6.INIT=16'hCA00;
  LUT3 n4928_s8 (
    .F(n4928_11),
    .I0(cpu_state[19]),
    .I1(cpu_state[53]),
    .I2(cpu_state[54]) 
);
defparam n4928_s8.INIT=8'h01;
  LUT2 dma_src_x_0_s7 (
    .F(dma_src_x_0_11),
    .I0(dma_w_cnt_r[1]),
    .I1(dma_w_cnt_r[0]) 
);
defparam dma_src_x_0_s7.INIT=4'h1;
  LUT4 dma_src_x_0_s8 (
    .F(dma_src_x_0_12),
    .I0(dma_w_cnt_r[6]),
    .I1(dma_w_cnt_r[5]),
    .I2(dma_w_cnt_r[4]),
    .I3(dma_w_cnt_r[7]) 
);
defparam dma_src_x_0_s8.INIT=16'h0100;
  LUT3 dma_x_1_s11 (
    .F(dma_x_1_17),
    .I0(dma_h_cnt_r[3]),
    .I1(dma_h_cnt_r[1]),
    .I2(dma_h_cnt_r[0]) 
);
defparam dma_x_1_s11.INIT=8'h01;
  LUT3 t1_0_s7 (
    .F(t1_0_11),
    .I0(cpu_state[24]),
    .I1(cpu_state[36]),
    .I2(cpu_state[44]) 
);
defparam t1_0_s7.INIT=8'h01;
  LUT4 t1_0_s8 (
    .F(t1_0_12),
    .I0(cpu_state[35]),
    .I1(cpu_state[32]),
    .I2(cpu_state[14]),
    .I3(cpu_state[22]) 
);
defparam t1_0_s8.INIT=16'h0001;
  LUT4 t1_0_s9 (
    .F(t1_0_13),
    .I0(cpu_state[45]),
    .I1(cpu_state[43]),
    .I2(cpu_state[2]),
    .I3(cpu_state[9]) 
);
defparam t1_0_s9.INIT=16'h0001;
  LUT4 alu_out_0_s22 (
    .F(alu_out_0_26),
    .I0(alu_out_0_31),
    .I1(n2538_7),
    .I2(alu_out_11_30),
    .I3(alu_out_6_35) 
);
defparam alu_out_0_s22.INIT=16'h8000;
  LUT4 alu_out_0_s23 (
    .F(alu_out_0_27),
    .I0(src_oper[9]),
    .I1(src_oper[10]),
    .I2(src_oper[11]),
    .I3(byte) 
);
defparam alu_out_0_s23.INIT=16'h00FE;
  LUT4 alu_out_0_s24 (
    .F(alu_out_0_28),
    .I0(src_oper[8]),
    .I1(byte),
    .I2(src_oper[6]),
    .I3(src_oper[7]) 
);
defparam alu_out_0_s24.INIT=16'h000D;
  LUT3 alu_out_0_s25 (
    .F(alu_out_0_29),
    .I0(src_oper[4]),
    .I1(src_oper[3]),
    .I2(src_oper[2]) 
);
defparam alu_out_0_s25.INIT=8'h80;
  LUT3 alu_out_0_s26 (
    .F(alu_out_0_30),
    .I0(alu_out_7_39),
    .I1(alu_out_7_40),
    .I2(alu_out_0_32) 
);
defparam alu_out_0_s26.INIT=8'h80;
  LUT2 alu_out_1_s32 (
    .F(alu_out_1_36),
    .I0(alu_ctrl[10]),
    .I1(alu_ctrl[8]) 
);
defparam alu_out_1_s32.INIT=4'h1;
  LUT2 alu_out_1_s33 (
    .F(alu_out_1_37),
    .I0(alu_ctrl[12]),
    .I1(alu_ctrl[11]) 
);
defparam alu_out_1_s33.INIT=4'h1;
  LUT3 alu_out_1_s35 (
    .F(alu_out_1_39),
    .I0(alu_out_7_40),
    .I1(alu_out_0_32),
    .I2(alu_out_1_43) 
);
defparam alu_out_1_s35.INIT=8'h80;
  LUT4 alu_out_1_s37 (
    .F(alu_out_1_41),
    .I0(LGT),
    .I1(format[0]),
    .I2(alu_ctrl[7]),
    .I3(alu_next_7_13) 
);
defparam alu_out_1_s37.INIT=16'h8000;
  LUT4 alu_out_1_s38 (
    .F(alu_out_1_42),
    .I0(alu_sa[8]),
    .I1(alu_ctrl[3]),
    .I2(alu_out_1_44),
    .I3(alu_out_1_45) 
);
defparam alu_out_1_s38.INIT=16'h7000;
  LUT2 alu_out_2_s33 (
    .F(alu_out_2_37),
    .I0(alu_out_12_34),
    .I1(alu_out_0_27) 
);
defparam alu_out_2_s33.INIT=4'h1;
  LUT4 alu_out_2_s35 (
    .F(alu_out_2_39),
    .I0(alu_out_12_34),
    .I1(alu_out_0_27),
    .I2(alu_out_2_46),
    .I3(alu_out_0_28) 
);
defparam alu_out_2_s35.INIT=16'h1000;
  LUT2 alu_out_2_s36 (
    .F(alu_out_2_40),
    .I0(alu_ctrl[17]),
    .I1(alu_ctrl[8]) 
);
defparam alu_out_2_s36.INIT=4'h1;
  LUT4 alu_out_2_s39 (
    .F(alu_out_2_43),
    .I0(alu_ctrl[14]),
    .I1(n3381_7),
    .I2(alu_out_10_29),
    .I3(src_oper[1]) 
);
defparam alu_out_2_s39.INIT=16'hEE0F;
  LUT4 alu_out_2_s40 (
    .F(alu_out_2_44),
    .I0(AGT),
    .I1(format[0]),
    .I2(alu_ctrl[7]),
    .I3(alu_next_7_13) 
);
defparam alu_out_2_s40.INIT=16'h8000;
  LUT4 alu_out_2_s41 (
    .F(alu_out_2_45),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[1]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_2_47) 
);
defparam alu_out_2_s41.INIT=16'h0700;
  LUT3 alu_out_3_s35 (
    .F(alu_out_3_39),
    .I0(src_oper[3]),
    .I1(src_oper[2]),
    .I2(src_oper[0]) 
);
defparam alu_out_3_s35.INIT=8'hD3;
  LUT4 alu_out_3_s36 (
    .F(alu_out_3_40),
    .I0(alu_out_3_47),
    .I1(n4718_15),
    .I2(alu_out_1_43),
    .I3(alu_out_3_48) 
);
defparam alu_out_3_s36.INIT=16'h8000;
  LUT4 alu_out_3_s39 (
    .F(alu_out_3_43),
    .I0(EQUAL),
    .I1(format[0]),
    .I2(alu_ctrl[7]),
    .I3(alu_next_7_13) 
);
defparam alu_out_3_s39.INIT=16'h8000;
  LUT3 alu_out_3_s40 (
    .F(alu_out_3_44),
    .I0(src_oper[2]),
    .I1(alu_out_12_36),
    .I2(dst_oper[2]) 
);
defparam alu_out_3_s40.INIT=8'h10;
  LUT3 alu_out_3_s42 (
    .F(alu_out_3_46),
    .I0(n2512_2),
    .I1(alu_ctrl[20]),
    .I2(alu_ctrl[6]) 
);
defparam alu_out_3_s42.INIT=8'h07;
  LUT4 alu_out_4_s30 (
    .F(alu_out_4_34),
    .I0(src_oper[15]),
    .I1(byte),
    .I2(src_oper[4]),
    .I3(src_oper[5]) 
);
defparam alu_out_4_s30.INIT=16'h000D;
  LUT4 alu_out_4_s32 (
    .F(alu_out_4_36),
    .I0(alu_out_2_40),
    .I1(alu_out_1_37),
    .I2(dst_oper[3]),
    .I3(alu_out_15_31) 
);
defparam alu_out_4_s32.INIT=16'hCA00;
  LUT4 alu_out_4_s33 (
    .F(alu_out_4_37),
    .I0(alu_sa[11]),
    .I1(alu_ctrl[3]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_4_40) 
);
defparam alu_out_4_s33.INIT=16'h0700;
  LUT4 alu_out_4_s34 (
    .F(alu_out_4_38),
    .I0(alu_out_4_41),
    .I1(alu_out_11_30),
    .I2(alu_out_6_35),
    .I3(n2530_7) 
);
defparam alu_out_4_s34.INIT=16'h807F;
  LUT4 alu_out_4_s35 (
    .F(alu_out_4_39),
    .I0(format[0]),
    .I1(alu_ctrl[7]),
    .I2(CARRY),
    .I3(alu_next_7_13) 
);
defparam alu_out_4_s35.INIT=16'h8000;
  LUT4 alu_out_5_s31 (
    .F(alu_out_5_35),
    .I0(alu_out_1_36),
    .I1(alu_out_1_37),
    .I2(alu_ctrl[9]),
    .I3(src_oper[4]) 
);
defparam alu_out_5_s31.INIT=16'h0C0A;
  LUT4 alu_out_5_s32 (
    .F(alu_out_5_36),
    .I0(OVFLW),
    .I1(format[0]),
    .I2(alu_ctrl[7]),
    .I3(alu_next_7_13) 
);
defparam alu_out_5_s32.INIT=16'h8000;
  LUT4 alu_out_5_s33 (
    .F(alu_out_5_37),
    .I0(alu_sa[12]),
    .I1(alu_ctrl[3]),
    .I2(alu_out_5_40),
    .I3(alu_out_5_41) 
);
defparam alu_out_5_s33.INIT=16'h7000;
  LUT3 alu_out_5_s34 (
    .F(alu_out_5_38),
    .I0(n2538_7),
    .I1(n2537_7),
    .I2(alu_out_11_30) 
);
defparam alu_out_5_s34.INIT=8'h80;
  LUT2 alu_out_5_s35 (
    .F(alu_out_5_39),
    .I0(n2532_7),
    .I1(alu_out_6_35) 
);
defparam alu_out_5_s35.INIT=4'h8;
  LUT4 alu_out_6_s31 (
    .F(alu_out_6_35),
    .I0(n2536_7),
    .I1(n2535_7),
    .I2(n2534_7),
    .I3(n2533_7) 
);
defparam alu_out_6_s31.INIT=16'h8000;
  LUT4 alu_out_6_s34 (
    .F(alu_out_6_38),
    .I0(alu_sa[13]),
    .I1(alu_ctrl[3]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_6_39) 
);
defparam alu_out_6_s34.INIT=16'h0700;
  LUT3 alu_out_7_s35 (
    .F(alu_out_7_39),
    .I0(src_oper[8]),
    .I1(src_oper[10]),
    .I2(src_oper[11]) 
);
defparam alu_out_7_s35.INIT=8'h80;
  LUT4 alu_out_7_s36 (
    .F(alu_out_7_40),
    .I0(byte),
    .I1(src_oper[12]),
    .I2(src_oper[13]),
    .I3(src_oper[14]) 
);
defparam alu_out_7_s36.INIT=16'h4000;
  LUT4 alu_out_7_s37 (
    .F(alu_out_7_41),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[6]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_7_43) 
);
defparam alu_out_7_s37.INIT=16'h0700;
  LUT4 alu_out_8_s32 (
    .F(alu_out_8_36),
    .I0(alu_ctrl[20]),
    .I1(n2517_2),
    .I2(shift_reg[7]),
    .I3(alu_ctrl[0]) 
);
defparam alu_out_8_s32.INIT=16'h0777;
  LUT4 alu_out_8_s33 (
    .F(alu_out_8_37),
    .I0(alu_out_1_36),
    .I1(alu_out_2_40),
    .I2(src_oper[7]),
    .I3(dst_oper[7]) 
);
defparam alu_out_8_s33.INIT=16'hFACF;
  LUT4 alu_out_9_s34 (
    .F(alu_out_9_38),
    .I0(src_oper[9]),
    .I1(src_oper[10]),
    .I2(src_oper[11]),
    .I3(alu_out_7_40) 
);
defparam alu_out_9_s34.INIT=16'h8000;
  LUT4 alu_out_9_s35 (
    .F(alu_out_9_39),
    .I0(dst_oper[8]),
    .I1(alu_ctrl[17]),
    .I2(alu_ctrl[21]),
    .I3(alu_ctrl[1]) 
);
defparam alu_out_9_s35.INIT=16'h000B;
  LUT4 alu_out_9_s36 (
    .F(alu_out_9_40),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[8]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_9_41) 
);
defparam alu_out_9_s36.INIT=16'h0700;
  LUT4 alu_out_10_s33 (
    .F(alu_out_10_37),
    .I0(alu_da[9]),
    .I1(alu_ctrl[17]),
    .I2(alu_out_10_41),
    .I3(alu_out_15_31) 
);
defparam alu_out_10_s33.INIT=16'h0B00;
  LUT4 alu_out_10_s35 (
    .F(alu_out_10_39),
    .I0(alu_ctrl[20]),
    .I1(n2519_2),
    .I2(src_oper[1]),
    .I3(alu_ctrl[3]) 
);
defparam alu_out_10_s35.INIT=16'h0777;
  LUT3 alu_out_11_s32 (
    .F(alu_out_11_36),
    .I0(src_oper[15]),
    .I1(alu_ctrl[16]),
    .I2(alu_ctrl[15]) 
);
defparam alu_out_11_s32.INIT=8'h07;
  LUT4 alu_out_11_s33 (
    .F(alu_out_11_37),
    .I0(src_oper[11]),
    .I1(alu_out_7_40),
    .I2(alu_ctrl[15]),
    .I3(alu_ctrl[16]) 
);
defparam alu_out_11_s33.INIT=16'h7770;
  LUT4 alu_out_11_s35 (
    .F(alu_out_11_39),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[10]),
    .I2(alu_ctrl[6]),
    .I3(alu_out_11_40) 
);
defparam alu_out_11_s35.INIT=16'h0700;
  LUT3 alu_out_12_s32 (
    .F(alu_out_12_36),
    .I0(alu_ctrl[10]),
    .I1(alu_ctrl[9]),
    .I2(alu_ctrl[8]) 
);
defparam alu_out_12_s32.INIT=8'h01;
  LUT4 alu_out_12_s33 (
    .F(alu_out_12_37),
    .I0(alu_ctrl[20]),
    .I1(n2521_2),
    .I2(src_oper[3]),
    .I3(alu_ctrl[3]) 
);
defparam alu_out_12_s33.INIT=16'h0777;
  LUT4 alu_out_13_s31 (
    .F(alu_out_13_35),
    .I0(alu_out_1_37),
    .I1(alu_out_1_36),
    .I2(src_oper[12]),
    .I3(dst_oper[12]) 
);
defparam alu_out_13_s31.INIT=16'hACF3;
  LUT3 alu_out_13_s32 (
    .F(alu_out_13_36),
    .I0(n2542_7),
    .I1(n2541_7),
    .I2(n2540_7) 
);
defparam alu_out_13_s32.INIT=8'h80;
  LUT4 alu_out_13_s34 (
    .F(alu_out_13_38),
    .I0(src_oper[13]),
    .I1(alu_sa[14]),
    .I2(alu_sa[12]),
    .I3(alu_ctrl[15]) 
);
defparam alu_out_13_s34.INIT=16'h7800;
  LUT4 alu_out_13_s35 (
    .F(alu_out_13_39),
    .I0(alu_ctrl[20]),
    .I1(n2522_2),
    .I2(src_oper[4]),
    .I3(alu_ctrl[3]) 
);
defparam alu_out_13_s35.INIT=16'h0777;
  LUT4 alu_out_14_s32 (
    .F(alu_out_14_36),
    .I0(src_oper[15]),
    .I1(alu_sa[14]),
    .I2(alu_sa[13]),
    .I3(alu_ctrl[16]) 
);
defparam alu_out_14_s32.INIT=16'h7800;
  LUT2 alu_out_16_s25 (
    .F(alu_out_16_29),
    .I0(alu_ctrl[16]),
    .I1(alu_ctrl[5]) 
);
defparam alu_out_16_s25.INIT=4'h1;
  LUT4 n4505_s18 (
    .F(n4505_22),
    .I0(mar_low4[3]),
    .I1(scanline_s[0]),
    .I2(rdin_reg[0]),
    .I3(mar_sel[3]) 
);
defparam n4505_s18.INIT=16'hBB0F;
  LUT4 n4505_s19 (
    .F(n4505_23),
    .I0(mar_low4[3]),
    .I1(col_dout_s[4]),
    .I2(gdout[0]),
    .I3(mar_sel[3]) 
);
defparam n4505_s19.INIT=16'h770F;
  LUT4 n4507_s16 (
    .F(n4507_20),
    .I0(mar_low4[3]),
    .I1(scanline_s[1]),
    .I2(rdin_reg[1]),
    .I3(mar_sel[3]) 
);
defparam n4507_s16.INIT=16'hBB0F;
  LUT4 n4507_s17 (
    .F(n4507_21),
    .I0(mar_low4[3]),
    .I1(col_dout_s[5]),
    .I2(gdout[1]),
    .I3(mar_sel[3]) 
);
defparam n4507_s17.INIT=16'h770F;
  LUT4 n4509_s16 (
    .F(n4509_20),
    .I0(mar_low4[3]),
    .I1(scanline_s[2]),
    .I2(rdin_reg[2]),
    .I3(mar_sel[3]) 
);
defparam n4509_s16.INIT=16'hBB0F;
  LUT4 n4509_s17 (
    .F(n4509_21),
    .I0(mar_low4[3]),
    .I1(col_dout_s[6]),
    .I2(gdout[2]),
    .I3(mar_sel[3]) 
);
defparam n4509_s17.INIT=16'h770F;
  LUT4 n4511_s17 (
    .F(n4511_21),
    .I0(mar_low4[3]),
    .I1(scanline_s[3]),
    .I2(rdin_reg[3]),
    .I3(mar_sel[3]) 
);
defparam n4511_s17.INIT=16'hBB0F;
  LUT4 n4511_s18 (
    .F(n4511_22),
    .I0(mar_low4[3]),
    .I1(col_dout_s[7]),
    .I2(gdout[3]),
    .I3(mar_sel[3]) 
);
defparam n4511_s18.INIT=16'h770F;
  LUT4 n4511_s19 (
    .F(n4511_23),
    .I0(mar_sel[3]),
    .I1(mar_sel[1]),
    .I2(mar_sel[2]),
    .I3(mar_sel[0]) 
);
defparam n4511_s19.INIT=16'h1000;
  LUT4 n4513_s16 (
    .F(n4513_20),
    .I0(col_dout_s[8]),
    .I1(col_dout_s[0]),
    .I2(mar_low4[3]),
    .I3(mar_sel[3]) 
);
defparam n4513_s16.INIT=16'h5300;
  LUT3 n4513_s17 (
    .F(n4513_21),
    .I0(mar_low4[3]),
    .I1(scanline_s[4]),
    .I2(mar_sel[3]) 
);
defparam n4513_s17.INIT=8'h40;
  LUT4 n4513_s18 (
    .F(n4513_22),
    .I0(gdout[4]),
    .I1(rdin_reg[4]),
    .I2(mar_sel[3]),
    .I3(mar_sel[2]) 
);
defparam n4513_s18.INIT=16'h0CFA;
  LUT2 n4515_s18 (
    .F(n4515_22),
    .I0(mar_low4[3]),
    .I1(col_dout_s[9]) 
);
defparam n4515_s18.INIT=4'h8;
  LUT4 n4515_s19 (
    .F(n4515_23),
    .I0(scanline_s[5]),
    .I1(col_dout_s[1]),
    .I2(mar_sel[3]),
    .I3(mar_sel[2]) 
);
defparam n4515_s19.INIT=16'hAFC0;
  LUT3 n4515_s20 (
    .F(n4515_24),
    .I0(mar_sel[1]),
    .I1(mar_sel[0]),
    .I2(cpu_dout_s[5]) 
);
defparam n4515_s20.INIT=8'h10;
  LUT4 n4517_s16 (
    .F(n4517_20),
    .I0(col_dout_s[2]),
    .I1(col_dout_s[10]),
    .I2(mar_low4[3]),
    .I3(mar_sel[3]) 
);
defparam n4517_s16.INIT=16'h3500;
  LUT3 n4517_s17 (
    .F(n4517_21),
    .I0(mar_low4[3]),
    .I1(scanline_s[6]),
    .I2(mar_sel[3]) 
);
defparam n4517_s17.INIT=8'h40;
  LUT4 n4517_s18 (
    .F(n4517_22),
    .I0(gdout[6]),
    .I1(rdin_reg[6]),
    .I2(mar_sel[3]),
    .I3(mar_sel[2]) 
);
defparam n4517_s18.INIT=16'h0CFA;
  LUT3 n4519_s16 (
    .F(n4519_20),
    .I0(scanline_s[7]),
    .I1(blank_edge_r),
    .I2(mar_low4[3]) 
);
defparam n4519_s16.INIT=8'h35;
  LUT3 n4519_s17 (
    .F(n4519_21),
    .I0(col_dout_s[3]),
    .I1(col_dout_s[11]),
    .I2(mar_low4[3]) 
);
defparam n4519_s17.INIT=8'h35;
  LUT4 n4519_s18 (
    .F(n4519_22),
    .I0(gdout[7]),
    .I1(rdin_reg[7]),
    .I2(mar_sel[3]),
    .I3(mar_sel[2]) 
);
defparam n4519_s18.INIT=16'h0CFA;
  LUT3 n4519_s19 (
    .F(n4519_23),
    .I0(mar_sel[1]),
    .I1(mar_sel[0]),
    .I2(cpu_dout_s[7]) 
);
defparam n4519_s19.INIT=8'h10;
  LUT2 n4852_s15 (
    .F(n4852_19),
    .I0(ws_dout[2]),
    .I1(ws_dout[3]) 
);
defparam n4852_s15.INIT=4'h8;
  LUT4 n4852_s16 (
    .F(n4852_20),
    .I0(ws_dout[11]),
    .I1(ws_dout[10]),
    .I2(ws_dout[8]),
    .I3(ws_dout[9]) 
);
defparam n4852_s16.INIT=16'h8000;
  LUT4 n4852_s17 (
    .F(n4852_21),
    .I0(ws_dout[6]),
    .I1(ws_dout[7]),
    .I2(ws_dout[4]),
    .I3(ws_dout[5]) 
);
defparam n4852_s17.INIT=16'h8000;
  LUT4 n4852_s18 (
    .F(n4852_22),
    .I0(ws_dout[15]),
    .I1(ws_dout[12]),
    .I2(ws_dout[13]),
    .I3(ws_dout[14]) 
);
defparam n4852_s18.INIT=16'h8000;
  LUT2 n4854_s13 (
    .F(n4854_17),
    .I0(n1061_2),
    .I1(ws_dout[2]) 
);
defparam n4854_s13.INIT=4'h6;
  LUT3 n4858_s12 (
    .F(n4858_16),
    .I0(n1063_2),
    .I1(ws_dout[4]),
    .I2(byte) 
);
defparam n4858_s12.INIT=8'h3A;
  LUT4 n4858_s13 (
    .F(n4858_17),
    .I0(n4852_22),
    .I1(n4656_50),
    .I2(byte),
    .I3(n4656_49) 
);
defparam n4858_s13.INIT=16'h70F0;
  LUT4 n4866_s13 (
    .F(n4866_17),
    .I0(ws_dout[11]),
    .I1(ws_dout[10]),
    .I2(ws_dout[9]),
    .I3(n4852_22) 
);
defparam n4866_s13.INIT=16'h8000;
  LUT3 n4868_s13 (
    .F(n4868_17),
    .I0(ws_dout[11]),
    .I1(ws_dout[10]),
    .I2(n4852_22) 
);
defparam n4868_s13.INIT=8'h80;
  LUT2 n4870_s13 (
    .F(n4870_17),
    .I0(ws_dout[11]),
    .I1(n4852_22) 
);
defparam n4870_s13.INIT=4'h8;
  LUT4 n3970_s29 (
    .F(n3970_33),
    .I0(ir[10]),
    .I1(ir[9]),
    .I2(ir[8]),
    .I3(ir[7]) 
);
defparam n3970_s29.INIT=16'h745F;
  LUT4 n3970_s30 (
    .F(n3970_34),
    .I0(cpu_state[56]),
    .I1(gpu_go),
    .I2(ws_dout[5]),
    .I3(cpu_state[22]) 
);
defparam n3970_s30.INIT=16'h0777;
  LUT4 n4011_s18 (
    .F(n4011_22),
    .I0(ir[3]),
    .I1(ir[5]),
    .I2(ir[4]),
    .I3(format[4]) 
);
defparam n4011_s18.INIT=16'hF800;
  LUT4 n4023_s24 (
    .F(n4023_28),
    .I0(ir[8]),
    .I1(ir[5]),
    .I2(alu_next_7_14),
    .I3(format[2]) 
);
defparam n4023_s24.INIT=16'h7F00;
  LUT4 n4023_s25 (
    .F(n4023_29),
    .I0(alu_next_7_13),
    .I1(format[0]),
    .I2(format[1]),
    .I3(n3970_29) 
);
defparam n4023_s25.INIT=16'h0BBB;
  LUT4 n4023_s26 (
    .F(n4023_30),
    .I0(cpu_state[41]),
    .I1(cpu_state[51]),
    .I2(ir[10]),
    .I3(ir[9]) 
);
defparam n4023_s26.INIT=16'hF335;
  LUT4 n4023_s27 (
    .F(n4023_31),
    .I0(byte),
    .I1(cpu_state[44]),
    .I2(n4023_32),
    .I3(cpu_state[33]) 
);
defparam n4023_s27.INIT=16'h0777;
  LUT4 n4107_s21 (
    .F(n4107_25),
    .I0(ws_dout[11]),
    .I1(cpu_dout_s[3]),
    .I2(ws_dout[10]),
    .I3(cpu_dout_s[2]) 
);
defparam n4107_s21.INIT=16'h9009;
  LUT4 n4107_s22 (
    .F(n4107_26),
    .I0(ws_dout[11]),
    .I1(cpu_dout_s[1]),
    .I2(ws_dout[10]),
    .I3(cpu_dout_s[0]) 
);
defparam n4107_s22.INIT=16'h9009;
  LUT4 n4640_s46 (
    .F(n4640_50),
    .I0(t1[3]),
    .I1(t1[4]),
    .I2(t1[5]),
    .I3(n4652_52) 
);
defparam n4640_s46.INIT=16'h8000;
  LUT4 n4640_s47 (
    .F(n4640_51),
    .I0(cpu_state[35]),
    .I1(mpy_out[16]),
    .I2(pc[0]),
    .I3(cpu_state[41]) 
);
defparam n4640_s47.INIT=16'h0777;
  LUT4 n4640_s48 (
    .F(n4640_52),
    .I0(div_rmd[0]),
    .I1(t1[0]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4640_s48.INIT=16'hAC00;
  LUT4 n4640_s49 (
    .F(n4640_53),
    .I0(t1[0]),
    .I1(ws_dout[0]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4640_s49.INIT=16'hCA00;
  LUT4 n4640_s50 (
    .F(n4640_54),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[0]),
    .I2(alu_reg[0]),
    .I3(cpu_state[45]) 
);
defparam n4640_s50.INIT=16'h0777;
  LUT4 n4644_s46 (
    .F(n4644_50),
    .I0(ea_t1t2[1]),
    .I1(cpu_state[3]),
    .I2(n4644_51),
    .I3(n4644_52) 
);
defparam n4644_s46.INIT=16'h7000;
  LUT4 n4648_s44 (
    .F(n4648_48),
    .I0(pc[2]),
    .I1(cpu_state[41]),
    .I2(alu_reg[2]),
    .I3(cpu_state[45]) 
);
defparam n4648_s44.INIT=16'h0777;
  LUT4 n4648_s45 (
    .F(n4648_49),
    .I0(n4648_51),
    .I1(n4648_52),
    .I2(n4648_53),
    .I3(n4648_54) 
);
defparam n4648_s45.INIT=16'h0100;
  LUT2 n4652_s48 (
    .F(n4652_52),
    .I0(t1[6]),
    .I1(t1[7]) 
);
defparam n4652_s48.INIT=4'h8;
  LUT4 n4652_s49 (
    .F(n4652_53),
    .I0(cpu_state[36]),
    .I1(mpy_out[3]),
    .I2(alu_reg[3]),
    .I3(cpu_state[45]) 
);
defparam n4652_s49.INIT=16'h0777;
  LUT4 n4652_s50 (
    .F(n4652_54),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[3]),
    .I2(cpu_state[31]),
    .I3(div_quo[3]) 
);
defparam n4652_s50.INIT=16'h0777;
  LUT4 n4652_s51 (
    .F(n4652_55),
    .I0(t1[3]),
    .I1(div_rmd[3]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4652_s51.INIT=16'hCA00;
  LUT4 n4652_s52 (
    .F(n4652_56),
    .I0(cpu_state[21]),
    .I1(t2[3]),
    .I2(pc[3]),
    .I3(cpu_state[41]) 
);
defparam n4652_s52.INIT=16'h0777;
  LUT3 n4656_s45 (
    .F(n4656_49),
    .I0(ws_dout[11]),
    .I1(ws_dout[10]),
    .I2(ws_dout[5]) 
);
defparam n4656_s45.INIT=8'h80;
  LUT4 n4656_s46 (
    .F(n4656_50),
    .I0(ws_dout[6]),
    .I1(ws_dout[7]),
    .I2(ws_dout[8]),
    .I3(ws_dout[9]) 
);
defparam n4656_s46.INIT=16'h8000;
  LUT4 n4656_s47 (
    .F(n4656_51),
    .I0(n4656_53),
    .I1(n4656_54),
    .I2(n4656_55),
    .I3(n4656_56) 
);
defparam n4656_s47.INIT=16'h1000;
  LUT4 n4656_s48 (
    .F(n4656_52),
    .I0(cpu_state[21]),
    .I1(t2[4]),
    .I2(gpu_pdout[0]),
    .I3(cpu_state[45]) 
);
defparam n4656_s48.INIT=16'h0777;
  LUT4 n4660_s48 (
    .F(n4660_52),
    .I0(div_quo[5]),
    .I1(cpu_state[31]),
    .I2(cpu_state[21]),
    .I3(t2[5]) 
);
defparam n4660_s48.INIT=16'h0777;
  LUT4 n4660_s49 (
    .F(n4660_53),
    .I0(cpu_state[36]),
    .I1(mpy_out[5]),
    .I2(pc[5]),
    .I3(cpu_state[41]) 
);
defparam n4660_s49.INIT=16'h0777;
  LUT4 n4664_s47 (
    .F(n4664_51),
    .I0(byte),
    .I1(cpu_state[14]),
    .I2(n1065_2),
    .I3(n4664_55) 
);
defparam n4664_s47.INIT=16'hBF00;
  LUT4 n4664_s48 (
    .F(n4664_52),
    .I0(cpu_state[36]),
    .I1(mpy_out[6]),
    .I2(cpu_state[3]),
    .I3(ea_t1t2[6]) 
);
defparam n4664_s48.INIT=16'h0777;
  LUT4 n4664_s49 (
    .F(n4664_53),
    .I0(t1[6]),
    .I1(ws_dout[6]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4664_s49.INIT=16'hCA00;
  LUT4 n4664_s50 (
    .F(n4664_54),
    .I0(cpu_state[35]),
    .I1(mpy_out[22]),
    .I2(cpu_state[21]),
    .I3(t2[6]) 
);
defparam n4664_s50.INIT=16'h0777;
  LUT2 n4668_s45 (
    .F(n4668_49),
    .I0(t1[8]),
    .I1(t1[9]) 
);
defparam n4668_s45.INIT=4'h8;
  LUT4 n4668_s46 (
    .F(n4668_50),
    .I0(gpu_raddr[2]),
    .I1(gpu_raddr[3]),
    .I2(gpu_raddr[4]),
    .I3(gpu_raddr[5]) 
);
defparam n4668_s46.INIT=16'h8000;
  LUT4 n4668_s47 (
    .F(n4668_51),
    .I0(bml_addr[7]),
    .I1(src_oper[12]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4668_s47.INIT=16'hCA00;
  LUT4 n4668_s48 (
    .F(n4668_52),
    .I0(t1[7]),
    .I1(div_rmd[7]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4668_s48.INIT=16'hCA00;
  LUT4 n4668_s49 (
    .F(n4668_53),
    .I0(t2[7]),
    .I1(cpu_state[21]),
    .I2(n4668_55),
    .I3(n4668_56) 
);
defparam n4668_s49.INIT=16'h0700;
  LUT4 n4668_s50 (
    .F(n4668_54),
    .I0(n4726_5),
    .I1(ea_dst[7]),
    .I2(n4668_57),
    .I3(n4668_58) 
);
defparam n4668_s50.INIT=16'hB000;
  LUT4 n4672_s43 (
    .F(n4672_47),
    .I0(div_quo[8]),
    .I1(cpu_state[31]),
    .I2(n4726_5),
    .I3(ea_dst[8]) 
);
defparam n4672_s43.INIT=16'h7077;
  LUT4 n4672_s44 (
    .F(n4672_48),
    .I0(cpu_state[36]),
    .I1(mpy_out[8]),
    .I2(cpu_state[35]),
    .I3(mpy_out[24]) 
);
defparam n4672_s44.INIT=16'h0777;
  LUT4 n4672_s45 (
    .F(n4672_49),
    .I0(cpu_state[21]),
    .I1(t2[8]),
    .I2(pc[8]),
    .I3(cpu_state[41]) 
);
defparam n4672_s45.INIT=16'h0777;
  LUT4 n4672_s46 (
    .F(n4672_50),
    .I0(n4672_51),
    .I1(n4672_52),
    .I2(n4672_53),
    .I3(n4672_54) 
);
defparam n4672_s46.INIT=16'h0001;
  LUT4 n4676_s43 (
    .F(n4676_47),
    .I0(mpy_out[25]),
    .I1(cpu_state[35]),
    .I2(n4726_5),
    .I3(gpu_paddr[0]) 
);
defparam n4676_s43.INIT=16'h7077;
  LUT4 n4676_s44 (
    .F(n4676_48),
    .I0(div_quo[9]),
    .I1(cpu_state[31]),
    .I2(cpu_state[21]),
    .I3(t2[9]) 
);
defparam n4676_s44.INIT=16'h0777;
  LUT4 n4676_s45 (
    .F(n4676_49),
    .I0(cpu_state[36]),
    .I1(mpy_out[9]),
    .I2(pc[9]),
    .I3(cpu_state[41]) 
);
defparam n4676_s45.INIT=16'h0777;
  LUT4 n4676_s46 (
    .F(n4676_50),
    .I0(n4676_51),
    .I1(n4676_52),
    .I2(n4676_53),
    .I3(n4676_54) 
);
defparam n4676_s46.INIT=16'h0001;
  LUT4 n4680_s43 (
    .F(n4680_47),
    .I0(cpu_state[36]),
    .I1(mpy_out[10]),
    .I2(cpu_state[21]),
    .I3(t2[10]) 
);
defparam n4680_s43.INIT=16'h0777;
  LUT4 n4680_s44 (
    .F(n4680_48),
    .I0(div_quo[10]),
    .I1(cpu_state[31]),
    .I2(pc[10]),
    .I3(cpu_state[41]) 
);
defparam n4680_s44.INIT=16'h0777;
  LUT4 n4680_s45 (
    .F(n4680_49),
    .I0(mpy_out[26]),
    .I1(cpu_state[35]),
    .I2(n4726_5),
    .I3(gpu_paddr[1]) 
);
defparam n4680_s45.INIT=16'h7077;
  LUT4 n4680_s46 (
    .F(n4680_50),
    .I0(n4680_51),
    .I1(n4680_52),
    .I2(n4680_53),
    .I3(n4680_54) 
);
defparam n4680_s46.INIT=16'h0001;
  LUT4 n4684_s43 (
    .F(n4684_47),
    .I0(n4684_50),
    .I1(n4684_51),
    .I2(n4684_52),
    .I3(n4684_53) 
);
defparam n4684_s43.INIT=16'h0001;
  LUT4 n4684_s44 (
    .F(n4684_48),
    .I0(cpu_state[35]),
    .I1(mpy_out[27]),
    .I2(cpu_state[31]),
    .I3(div_quo[11]) 
);
defparam n4684_s44.INIT=16'h0777;
  LUT3 n4688_s46 (
    .F(n4688_50),
    .I0(ws_dout[15]),
    .I1(ws_dout[13]),
    .I2(ws_dout[14]) 
);
defparam n4688_s46.INIT=8'h80;
  LUT4 n4688_s48 (
    .F(n4688_52),
    .I0(div_quo[12]),
    .I1(cpu_state[31]),
    .I2(pc[12]),
    .I3(cpu_state[41]) 
);
defparam n4688_s48.INIT=16'h0777;
  LUT4 n4688_s49 (
    .F(n4688_53),
    .I0(gpu_raddr[3]),
    .I1(gpu_raddr[4]),
    .I2(gpu_raddr[5]),
    .I3(gpu_raddr[2]) 
);
defparam n4688_s49.INIT=16'h7F80;
  LUT4 n4688_s50 (
    .F(n4688_54),
    .I0(ws_dst_save[12]),
    .I1(gpu_pdout[8]),
    .I2(byte),
    .I3(cpu_state[45]) 
);
defparam n4688_s50.INIT=16'hAC00;
  LUT4 n4688_s51 (
    .F(n4688_55),
    .I0(bml_addr[12]),
    .I1(src_oper[4]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4688_s51.INIT=16'hCA00;
  LUT2 n4692_s51 (
    .F(n4692_55),
    .I0(ws_dout[15]),
    .I1(ws_dout[14]) 
);
defparam n4692_s51.INIT=4'h8;
  LUT4 n4696_s43 (
    .F(n4696_47),
    .I0(mpy_out[14]),
    .I1(cpu_state[36]),
    .I2(n4696_52),
    .I3(n4696_53) 
);
defparam n4696_s43.INIT=16'h0700;
  LUT4 n4696_s44 (
    .F(n4696_48),
    .I0(pix_in[0]),
    .I1(gpu_raddr[4]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4696_s44.INIT=16'hAC00;
  LUT4 n4696_s45 (
    .F(n4696_49),
    .I0(bml_addr[14]),
    .I1(src_oper[14]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4696_s45.INIT=16'hCA00;
  LUT4 n4696_s46 (
    .F(n4696_50),
    .I0(div_rmd[14]),
    .I1(gpu_raddr[4]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4696_s46.INIT=16'hAC00;
  LUT3 n4698_s51 (
    .F(n4698_55),
    .I0(bml_addr[15]),
    .I1(src_oper[15]),
    .I2(ws_dout[0]) 
);
defparam n4698_s51.INIT=8'hCA;
  LUT4 n4698_s52 (
    .F(n4698_56),
    .I0(cpu_state[14]),
    .I1(ws_dout[15]),
    .I2(byte),
    .I3(cpu_state[43]) 
);
defparam n4698_s52.INIT=16'h00D7;
  LUT4 n4698_s53 (
    .F(n4698_57),
    .I0(cpu_state[22]),
    .I1(n4698_58),
    .I2(n4698_59),
    .I3(n4698_60) 
);
defparam n4698_s53.INIT=16'h7000;
  LUT3 n4194_s14 (
    .F(n4194_19),
    .I0(cpu_state[48]),
    .I1(cpu_state[50]),
    .I2(cpu_state[55]) 
);
defparam n4194_s14.INIT=8'h01;
  LUT2 n4913_s22 (
    .F(n4913_25),
    .I0(LGT),
    .I1(ir[7]) 
);
defparam n4913_s22.INIT=4'h6;
  LUT4 n4913_s23 (
    .F(n4913_26),
    .I0(PARITY),
    .I1(OVFLW),
    .I2(ir[7]),
    .I3(ir[5]) 
);
defparam n4913_s23.INIT=16'hF5CF;
  LUT4 n4913_s24 (
    .F(n4913_27),
    .I0(AGT),
    .I1(EQUAL),
    .I2(ir[5]),
    .I3(ir[7]) 
);
defparam n4913_s24.INIT=16'hF1CF;
  LUT4 n4913_s25 (
    .F(n4913_28),
    .I0(LGT),
    .I1(ir[5]),
    .I2(EQUAL),
    .I3(ir[4]) 
);
defparam n4913_s25.INIT=16'h33CA;
  LUT3 n4913_s26 (
    .F(n4913_29),
    .I0(cpu_state[25]),
    .I1(cpu_state[34]),
    .I2(cpu_state[39]) 
);
defparam n4913_s26.INIT=8'h01;
  LUT4 n4913_s27 (
    .F(n4913_30),
    .I0(cpu_state[23]),
    .I1(cpu_state[27]),
    .I2(cpu_state[37]),
    .I3(cpu_state[56]) 
);
defparam n4913_s27.INIT=16'h0001;
  LUT4 n4913_s28 (
    .F(n4913_31),
    .I0(cpu_state[29]),
    .I1(cpu_state[42]),
    .I2(cpu_state[49]),
    .I3(cpu_state[51]) 
);
defparam n4913_s28.INIT=16'h0001;
  LUT4 n4913_s29 (
    .F(n4913_32),
    .I0(cpu_state[46]),
    .I1(cpu_state[1]),
    .I2(cpu_state[8]),
    .I3(cpu_state[30]) 
);
defparam n4913_s29.INIT=16'h0001;
  LUT4 n4913_s30 (
    .F(n4913_33),
    .I0(pc[2]),
    .I1(pc[3]),
    .I2(pc[10]),
    .I3(pc[11]) 
);
defparam n4913_s30.INIT=16'h8000;
  LUT3 n4913_s31 (
    .F(n4913_34),
    .I0(pc[7]),
    .I1(pc[8]),
    .I2(pc[9]) 
);
defparam n4913_s31.INIT=8'h80;
  LUT3 n4913_s32 (
    .F(n4913_35),
    .I0(pc[4]),
    .I1(pc[5]),
    .I2(pc[6]) 
);
defparam n4913_s32.INIT=8'h80;
  LUT3 n4914_s7 (
    .F(n4914_10),
    .I0(ea_src[1]),
    .I1(alu_reg[1]),
    .I2(ir[8]) 
);
defparam n4914_s7.INIT=8'hAC;
  LUT2 n4915_s11 (
    .F(n4915_14),
    .I0(pc[10]),
    .I1(pc[11]) 
);
defparam n4915_s11.INIT=4'h8;
  LUT4 n4917_s9 (
    .F(n4917_12),
    .I0(pc[5]),
    .I1(pc[6]),
    .I2(pc[10]),
    .I3(pc[11]) 
);
defparam n4917_s9.INIT=16'h8000;
  LUT3 n4918_s9 (
    .F(n4918_12),
    .I0(pc[6]),
    .I1(pc[10]),
    .I2(pc[11]) 
);
defparam n4918_s9.INIT=8'h80;
  LUT2 n4920_s9 (
    .F(n4920_12),
    .I0(pc[8]),
    .I1(pc[9]) 
);
defparam n4920_s9.INIT=4'h8;
  LUT3 n4925_s8 (
    .F(n4925_11),
    .I0(ea_src[12]),
    .I1(gpu_pdout[8]),
    .I2(ir[8]) 
);
defparam n4925_s8.INIT=8'h53;
  LUT3 n4927_s7 (
    .F(n4927_10),
    .I0(ea_src[14]),
    .I1(gpu_pdout[10]),
    .I2(ir[8]) 
);
defparam n4927_s7.INIT=8'hAC;
  LUT4 alu_out_0_s27 (
    .F(alu_out_0_31),
    .I0(n2537_7),
    .I1(n2532_7),
    .I2(n2531_7),
    .I3(n2530_7) 
);
defparam alu_out_0_s27.INIT=16'h8000;
  LUT4 alu_out_0_s28 (
    .F(alu_out_0_32),
    .I0(src_oper[7]),
    .I1(src_oper[6]),
    .I2(src_oper[5]),
    .I3(src_oper[9]) 
);
defparam alu_out_0_s28.INIT=16'h8000;
  LUT4 alu_out_1_s39 (
    .F(alu_out_1_43),
    .I0(src_oper[4]),
    .I1(src_oper[8]),
    .I2(src_oper[10]),
    .I3(src_oper[11]) 
);
defparam alu_out_1_s39.INIT=16'h8000;
  LUT3 alu_out_1_s40 (
    .F(alu_out_1_44),
    .I0(n2510_2),
    .I1(alu_ctrl[20]),
    .I2(alu_ctrl[6]) 
);
defparam alu_out_1_s40.INIT=8'h07;
  LUT4 alu_out_1_s41 (
    .F(alu_out_1_45),
    .I0(src_oper[0]),
    .I1(alu_ctrl[5]),
    .I2(shift_reg[0]),
    .I3(alu_ctrl[0]) 
);
defparam alu_out_1_s41.INIT=16'h0BBB;
  LUT3 alu_out_2_s42 (
    .F(alu_out_2_46),
    .I0(src_oper[5]),
    .I1(src_oper[4]),
    .I2(src_oper[3]) 
);
defparam alu_out_2_s42.INIT=8'h01;
  LUT4 alu_out_2_s43 (
    .F(alu_out_2_47),
    .I0(alu_ctrl[20]),
    .I1(n2511_2),
    .I2(src_oper[1]),
    .I3(alu_ctrl[5]) 
);
defparam alu_out_2_s43.INIT=16'h7077;
  LUT4 alu_out_3_s43 (
    .F(alu_out_3_47),
    .I0(src_oper[5]),
    .I1(src_oper[12]),
    .I2(src_oper[13]),
    .I3(src_oper[14]) 
);
defparam alu_out_3_s43.INIT=16'h8000;
  LUT4 alu_out_3_s44 (
    .F(alu_out_3_48),
    .I0(byte),
    .I1(src_oper[3]),
    .I2(alu_ctrl[15]),
    .I3(src_oper[9]) 
);
defparam alu_out_3_s44.INIT=16'h4000;
  LUT4 alu_out_3_s45 (
    .F(alu_out_3_49),
    .I0(src_oper[2]),
    .I1(alu_ctrl[5]),
    .I2(shift_reg[2]),
    .I3(alu_ctrl[0]) 
);
defparam alu_out_3_s45.INIT=16'h0BBB;
  LUT4 alu_out_4_s36 (
    .F(alu_out_4_40),
    .I0(alu_ctrl[20]),
    .I1(n2513_2),
    .I2(shift_reg[3]),
    .I3(alu_ctrl[0]) 
);
defparam alu_out_4_s36.INIT=16'h0777;
  LUT4 alu_out_4_s37 (
    .F(alu_out_4_41),
    .I0(n2538_7),
    .I1(n2537_7),
    .I2(n2532_7),
    .I3(n2531_7) 
);
defparam alu_out_4_s37.INIT=16'h8000;
  LUT3 alu_out_5_s36 (
    .F(alu_out_5_40),
    .I0(alu_ctrl[0]),
    .I1(shift_reg[4]),
    .I2(alu_ctrl[6]) 
);
defparam alu_out_5_s36.INIT=8'h07;
  LUT4 alu_out_5_s37 (
    .F(alu_out_5_41),
    .I0(alu_ctrl[20]),
    .I1(n2514_2),
    .I2(src_oper[4]),
    .I3(alu_ctrl[5]) 
);
defparam alu_out_5_s37.INIT=16'h7077;
  LUT4 alu_out_6_s35 (
    .F(alu_out_6_39),
    .I0(src_oper[5]),
    .I1(alu_ctrl[5]),
    .I2(shift_reg[5]),
    .I3(alu_ctrl[0]) 
);
defparam alu_out_6_s35.INIT=16'h0BBB;
  LUT4 alu_out_7_s39 (
    .F(alu_out_7_43),
    .I0(alu_ctrl[20]),
    .I1(n2516_2),
    .I2(dst_oper[6]),
    .I3(alu_ctrl[9]) 
);
defparam alu_out_7_s39.INIT=16'h0777;
  LUT4 alu_out_9_s37 (
    .F(alu_out_9_41),
    .I0(alu_ctrl[20]),
    .I1(n2518_2),
    .I2(src_oper[0]),
    .I3(alu_ctrl[3]) 
);
defparam alu_out_9_s37.INIT=16'h0777;
  LUT4 alu_out_10_s37 (
    .F(alu_out_10_41),
    .I0(alu_ctrl[11]),
    .I1(alu_ctrl[12]),
    .I2(src_oper[9]),
    .I3(dst_oper[9]) 
);
defparam alu_out_10_s37.INIT=16'hE000;
  LUT4 alu_out_11_s36 (
    .F(alu_out_11_40),
    .I0(alu_ctrl[20]),
    .I1(n2520_2),
    .I2(src_oper[2]),
    .I3(alu_ctrl[3]) 
);
defparam alu_out_11_s36.INIT=16'h0777;
  LUT3 n4023_s28 (
    .F(n4023_32),
    .I0(ws_dout[0]),
    .I1(n3443_64),
    .I2(src_oper[0]) 
);
defparam n4023_s28.INIT=8'h8E;
  LUT4 n4640_s52 (
    .F(n4640_56),
    .I0(cpu_state[36]),
    .I1(mpy_out[0]),
    .I2(cpu_state[31]),
    .I3(div_quo[0]) 
);
defparam n4640_s52.INIT=16'h0777;
  LUT4 n4644_s47 (
    .F(n4644_51),
    .I0(cpu_state[36]),
    .I1(mpy_out[1]),
    .I2(cpu_state[21]),
    .I3(t2[1]) 
);
defparam n4644_s47.INIT=16'h0777;
  LUT4 n4644_s48 (
    .F(n4644_52),
    .I0(cpu_state[35]),
    .I1(mpy_out[17]),
    .I2(cpu_state[31]),
    .I3(div_quo[1]) 
);
defparam n4644_s48.INIT=16'h0777;
  LUT4 n4648_s47 (
    .F(n4648_51),
    .I0(t1[2]),
    .I1(div_rmd[2]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4648_s47.INIT=16'hCA00;
  LUT4 n4648_s48 (
    .F(n4648_52),
    .I0(bml_addr[2]),
    .I1(pgba_s[0]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4648_s48.INIT=16'hCA00;
  LUT4 n4648_s49 (
    .F(n4648_53),
    .I0(t1[2]),
    .I1(ws_dout[2]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4648_s49.INIT=16'hCA00;
  LUT4 n4648_s50 (
    .F(n4648_54),
    .I0(cpu_state[36]),
    .I1(mpy_out[2]),
    .I2(cpu_state[35]),
    .I3(mpy_out[18]) 
);
defparam n4648_s50.INIT=16'h0777;
  LUT4 n4648_s51 (
    .F(n4648_55),
    .I0(div_quo[2]),
    .I1(cpu_state[31]),
    .I2(cpu_state[21]),
    .I3(t2[2]) 
);
defparam n4648_s51.INIT=16'h0777;
  LUT4 n4656_s49 (
    .F(n4656_53),
    .I0(bml_addr[4]),
    .I1(src_oper[9]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4656_s49.INIT=16'hCA00;
  LUT4 n4656_s50 (
    .F(n4656_54),
    .I0(t1[4]),
    .I1(div_rmd[4]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4656_s50.INIT=16'hCA00;
  LUT4 n4656_s51 (
    .F(n4656_55),
    .I0(cpu_state[36]),
    .I1(mpy_out[4]),
    .I2(cpu_state[31]),
    .I3(div_quo[4]) 
);
defparam n4656_s51.INIT=16'h0777;
  LUT4 n4656_s52 (
    .F(n4656_56),
    .I0(cpu_state[35]),
    .I1(mpy_out[20]),
    .I2(pc[4]),
    .I3(cpu_state[41]) 
);
defparam n4656_s52.INIT=16'h0777;
  LUT4 n4664_s51 (
    .F(n4664_55),
    .I0(cpu_state[31]),
    .I1(div_quo[6]),
    .I2(gpu_pdout[2]),
    .I3(cpu_state[45]) 
);
defparam n4664_s51.INIT=16'h0777;
  LUT4 n4668_s51 (
    .F(n4668_55),
    .I0(t1[7]),
    .I1(ws_dout[7]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4668_s51.INIT=16'hCA00;
  LUT4 n4668_s52 (
    .F(n4668_56),
    .I0(cpu_state[36]),
    .I1(mpy_out[7]),
    .I2(cpu_state[31]),
    .I3(div_quo[7]) 
);
defparam n4668_s52.INIT=16'h0777;
  LUT4 n4668_s53 (
    .F(n4668_57),
    .I0(cpu_state[35]),
    .I1(mpy_out[23]),
    .I2(pc[7]),
    .I3(cpu_state[41]) 
);
defparam n4668_s53.INIT=16'h0777;
  LUT4 n4668_s54 (
    .F(n4668_58),
    .I0(cpu_state[3]),
    .I1(ea_t1t2[7]),
    .I2(gpu_pdout[3]),
    .I3(cpu_state[45]) 
);
defparam n4668_s54.INIT=16'h0777;
  LUT4 n4672_s47 (
    .F(n4672_51),
    .I0(t1[8]),
    .I1(div_rmd[8]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4672_s47.INIT=16'hCA00;
  LUT4 n4672_s48 (
    .F(n4672_52),
    .I0(t1[8]),
    .I1(ws_dout[8]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4672_s48.INIT=16'hCA00;
  LUT4 n4672_s49 (
    .F(n4672_53),
    .I0(bml_addr[8]),
    .I1(src_oper[0]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4672_s49.INIT=16'hCA00;
  LUT4 n4672_s50 (
    .F(n4672_54),
    .I0(ws_dst_save[8]),
    .I1(gpu_pdout[4]),
    .I2(byte),
    .I3(cpu_state[45]) 
);
defparam n4672_s50.INIT=16'hAC00;
  LUT4 n4676_s47 (
    .F(n4676_51),
    .I0(bml_addr[9]),
    .I1(src_oper[1]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4676_s47.INIT=16'hCA00;
  LUT4 n4676_s48 (
    .F(n4676_52),
    .I0(t1[9]),
    .I1(div_rmd[9]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4676_s48.INIT=16'hCA00;
  LUT4 n4676_s49 (
    .F(n4676_53),
    .I0(t1[9]),
    .I1(ws_dout[9]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4676_s49.INIT=16'hCA00;
  LUT4 n4676_s50 (
    .F(n4676_54),
    .I0(ws_dst_save[9]),
    .I1(gpu_pdout[5]),
    .I2(byte),
    .I3(cpu_state[45]) 
);
defparam n4676_s50.INIT=16'hAC00;
  LUT4 n4680_s47 (
    .F(n4680_51),
    .I0(ws_dst_save[10]),
    .I1(gpu_pdout[6]),
    .I2(byte),
    .I3(cpu_state[45]) 
);
defparam n4680_s47.INIT=16'hAC00;
  LUT4 n4680_s48 (
    .F(n4680_52),
    .I0(bml_addr[10]),
    .I1(src_oper[2]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4680_s48.INIT=16'hCA00;
  LUT4 n4680_s49 (
    .F(n4680_53),
    .I0(div_rmd[10]),
    .I1(gpu_raddr[0]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4680_s49.INIT=16'hAC00;
  LUT4 n4680_s50 (
    .F(n4680_54),
    .I0(ws_dout[10]),
    .I1(gpu_raddr[0]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4680_s50.INIT=16'hAC00;
  LUT4 n4684_s46 (
    .F(n4684_50),
    .I0(ws_dst_save[11]),
    .I1(gpu_pdout[7]),
    .I2(byte),
    .I3(cpu_state[45]) 
);
defparam n4684_s46.INIT=16'hAC00;
  LUT4 n4684_s47 (
    .F(n4684_51),
    .I0(div_rmd[11]),
    .I1(gpu_raddr[1]),
    .I2(div_done),
    .I3(cpu_state[32]) 
);
defparam n4684_s47.INIT=16'hAC00;
  LUT4 n4684_s48 (
    .F(n4684_52),
    .I0(bml_addr[11]),
    .I1(src_oper[3]),
    .I2(ws_dout[0]),
    .I3(cpu_state[24]) 
);
defparam n4684_s48.INIT=16'hCA00;
  LUT4 n4684_s49 (
    .F(n4684_53),
    .I0(ws_dout[11]),
    .I1(gpu_raddr[1]),
    .I2(ws_dout[4]),
    .I3(cpu_state[22]) 
);
defparam n4684_s49.INIT=16'hAC00;
  LUT4 n4684_s50 (
    .F(n4684_54),
    .I0(cpu_state[36]),
    .I1(mpy_out[11]),
    .I2(pc[11]),
    .I3(cpu_state[41]) 
);
defparam n4684_s50.INIT=16'h0777;
  LUT4 n4688_s52 (
    .F(n4688_56),
    .I0(cpu_state[36]),
    .I1(mpy_out[12]),
    .I2(cpu_state[21]),
    .I3(t2[12]) 
);
defparam n4688_s52.INIT=16'h0777;
  LUT4 n4696_s48 (
    .F(n4696_52),
    .I0(ws_dst_save[14]),
    .I1(gpu_pdout[10]),
    .I2(byte),
    .I3(cpu_state[45]) 
);
defparam n4696_s48.INIT=16'hAC00;
  LUT4 n4696_s49 (
    .F(n4696_53),
    .I0(div_quo[14]),
    .I1(cpu_state[31]),
    .I2(cpu_state[21]),
    .I3(t2[14]) 
);
defparam n4696_s49.INIT=16'h0777;
  LUT4 n4696_s50 (
    .F(n4696_54),
    .I0(cpu_state[35]),
    .I1(mpy_out[30]),
    .I2(pc[14]),
    .I3(cpu_state[41]) 
);
defparam n4696_s50.INIT=16'h0777;
  LUT3 n4698_s54 (
    .F(n4698_58),
    .I0(pix_in[1]),
    .I1(gpu_raddr[5]),
    .I2(ws_dout[4]) 
);
defparam n4698_s54.INIT=8'hAC;
  LUT4 n4698_s55 (
    .F(n4698_59),
    .I0(cpu_state[35]),
    .I1(mpy_out[31]),
    .I2(pc[15]),
    .I3(cpu_state[41]) 
);
defparam n4698_s55.INIT=16'h0777;
  LUT4 n4698_s56 (
    .F(n4698_60),
    .I0(cpu_state[36]),
    .I1(mpy_out[15]),
    .I2(cpu_state[21]),
    .I3(t2[15]) 
);
defparam n4698_s56.INIT=16'h0777;
  LUT4 alu_out_10_s39 (
    .F(alu_out_10_44),
    .I0(alu_ctrl[10]),
    .I1(alu_ctrl[9]),
    .I2(alu_da[9]),
    .I3(alu_ctrl[5]) 
);
defparam alu_out_10_s39.INIT=16'h001F;
  LUT4 alu_out_3_s46 (
    .F(alu_out_3_51),
    .I0(src_oper[3]),
    .I1(src_oper[2]),
    .I2(alu_out_4_28),
    .I3(alu_out_3_39) 
);
defparam alu_out_3_s46.INIT=16'hBF00;
  LUT4 n4083_s15 (
    .F(n4083_20),
    .I0(cpu_state[49]),
    .I1(ir[4]),
    .I2(ir[3]),
    .I3(format[4]) 
);
defparam n4083_s15.INIT=16'h2000;
  LUT3 alu_next_20_s8 (
    .F(alu_next_20_15),
    .I0(format[6]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam alu_next_20_s8.INIT=8'h20;
  LUT4 n1498_s2 (
    .F(n1498_7),
    .I0(alu_next_18_14),
    .I1(ir[3]),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam n1498_s2.INIT=16'h0002;
  LUT4 n1497_s2 (
    .F(n1497_7),
    .I0(alu_next_18_14),
    .I1(ir[3]),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam n1497_s2.INIT=16'h0200;
  LUT4 n4701_s14 (
    .F(n4701_20),
    .I0(cpu_state[36]),
    .I1(div_done),
    .I2(cpu_state[32]),
    .I3(n4701_18) 
);
defparam n4701_s14.INIT=16'h1500;
  LUT3 n2273_s2 (
    .F(n2273_6),
    .I0(n6404_4),
    .I1(shift_cnt[4]),
    .I2(shift_load) 
);
defparam n2273_s2.INIT=8'hF2;
  LUT4 Ts_next_1_s8 (
    .F(Ts_next_1_13),
    .I0(ir[8]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(ws_inc_flag_1_3) 
);
defparam Ts_next_1_s8.INIT=16'hC100;
  LUT3 dma_w_cnt_x_4_s6 (
    .F(dma_w_cnt_x_4_11),
    .I0(dma_w_cnt_r[5]),
    .I1(dma_w_cnt_r[7]),
    .I2(dma_w_cnt_r[6]) 
);
defparam dma_w_cnt_x_4_s6.INIT=8'h01;
  LUT4 dma_w_cnt_x_2_s7 (
    .F(dma_w_cnt_x_2_12),
    .I0(dma_w_cnt_r[5]),
    .I1(dma_w_cnt_r[4]),
    .I2(dma_w_cnt_r[7]),
    .I3(dma_w_cnt_r[6]) 
);
defparam dma_w_cnt_x_2_s7.INIT=16'h0001;
  LUT4 n3380_s12 (
    .F(n3380_16),
    .I0(alu_ctrl[1]),
    .I1(alu_ctrl[11]),
    .I2(alu_ctrl[17]),
    .I3(LGT) 
);
defparam n3380_s12.INIT=16'hFE00;
  LUT4 n4011_s19 (
    .F(n4011_24),
    .I0(n4023_22),
    .I1(format[0]),
    .I2(n4011_22),
    .I3(alu_next_18_10) 
);
defparam n4011_s19.INIT=16'h0A02;
  LUT4 n4862_s14 (
    .F(n4862_19),
    .I0(ws_dout[7]),
    .I1(n4852_20),
    .I2(n4852_22),
    .I3(ws_dout[6]) 
);
defparam n4862_s14.INIT=16'h807F;
  LUT4 n4856_s14 (
    .F(n4856_19),
    .I0(n4852_21),
    .I1(n4852_20),
    .I2(n4852_22),
    .I3(ws_dout[3]) 
);
defparam n4856_s14.INIT=16'h807F;
  LUT4 n4660_s50 (
    .F(n4660_55),
    .I0(n4668_46),
    .I1(t1[6]),
    .I2(t1[7]),
    .I3(t1[5]) 
);
defparam n4660_s50.INIT=16'h807F;
  LUT4 n4656_s53 (
    .F(n4656_58),
    .I0(t1[5]),
    .I1(n4668_46),
    .I2(t1[6]),
    .I3(t1[7]) 
);
defparam n4656_s53.INIT=16'h8000;
  LUT4 n4720_s11 (
    .F(n4720_16),
    .I0(ws_dout[15]),
    .I1(cpu_dout_s[7]),
    .I2(src_oper[7]),
    .I3(src_oper[6]) 
);
defparam n4720_s11.INIT=16'hACCC;
  LUT4 n4718_s12 (
    .F(n4718_17),
    .I0(ws_dout[14]),
    .I1(cpu_dout_s[6]),
    .I2(src_oper[7]),
    .I3(src_oper[6]) 
);
defparam n4718_s12.INIT=16'hACCC;
  LUT4 alu_out_12_s35 (
    .F(alu_out_12_40),
    .I0(byte),
    .I1(dst_oper[11]),
    .I2(alu_out_12_36),
    .I3(alu_ctrl[5]) 
);
defparam alu_out_12_s35.INIT=16'h00FB;
  LUT4 alu_out_13_s36 (
    .F(alu_out_13_41),
    .I0(byte),
    .I1(dst_oper[12]),
    .I2(alu_sa[12]),
    .I3(alu_out_13_29) 
);
defparam alu_out_13_s36.INIT=16'h00F4;
  LUT4 n1638_s20 (
    .F(n1638_29),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(ir[9]),
    .I3(ir[8]) 
);
defparam n1638_s20.INIT=16'h0400;
  LUT4 n3479_s2 (
    .F(n3479_6),
    .I0(ir[11]),
    .I1(ir[10]),
    .I2(ir[9]),
    .I3(ir[8]) 
);
defparam n3479_s2.INIT=16'h0001;
  LUT4 n1643_s20 (
    .F(n1643_29),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(ir[9]),
    .I3(ir[8]) 
);
defparam n1643_s20.INIT=16'h0008;
  LUT4 n1645_s20 (
    .F(n1645_29),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(ir[9]),
    .I3(ir[8]) 
);
defparam n1645_s20.INIT=16'h0004;
  LUT4 alu_out_1_s42 (
    .F(alu_out_1_47),
    .I0(src_oper[1]),
    .I1(src_oper[4]),
    .I2(src_oper[3]),
    .I3(src_oper[2]) 
);
defparam alu_out_1_s42.INIT=16'h8000;
  LUT4 alu_out_1_s43 (
    .F(alu_out_1_49),
    .I0(alu_sa[15]),
    .I1(src_oper[4]),
    .I2(src_oper[3]),
    .I3(src_oper[2]) 
);
defparam alu_out_1_s43.INIT=16'h8000;
  LUT4 alu_out_3_s47 (
    .F(alu_out_3_53),
    .I0(alu_out_4_28),
    .I1(src_oper[3]),
    .I2(src_oper[2]),
    .I3(src_oper[0]) 
);
defparam alu_out_3_s47.INIT=16'h0100;
  LUT4 alu_out_2_s44 (
    .F(alu_out_2_49),
    .I0(alu_ctrl[14]),
    .I1(alu_ctrl[2]),
    .I2(alu_ctrl[4]),
    .I3(src_oper[1]) 
);
defparam alu_out_2_s44.INIT=16'hFCAA;
  LUT4 alu_out_8_s34 (
    .F(alu_out_8_39),
    .I0(alu_ctrl[14]),
    .I1(alu_ctrl[2]),
    .I2(alu_ctrl[4]),
    .I3(src_oper[7]) 
);
defparam alu_out_8_s34.INIT=16'hFCAA;
  LUT4 alu_out_7_s40 (
    .F(alu_out_7_45),
    .I0(alu_ctrl[14]),
    .I1(alu_ctrl[2]),
    .I2(alu_ctrl[4]),
    .I3(src_oper[6]) 
);
defparam alu_out_7_s40.INIT=16'hFCAA;
  LUT3 n4922_s9 (
    .F(n4922_13),
    .I0(n4923_11),
    .I1(pc[10]),
    .I2(pc[11]) 
);
defparam n4922_s9.INIT=8'h80;
  LUT4 n4919_s9 (
    .F(n4919_13),
    .I0(n4913_34),
    .I1(n4923_11),
    .I2(pc[10]),
    .I3(pc[11]) 
);
defparam n4919_s9.INIT=16'h8000;
  LUT4 n4481_s22 (
    .F(n4481_27),
    .I0(cpu_state[29]),
    .I1(cpu_state[50]),
    .I2(cpu_state[20]),
    .I3(S[2]) 
);
defparam n4481_s22.INIT=16'hFE00;
  LUT4 n4485_s22 (
    .F(n4485_27),
    .I0(cpu_state[35]),
    .I1(cpu_state[33]),
    .I2(ws_addr_0_7),
    .I3(D[3]) 
);
defparam n4485_s22.INIT=16'hF011;
  LUT4 ws_inc_flag_s2 (
    .F(ws_inc_flag),
    .I0(ir[7]),
    .I1(ir[8]),
    .I2(ir[6]),
    .I3(ws_inc_flag_1_3) 
);
defparam ws_inc_flag_s2.INIT=16'hF1FF;
  LUT4 n4856_s15 (
    .F(n4856_21),
    .I0(Ts_next_1_11),
    .I1(format[2]),
    .I2(ir[5]),
    .I3(cpu_state[16]) 
);
defparam n4856_s15.INIT=16'hBF00;
  LUT4 n4852_s19 (
    .F(n4852_24),
    .I0(Ts_next_1_11),
    .I1(format[2]),
    .I2(ir[5]),
    .I3(cpu_state[16]) 
);
defparam n4852_s19.INIT=16'h4000;
  LUT4 n4023_s29 (
    .F(n4023_34),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(format[6]),
    .I3(format[3]) 
);
defparam n4023_s29.INIT=16'h001F;
  LUT4 n1496_s2 (
    .F(n1496_7),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam n1496_s2.INIT=16'h0004;
  LUT3 n1495_s2 (
    .F(n1495_7),
    .I0(ir[3]),
    .I1(ir[2]),
    .I2(ir[1]) 
);
defparam n1495_s2.INIT=8'h02;
  LUT3 alu_next_18_s9 (
    .F(alu_next_18_16),
    .I0(format[6]),
    .I1(ir[2]),
    .I2(ir[1]) 
);
defparam alu_next_18_s9.INIT=8'h02;
  LUT4 alu_out_4_s38 (
    .F(alu_out_4_43),
    .I0(alu_ctrl[10]),
    .I1(alu_ctrl[9]),
    .I2(alu_ctrl[8]),
    .I3(dst_oper[3]) 
);
defparam alu_out_4_s38.INIT=16'hFE00;
  LUT4 alu_out_2_s45 (
    .F(alu_out_2_51),
    .I0(alu_ctrl[10]),
    .I1(alu_ctrl[9]),
    .I2(alu_ctrl[8]),
    .I3(dst_oper[1]) 
);
defparam alu_out_2_s45.INIT=16'hFE00;
  LUT4 alu_out_9_s39 (
    .F(alu_out_9_45),
    .I0(alu_out_12_34),
    .I1(alu_out_0_27),
    .I2(alu_sa[15]),
    .I3(src_oper[0]) 
);
defparam alu_out_9_s39.INIT=16'hFE00;
  LUT4 alu_out_7_s41 (
    .F(alu_out_7_47),
    .I0(alu_sa[15]),
    .I1(alu_sa[8]),
    .I2(alu_out_12_34),
    .I3(alu_out_0_27) 
);
defparam alu_out_7_s41.INIT=16'h0001;
  LUT4 alu_next_21_s16 (
    .F(alu_next_21_22),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(format[2]),
    .I3(ir[5]) 
);
defparam alu_next_21_s16.INIT=16'hB000;
  LUT4 n1640_s21 (
    .F(n1640_31),
    .I0(ir[9]),
    .I1(ir[8]),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam n1640_s21.INIT=16'h0100;
  LUT3 n1607_s11 (
    .F(n1607_19),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(ir[5]) 
);
defparam n1607_s11.INIT=8'h4F;
  LUT4 n1641_s20 (
    .F(n1641_29),
    .I0(ir[8]),
    .I1(ir[9]),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam n1641_s20.INIT=16'h0400;
  LUT4 n1646_s21 (
    .F(n1646_30),
    .I0(ir[9]),
    .I1(ir[8]),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam n1646_s21.INIT=16'h0800;
  LUT4 n3999_s19 (
    .F(n3999_24),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(format[4]) 
);
defparam n3999_s19.INIT=16'h1500;
  LUT4 alu_next_21_s17 (
    .F(alu_next_21_24),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(format[4]) 
);
defparam alu_next_21_s17.INIT=16'h6A00;
  LUT3 n1556_s11 (
    .F(n1556_19),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n1556_s11.INIT=8'h80;
  LUT4 n4513_s19 (
    .F(n4513_24),
    .I0(mar_sel[1]),
    .I1(mar_sel[0]),
    .I2(cpu_dout_s[4]),
    .I3(n4511_23) 
);
defparam n4513_s19.INIT=16'h00EF;
  LUT4 n4511_s20 (
    .F(n4511_25),
    .I0(mar_sel[1]),
    .I1(mar_sel[0]),
    .I2(cpu_dout_s[3]),
    .I3(n4511_23) 
);
defparam n4511_s20.INIT=16'h00EF;
  LUT3 n4927_s8 (
    .F(n4927_12),
    .I0(n3129_1),
    .I1(format[3]),
    .I2(cpu_state[41]) 
);
defparam n4927_s8.INIT=8'h80;
  LUT3 n4926_s9 (
    .F(n4926_13),
    .I0(n3128_1),
    .I1(format[3]),
    .I2(cpu_state[41]) 
);
defparam n4926_s9.INIT=8'h80;
  LUT3 n4925_s9 (
    .F(n4925_13),
    .I0(n3127_1),
    .I1(format[3]),
    .I2(cpu_state[41]) 
);
defparam n4925_s9.INIT=8'h80;
  LUT3 n4923_s9 (
    .F(n4923_13),
    .I0(n3125_1),
    .I1(format[3]),
    .I2(cpu_state[41]) 
);
defparam n4923_s9.INIT=8'h80;
  LUT3 n4914_s8 (
    .F(n4914_12),
    .I0(n3116_1),
    .I1(format[3]),
    .I2(cpu_state[41]) 
);
defparam n4914_s8.INIT=8'h80;
  LUT4 D_next_3_s9 (
    .F(D_next_3_14),
    .I0(ir[6]),
    .I1(ir[5]),
    .I2(ir[7]),
    .I3(format[2]) 
);
defparam D_next_3_s9.INIT=16'h7F00;
  LUT4 D_next_3_s10 (
    .F(D_next_3_16),
    .I0(format[2]),
    .I1(ir[15]),
    .I2(ir[5]),
    .I3(ir[7]) 
);
defparam D_next_3_s10.INIT=16'h8000;
  LUT4 alu_out_14_s34 (
    .F(alu_out_14_39),
    .I0(byte),
    .I1(dst_oper[13]),
    .I2(alu_ctrl[9]),
    .I3(alu_ctrl[6]) 
);
defparam alu_out_14_s34.INIT=16'h00BF;
  LUT4 alu_out_14_s35 (
    .F(alu_out_14_41),
    .I0(byte),
    .I1(dst_oper[13]),
    .I2(alu_out_1_37),
    .I3(alu_out_15_31) 
);
defparam alu_out_14_s35.INIT=16'hFB00;
  LUT4 ws_dst_0_s3 (
    .F(ws_dst_0_8),
    .I0(cpu_state[29]),
    .I1(cpu_state[18]),
    .I2(cpu_state[17]),
    .I3(gpu_rst_n) 
);
defparam ws_dst_0_s3.INIT=16'hFE00;
  LUT4 n3382_s5 (
    .F(n3382_10),
    .I0(alu_out_0_23),
    .I1(alu_out_6_29),
    .I2(src_oper[0]),
    .I3(alu_ctrl[2]) 
);
defparam n3382_s5.INIT=16'h0800;
  LUT4 alu_out_13_s37 (
    .F(alu_out_13_43),
    .I0(alu_ctrl[21]),
    .I1(alu_ctrl[1]),
    .I2(src_oper[0]),
    .I3(alu_ctrl[2]) 
);
defparam alu_out_13_s37.INIT=16'h1011;
  LUT3 alu_out_7_s42 (
    .F(alu_out_7_49),
    .I0(alu_ctrl[14]),
    .I1(src_oper[0]),
    .I2(alu_ctrl[2]) 
);
defparam alu_out_7_s42.INIT=8'h45;
  LUT4 alu_out_11_s37 (
    .F(alu_out_11_42),
    .I0(alu_ctrl[10]),
    .I1(alu_ctrl[8]),
    .I2(alu_out_1_37),
    .I3(alu_sa[10]) 
);
defparam alu_out_11_s37.INIT=16'hF011;
  LUT4 alu_out_6_s36 (
    .F(alu_out_6_41),
    .I0(alu_ctrl[10]),
    .I1(alu_ctrl[8]),
    .I2(src_oper[5]),
    .I3(alu_ctrl[9]) 
);
defparam alu_out_6_s36.INIT=16'h00F1;
  LUT4 alu_out_7_s43 (
    .F(alu_out_7_51),
    .I0(alu_ctrl[10]),
    .I1(alu_ctrl[8]),
    .I2(dst_oper[6]),
    .I3(alu_ctrl[5]) 
);
defparam alu_out_7_s43.INIT=16'h001F;
  LUT4 n4519_s20 (
    .F(n4519_25),
    .I0(n4519_17),
    .I1(mar_sel[0]),
    .I2(mar_sel[1]),
    .I3(n4519_18) 
);
defparam n4519_s20.INIT=16'hEF00;
  LUT4 t1_15_s2 (
    .F(t1_15_6),
    .I0(t1_0_8),
    .I1(cpu_state[4]),
    .I2(cpu_state[10]),
    .I3(gpu_rst_n) 
);
defparam t1_15_s2.INIT=16'hFD00;
  LUT4 alu_out_10_s40 (
    .F(alu_out_10_46),
    .I0(alu_sa[15]),
    .I1(alu_out_10_50),
    .I2(byte),
    .I3(src_oper[9]) 
);
defparam alu_out_10_s40.INIT=16'hB4BB;
  LUT4 alu_out_10_s41 (
    .F(alu_out_10_48),
    .I0(src_oper[11]),
    .I1(src_oper[15]),
    .I2(byte),
    .I3(src_oper[10]) 
);
defparam alu_out_10_s41.INIT=16'h0800;
  LUT4 alu_out_3_s48 (
    .F(alu_out_3_55),
    .I0(byte),
    .I1(src_oper[10]),
    .I2(alu_ctrl[3]),
    .I3(alu_out_3_49) 
);
defparam alu_out_3_s48.INIT=16'hBF00;
  LUT4 alu_out_11_s38 (
    .F(alu_out_11_44),
    .I0(alu_out_12_34),
    .I1(alu_sa[11]),
    .I2(byte),
    .I3(src_oper[10]) 
);
defparam alu_out_11_s38.INIT=16'hE1EE;
  LUT4 alu_out_10_s42 (
    .F(alu_out_10_50),
    .I0(alu_out_12_34),
    .I1(byte),
    .I2(src_oper[10]),
    .I3(alu_sa[11]) 
);
defparam alu_out_10_s42.INIT=16'h0045;
  LUT4 alu_out_11_s39 (
    .F(alu_out_11_46),
    .I0(alu_out_11_31),
    .I1(alu_out_11_32),
    .I2(byte),
    .I3(src_oper[10]) 
);
defparam alu_out_11_s39.INIT=16'h5355;
  LUT4 cpu_state_26_s5 (
    .F(cpu_state_26_11),
    .I0(spi_done),
    .I1(gpu_pause_req),
    .I2(hold),
    .I3(dma_active_s) 
);
defparam cpu_state_26_s5.INIT=16'h0002;
  LUT4 n4011_s20 (
    .F(n4011_26),
    .I0(cpu_state[46]),
    .I1(gpu_pause_req),
    .I2(hold),
    .I3(dma_active_s) 
);
defparam n4011_s20.INIT=16'h0002;
  LUT4 cpu_state_50_s4 (
    .F(cpu_state_50_10),
    .I0(gpu_pause_req),
    .I1(hold),
    .I2(dma_active_s),
    .I3(n3991_25) 
);
defparam cpu_state_50_s4.INIT=16'hFF01;
  LUT4 n4123_s18 (
    .F(n4123_24),
    .I0(n4123_21),
    .I1(gpu_pause_req),
    .I2(hold),
    .I3(dma_active_s) 
);
defparam n4123_s18.INIT=16'h0001;
  LUT4 n3974_s17 (
    .F(n3974_22),
    .I0(cpu_state[55]),
    .I1(gpu_pause_req),
    .I2(hold),
    .I3(dma_active_s) 
);
defparam n3974_s17.INIT=16'h0002;
  LUT4 alu_out_6_s37 (
    .F(alu_out_6_43),
    .I0(alu_ctrl[17]),
    .I1(alu_ctrl[8]),
    .I2(alu_out_1_37),
    .I3(dst_oper[5]) 
);
defparam alu_out_6_s37.INIT=16'hF011;
  LUT4 alu_out_3_s49 (
    .F(alu_out_3_57),
    .I0(alu_ctrl[17]),
    .I1(alu_ctrl[8]),
    .I2(alu_out_1_37),
    .I3(dst_oper[2]) 
);
defparam alu_out_3_s49.INIT=16'hF011;
  LUT4 alu_out_1_s44 (
    .F(alu_out_1_51),
    .I0(alu_ctrl[17]),
    .I1(alu_ctrl[8]),
    .I2(dst_oper[0]),
    .I3(alu_out_15_31) 
);
defparam alu_out_1_s44.INIT=16'hF100;
  LUT4 alu_out_12_s36 (
    .F(alu_out_12_42),
    .I0(alu_out_11_36),
    .I1(byte),
    .I2(src_oper[11]),
    .I3(alu_out_7_40) 
);
defparam alu_out_12_s36.INIT=16'h4510;
  LUT4 alu_out_11_s40 (
    .F(alu_out_11_48),
    .I0(alu_sa[15]),
    .I1(alu_out_12_34),
    .I2(byte),
    .I3(src_oper[11]) 
);
defparam alu_out_11_s40.INIT=16'h1011;
  LUT4 alu_out_14_s36 (
    .F(alu_out_14_43),
    .I0(alu_sa[15]),
    .I1(alu_sa[14]),
    .I2(byte),
    .I3(src_oper[13]) 
);
defparam alu_out_14_s36.INIT=16'hE1EE;
  LUT4 alu_out_7_s44 (
    .F(alu_out_7_53),
    .I0(byte),
    .I1(src_oper[14]),
    .I2(alu_ctrl[3]),
    .I3(alu_out_7_41) 
);
defparam alu_out_7_s44.INIT=16'hBF00;
  LUT4 alu_out_9_s40 (
    .F(alu_out_9_47),
    .I0(alu_ctrl[12]),
    .I1(alu_ctrl[11]),
    .I2(alu_ctrl[10]),
    .I3(alu_sa[8]) 
);
defparam alu_out_9_s40.INIT=16'hEEF0;
  LUT4 alu_out_8_s35 (
    .F(alu_out_8_41),
    .I0(alu_ctrl[12]),
    .I1(alu_ctrl[11]),
    .I2(src_oper[7]),
    .I3(alu_ctrl[9]) 
);
defparam alu_out_8_s35.INIT=16'h001F;
  LUT4 alu_out_9_s41 (
    .F(alu_out_9_49),
    .I0(byte),
    .I1(src_oper[8]),
    .I2(alu_out_12_34),
    .I3(alu_out_0_27) 
);
defparam alu_out_9_s41.INIT=16'h444B;
  LUT4 alu_out_9_s42 (
    .F(alu_out_9_51),
    .I0(byte),
    .I1(src_oper[8]),
    .I2(alu_out_9_38),
    .I3(alu_ctrl[15]) 
);
defparam alu_out_9_s42.INIT=16'hB400;
  LUT4 alu_out_13_s38 (
    .F(alu_out_13_45),
    .I0(alu_ctrl[19]),
    .I1(alu_ctrl[18]),
    .I2(alu_out_13_36),
    .I3(n2539_7) 
);
defparam alu_out_13_s38.INIT=16'h0EE0;
  LUT4 alu_out_10_s43 (
    .F(alu_out_10_52),
    .I0(alu_ctrl[19]),
    .I1(alu_ctrl[18]),
    .I2(n2536_7),
    .I3(alu_out_5_38) 
);
defparam alu_out_10_s43.INIT=16'h0EE0;
  LUT4 alu_out_9_s43 (
    .F(alu_out_9_53),
    .I0(alu_ctrl[19]),
    .I1(alu_ctrl[18]),
    .I2(n2535_7),
    .I3(alu_out_8_29) 
);
defparam alu_out_9_s43.INIT=16'h0EE0;
  LUT4 alu_out_4_s39 (
    .F(alu_out_4_45),
    .I0(alu_out_4_38),
    .I1(alu_ctrl[19]),
    .I2(alu_ctrl[18]),
    .I3(alu_out_4_39) 
);
defparam alu_out_4_s39.INIT=16'h00AB;
  LUT4 alu_out_3_s50 (
    .F(alu_out_3_59),
    .I0(alu_ctrl[19]),
    .I1(alu_ctrl[18]),
    .I2(n2529_7),
    .I3(alu_out_0_26) 
);
defparam alu_out_3_s50.INIT=16'h0EE0;
  LUT4 dma_src_r_0_s4 (
    .F(dma_src_r_0_9),
    .I0(dma_r[0]),
    .I1(dma_r[1]),
    .I2(dma_trig_r),
    .I3(dma_data_r_0_6) 
);
defparam dma_src_r_0_s4.INIT=16'hFF10;
  LUT4 dma_dst_r_0_s6 (
    .F(dma_dst_r_0_11),
    .I0(dma_w_rst_r_0_6),
    .I1(dma_r[0]),
    .I2(dma_r[1]),
    .I3(dma_dst_r[0]) 
);
defparam dma_dst_r_0_s6.INIT=16'h00EA;
  LUT4 mar_0_s2 (
    .F(dma_addr_s_0_4),
    .I0(dma_dst_r_0[0]),
    .I1(dma_src_r[0]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam mar_0_s2.INIT=16'hACCC;
  LUT4 mar_1_s2 (
    .F(dma_addr_s_1_4),
    .I0(dma_dst_r_0[1]),
    .I1(dma_src_r[1]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam mar_1_s2.INIT=16'hACCC;
  LUT4 gpu_addr_0_s1 (
    .F(dma_addr_s_2_4),
    .I0(dma_dst_r_0[2]),
    .I1(dma_src_r[2]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_0_s1.INIT=16'hACCC;
  LUT4 gpu_addr_1_s1 (
    .F(dma_addr_s_3_4),
    .I0(dma_dst_r_0[3]),
    .I1(dma_src_r[3]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_1_s1.INIT=16'hACCC;
  LUT4 gpu_addr_2_s1 (
    .F(dma_addr_s_4_4),
    .I0(dma_dst_r_0[4]),
    .I1(dma_src_r[4]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_2_s1.INIT=16'hACCC;
  LUT4 gpu_addr_3_s1 (
    .F(dma_addr_s_5_4),
    .I0(dma_dst_r_0[5]),
    .I1(dma_src_r[5]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_3_s1.INIT=16'hACCC;
  LUT4 gpu_addr_4_s1 (
    .F(dma_addr_s_6_4),
    .I0(dma_dst_r_0[6]),
    .I1(dma_src_r[6]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_4_s1.INIT=16'hACCC;
  LUT4 gpu_addr_5_s1 (
    .F(dma_addr_s_7_4),
    .I0(dma_dst_r_0[7]),
    .I1(dma_src_r[7]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_5_s1.INIT=16'hACCC;
  LUT4 gpu_addr_6_s1 (
    .F(dma_addr_s_8_4),
    .I0(dma_dst_r_0[8]),
    .I1(dma_src_r[8]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_6_s1.INIT=16'hACCC;
  LUT4 gpu_addr_7_s1 (
    .F(dma_addr_s_9_4),
    .I0(dma_dst_r_0[9]),
    .I1(dma_src_r[9]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_7_s1.INIT=16'hACCC;
  LUT4 gpu_addr_8_s1 (
    .F(dma_addr_s_10_4),
    .I0(dma_dst_r_0[10]),
    .I1(dma_src_r[10]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_8_s1.INIT=16'hACCC;
  LUT4 gpu_addr_9_s1 (
    .F(dma_addr_s_11_4),
    .I0(dma_dst_r_0[11]),
    .I1(dma_src_r[11]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_9_s1.INIT=16'hACCC;
  LUT4 gpu_addr_10_s1 (
    .F(dma_addr_s_12_4),
    .I0(dma_dst_r_0[12]),
    .I1(dma_src_r[12]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_10_s1.INIT=16'hACCC;
  LUT4 gpu_addr_11_s1 (
    .F(dma_addr_s_13_4),
    .I0(dma_dst_r_0[13]),
    .I1(dma_src_r[13]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_11_s1.INIT=16'hACCC;
  LUT4 gpu_addr_12_s1 (
    .F(dma_addr_s_14_4),
    .I0(dma_dst_r_0[14]),
    .I1(dma_src_r[14]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_12_s1.INIT=16'hACCC;
  LUT4 gpu_addr_13_s1 (
    .F(dma_addr_s_15_4),
    .I0(dma_dst_r_0[15]),
    .I1(dma_src_r[15]),
    .I2(dma_r[0]),
    .I3(dma_r[1]) 
);
defparam gpu_addr_13_s1.INIT=16'hACCC;
  LUT4 n4696_s51 (
    .F(n4696_56),
    .I0(cpu_state[43]),
    .I1(cpu_state[44]),
    .I2(gpu_paddr[5]),
    .I3(n4696_54) 
);
defparam n4696_s51.INIT=16'h1F00;
  LUT4 n4688_s53 (
    .F(n4688_58),
    .I0(cpu_state[43]),
    .I1(cpu_state[44]),
    .I2(gpu_paddr[3]),
    .I3(n4688_56) 
);
defparam n4688_s53.INIT=16'h1F00;
  LUT4 n4684_s51 (
    .F(n4684_56),
    .I0(cpu_state[43]),
    .I1(cpu_state[44]),
    .I2(gpu_paddr[2]),
    .I3(n4684_54) 
);
defparam n4684_s51.INIT=16'h1F00;
  LUT4 n4648_s52 (
    .F(n4648_57),
    .I0(cpu_state[43]),
    .I1(cpu_state[44]),
    .I2(ea_dst[2]),
    .I3(n4648_55) 
);
defparam n4648_s52.INIT=16'h1F00;
  LUT4 n4640_s53 (
    .F(n4640_58),
    .I0(cpu_state[43]),
    .I1(cpu_state[44]),
    .I2(ea_dst[0]),
    .I3(n4640_56) 
);
defparam n4640_s53.INIT=16'h1F00;
  LUT4 n4656_s54 (
    .F(n4656_60),
    .I0(cpu_state[43]),
    .I1(cpu_state[44]),
    .I2(ea_dst[4]),
    .I3(n4656_51) 
);
defparam n4656_s54.INIT=16'h1F00;
  LUT4 mem_dout_0_s3 (
    .F(mem_dout_0_7),
    .I0(cpu_state[43]),
    .I1(cpu_state[44]),
    .I2(cpu_state[22]),
    .I3(gpu_rst_n) 
);
defparam mem_dout_0_s3.INIT=16'hFE00;
  LUT3 alu_out_3_s51 (
    .F(alu_out_3_61),
    .I0(alu_ctrl[16]),
    .I1(byte),
    .I2(src_oper[15]) 
);
defparam alu_out_3_s51.INIT=8'h20;
  LUT4 alu_out_2_s46 (
    .F(alu_out_2_53),
    .I0(byte),
    .I1(src_oper[15]),
    .I2(alu_ctrl[16]),
    .I3(alu_out_15_31) 
);
defparam alu_out_2_s46.INIT=16'h4F00;
  LUT3 alu_out_12_s37 (
    .F(alu_out_12_44),
    .I0(byte),
    .I1(src_oper[15]),
    .I2(alu_out_12_34) 
);
defparam alu_out_12_s37.INIT=8'h0B;
  LUT4 alu_out_7_s45 (
    .F(alu_out_7_55),
    .I0(byte),
    .I1(src_oper[15]),
    .I2(alu_ctrl[16]),
    .I3(alu_ctrl[15]) 
);
defparam alu_out_7_s45.INIT=16'h00BF;
  LUT4 alu_out_3_s52 (
    .F(alu_out_3_63),
    .I0(src_oper[3]),
    .I1(byte),
    .I2(src_oper[15]),
    .I3(alu_out_1_39) 
);
defparam alu_out_3_s52.INIT=16'h2000;
  LUT4 n4726_s4 (
    .F(n4726_9),
    .I0(gpu_load),
    .I1(reset_n_r),
    .I2(cpu_state[43]),
    .I3(cpu_state[44]) 
);
defparam n4726_s4.INIT=16'h0004;
  LUT4 ir_8_s4 (
    .F(ir_8_10),
    .I0(gpu_load),
    .I1(reset_n_r),
    .I2(cpu_state[52]),
    .I3(cpu_state[40]) 
);
defparam ir_8_s4.INIT=16'h4440;
  LUT4 n213_s3 (
    .F(n213_8),
    .I0(gpu_load),
    .I1(reset_n_r),
    .I2(spi_state[1]),
    .I3(spi_state[0]) 
);
defparam n213_s3.INIT=16'h0400;
  LUT4 n179_s6 (
    .F(n179_12),
    .I0(gpu_load),
    .I1(reset_n_r),
    .I2(spi_state[0]),
    .I3(spi_state[1]) 
);
defparam n179_s6.INIT=16'h0004;
  LUT3 n4924_s8 (
    .F(n4924_12),
    .I0(reg55gpu_lsb[3]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4924_s8.INIT=8'h45;
  LUT3 n4922_s10 (
    .F(n4922_15),
    .I0(reg55gpu_lsb[1]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4922_s10.INIT=8'h45;
  LUT3 n4921_s9 (
    .F(n4921_13),
    .I0(reg55gpu_lsb[0]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4921_s9.INIT=8'h45;
  LUT4 n4921_s10 (
    .F(n4921_15),
    .I0(n4921_11),
    .I1(n4928_7),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam n4921_s10.INIT=16'h0E00;
  LUT3 n4920_s10 (
    .F(n4920_14),
    .I0(reg54gpu_msb[7]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4920_s10.INIT=8'h45;
  LUT4 n4920_s11 (
    .F(n4920_16),
    .I0(n4920_11),
    .I1(n4928_7),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam n4920_s11.INIT=16'h0E00;
  LUT3 n4919_s10 (
    .F(n4919_15),
    .I0(reg54gpu_msb[6]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4919_s10.INIT=8'h45;
  LUT3 n4918_s10 (
    .F(n4918_14),
    .I0(reg54gpu_msb[5]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4918_s10.INIT=8'h45;
  LUT4 n4918_s11 (
    .F(n4918_16),
    .I0(n4918_11),
    .I1(n4928_7),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam n4918_s11.INIT=16'h0E00;
  LUT3 n4917_s10 (
    .F(n4917_14),
    .I0(reg54gpu_msb[4]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4917_s10.INIT=8'h45;
  LUT4 n4917_s11 (
    .F(n4917_16),
    .I0(n4917_11),
    .I1(n4928_7),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam n4917_s11.INIT=16'h0E00;
  LUT3 n4916_s8 (
    .F(n4916_12),
    .I0(reg54gpu_msb[3]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4916_s8.INIT=8'h45;
  LUT4 n4924_s9 (
    .F(n4924_14),
    .I0(n4924_7),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4924_s9.INIT=16'h1000;
  LUT4 n4922_s11 (
    .F(n4922_17),
    .I0(n4922_7),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4922_s11.INIT=16'h1000;
  LUT4 n4921_s11 (
    .F(n4921_17),
    .I0(n4921_7),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4921_s11.INIT=16'h1000;
  LUT4 n4920_s12 (
    .F(n4920_18),
    .I0(n4920_7),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4920_s12.INIT=16'h1000;
  LUT4 n4919_s11 (
    .F(n4919_17),
    .I0(n4919_7),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4919_s11.INIT=16'h1000;
  LUT4 n4918_s12 (
    .F(n4918_18),
    .I0(n4918_7),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4918_s12.INIT=16'h1000;
  LUT4 n4917_s12 (
    .F(n4917_18),
    .I0(n4917_7),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4917_s12.INIT=16'h1000;
  LUT4 n4916_s9 (
    .F(n4916_14),
    .I0(n4916_7),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4916_s9.INIT=16'h1000;
  LUT3 n4915_s12 (
    .F(n4915_16),
    .I0(reg54gpu_msb[2]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4915_s12.INIT=8'h45;
  LUT4 n4915_s13 (
    .F(n4915_18),
    .I0(n4915_10),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4915_s13.INIT=16'h1000;
  LUT3 n4913_s33 (
    .F(n4913_37),
    .I0(reg54gpu_msb[0]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4913_s33.INIT=8'h45;
  LUT4 n4913_s34 (
    .F(n4913_39),
    .I0(n4913_12),
    .I1(gpu_load),
    .I2(reset_n_r),
    .I3(cpu_state[41]) 
);
defparam n4913_s34.INIT=16'h1000;
  LUT3 ea_dst_0_s4 (
    .F(ea_dst_0_9),
    .I0(ea_dst_0_7),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam ea_dst_0_s4.INIT=8'h10;
  LUT4 t1_0_s10 (
    .F(t1_0_15),
    .I0(t1_0_8),
    .I1(t1_0_9),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam t1_0_s10.INIT=16'h0700;
  LUT3 dst_oper_0_s4 (
    .F(dst_oper_0_9),
    .I0(dst_oper_0_7),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam dst_oper_0_s4.INIT=8'h10;
  LUT3 src_oper_0_s4 (
    .F(src_oper_0_9),
    .I0(src_oper_0_7),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam src_oper_0_s4.INIT=8'h10;
  LUT4 cpu_state_return_49_s3 (
    .F(cpu_state_return_49_8),
    .I0(cpu_state[50]),
    .I1(cpu_state[48]),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam cpu_state_return_49_s3.INIT=16'h0E00;
  LUT4 ir_0_s3 (
    .F(ir_0_8),
    .I0(cpu_state[53]),
    .I1(cpu_state[40]),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam ir_0_s3.INIT=16'h0E00;
  LUT3 spi_dout_0_s3 (
    .F(spi_dout_0_8),
    .I0(spi_state[0]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam spi_dout_0_s3.INIT=8'h10;
  LUT3 n4737_s2 (
    .F(n4737_6),
    .I0(cpu_state[43]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4737_s2.INIT=8'h10;
  LUT3 n4196_s2 (
    .F(n4196_6),
    .I0(cpu_state[56]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n4196_s2.INIT=8'h10;
  LUT2 n198_s2 (
    .F(n198_6),
    .I0(gpu_load),
    .I1(reset_n_r) 
);
defparam n198_s2.INIT=4'hB;
  LUT3 n6514_s1 (
    .F(n6514_5),
    .I0(cpu_state[51]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n6514_s1.INIT=8'h20;
  LUT3 n6656_s1 (
    .F(n6656_5),
    .I0(cpu_state[49]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n6656_s1.INIT=8'h20;
  LUT3 n6690_s1 (
    .F(n6690_5),
    .I0(cpu_state[46]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n6690_s1.INIT=8'h20;
  LUT3 n6702_s1 (
    .F(n6702_5),
    .I0(cpu_state[42]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n6702_s1.INIT=8'h20;
  LUT3 n6712_s1 (
    .F(n6712_5),
    .I0(cpu_state[29]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n6712_s1.INIT=8'h20;
  LUT3 n6744_s1 (
    .F(n6744_5),
    .I0(cpu_state[17]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n6744_s1.INIT=8'h20;
  LUT4 n165_s3 (
    .F(n165_8),
    .I0(spi_counter[0]),
    .I1(spi_state[1]),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam n165_s3.INIT=16'hA9AA;
  LUT3 n202_s3 (
    .F(n202_8),
    .I0(spi_state[1]),
    .I1(gpu_load),
    .I2(reset_n_r) 
);
defparam n202_s3.INIT=8'h10;
  LUT4 n2261_s2 (
    .F(n2261_6),
    .I0(shift_cnt[4]),
    .I1(shift_cnt_init[4]),
    .I2(n6404_4),
    .I3(shift_load) 
);
defparam n2261_s2.INIT=16'hCC0A;
  LUT3 shift_reg_0_s4 (
    .F(shift_reg_0_10),
    .I0(shift_cnt[4]),
    .I1(n6404_4),
    .I2(shift_load) 
);
defparam shift_reg_0_s4.INIT=8'hFB;
  LUT3 alu_out_15_s33 (
    .F(alu_out_15_40),
    .I0(byte),
    .I1(src_oper[15]),
    .I2(src_oper[14]) 
);
defparam alu_out_15_s33.INIT=8'hEB;
  LUT4 n4913_s35 (
    .F(n4913_41),
    .I0(pc[0]),
    .I1(ir[8]),
    .I2(n3116_2),
    .I3(format[3]) 
);
defparam n4913_s35.INIT=16'h6900;
  LUT4 alu_out_9_s44 (
    .F(alu_out_9_55),
    .I0(alu_out_0_27),
    .I1(byte),
    .I2(src_oper[15]),
    .I3(alu_out_12_34) 
);
defparam alu_out_9_s44.INIT=16'h0045;
  LUT4 n4660_s51 (
    .F(n4660_57),
    .I0(cpu_state[14]),
    .I1(n4852_24),
    .I2(n4860_14),
    .I3(n4660_46) 
);
defparam n4660_s51.INIT=16'hF100;
  LUT4 n3478_s2 (
    .F(n3478_6),
    .I0(n3479_6),
    .I1(cpu_state[29]),
    .I2(gpu_load),
    .I3(reset_n_r) 
);
defparam n3478_s2.INIT=16'h0400;
  DFFR spi_state_1_s0 (
    .Q(spi_state[1]),
    .D(n175_11),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR spi_state_0_s0 (
    .Q(spi_state[0]),
    .D(n176_10),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR spi_clk_reg_s0 (
    .Q(spi_clk_d),
    .D(n178_11),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFRE spi_done_s0 (
    .Q(spi_done),
    .D(spi_state[0]),
    .CLK(clk_50_w),
    .CE(spi_done_7),
    .RESET(n198_6) 
);
  DFFRE spi_counter_2_s0 (
    .Q(spi_counter[2]),
    .D(n163_4),
    .CLK(clk_50_w),
    .CE(n202_8),
    .RESET(n179_12) 
);
  DFFRE spi_counter_1_s0 (
    .Q(spi_counter[1]),
    .D(n164_4),
    .CLK(clk_50_w),
    .CE(n202_8),
    .RESET(n179_12) 
);
  DFFE spi_dout_0_s0 (
    .Q(spi_dout[0]),
    .D(n182_7),
    .CLK(clk_50_w),
    .CE(spi_dout_0_8) 
);
  DFFE spi_dout_1_s0 (
    .Q(spi_dout_0[1]),
    .D(n183_7),
    .CLK(clk_50_w),
    .CE(spi_dout_0_8) 
);
  DFFE spi_dout_2_s0 (
    .Q(spi_dout_0[2]),
    .D(n184_7),
    .CLK(clk_50_w),
    .CE(spi_dout_0_8) 
);
  DFFE spi_dout_3_s0 (
    .Q(spi_dout_0[3]),
    .D(n185_7),
    .CLK(clk_50_w),
    .CE(spi_dout_0_8) 
);
  DFFE spi_dout_4_s0 (
    .Q(spi_dout_0[4]),
    .D(n186_7),
    .CLK(clk_50_w),
    .CE(spi_dout_0_8) 
);
  DFFE spi_dout_5_s0 (
    .Q(spi_dout_0[5]),
    .D(n187_7),
    .CLK(clk_50_w),
    .CE(spi_dout_0_8) 
);
  DFFE spi_dout_6_s0 (
    .Q(spi_dout_0[6]),
    .D(n188_7),
    .CLK(clk_50_w),
    .CE(spi_dout_0_8) 
);
  DFFE spi_dout_7_s0 (
    .Q(spi_dout_0[7]),
    .D(n189_9),
    .CLK(clk_50_w),
    .CE(spi_dout_0_8) 
);
  DFFE spi_din_1_s0 (
    .Q(spi_din[1]),
    .D(spi_din[2]),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE spi_din_2_s0 (
    .Q(spi_din[2]),
    .D(spi_din[3]),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE spi_din_3_s0 (
    .Q(spi_din[3]),
    .D(spi_din[4]),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE spi_din_4_s0 (
    .Q(spi_din[4]),
    .D(spi_din[5]),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE spi_din_5_s0 (
    .Q(spi_din[5]),
    .D(spi_din[6]),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE spi_din_6_s0 (
    .Q(spi_din[6]),
    .D(spi_din[7]),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE spi_din_7_s0 (
    .Q(spi_din[7]),
    .D(spi_miso_d),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE dma_src_msb_r_0_s0 (
    .Q(dma_src_msb_r[0]),
    .D(gpu_raddr[6]),
    .CLK(clk_50_w),
    .CE(dma_src_msb_x_0_4) 
);
  DFFE dma_src_msb_r_1_s0 (
    .Q(dma_src_msb_r[1]),
    .D(gpu_raddr[7]),
    .CLK(clk_50_w),
    .CE(dma_src_msb_x_0_4) 
);
  DFFE dma_src_msb_r_2_s0 (
    .Q(dma_src_msb_r[2]),
    .D(gpu_raddr[8]),
    .CLK(clk_50_w),
    .CE(dma_src_msb_x_0_4) 
);
  DFFE dma_src_msb_r_3_s0 (
    .Q(dma_src_msb_r[3]),
    .D(gpu_raddr[9]),
    .CLK(clk_50_w),
    .CE(dma_src_msb_x_0_4) 
);
  DFFE dma_src_msb_r_4_s0 (
    .Q(dma_src_msb_r[4]),
    .D(gpu_raddr[10]),
    .CLK(clk_50_w),
    .CE(dma_src_msb_x_0_4) 
);
  DFFE dma_src_msb_r_5_s0 (
    .Q(dma_src_msb_r[5]),
    .D(gpu_raddr[11]),
    .CLK(clk_50_w),
    .CE(dma_src_msb_x_0_4) 
);
  DFFE dma_src_msb_r_6_s0 (
    .Q(dma_src_msb_r[6]),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(dma_src_msb_x_0_4) 
);
  DFFE dma_src_msb_r_7_s0 (
    .Q(dma_src_msb_r[7]),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(dma_src_msb_x_0_4) 
);
  DFFE dma_src_lsb_r_0_s0 (
    .Q(dma_src_lsb_r[0]),
    .D(gpu_raddr[6]),
    .CLK(clk_50_w),
    .CE(dma_src_lsb_x_0_4) 
);
  DFFE dma_src_lsb_r_1_s0 (
    .Q(dma_src_lsb_r[1]),
    .D(gpu_raddr[7]),
    .CLK(clk_50_w),
    .CE(dma_src_lsb_x_0_4) 
);
  DFFE dma_src_lsb_r_2_s0 (
    .Q(dma_src_lsb_r[2]),
    .D(gpu_raddr[8]),
    .CLK(clk_50_w),
    .CE(dma_src_lsb_x_0_4) 
);
  DFFE dma_src_lsb_r_3_s0 (
    .Q(dma_src_lsb_r[3]),
    .D(gpu_raddr[9]),
    .CLK(clk_50_w),
    .CE(dma_src_lsb_x_0_4) 
);
  DFFE dma_src_lsb_r_4_s0 (
    .Q(dma_src_lsb_r[4]),
    .D(gpu_raddr[10]),
    .CLK(clk_50_w),
    .CE(dma_src_lsb_x_0_4) 
);
  DFFE dma_src_lsb_r_5_s0 (
    .Q(dma_src_lsb_r[5]),
    .D(gpu_raddr[11]),
    .CLK(clk_50_w),
    .CE(dma_src_lsb_x_0_4) 
);
  DFFE dma_src_lsb_r_6_s0 (
    .Q(dma_src_lsb_r[6]),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(dma_src_lsb_x_0_4) 
);
  DFFE dma_src_lsb_r_7_s0 (
    .Q(dma_src_lsb_r[7]),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(dma_src_lsb_x_0_4) 
);
  DFFE dma_dst_msb_r_0_s0 (
    .Q(dma_dst_msb_r[0]),
    .D(gpu_raddr[6]),
    .CLK(clk_50_w),
    .CE(dma_dst_msb_x_0_4) 
);
  DFFE dma_dst_msb_r_1_s0 (
    .Q(dma_dst_msb_r[1]),
    .D(gpu_raddr[7]),
    .CLK(clk_50_w),
    .CE(dma_dst_msb_x_0_4) 
);
  DFFE dma_dst_msb_r_2_s0 (
    .Q(dma_dst_msb_r[2]),
    .D(gpu_raddr[8]),
    .CLK(clk_50_w),
    .CE(dma_dst_msb_x_0_4) 
);
  DFFE dma_dst_msb_r_3_s0 (
    .Q(dma_dst_msb_r[3]),
    .D(gpu_raddr[9]),
    .CLK(clk_50_w),
    .CE(dma_dst_msb_x_0_4) 
);
  DFFE dma_dst_msb_r_4_s0 (
    .Q(dma_dst_msb_r[4]),
    .D(gpu_raddr[10]),
    .CLK(clk_50_w),
    .CE(dma_dst_msb_x_0_4) 
);
  DFFE dma_dst_msb_r_5_s0 (
    .Q(dma_dst_msb_r[5]),
    .D(gpu_raddr[11]),
    .CLK(clk_50_w),
    .CE(dma_dst_msb_x_0_4) 
);
  DFFE dma_dst_msb_r_6_s0 (
    .Q(dma_dst_msb_r[6]),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(dma_dst_msb_x_0_4) 
);
  DFFE dma_dst_msb_r_7_s0 (
    .Q(dma_dst_msb_r[7]),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(dma_dst_msb_x_0_4) 
);
  DFFE dma_dst_lsb_r_0_s0 (
    .Q(dma_dst_lsb_r[0]),
    .D(gpu_raddr[6]),
    .CLK(clk_50_w),
    .CE(dma_dst_lsb_x_0_4) 
);
  DFFE dma_dst_lsb_r_1_s0 (
    .Q(dma_dst_lsb_r[1]),
    .D(gpu_raddr[7]),
    .CLK(clk_50_w),
    .CE(dma_dst_lsb_x_0_4) 
);
  DFFE dma_dst_lsb_r_2_s0 (
    .Q(dma_dst_lsb_r[2]),
    .D(gpu_raddr[8]),
    .CLK(clk_50_w),
    .CE(dma_dst_lsb_x_0_4) 
);
  DFFE dma_dst_lsb_r_3_s0 (
    .Q(dma_dst_lsb_r[3]),
    .D(gpu_raddr[9]),
    .CLK(clk_50_w),
    .CE(dma_dst_lsb_x_0_4) 
);
  DFFE dma_dst_lsb_r_4_s0 (
    .Q(dma_dst_lsb_r[4]),
    .D(gpu_raddr[10]),
    .CLK(clk_50_w),
    .CE(dma_dst_lsb_x_0_4) 
);
  DFFE dma_dst_lsb_r_5_s0 (
    .Q(dma_dst_lsb_r[5]),
    .D(gpu_raddr[11]),
    .CLK(clk_50_w),
    .CE(dma_dst_lsb_x_0_4) 
);
  DFFE dma_dst_lsb_r_6_s0 (
    .Q(dma_dst_lsb_r[6]),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(dma_dst_lsb_x_0_4) 
);
  DFFE dma_dst_lsb_r_7_s0 (
    .Q(dma_dst_lsb_r[7]),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(dma_dst_lsb_x_0_4) 
);
  DFFE dma_w_r_0_s0 (
    .Q(dma_w_r[0]),
    .D(gpu_raddr[6]),
    .CLK(clk_50_w),
    .CE(dma_w_x_0_4) 
);
  DFFE dma_w_r_1_s0 (
    .Q(dma_w_r[1]),
    .D(gpu_raddr[7]),
    .CLK(clk_50_w),
    .CE(dma_w_x_0_4) 
);
  DFFE dma_w_r_2_s0 (
    .Q(dma_w_r[2]),
    .D(gpu_raddr[8]),
    .CLK(clk_50_w),
    .CE(dma_w_x_0_4) 
);
  DFFE dma_w_r_3_s0 (
    .Q(dma_w_r[3]),
    .D(gpu_raddr[9]),
    .CLK(clk_50_w),
    .CE(dma_w_x_0_4) 
);
  DFFE dma_w_r_4_s0 (
    .Q(dma_w_r[4]),
    .D(gpu_raddr[10]),
    .CLK(clk_50_w),
    .CE(dma_w_x_0_4) 
);
  DFFE dma_w_r_5_s0 (
    .Q(dma_w_r[5]),
    .D(gpu_raddr[11]),
    .CLK(clk_50_w),
    .CE(dma_w_x_0_4) 
);
  DFFE dma_w_r_6_s0 (
    .Q(dma_w_r[6]),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(dma_w_x_0_4) 
);
  DFFE dma_w_r_7_s0 (
    .Q(dma_w_r[7]),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(dma_w_x_0_4) 
);
  DFFE dma_h_r_0_s0 (
    .Q(dma_h_r[0]),
    .D(gpu_raddr[6]),
    .CLK(clk_50_w),
    .CE(dma_h_x_0_4) 
);
  DFFE dma_h_r_1_s0 (
    .Q(dma_h_r[1]),
    .D(gpu_raddr[7]),
    .CLK(clk_50_w),
    .CE(dma_h_x_0_4) 
);
  DFFE dma_h_r_2_s0 (
    .Q(dma_h_r[2]),
    .D(gpu_raddr[8]),
    .CLK(clk_50_w),
    .CE(dma_h_x_0_4) 
);
  DFFE dma_h_r_3_s0 (
    .Q(dma_h_r[3]),
    .D(gpu_raddr[9]),
    .CLK(clk_50_w),
    .CE(dma_h_x_0_4) 
);
  DFFE dma_h_r_4_s0 (
    .Q(dma_h_r[4]),
    .D(gpu_raddr[10]),
    .CLK(clk_50_w),
    .CE(dma_h_x_0_4) 
);
  DFFE dma_h_r_5_s0 (
    .Q(dma_h_r[5]),
    .D(gpu_raddr[11]),
    .CLK(clk_50_w),
    .CE(dma_h_x_0_4) 
);
  DFFE dma_h_r_6_s0 (
    .Q(dma_h_r[6]),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(dma_h_x_0_4) 
);
  DFFE dma_h_r_7_s0 (
    .Q(dma_h_r[7]),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(dma_h_x_0_4) 
);
  DFFE dma_stride_r_0_s0 (
    .Q(dma_stride_r[0]),
    .D(gpu_raddr[6]),
    .CLK(clk_50_w),
    .CE(dma_stride_x_0_4) 
);
  DFFE dma_stride_r_1_s0 (
    .Q(dma_stride_r[1]),
    .D(gpu_raddr[7]),
    .CLK(clk_50_w),
    .CE(dma_stride_x_0_4) 
);
  DFFE dma_stride_r_2_s0 (
    .Q(dma_stride_r[2]),
    .D(gpu_raddr[8]),
    .CLK(clk_50_w),
    .CE(dma_stride_x_0_4) 
);
  DFFE dma_stride_r_3_s0 (
    .Q(dma_stride_r[3]),
    .D(gpu_raddr[9]),
    .CLK(clk_50_w),
    .CE(dma_stride_x_0_4) 
);
  DFFE dma_stride_r_4_s0 (
    .Q(dma_stride_r[4]),
    .D(gpu_raddr[10]),
    .CLK(clk_50_w),
    .CE(dma_stride_x_0_4) 
);
  DFFE dma_stride_r_5_s0 (
    .Q(dma_stride_r[5]),
    .D(gpu_raddr[11]),
    .CLK(clk_50_w),
    .CE(dma_stride_x_0_4) 
);
  DFFE dma_stride_r_6_s0 (
    .Q(dma_stride_r[6]),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(dma_stride_x_0_4) 
);
  DFFE dma_stride_r_7_s0 (
    .Q(dma_stride_r[7]),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(dma_stride_x_0_4) 
);
  DFFE dma_copy_r_s0 (
    .Q(dma_copy_r),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(dma_inc_x_4) 
);
  DFFE dma_inc_r_s0 (
    .Q(dma_inc_r),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(dma_inc_x_4) 
);
  DFFR dma_trig_r_s0 (
    .Q(dma_trig_r),
    .D(n302_27),
    .CLK(clk_50_w),
    .RESET(dma_trig_x_5) 
);
  DFF dma_pause_r_s0 (
    .Q(dma_pause_r),
    .D(gpu_pause_req),
    .CLK(clk_50_w) 
);
  DFFE dma_r_1_s0 (
    .Q(dma_r[1]),
    .D(dma_x_0[1]),
    .CLK(clk_50_w),
    .CE(dma_r_1_8) 
);
  DFFE dma_r_0_s0 (
    .Q(dma_r[0]),
    .D(dma_x_0[0]),
    .CLK(clk_50_w),
    .CE(dma_r_1_8) 
);
  DFFE dma_src_r_0_s0 (
    .Q(dma_src_r[0]),
    .D(dma_src_x[0]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_1_s0 (
    .Q(dma_src_r[1]),
    .D(dma_src_x[1]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_2_s0 (
    .Q(dma_src_r[2]),
    .D(dma_src_x[2]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_3_s0 (
    .Q(dma_src_r[3]),
    .D(dma_src_x[3]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_4_s0 (
    .Q(dma_src_r[4]),
    .D(dma_src_x[4]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_5_s0 (
    .Q(dma_src_r[5]),
    .D(dma_src_x[5]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_6_s0 (
    .Q(dma_src_r[6]),
    .D(dma_src_x[6]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_7_s0 (
    .Q(dma_src_r[7]),
    .D(dma_src_x[7]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_8_s0 (
    .Q(dma_src_r[8]),
    .D(dma_src_x[8]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_9_s0 (
    .Q(dma_src_r[9]),
    .D(dma_src_x[9]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_10_s0 (
    .Q(dma_src_r[10]),
    .D(dma_src_x[10]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_11_s0 (
    .Q(dma_src_r[11]),
    .D(dma_src_x[11]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_12_s0 (
    .Q(dma_src_r[12]),
    .D(dma_src_x[12]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_13_s0 (
    .Q(dma_src_r[13]),
    .D(dma_src_x[13]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_14_s0 (
    .Q(dma_src_r[14]),
    .D(dma_src_x[14]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_src_r_15_s0 (
    .Q(dma_src_r[15]),
    .D(dma_src_x[15]),
    .CLK(clk_50_w),
    .CE(dma_src_r_0_9) 
);
  DFFE dma_dst_r_0_s0 (
    .Q(dma_dst_r_0[0]),
    .D(dma_dst_x[0]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_1_s0 (
    .Q(dma_dst_r_0[1]),
    .D(dma_dst_x[1]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_2_s0 (
    .Q(dma_dst_r_0[2]),
    .D(dma_dst_x[2]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_3_s0 (
    .Q(dma_dst_r_0[3]),
    .D(dma_dst_x[3]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_4_s0 (
    .Q(dma_dst_r_0[4]),
    .D(dma_dst_x[4]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_5_s0 (
    .Q(dma_dst_r_0[5]),
    .D(dma_dst_x[5]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_6_s0 (
    .Q(dma_dst_r_0[6]),
    .D(dma_dst_x[6]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_7_s0 (
    .Q(dma_dst_r_0[7]),
    .D(dma_dst_x[7]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_8_s0 (
    .Q(dma_dst_r_0[8]),
    .D(dma_dst_x[8]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_9_s0 (
    .Q(dma_dst_r_0[9]),
    .D(dma_dst_x[9]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_10_s0 (
    .Q(dma_dst_r_0[10]),
    .D(dma_dst_x[10]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_11_s0 (
    .Q(dma_dst_r_0[11]),
    .D(dma_dst_x[11]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_12_s0 (
    .Q(dma_dst_r_0[12]),
    .D(dma_dst_x[12]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_13_s0 (
    .Q(dma_dst_r_0[13]),
    .D(dma_dst_x[13]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_14_s0 (
    .Q(dma_dst_r_0[14]),
    .D(dma_dst_x[14]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_dst_r_15_s0 (
    .Q(dma_dst_r_0[15]),
    .D(dma_dst_x[15]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_cnt_r_0_s0 (
    .Q(dma_w_cnt_r[0]),
    .D(dma_w_cnt_x[0]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_cnt_r_1_s0 (
    .Q(dma_w_cnt_r[1]),
    .D(dma_w_cnt_x[1]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_cnt_r_2_s0 (
    .Q(dma_w_cnt_r[2]),
    .D(dma_w_cnt_x[2]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_cnt_r_3_s0 (
    .Q(dma_w_cnt_r[3]),
    .D(dma_w_cnt_x[3]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_cnt_r_4_s0 (
    .Q(dma_w_cnt_r[4]),
    .D(dma_w_cnt_x[4]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_cnt_r_5_s0 (
    .Q(dma_w_cnt_r[5]),
    .D(dma_w_cnt_x[5]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_cnt_r_6_s0 (
    .Q(dma_w_cnt_r[6]),
    .D(dma_w_cnt_x[6]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_cnt_r_7_s0 (
    .Q(dma_w_cnt_r[7]),
    .D(dma_w_cnt_x[7]),
    .CLK(clk_50_w),
    .CE(dma_dst_r_0_11) 
);
  DFFE dma_w_rst_r_0_s0 (
    .Q(dma_w_rst_r[0]),
    .D(dma_w_r[0]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_w_rst_r_1_s0 (
    .Q(dma_w_rst_r[1]),
    .D(dma_w_r[1]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_w_rst_r_2_s0 (
    .Q(dma_w_rst_r[2]),
    .D(dma_w_r[2]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_w_rst_r_3_s0 (
    .Q(dma_w_rst_r[3]),
    .D(dma_w_r[3]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_w_rst_r_4_s0 (
    .Q(dma_w_rst_r[4]),
    .D(dma_w_r[4]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_w_rst_r_5_s0 (
    .Q(dma_w_rst_r[5]),
    .D(dma_w_r[5]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_w_rst_r_6_s0 (
    .Q(dma_w_rst_r[6]),
    .D(dma_w_r[6]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_w_rst_r_7_s0 (
    .Q(dma_w_rst_r[7]),
    .D(dma_w_r[7]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_h_cnt_r_0_s0 (
    .Q(dma_h_cnt_r[0]),
    .D(dma_h_cnt_x[0]),
    .CLK(clk_50_w),
    .CE(dma_h_cnt_r_0_7) 
);
  DFFE dma_h_cnt_r_1_s0 (
    .Q(dma_h_cnt_r[1]),
    .D(dma_h_cnt_x[1]),
    .CLK(clk_50_w),
    .CE(dma_h_cnt_r_0_7) 
);
  DFFE dma_h_cnt_r_2_s0 (
    .Q(dma_h_cnt_r[2]),
    .D(dma_h_cnt_x[2]),
    .CLK(clk_50_w),
    .CE(dma_h_cnt_r_0_7) 
);
  DFFE dma_h_cnt_r_3_s0 (
    .Q(dma_h_cnt_r[3]),
    .D(dma_h_cnt_x[3]),
    .CLK(clk_50_w),
    .CE(dma_h_cnt_r_0_7) 
);
  DFFE dma_h_cnt_r_4_s0 (
    .Q(dma_h_cnt_r[4]),
    .D(dma_h_cnt_x[4]),
    .CLK(clk_50_w),
    .CE(dma_h_cnt_r_0_7) 
);
  DFFE dma_h_cnt_r_5_s0 (
    .Q(dma_h_cnt_r[5]),
    .D(dma_h_cnt_x[5]),
    .CLK(clk_50_w),
    .CE(dma_h_cnt_r_0_7) 
);
  DFFE dma_h_cnt_r_6_s0 (
    .Q(dma_h_cnt_r[6]),
    .D(dma_h_cnt_x[6]),
    .CLK(clk_50_w),
    .CE(dma_h_cnt_r_0_7) 
);
  DFFE dma_h_cnt_r_7_s0 (
    .Q(dma_h_cnt_r[7]),
    .D(dma_h_cnt_x[7]),
    .CLK(clk_50_w),
    .CE(dma_h_cnt_r_0_7) 
);
  DFFE dma_diff_r_0_s0 (
    .Q(dma_diff_r[0]),
    .D(dma_diff_s[0]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_diff_r_1_s0 (
    .Q(dma_diff_r[1]),
    .D(dma_diff_s[1]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_diff_r_2_s0 (
    .Q(dma_diff_r[2]),
    .D(dma_diff_s[2]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_diff_r_3_s0 (
    .Q(dma_diff_r[3]),
    .D(dma_diff_s[3]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_diff_r_4_s0 (
    .Q(dma_diff_r[4]),
    .D(dma_diff_s[4]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_diff_r_5_s0 (
    .Q(dma_diff_r[5]),
    .D(dma_diff_s[5]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_diff_r_6_s0 (
    .Q(dma_diff_r[6]),
    .D(dma_diff_s[6]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_diff_r_7_s0 (
    .Q(dma_diff_r[7]),
    .D(dma_diff_s[7]),
    .CLK(clk_50_w),
    .CE(dma_w_rst_r_0_6) 
);
  DFFE dma_data_r_0_s0 (
    .Q(dma_data_r[0]),
    .D(cpu_dout_s[0]),
    .CLK(clk_50_w),
    .CE(dma_data_r_0_6) 
);
  DFFE dma_data_r_1_s0 (
    .Q(dma_data_r[1]),
    .D(cpu_dout_s[1]),
    .CLK(clk_50_w),
    .CE(dma_data_r_0_6) 
);
  DFFE dma_data_r_2_s0 (
    .Q(dma_data_r[2]),
    .D(cpu_dout_s[2]),
    .CLK(clk_50_w),
    .CE(dma_data_r_0_6) 
);
  DFFE dma_data_r_3_s0 (
    .Q(dma_data_r[3]),
    .D(cpu_dout_s[3]),
    .CLK(clk_50_w),
    .CE(dma_data_r_0_6) 
);
  DFFE dma_data_r_4_s0 (
    .Q(dma_data_r[4]),
    .D(cpu_dout_s[4]),
    .CLK(clk_50_w),
    .CE(dma_data_r_0_6) 
);
  DFFE dma_data_r_5_s0 (
    .Q(dma_data_r[5]),
    .D(cpu_dout_s[5]),
    .CLK(clk_50_w),
    .CE(dma_data_r_0_6) 
);
  DFFE dma_data_r_6_s0 (
    .Q(dma_data_r[6]),
    .D(cpu_dout_s[6]),
    .CLK(clk_50_w),
    .CE(dma_data_r_0_6) 
);
  DFFE dma_data_r_7_s0 (
    .Q(dma_data_r[7]),
    .D(cpu_dout_s[7]),
    .CLK(clk_50_w),
    .CE(dma_data_r_0_6) 
);
  DFFE gstatus_reg_0_s0 (
    .Q(gpu_status[0]),
    .D(gpu_raddr[7]),
    .CLK(clk_50_w),
    .CE(swe_reg) 
);
  DFFE gstatus_reg_1_s0 (
    .Q(gpu_status[1]),
    .D(gpu_raddr[8]),
    .CLK(clk_50_w),
    .CE(swe_reg) 
);
  DFFE gstatus_reg_2_s0 (
    .Q(gpu_status[2]),
    .D(gpu_raddr[9]),
    .CLK(clk_50_w),
    .CE(swe_reg) 
);
  DFFE gstatus_reg_3_s0 (
    .Q(gpu_status[3]),
    .D(gpu_raddr[10]),
    .CLK(clk_50_w),
    .CE(swe_reg) 
);
  DFFE gstatus_reg_4_s0 (
    .Q(gpu_status[4]),
    .D(gpu_raddr[11]),
    .CLK(clk_50_w),
    .CE(swe_reg) 
);
  DFFE gstatus_reg_5_s0 (
    .Q(gpu_status[5]),
    .D(gpu_raddr[12]),
    .CLK(clk_50_w),
    .CE(swe_reg) 
);
  DFFE gstatus_reg_6_s0 (
    .Q(gpu_status[6]),
    .D(gpu_raddr[13]),
    .CLK(clk_50_w),
    .CE(swe_reg) 
);
  DFF mar_sel_0_s0 (
    .Q(mar_sel[0]),
    .D(mar[0]),
    .CLK(clk_50_w) 
);
  DFF mar_sel_1_s0 (
    .Q(mar_sel[1]),
    .D(mar[1]),
    .CLK(clk_50_w) 
);
  DFF mar_sel_2_s0 (
    .Q(mar_sel[2]),
    .D(gpu_addr[0]),
    .CLK(clk_50_w) 
);
  DFF mar_sel_3_s0 (
    .Q(mar_sel[3]),
    .D(gpu_addr[1]),
    .CLK(clk_50_w) 
);
  DFF mar_low4_0_s0 (
    .Q(mar_low4[0]),
    .D(gpu_addr[10]),
    .CLK(clk_50_w) 
);
  DFF mar_low4_1_s0 (
    .Q(mar_low4[1]),
    .D(gpu_addr[11]),
    .CLK(clk_50_w) 
);
  DFF mar_low4_2_s0 (
    .Q(mar_low4[2]),
    .D(gpu_addr[12]),
    .CLK(clk_50_w) 
);
  DFF mar_low4_3_s0 (
    .Q(mar_low4[3]),
    .D(gpu_addr[13]),
    .CLK(clk_50_w) 
);
  DFF rdin_reg_0_s0 (
    .Q(rdin_reg[0]),
    .D(regread[0]),
    .CLK(clk_50_w) 
);
  DFF rdin_reg_1_s0 (
    .Q(rdin_reg[1]),
    .D(regread[1]),
    .CLK(clk_50_w) 
);
  DFF rdin_reg_2_s0 (
    .Q(rdin_reg[2]),
    .D(regread[2]),
    .CLK(clk_50_w) 
);
  DFF rdin_reg_3_s0 (
    .Q(rdin_reg[3]),
    .D(regread[3]),
    .CLK(clk_50_w) 
);
  DFF rdin_reg_4_s0 (
    .Q(rdin_reg[4]),
    .D(regread[4]),
    .CLK(clk_50_w) 
);
  DFF rdin_reg_5_s0 (
    .Q(rdin_reg[5]),
    .D(regread[5]),
    .CLK(clk_50_w) 
);
  DFF rdin_reg_6_s0 (
    .Q(rdin_reg[6]),
    .D(regread[6]),
    .CLK(clk_50_w) 
);
  DFF rdin_reg_7_s0 (
    .Q(rdin_reg[7]),
    .D(regread[7]),
    .CLK(clk_50_w) 
);
  DFF format_6_s0 (
    .Q(format[6]),
    .D(ir[0]),
    .CLK(clk_50_w) 
);
  DFFR format_5_s0 (
    .Q(format[5]),
    .D(ir[1]),
    .CLK(clk_50_w),
    .RESET(ir[0]) 
);
  DFFR format_4_s0 (
    .Q(format[4]),
    .D(n1544_11),
    .CLK(clk_50_w),
    .RESET(ir[0]) 
);
  DFFR format_3_s0 (
    .Q(format[3]),
    .D(n1495_7),
    .CLK(clk_50_w),
    .RESET(ir[0]) 
);
  DFFR format_2_s0 (
    .Q(format[2]),
    .D(n1496_7),
    .CLK(clk_50_w),
    .RESET(ir[0]) 
);
  DFFR format_1_s0 (
    .Q(format[1]),
    .D(n1497_7),
    .CLK(clk_50_w),
    .RESET(ir[0]) 
);
  DFFR format_0_s0 (
    .Q(format[0]),
    .D(n1498_7),
    .CLK(clk_50_w),
    .RESET(ir[0]) 
);
  DFF alu_ctrl_21_s0 (
    .Q(alu_ctrl[21]),
    .D(alu_next[21]),
    .CLK(clk_50_w) 
);
  DFFR alu_ctrl_19_s0 (
    .Q(alu_ctrl[19]),
    .D(ir[2]),
    .CLK(clk_50_w),
    .RESET(alu_next_19_5) 
);
  DFFR alu_ctrl_17_s0 (
    .Q(alu_ctrl[17]),
    .D(n1553_17),
    .CLK(clk_50_w),
    .RESET(alu_next_17_5) 
);
  DFFR alu_ctrl_16_s0 (
    .Q(alu_ctrl[16]),
    .D(n1638_29),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_15_s0 (
    .Q(alu_ctrl[15]),
    .D(n1639_27),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_14_s0 (
    .Q(alu_ctrl[14]),
    .D(n1640_31),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_13_s0 (
    .Q(alu_ctrl[13]),
    .D(n1641_29),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_12_s0 (
    .Q(alu_ctrl[12]),
    .D(n1654_27),
    .CLK(clk_50_w),
    .RESET(alu_next_12_5) 
);
  DFFR alu_ctrl_11_s0 (
    .Q(alu_ctrl[11]),
    .D(n1554_17),
    .CLK(clk_50_w),
    .RESET(alu_next_17_5) 
);
  DFFR alu_ctrl_10_s0 (
    .Q(alu_ctrl[10]),
    .D(alu_next_10_6),
    .CLK(clk_50_w),
    .RESET(alu_next_19_5) 
);
  DFFR alu_ctrl_8_s0 (
    .Q(alu_ctrl[8]),
    .D(n1555_17),
    .CLK(clk_50_w),
    .RESET(alu_next_17_5) 
);
  DFFR alu_ctrl_6_s0 (
    .Q(alu_ctrl[6]),
    .D(n1643_29),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_5_s0 (
    .Q(alu_ctrl[5]),
    .D(n1644_27),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_4_s0 (
    .Q(alu_ctrl[4]),
    .D(n1645_29),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_3_s0 (
    .Q(alu_ctrl[3]),
    .D(n1646_30),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_2_s0 (
    .Q(alu_ctrl[2]),
    .D(n1647_27),
    .CLK(clk_50_w),
    .RESET(alu_next_16_5) 
);
  DFFR alu_ctrl_1_s0 (
    .Q(alu_ctrl[1]),
    .D(n1556_19),
    .CLK(clk_50_w),
    .RESET(alu_next_17_5) 
);
  DFFR alu_ctrl_0_s0 (
    .Q(alu_ctrl[0]),
    .D(n1607_19),
    .CLK(clk_50_w),
    .RESET(alu_next_0_7) 
);
  DFFR shift_ctrl_2_s0 (
    .Q(shift_ctrl[2]),
    .D(n1603_17),
    .CLK(clk_50_w),
    .RESET(alu_next_0_7) 
);
  DFFR shift_ctrl_1_s0 (
    .Q(shift_ctrl[1]),
    .D(n1604_11),
    .CLK(clk_50_w),
    .RESET(alu_next_0_7) 
);
  DFFR shift_ctrl_0_s0 (
    .Q(shift_ctrl[0]),
    .D(n1605_17),
    .CLK(clk_50_w),
    .RESET(alu_next_0_7) 
);
  DFFS byte_s0 (
    .Q(byte),
    .D(byte_next),
    .CLK(clk_50_w),
    .SET(cpu_state_t1[27]) 
);
  DFFR shift_done_s0 (
    .Q(shift_done),
    .D(n2201_3),
    .CLK(clk_50_w),
    .RESET(n2273_6) 
);
  DFFRE shift_overflow_s0 (
    .Q(shift_overflow),
    .D(VCC),
    .CLK(clk_50_w),
    .CE(n2196_3),
    .RESET(shift_load) 
);
  DFFE shift_msb_s0 (
    .Q(shift_msb),
    .D(ws_dout[0]),
    .CLK(clk_50_w),
    .CE(shift_load) 
);
  DFFE shift_carry_s0 (
    .Q(shift_carry),
    .D(n2227_3),
    .CLK(clk_50_w),
    .CE(n6404_3) 
);
  DFFS hold_s0 (
    .Q(hold),
    .D(dma_active_s),
    .CLK(clk_50_w),
    .SET(gpu_pause_req) 
);
  DFF pc_0_s0 (
    .Q(pc[0]),
    .D(n4913_3),
    .CLK(clk_50_w) 
);
  DFF pc_1_s0 (
    .Q(pc[1]),
    .D(n4914_3),
    .CLK(clk_50_w) 
);
  DFF pc_2_s0 (
    .Q(pc[2]),
    .D(n4915_3),
    .CLK(clk_50_w) 
);
  DFF pc_3_s0 (
    .Q(pc[3]),
    .D(n4916_3),
    .CLK(clk_50_w) 
);
  DFF pc_4_s0 (
    .Q(pc[4]),
    .D(n4917_3),
    .CLK(clk_50_w) 
);
  DFF pc_5_s0 (
    .Q(pc[5]),
    .D(n4918_3),
    .CLK(clk_50_w) 
);
  DFF pc_6_s0 (
    .Q(pc[6]),
    .D(n4919_3),
    .CLK(clk_50_w) 
);
  DFF pc_7_s0 (
    .Q(pc[7]),
    .D(n4920_3),
    .CLK(clk_50_w) 
);
  DFF pc_8_s0 (
    .Q(pc[8]),
    .D(n4921_3),
    .CLK(clk_50_w) 
);
  DFF pc_9_s0 (
    .Q(pc[9]),
    .D(n4922_3),
    .CLK(clk_50_w) 
);
  DFF pc_10_s0 (
    .Q(pc[10]),
    .D(n4923_3),
    .CLK(clk_50_w) 
);
  DFF pc_11_s0 (
    .Q(pc[11]),
    .D(n4924_3),
    .CLK(clk_50_w) 
);
  DFF pc_12_s0 (
    .Q(pc[12]),
    .D(n4925_3),
    .CLK(clk_50_w) 
);
  DFF pc_13_s0 (
    .Q(pc[13]),
    .D(n4926_3),
    .CLK(clk_50_w) 
);
  DFF pc_14_s0 (
    .Q(pc[14]),
    .D(n4927_3),
    .CLK(clk_50_w) 
);
  DFF pc_15_s0 (
    .Q(pc[15]),
    .D(n4928_3),
    .CLK(clk_50_w) 
);
  DFFS cpu_state_56_s0 (
    .Q(cpu_state[56]),
    .D(n3965_21),
    .CLK(clk_50_w),
    .SET(n198_6) 
);
  DFFR cpu_state_55_s0 (
    .Q(cpu_state[55]),
    .D(n3970_24),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_54_s0 (
    .Q(cpu_state[54]),
    .D(n3974_22),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_53_s0 (
    .Q(cpu_state[53]),
    .D(cpu_state[54]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_52_s0 (
    .Q(cpu_state[52]),
    .D(cpu_state[53]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_51_s0 (
    .Q(cpu_state[51]),
    .D(n3984_3),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_49_s0 (
    .Q(cpu_state[49]),
    .D(n3995_20),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_48_s0 (
    .Q(cpu_state[48]),
    .D(n3999_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_47_s0 (
    .Q(cpu_state[47]),
    .D(n4003_20),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_46_s0 (
    .Q(cpu_state[46]),
    .D(n4007_21),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_45_s0 (
    .Q(cpu_state[45]),
    .D(n4011_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_44_s0 (
    .Q(cpu_state[44]),
    .D(n4015_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_43_s0 (
    .Q(cpu_state[43]),
    .D(n4019_19),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_42_s0 (
    .Q(cpu_state[42]),
    .D(n4023_21),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_41_s0 (
    .Q(cpu_state[41]),
    .D(n4027_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_40_s0 (
    .Q(cpu_state[40]),
    .D(n4031_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_39_s0 (
    .Q(cpu_state[39]),
    .D(n4035_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_38_s0 (
    .Q(cpu_state[38]),
    .D(cpu_state[39]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_37_s0 (
    .Q(cpu_state[37]),
    .D(cpu_state[38]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_36_s0 (
    .Q(cpu_state[36]),
    .D(cpu_state[37]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_35_s0 (
    .Q(cpu_state[35]),
    .D(cpu_state[36]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_34_s0 (
    .Q(cpu_state[34]),
    .D(n4055_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_33_s0 (
    .Q(cpu_state[33]),
    .D(cpu_state[34]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_31_s0 (
    .Q(cpu_state[31]),
    .D(n4701_12),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_30_s0 (
    .Q(cpu_state[30]),
    .D(n4071_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_29_s0 (
    .Q(cpu_state[29]),
    .D(cpu_state[30]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_27_s0 (
    .Q(cpu_state[27]),
    .D(n4083_20),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_25_s0 (
    .Q(cpu_state[25]),
    .D(n4091_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_24_s0 (
    .Q(cpu_state[24]),
    .D(cpu_state[25]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_23_s0 (
    .Q(cpu_state[23]),
    .D(n4704_10),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_22_s0 (
    .Q(cpu_state[22]),
    .D(cpu_state[23]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_21_s0 (
    .Q(cpu_state[21]),
    .D(n4107_19),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_20_s0 (
    .Q(cpu_state[20]),
    .D(n4111_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_19_s0 (
    .Q(cpu_state[19]),
    .D(cpu_state[20]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_18_s0 (
    .Q(cpu_state[18]),
    .D(cpu_state[19]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_17_s0 (
    .Q(cpu_state[17]),
    .D(n4123_24),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_16_s0 (
    .Q(cpu_state[16]),
    .D(n4127_20),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_15_s0 (
    .Q(cpu_state[15]),
    .D(cpu_state[16]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_14_s0 (
    .Q(cpu_state[14]),
    .D(cpu_state[15]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_13_s0 (
    .Q(cpu_state[13]),
    .D(n4139_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_12_s0 (
    .Q(cpu_state[12]),
    .D(n4143_20),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_11_s0 (
    .Q(cpu_state[11]),
    .D(cpu_state[12]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_10_s0 (
    .Q(cpu_state[10]),
    .D(cpu_state[11]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_9_s0 (
    .Q(cpu_state[9]),
    .D(cpu_state[10]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_8_s0 (
    .Q(cpu_state[8]),
    .D(cpu_state[9]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_7_s0 (
    .Q(cpu_state[7]),
    .D(n4163_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_6_s0 (
    .Q(cpu_state[6]),
    .D(n4167_20),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_5_s0 (
    .Q(cpu_state[5]),
    .D(cpu_state[6]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_4_s0 (
    .Q(cpu_state[4]),
    .D(cpu_state[5]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_3_s0 (
    .Q(cpu_state[3]),
    .D(cpu_state[4]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_2_s0 (
    .Q(cpu_state[2]),
    .D(cpu_state[3]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_1_s0 (
    .Q(cpu_state[1]),
    .D(cpu_state[2]),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFR cpu_state_0_s0 (
    .Q(cpu_state[0]),
    .D(n4191_18),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFSE spi_cs_reg_s0 (
    .Q(spi_cs_d),
    .D(ir[9]),
    .CLK(clk_50_w),
    .CE(spi_cs_reg_5),
    .SET(n198_6) 
);
  DFFR spi_en_s0 (
    .Q(spi_en),
    .D(n4784_3),
    .CLK(clk_50_w),
    .RESET(n198_6) 
);
  DFFE mar_ctrl_s0 (
    .Q(mar_ctrl),
    .D(n4704_12),
    .CLK(clk_50_w),
    .CE(gpu_rst_n) 
);
  DFFE pause_ack_reg_s0 (
    .Q(pause_ack_reg),
    .D(n4194_16),
    .CLK(clk_50_w),
    .CE(gpu_rst_n) 
);
  DFFSE running_reg_s0 (
    .Q(gpu_running),
    .D(gpu_go),
    .CLK(clk_50_w),
    .CE(gpu_rst_n),
    .SET(n4196_6) 
);
  DFFE div_reset_s0 (
    .Q(div_reset),
    .D(cpu_state[34]),
    .CLK(clk_50_w),
    .CE(gpu_rst_n) 
);
  DFFE div_start_s0 (
    .Q(div_start),
    .D(cpu_state[33]),
    .CLK(clk_50_w),
    .CE(gpu_rst_n) 
);
  DFFE shift_load_s0 (
    .Q(shift_load),
    .D(cpu_state[29]),
    .CLK(clk_50_w),
    .CE(gpu_rst_n) 
);
  DFFE ws_we_s0 (
    .Q(ws_we),
    .D(n4701_14),
    .CLK(clk_50_w),
    .CE(gpu_rst_n) 
);
  DFFE vwe_reg_s0 (
    .Q(vwe_reg),
    .D(n4723_10),
    .CLK(clk_50_w),
    .CE(gpu_rst_n) 
);
  DFFRE gwe_reg_s0 (
    .Q(gwe_reg),
    .D(gwe_next),
    .CLK(clk_50_w),
    .CE(gpu_rst_n),
    .RESET(n4726_9) 
);
  DFFRE rwe_reg_s0 (
    .Q(gpu_rwe),
    .D(rwe_next),
    .CLK(clk_50_w),
    .CE(gpu_rst_n),
    .RESET(n4726_9) 
);
  DFFRE pwe_reg_s0 (
    .Q(gpu_pwe),
    .D(pwe_next),
    .CLK(clk_50_w),
    .CE(gpu_rst_n),
    .RESET(n4737_6) 
);
  DFFRE dwe_r_s0 (
    .Q(dwe_r),
    .D(dwe_x),
    .CLK(clk_50_w),
    .CE(gpu_rst_n),
    .RESET(n4726_9) 
);
  DFFRE swe_reg_s0 (
    .Q(swe_reg),
    .D(swe_next),
    .CLK(clk_50_w),
    .CE(gpu_rst_n),
    .RESET(n4726_9) 
);
  DFFE ir_0_s0 (
    .Q(ir[0]),
    .D(n4246_11),
    .CLK(clk_50_w),
    .CE(ir_0_8) 
);
  DFFE ir_1_s0 (
    .Q(ir[1]),
    .D(n4248_11),
    .CLK(clk_50_w),
    .CE(ir_0_8) 
);
  DFFE ir_2_s0 (
    .Q(ir[2]),
    .D(n4250_11),
    .CLK(clk_50_w),
    .CE(ir_0_8) 
);
  DFFE ir_3_s0 (
    .Q(ir[3]),
    .D(n4252_11),
    .CLK(clk_50_w),
    .CE(ir_0_8) 
);
  DFFE ir_4_s0 (
    .Q(ir[4]),
    .D(n4254_11),
    .CLK(clk_50_w),
    .CE(ir_0_8) 
);
  DFFE ir_5_s0 (
    .Q(ir[5]),
    .D(n4256_11),
    .CLK(clk_50_w),
    .CE(ir_0_8) 
);
  DFFE ir_6_s0 (
    .Q(ir[6]),
    .D(n4258_11),
    .CLK(clk_50_w),
    .CE(ir_0_8) 
);
  DFFE ir_7_s0 (
    .Q(ir[7]),
    .D(n4260_11),
    .CLK(clk_50_w),
    .CE(ir_0_8) 
);
  DFFE ir_8_s0 (
    .Q(ir[8]),
    .D(n4262_11),
    .CLK(clk_50_w),
    .CE(ir_8_10) 
);
  DFFE ir_9_s0 (
    .Q(ir[9]),
    .D(n4264_11),
    .CLK(clk_50_w),
    .CE(ir_8_10) 
);
  DFFE ir_10_s0 (
    .Q(ir[10]),
    .D(n4266_11),
    .CLK(clk_50_w),
    .CE(ir_8_10) 
);
  DFFE ir_11_s0 (
    .Q(ir[11]),
    .D(n4268_11),
    .CLK(clk_50_w),
    .CE(ir_8_10) 
);
  DFFE ir_12_s0 (
    .Q(ir[12]),
    .D(n4270_11),
    .CLK(clk_50_w),
    .CE(ir_8_10) 
);
  DFFE ir_13_s0 (
    .Q(ir[13]),
    .D(n4272_11),
    .CLK(clk_50_w),
    .CE(ir_8_10) 
);
  DFFE ir_14_s0 (
    .Q(ir[14]),
    .D(n4274_11),
    .CLK(clk_50_w),
    .CE(ir_8_10) 
);
  DFFE ir_15_s0 (
    .Q(ir[15]),
    .D(n4276_11),
    .CLK(clk_50_w),
    .CE(ir_8_10) 
);
  DFFE Ts_0_s0 (
    .Q(Ts[0]),
    .D(Ts_next_0_11),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE Ts_1_s0 (
    .Q(Ts[1]),
    .D(Ts_next[1]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE S_0_s0 (
    .Q(S[0]),
    .D(S_next[0]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE S_1_s0 (
    .Q(S[1]),
    .D(S_next[1]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE S_2_s0 (
    .Q(S[2]),
    .D(S_next[2]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE S_3_s0 (
    .Q(S[3]),
    .D(S_next[3]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE Td_0_s0 (
    .Q(Td[0]),
    .D(Td_next[0]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE Td_1_s0 (
    .Q(Td[1]),
    .D(Td_next[1]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE D_0_s0 (
    .Q(D[0]),
    .D(D_next[0]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE D_1_s0 (
    .Q(D[1]),
    .D(D_next[1]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE D_2_s0 (
    .Q(D[2]),
    .D(D_next[2]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE D_3_s0 (
    .Q(D[3]),
    .D(D_next[3]),
    .CLK(clk_50_w),
    .CE(n6514_5) 
);
  DFFE cpu_state_return_49_s0 (
    .Q(cpu_state_return[49]),
    .D(cpu_state[50]),
    .CLK(clk_50_w),
    .CE(cpu_state_return_49_8) 
);
  DFFE cpu_state_return_47_s0 (
    .Q(cpu_state_return[47]),
    .D(cpu_state[48]),
    .CLK(clk_50_w),
    .CE(cpu_state_return_49_8) 
);
  DFFE ws_addr_0_s0 (
    .Q(ws_addr[0]),
    .D(n4473_22),
    .CLK(clk_50_w),
    .CE(ws_addr_0_6) 
);
defparam ws_addr_0_s0.INIT=1'b0;
  DFFE ws_addr_1_s0 (
    .Q(ws_addr[1]),
    .D(n4477_22),
    .CLK(clk_50_w),
    .CE(ws_addr_0_6) 
);
defparam ws_addr_1_s0.INIT=1'b0;
  DFFE ws_addr_2_s0 (
    .Q(ws_addr[2]),
    .D(n4481_22),
    .CLK(clk_50_w),
    .CE(ws_addr_0_6) 
);
defparam ws_addr_2_s0.INIT=1'b0;
  DFFE ws_addr_3_s0 (
    .Q(ws_addr[3]),
    .D(n4485_22),
    .CLK(clk_50_w),
    .CE(ws_addr_0_6) 
);
defparam ws_addr_3_s0.INIT=1'b0;
  DFFE auto_inc_s0 (
    .Q(auto_inc),
    .D(n4487_11),
    .CLK(clk_50_w),
    .CE(cpu_state_return_49_8) 
);
  DFFE src_oper_0_s0 (
    .Q(src_oper[0]),
    .D(n4489_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_1_s0 (
    .Q(src_oper[1]),
    .D(n4491_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_2_s0 (
    .Q(src_oper[2]),
    .D(n4493_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_3_s0 (
    .Q(src_oper[3]),
    .D(n4495_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_4_s0 (
    .Q(src_oper[4]),
    .D(n4497_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_5_s0 (
    .Q(src_oper[5]),
    .D(n4499_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_6_s0 (
    .Q(src_oper[6]),
    .D(n4501_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_7_s0 (
    .Q(src_oper[7]),
    .D(n4503_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_8_s0 (
    .Q(src_oper[8]),
    .D(n4505_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_9_s0 (
    .Q(src_oper[9]),
    .D(n4507_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_10_s0 (
    .Q(src_oper[10]),
    .D(n4509_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_11_s0 (
    .Q(src_oper[11]),
    .D(n4511_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_12_s0 (
    .Q(src_oper[12]),
    .D(n4513_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_13_s0 (
    .Q(src_oper[13]),
    .D(n4515_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_14_s0 (
    .Q(src_oper[14]),
    .D(n4517_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE src_oper_15_s0 (
    .Q(src_oper[15]),
    .D(n4519_14),
    .CLK(clk_50_w),
    .CE(src_oper_0_9) 
);
  DFFE ea_src_0_s0 (
    .Q(ea_src[0]),
    .D(ea_dst[0]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_1_s0 (
    .Q(ea_src[1]),
    .D(ea_dst[1]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_2_s0 (
    .Q(ea_src[2]),
    .D(ea_dst[2]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_3_s0 (
    .Q(ea_src[3]),
    .D(ea_dst[3]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_4_s0 (
    .Q(ea_src[4]),
    .D(ea_dst[4]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_5_s0 (
    .Q(ea_src[5]),
    .D(ea_dst[5]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_6_s0 (
    .Q(ea_src[6]),
    .D(ea_dst[6]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_7_s0 (
    .Q(ea_src[7]),
    .D(ea_dst[7]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_8_s0 (
    .Q(ea_src[8]),
    .D(ea_dst[8]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_9_s0 (
    .Q(ea_src[9]),
    .D(gpu_paddr[0]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_10_s0 (
    .Q(ea_src[10]),
    .D(gpu_paddr[1]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_11_s0 (
    .Q(ea_src[11]),
    .D(gpu_paddr[2]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_12_s0 (
    .Q(ea_src[12]),
    .D(gpu_paddr[3]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_13_s0 (
    .Q(ea_src[13]),
    .D(gpu_paddr[4]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_14_s0 (
    .Q(ea_src[14]),
    .D(gpu_paddr[5]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE ea_src_15_s0 (
    .Q(ea_src[15]),
    .D(ea_dst[15]),
    .CLK(clk_50_w),
    .CE(n6656_5) 
);
  DFFE alu_to_ws_s0 (
    .Q(alu_to_ws),
    .D(n4554_11),
    .CLK(clk_50_w),
    .CE(alu_to_ws_6) 
);
  DFFE dst_oper_0_s0 (
    .Q(dst_oper[0]),
    .D(n4557_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_1_s0 (
    .Q(dst_oper[1]),
    .D(n4560_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_2_s0 (
    .Q(dst_oper[2]),
    .D(n4563_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_3_s0 (
    .Q(dst_oper[3]),
    .D(n4566_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_4_s0 (
    .Q(dst_oper[4]),
    .D(n4569_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_5_s0 (
    .Q(dst_oper[5]),
    .D(n4572_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_6_s0 (
    .Q(dst_oper[6]),
    .D(n4575_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_7_s0 (
    .Q(dst_oper[7]),
    .D(n4578_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_8_s0 (
    .Q(dst_oper[8]),
    .D(n4581_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_9_s0 (
    .Q(dst_oper[9]),
    .D(n4584_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_10_s0 (
    .Q(dst_oper[10]),
    .D(n4587_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_11_s0 (
    .Q(dst_oper[11]),
    .D(n4590_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_12_s0 (
    .Q(dst_oper[12]),
    .D(n4593_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_13_s0 (
    .Q(dst_oper[13]),
    .D(n4596_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_14_s0 (
    .Q(dst_oper[14]),
    .D(n4599_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE dst_oper_15_s0 (
    .Q(dst_oper[15]),
    .D(n4602_11),
    .CLK(clk_50_w),
    .CE(dst_oper_0_9) 
);
  DFFE alu_reg_0_s0 (
    .Q(alu_reg[0]),
    .D(alu_out[1]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_1_s0 (
    .Q(alu_reg[1]),
    .D(alu_out[2]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_2_s0 (
    .Q(alu_reg[2]),
    .D(alu_out[3]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_3_s0 (
    .Q(alu_reg[3]),
    .D(alu_out[4]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_4_s0 (
    .Q(gpu_pdout[0]),
    .D(alu_out[5]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_5_s0 (
    .Q(gpu_pdout[1]),
    .D(alu_out[6]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_6_s0 (
    .Q(gpu_pdout[2]),
    .D(alu_out[7]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_7_s0 (
    .Q(gpu_pdout[3]),
    .D(alu_out[8]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_8_s0 (
    .Q(gpu_pdout[4]),
    .D(alu_out[9]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_9_s0 (
    .Q(gpu_pdout[5]),
    .D(alu_out[10]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_10_s0 (
    .Q(gpu_pdout[6]),
    .D(alu_out[11]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_11_s0 (
    .Q(gpu_pdout[7]),
    .D(alu_out[12]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_12_s0 (
    .Q(gpu_pdout[8]),
    .D(alu_out[13]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_13_s0 (
    .Q(gpu_pdout[9]),
    .D(alu_out[14]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_14_s0 (
    .Q(gpu_pdout[10]),
    .D(alu_out[15]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_reg_15_s0 (
    .Q(gpu_pdout[11]),
    .D(alu_out[16]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE alu_carry_s0 (
    .Q(alu_carry),
    .D(alu_out[0]),
    .CLK(clk_50_w),
    .CE(n6690_5) 
);
  DFFE t1_0_s0 (
    .Q(t1[0]),
    .D(n4640_42),
    .CLK(clk_50_w),
    .CE(t1_0_15) 
);
  DFFE t1_1_s0 (
    .Q(t1[1]),
    .D(n4644_42),
    .CLK(clk_50_w),
    .CE(t1_0_15) 
);
  DFFE t1_2_s0 (
    .Q(t1[2]),
    .D(n4648_42),
    .CLK(clk_50_w),
    .CE(t1_0_15) 
);
  DFFE t1_3_s0 (
    .Q(t1[3]),
    .D(n4652_42),
    .CLK(clk_50_w),
    .CE(t1_0_15) 
);
  DFFE t1_4_s0 (
    .Q(t1[4]),
    .D(n4656_41),
    .CLK(clk_50_w),
    .CE(t1_0_15) 
);
  DFFE t1_5_s0 (
    .Q(t1[5]),
    .D(n4660_42),
    .CLK(clk_50_w),
    .CE(t1_0_15) 
);
  DFFE t1_6_s0 (
    .Q(t1[6]),
    .D(n4664_42),
    .CLK(clk_50_w),
    .CE(t1_0_15) 
);
  DFFE t1_7_s0 (
    .Q(t1[7]),
    .D(n4668_42),
    .CLK(clk_50_w),
    .CE(t1_0_15) 
);
  DFFE t1_8_s0 (
    .Q(t1[8]),
    .D(n4672_42),
    .CLK(clk_50_w),
    .CE(t1_15_6) 
);
  DFFE t1_9_s0 (
    .Q(t1[9]),
    .D(n4676_42),
    .CLK(clk_50_w),
    .CE(t1_15_6) 
);
  DFFE t1_10_s0 (
    .Q(gpu_raddr[0]),
    .D(n4680_42),
    .CLK(clk_50_w),
    .CE(t1_15_6) 
);
  DFFE t1_11_s0 (
    .Q(gpu_raddr[1]),
    .D(n4684_42),
    .CLK(clk_50_w),
    .CE(t1_15_6) 
);
  DFFE t1_12_s0 (
    .Q(gpu_raddr[2]),
    .D(n4688_42),
    .CLK(clk_50_w),
    .CE(t1_15_6) 
);
  DFFE t1_13_s0 (
    .Q(gpu_raddr[3]),
    .D(n4692_42),
    .CLK(clk_50_w),
    .CE(t1_15_6) 
);
  DFFE t1_14_s0 (
    .Q(gpu_raddr[4]),
    .D(n4696_42),
    .CLK(clk_50_w),
    .CE(t1_15_6) 
);
  DFFE t1_15_s0 (
    .Q(gpu_raddr[5]),
    .D(n4698_46),
    .CLK(clk_50_w),
    .CE(t1_15_6) 
);
  DFFE mem_dout_0_s0 (
    .Q(gpu_raddr[6]),
    .D(n4706_11),
    .CLK(clk_50_w),
    .CE(mem_dout_0_7) 
);
  DFFE mem_dout_1_s0 (
    .Q(gpu_raddr[7]),
    .D(n4708_11),
    .CLK(clk_50_w),
    .CE(mem_dout_0_7) 
);
  DFFE mem_dout_2_s0 (
    .Q(gpu_raddr[8]),
    .D(n4710_11),
    .CLK(clk_50_w),
    .CE(mem_dout_0_7) 
);
  DFFE mem_dout_3_s0 (
    .Q(gpu_raddr[9]),
    .D(n4712_11),
    .CLK(clk_50_w),
    .CE(mem_dout_0_7) 
);
  DFFE mem_dout_4_s0 (
    .Q(gpu_raddr[10]),
    .D(n4714_11),
    .CLK(clk_50_w),
    .CE(mem_dout_0_7) 
);
  DFFE mem_dout_5_s0 (
    .Q(gpu_raddr[11]),
    .D(n4716_11),
    .CLK(clk_50_w),
    .CE(mem_dout_0_7) 
);
  DFFE mem_dout_6_s0 (
    .Q(gpu_raddr[12]),
    .D(n4718_11),
    .CLK(clk_50_w),
    .CE(mem_dout_0_7) 
);
  DFFE mem_dout_7_s0 (
    .Q(gpu_raddr[13]),
    .D(n4720_11),
    .CLK(clk_50_w),
    .CE(mem_dout_0_7) 
);
  DFFE LGT_s0 (
    .Q(LGT),
    .D(n3380_3),
    .CLK(clk_50_w),
    .CE(n6702_5) 
);
defparam LGT_s0.INIT=1'b0;
  DFFE AGT_s0 (
    .Q(AGT),
    .D(n3381_3),
    .CLK(clk_50_w),
    .CE(n6702_5) 
);
defparam AGT_s0.INIT=1'b0;
  DFFE EQUAL_s0 (
    .Q(EQUAL),
    .D(n3382_3),
    .CLK(clk_50_w),
    .CE(n6702_5) 
);
defparam EQUAL_s0.INIT=1'b0;
  DFFE CARRY_s0 (
    .Q(CARRY),
    .D(CARRY_next),
    .CLK(clk_50_w),
    .CE(CARRY_6) 
);
defparam CARRY_s0.INIT=1'b0;
  DFFE OVFLW_s0 (
    .Q(OVFLW),
    .D(n3384_3),
    .CLK(clk_50_w),
    .CE(n6702_5) 
);
defparam OVFLW_s0.INIT=1'b0;
  DFFE PARITY_s0 (
    .Q(PARITY),
    .D(PARITY_next),
    .CLK(clk_50_w),
    .CE(PARITY_6) 
);
defparam PARITY_s0.INIT=1'b0;
  DFFE div_overflow_s0 (
    .Q(div_overflow),
    .D(cpu_state[33]),
    .CLK(clk_50_w),
    .CE(div_overflow_8) 
);
  DFFRE shift_cnt_init_4_s0 (
    .Q(shift_cnt_init[4]),
    .D(n3472_3),
    .CLK(clk_50_w),
    .CE(n6712_5),
    .RESET(n3478_6) 
);
  DFFE shift_cnt_init_3_s0 (
    .Q(shift_cnt_init[3]),
    .D(n3479_3),
    .CLK(clk_50_w),
    .CE(n6712_5) 
);
  DFFE shift_cnt_init_2_s0 (
    .Q(shift_cnt_init[2]),
    .D(n3480_3),
    .CLK(clk_50_w),
    .CE(n6712_5) 
);
  DFFE shift_cnt_init_1_s0 (
    .Q(shift_cnt_init[1]),
    .D(n3481_3),
    .CLK(clk_50_w),
    .CE(n6712_5) 
);
  DFFE shift_cnt_init_0_s0 (
    .Q(shift_cnt_init[0]),
    .D(n3482_3),
    .CLK(clk_50_w),
    .CE(n6712_5) 
);
  DFFE ws_dst_0_s0 (
    .Q(ws_dst[0]),
    .D(n4772_11),
    .CLK(clk_50_w),
    .CE(ws_dst_0_8) 
);
  DFFE ws_dst_1_s0 (
    .Q(ws_dst[1]),
    .D(n4775_11),
    .CLK(clk_50_w),
    .CE(ws_dst_0_8) 
);
  DFFE ws_dst_2_s0 (
    .Q(ws_dst[2]),
    .D(n4778_11),
    .CLK(clk_50_w),
    .CE(ws_dst_0_8) 
);
  DFFE ws_dst_3_s0 (
    .Q(ws_dst[3]),
    .D(n4781_11),
    .CLK(clk_50_w),
    .CE(ws_dst_0_8) 
);
  DFFE t2_0_s0 (
    .Q(t2[0]),
    .D(n4788_11),
    .CLK(clk_50_w),
    .CE(t2_0_6) 
);
  DFFE t2_1_s0 (
    .Q(t2[1]),
    .D(n4792_11),
    .CLK(clk_50_w),
    .CE(t2_0_6) 
);
  DFFE t2_2_s0 (
    .Q(t2[2]),
    .D(n4796_11),
    .CLK(clk_50_w),
    .CE(t2_0_6) 
);
  DFFE t2_3_s0 (
    .Q(t2[3]),
    .D(n4800_11),
    .CLK(clk_50_w),
    .CE(t2_0_6) 
);
  DFFE t2_4_s0 (
    .Q(t2[4]),
    .D(n4804_11),
    .CLK(clk_50_w),
    .CE(t2_0_6) 
);
  DFFE t2_5_s0 (
    .Q(t2[5]),
    .D(n4808_11),
    .CLK(clk_50_w),
    .CE(t2_0_6) 
);
  DFFE t2_6_s0 (
    .Q(t2[6]),
    .D(n4812_11),
    .CLK(clk_50_w),
    .CE(t2_0_6) 
);
  DFFE t2_7_s0 (
    .Q(t2[7]),
    .D(n4816_11),
    .CLK(clk_50_w),
    .CE(t2_0_6) 
);
  DFFE t2_8_s0 (
    .Q(t2[8]),
    .D(n4820_11),
    .CLK(clk_50_w),
    .CE(t2_8_6) 
);
  DFFE t2_9_s0 (
    .Q(t2[9]),
    .D(n4824_11),
    .CLK(clk_50_w),
    .CE(t2_8_6) 
);
  DFFE t2_10_s0 (
    .Q(t2[10]),
    .D(n4828_11),
    .CLK(clk_50_w),
    .CE(t2_8_6) 
);
  DFFE t2_11_s0 (
    .Q(t2[11]),
    .D(n4832_11),
    .CLK(clk_50_w),
    .CE(t2_8_6) 
);
  DFFE t2_12_s0 (
    .Q(t2[12]),
    .D(n4836_11),
    .CLK(clk_50_w),
    .CE(t2_8_6) 
);
  DFFE t2_13_s0 (
    .Q(t2[13]),
    .D(n4840_11),
    .CLK(clk_50_w),
    .CE(t2_8_6) 
);
  DFFE t2_14_s0 (
    .Q(t2[14]),
    .D(n4844_11),
    .CLK(clk_50_w),
    .CE(t2_8_6) 
);
  DFFE t2_15_s0 (
    .Q(t2[15]),
    .D(n4848_11),
    .CLK(clk_50_w),
    .CE(t2_8_6) 
);
  DFFE ea_dst_0_s0 (
    .Q(ea_dst[0]),
    .D(n4850_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_1_s0 (
    .Q(ea_dst[1]),
    .D(n4852_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_2_s0 (
    .Q(ea_dst[2]),
    .D(n4854_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_3_s0 (
    .Q(ea_dst[3]),
    .D(n4856_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_4_s0 (
    .Q(ea_dst[4]),
    .D(n4858_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_5_s0 (
    .Q(ea_dst[5]),
    .D(n4860_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_6_s0 (
    .Q(ea_dst[6]),
    .D(n4862_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_7_s0 (
    .Q(ea_dst[7]),
    .D(n4864_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_8_s0 (
    .Q(ea_dst[8]),
    .D(n4866_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_9_s0 (
    .Q(gpu_paddr[0]),
    .D(n4868_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_10_s0 (
    .Q(gpu_paddr[1]),
    .D(n4870_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_11_s0 (
    .Q(gpu_paddr[2]),
    .D(n4872_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_12_s0 (
    .Q(gpu_paddr[3]),
    .D(n4874_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_13_s0 (
    .Q(gpu_paddr[4]),
    .D(n4876_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_14_s0 (
    .Q(gpu_paddr[5]),
    .D(n4878_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ea_dst_15_s0 (
    .Q(ea_dst[15]),
    .D(n4880_13),
    .CLK(clk_50_w),
    .CE(ea_dst_0_9) 
);
  DFFE ws_dst_save_8_s0 (
    .Q(ws_dst_save[8]),
    .D(ws_dout[8]),
    .CLK(clk_50_w),
    .CE(n6744_5) 
);
  DFFE ws_dst_save_9_s0 (
    .Q(ws_dst_save[9]),
    .D(ws_dout[9]),
    .CLK(clk_50_w),
    .CE(n6744_5) 
);
  DFFE ws_dst_save_10_s0 (
    .Q(ws_dst_save[10]),
    .D(ws_dout[10]),
    .CLK(clk_50_w),
    .CE(n6744_5) 
);
  DFFE ws_dst_save_11_s0 (
    .Q(ws_dst_save[11]),
    .D(ws_dout[11]),
    .CLK(clk_50_w),
    .CE(n6744_5) 
);
  DFFE ws_dst_save_12_s0 (
    .Q(ws_dst_save[12]),
    .D(ws_dout[12]),
    .CLK(clk_50_w),
    .CE(n6744_5) 
);
  DFFE ws_dst_save_13_s0 (
    .Q(ws_dst_save[13]),
    .D(ws_dout[13]),
    .CLK(clk_50_w),
    .CE(n6744_5) 
);
  DFFE ws_dst_save_14_s0 (
    .Q(ws_dst_save[14]),
    .D(ws_dout[14]),
    .CLK(clk_50_w),
    .CE(n6744_5) 
);
  DFFE ws_dst_save_15_s0 (
    .Q(ws_dst_save[15]),
    .D(ws_dout[15]),
    .CLK(clk_50_w),
    .CE(n6744_5) 
);
  DFFE shift_reg_0_s1 (
    .Q(shift_reg[0]),
    .D(n2228_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_0_s1.INIT=1'b0;
  DFFE shift_reg_1_s1 (
    .Q(shift_reg[1]),
    .D(n2229_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_1_s1.INIT=1'b0;
  DFFE shift_reg_2_s1 (
    .Q(shift_reg[2]),
    .D(n2230_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_2_s1.INIT=1'b0;
  DFFE shift_reg_3_s1 (
    .Q(shift_reg[3]),
    .D(n2231_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_3_s1.INIT=1'b0;
  DFFE shift_reg_4_s1 (
    .Q(shift_reg[4]),
    .D(n2232_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_4_s1.INIT=1'b0;
  DFFE shift_reg_5_s1 (
    .Q(shift_reg[5]),
    .D(n2233_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_5_s1.INIT=1'b0;
  DFFE shift_reg_6_s1 (
    .Q(shift_reg[6]),
    .D(n2234_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_6_s1.INIT=1'b0;
  DFFE shift_reg_7_s1 (
    .Q(shift_reg[7]),
    .D(n2235_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_7_s1.INIT=1'b0;
  DFFE shift_reg_8_s1 (
    .Q(shift_reg[8]),
    .D(n2236_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_8_s1.INIT=1'b0;
  DFFE shift_reg_9_s1 (
    .Q(shift_reg[9]),
    .D(n2237_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_9_s1.INIT=1'b0;
  DFFE shift_reg_10_s1 (
    .Q(shift_reg[10]),
    .D(n2238_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_10_s1.INIT=1'b0;
  DFFE shift_reg_11_s1 (
    .Q(shift_reg[11]),
    .D(n2239_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_11_s1.INIT=1'b0;
  DFFE shift_reg_12_s1 (
    .Q(shift_reg[12]),
    .D(n2240_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_12_s1.INIT=1'b0;
  DFFE shift_reg_13_s1 (
    .Q(shift_reg[13]),
    .D(n2241_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_13_s1.INIT=1'b0;
  DFFE shift_reg_14_s1 (
    .Q(shift_reg[14]),
    .D(n2242_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_14_s1.INIT=1'b0;
  DFFE shift_reg_15_s1 (
    .Q(shift_reg[15]),
    .D(n2243_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_reg_15_s1.INIT=1'b0;
  DFFE shift_cnt_3_s1 (
    .Q(shift_cnt[3]),
    .D(n2262_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_cnt_3_s1.INIT=1'b0;
  DFFE shift_cnt_2_s1 (
    .Q(shift_cnt[2]),
    .D(n2263_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_cnt_2_s1.INIT=1'b0;
  DFFE shift_cnt_1_s1 (
    .Q(shift_cnt[1]),
    .D(n2264_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_cnt_1_s1.INIT=1'b0;
  DFFE shift_cnt_0_s1 (
    .Q(shift_cnt[0]),
    .D(n2265_3),
    .CLK(clk_50_w),
    .CE(shift_reg_0_10) 
);
defparam shift_cnt_0_s1.INIT=1'b0;
  DFFE spi_din_7_s2 (
    .Q(spi_din_7_5),
    .D(spi_din_7_24),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE spi_din_7_s4 (
    .Q(spi_din_7_9),
    .D(spi_din_7_21),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFE spi_din_7_s6 (
    .Q(spi_din_7_13),
    .D(spi_din_7_23),
    .CLK(clk_50_w),
    .CE(n213_8) 
);
  DFFS alu_ctrl_20_s1 (
    .Q(alu_ctrl[20]),
    .D(alu_next_20_10),
    .CLK(clk_50_w),
    .SET(alu_next_20_15) 
);
  DFFS alu_ctrl_18_s1 (
    .Q(alu_ctrl[18]),
    .D(alu_next_18_10),
    .CLK(clk_50_w),
    .SET(alu_next_18_16) 
);
  DFFS alu_ctrl_9_s1 (
    .Q(alu_ctrl[9]),
    .D(alu_next_9_10),
    .CLK(clk_50_w),
    .SET(alu_next_9_12) 
);
  DFFS alu_ctrl_7_s1 (
    .Q(alu_ctrl[7]),
    .D(alu_next_7_10),
    .CLK(clk_50_w),
    .SET(alu_next_7_12) 
);
  DFFRE cpu_state_50_s1 (
    .Q(cpu_state[50]),
    .D(n3991_25),
    .CLK(clk_50_w),
    .CE(cpu_state_50_10),
    .RESET(n198_6) 
);
defparam cpu_state_50_s1.INIT=1'b0;
  DFFRE cpu_state_32_s1 (
    .Q(cpu_state[32]),
    .D(n4063_27),
    .CLK(clk_50_w),
    .CE(cpu_state_32_8),
    .RESET(n198_6) 
);
defparam cpu_state_32_s1.INIT=1'b0;
  DFFRE cpu_state_28_s1 (
    .Q(cpu_state[28]),
    .D(cpu_state[29]),
    .CLK(clk_50_w),
    .CE(cpu_state_28_8),
    .RESET(n198_6) 
);
defparam cpu_state_28_s1.INIT=1'b0;
  DFFRE cpu_state_26_s1 (
    .Q(cpu_state[26]),
    .D(cpu_state[27]),
    .CLK(clk_50_w),
    .CE(cpu_state_26_8),
    .RESET(n198_6) 
);
defparam cpu_state_26_s1.INIT=1'b0;
  DFFR spi_counter_0_s1 (
    .Q(spi_counter[0]),
    .D(n165_8),
    .CLK(clk_50_w),
    .RESET(n179_12) 
);
defparam spi_counter_0_s1.INIT=1'b0;
  DFF shift_cnt_4_s3 (
    .Q(shift_cnt[4]),
    .D(n2261_6),
    .CLK(clk_50_w) 
);
defparam shift_cnt_4_s3.INIT=1'b0;
  SP gpuram_gpuram_0_0_s (
    .DO({DO[31:8],gdout[0],gdout[1],gdout[2],gdout[3],gdout[4],gdout[5],gdout[6],gdout[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,gpu_raddr[6],gpu_raddr[7],gpu_raddr[8],gpu_raddr[9],gpu_raddr[10],gpu_raddr[11],gpu_raddr[12],gpu_raddr[13]}),
    .BLKSEL({GND,GND,GND}),
    .AD({gpu_addr[3],gpu_addr[4],gpu_addr[5],gpu_addr[6],gpu_addr[7],gpu_addr[8],gpu_addr[9],gpu_addr[10],gpu_addr[11],gpu_addr[12],gpu_addr[13],GND,GND,GND}),
    .WRE(gwe_reg),
    .CLK(clk_50_w),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam gpuram_gpuram_0_0_s.BIT_WIDTH=8;
defparam gpuram_gpuram_0_0_s.BLK_SEL=3'b000;
defparam gpuram_gpuram_0_0_s.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA40B44094405A4036400D10FE470F02;
defparam gpuram_gpuram_0_0_s.INIT_RAM_01=256'hA0C0043F60C0023F20C0F7109006064021C07109003F60D0C10440031C41A00C;
defparam gpuram_gpuram_0_0_s.INIT_RAM_02=256'hB440A0060B0D5B04FD16020670DC0310FD16020640DC10D00513013FE0D0063F;
defparam gpuram_gpuram_0_0_s.INIT_RAM_03=256'h20D0C004FD16020601CC00040202C104C0C0300A046020D0C0041613C7C10B0F;
defparam gpuram_gpuram_0_0_s.INIT_RAM_04=256'h00C8D4410002003F1A4120D85B0400B04F4120D8AC41A00C03A0300AC0064F41;
defparam gpuram_gpuram_0_0_s.INIT_RAM_05=256'h184120C01313013F20D0C7045B04063F00C810400002043F00C806400002023F;
defparam gpuram_gpuram_0_0_s.INIT_RAM_06=256'hF11600060910FC1604060316B58D40410602023F0502050004025041A00C0006;
defparam gpuram_gpuram_0_0_s.INIT_RAM_07=256'hB440A0060B0D5B0400B007D847059841A00C031440805041A00C023F20C00910;
defparam gpuram_gpuram_0_0_s.INIT_RAM_08=256'h104100020000000000000000000000055B04AC41A00C0C3F20C00413C7C10B0F;
defparam gpuram_gpuram_0_0_s.INIT_RAM_09=256'h000CC003FD1602063136070002023032303230320232A003000B020214410102;
defparam gpuram_gpuram_0_0_s.INIT_RAM_0A=256'h400A000D000C184160C0031A1841008800000000000020202020202020202020;
defparam gpuram_gpuram_0_0_s.INIT_RAM_0B=256'h0132C1060132A0031000020240410302144160A081050117164120A0000B0102;
defparam gpuram_gpuram_0_0_s.INIT_RAM_0C=256'h40410102003F0002000C184160C0000FC003FD160206333600360032C0060032;
defparam gpuram_gpuram_0_0_s.INIT_RAM_0D=256'hA003000B03024D41A0D0C2064E41A0D04A410102000CFD16020631CC08000202;
defparam gpuram_gpuram_0_0_s.INIT_RAM_0E=256'h000000000000000000004003000CC003FD160206303601363132313231320332;
defparam gpuram_gpuram_0_0_s.READ_MODE=1'b0;
defparam gpuram_gpuram_0_0_s.RESET_MODE="SYNC";
defparam gpuram_gpuram_0_0_s.WRITE_MODE=2'b10;
  RAM16S4 regfile_regfile_0_0_s (
    .DO({ws_dout[12],ws_dout[13],ws_dout[14],ws_dout[15]}),
    .DI({gpu_raddr[2],gpu_raddr[3],gpu_raddr[4],gpu_raddr[5]}),
    .AD({ws_addr[0],ws_addr[1],ws_addr[2],ws_addr[3]}),
    .WRE(ws_we),
    .CLK(clk_50_w) 
);
  RAM16S4 regfile_regfile_0_1_s (
    .DO({ws_dout[8],ws_dout[9],ws_dout[10],ws_dout[11]}),
    .DI({t1[8],t1[9],gpu_raddr[0],gpu_raddr[1]}),
    .AD({ws_addr[0],ws_addr[1],ws_addr[2],ws_addr[3]}),
    .WRE(ws_we),
    .CLK(clk_50_w) 
);
  RAM16S4 regfile_regfile_0_2_s (
    .DO({ws_dout[4],ws_dout[5],ws_dout[6],ws_dout[7]}),
    .DI({t1[4],t1[5],t1[6],t1[7]}),
    .AD({ws_addr[0],ws_addr[1],ws_addr[2],ws_addr[3]}),
    .WRE(ws_we),
    .CLK(clk_50_w) 
);
  RAM16S4 regfile_regfile_0_3_s (
    .DO({ws_dout[0],ws_dout[1],ws_dout[2],ws_dout[3]}),
    .DI({t1[0],t1[1],t1[2],t1[3]}),
    .AD({ws_addr[0],ws_addr[1],ws_addr[2],ws_addr[3]}),
    .WRE(ws_we),
    .CLK(clk_50_w) 
);
  RAM16S1 spi_din_7_s8 (
    .DO(spi_din[0]),
    .DI(spi_miso_d),
    .AD({GND,spi_din_7_13,spi_din_7_9,spi_din_7_5}),
    .WRE(n213_8),
    .CLK(clk_50_w) 
);
  MULT18X18 n2304_s1 (
    .DOUT({DOUT[35:32],mpy_out[0],mpy_out[1],mpy_out[2],mpy_out[3],mpy_out[4],mpy_out[5],mpy_out[6],mpy_out[7],mpy_out[8],mpy_out[9],mpy_out[10],mpy_out[11],mpy_out[12],mpy_out[13],mpy_out[14],mpy_out[15],mpy_out[16],mpy_out[17],mpy_out[18],mpy_out[19],mpy_out[20],mpy_out[21],mpy_out[22],mpy_out[23],mpy_out[24],mpy_out[25],mpy_out[26],mpy_out[27],mpy_out[28],mpy_out[29],mpy_out[30],mpy_out[31]}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({GND,GND,src_oper[0],src_oper[1],src_oper[2],src_oper[3],src_oper[4],src_oper[5],src_oper[6],src_oper[7],alu_sa[8],alu_sa[9],alu_sa[10],alu_sa[11],alu_sa[12],alu_sa[13],alu_sa[14],alu_sa[15]}),
    .B({GND,GND,dst_oper[0],dst_oper[1],dst_oper[2],dst_oper[3],dst_oper[4],dst_oper[5],dst_oper[6],dst_oper[7],alu_da[8],alu_da[9],alu_da[10],alu_da[11],alu_da[12],alu_da[13],alu_da[14],alu_da[15]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_50_w),
    .CE(VCC),
    .RESET(GND) 
);
defparam n2304_s1.AREG=1'b0;
defparam n2304_s1.ASIGN_REG=1'b0;
defparam n2304_s1.BREG=1'b0;
defparam n2304_s1.BSIGN_REG=1'b0;
defparam n2304_s1.MULT_RESET_MODE="SYNC";
defparam n2304_s1.OUT_REG=1'b1;
defparam n2304_s1.PIPE_REG=1'b0;
defparam n2304_s1.SOA_REG=1'b0;
  MULT9X9 n27_s2 (
    .DOUT({DOUT_0[17:14],bml_yoff[2],bml_yoff[3],bml_yoff[4],bml_yoff[5],bml_yoff[6],bml_yoff[7],bml_yoff[8],bml_yoff[9],bml_yoff[10],bml_yoff[11],bml_yoff[12],bml_yoff[13],bml_yoff[14],bml_yoff[15]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,t2[8],t2[9],t2[10],t2[11],t2[12],t2[13],t2[14],t2[15]}),
    .B({GND,GND,wmul9bit_s[0],wmul9bit[1],wmul9bit[2],wmul9bit[3],wmul9bit[4],wmul9bit[5],wmul9bit[6]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_50_w),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s2.AREG=1'b0;
defparam n27_s2.ASIGN_REG=1'b0;
defparam n27_s2.BREG=1'b1;
defparam n27_s2.BSIGN_REG=1'b0;
defparam n27_s2.MULT_RESET_MODE="SYNC";
defparam n27_s2.OUT_REG=1'b1;
defparam n27_s2.PIPE_REG=1'b0;
defparam n27_s2.SOA_REG=1'b0;
  ALU n3443_s32 (
    .SUM(n3443_33_SUM),
    .COUT(n3443_36),
    .I0(VCC),
    .I1(src_oper[15]),
    .I3(GND),
    .CIN(ws_dout[15]) 
);
defparam n3443_s32.ALU_MODE=1;
  ALU n3443_s33 (
    .SUM(n3443_34_SUM),
    .COUT(n3443_38),
    .I0(ws_dout[14]),
    .I1(src_oper[14]),
    .I3(GND),
    .CIN(n3443_36) 
);
defparam n3443_s33.ALU_MODE=1;
  ALU n3443_s34 (
    .SUM(n3443_35_SUM),
    .COUT(n3443_40),
    .I0(ws_dout[13]),
    .I1(src_oper[13]),
    .I3(GND),
    .CIN(n3443_38) 
);
defparam n3443_s34.ALU_MODE=1;
  ALU n3443_s35 (
    .SUM(n3443_36_SUM),
    .COUT(n3443_42),
    .I0(ws_dout[12]),
    .I1(src_oper[12]),
    .I3(GND),
    .CIN(n3443_40) 
);
defparam n3443_s35.ALU_MODE=1;
  ALU n3443_s36 (
    .SUM(n3443_37_SUM),
    .COUT(n3443_44),
    .I0(ws_dout[11]),
    .I1(src_oper[11]),
    .I3(GND),
    .CIN(n3443_42) 
);
defparam n3443_s36.ALU_MODE=1;
  ALU n3443_s37 (
    .SUM(n3443_38_SUM),
    .COUT(n3443_46),
    .I0(ws_dout[10]),
    .I1(src_oper[10]),
    .I3(GND),
    .CIN(n3443_44) 
);
defparam n3443_s37.ALU_MODE=1;
  ALU n3443_s38 (
    .SUM(n3443_39_SUM),
    .COUT(n3443_48),
    .I0(ws_dout[9]),
    .I1(src_oper[9]),
    .I3(GND),
    .CIN(n3443_46) 
);
defparam n3443_s38.ALU_MODE=1;
  ALU n3443_s39 (
    .SUM(n3443_40_SUM),
    .COUT(n3443_50),
    .I0(ws_dout[8]),
    .I1(src_oper[8]),
    .I3(GND),
    .CIN(n3443_48) 
);
defparam n3443_s39.ALU_MODE=1;
  ALU n3443_s40 (
    .SUM(n3443_41_SUM),
    .COUT(n3443_52),
    .I0(ws_dout[7]),
    .I1(src_oper[7]),
    .I3(GND),
    .CIN(n3443_50) 
);
defparam n3443_s40.ALU_MODE=1;
  ALU n3443_s41 (
    .SUM(n3443_42_SUM),
    .COUT(n3443_54),
    .I0(ws_dout[6]),
    .I1(src_oper[6]),
    .I3(GND),
    .CIN(n3443_52) 
);
defparam n3443_s41.ALU_MODE=1;
  ALU n3443_s42 (
    .SUM(n3443_43_SUM),
    .COUT(n3443_56),
    .I0(ws_dout[5]),
    .I1(src_oper[5]),
    .I3(GND),
    .CIN(n3443_54) 
);
defparam n3443_s42.ALU_MODE=1;
  ALU n3443_s43 (
    .SUM(n3443_44_SUM),
    .COUT(n3443_58),
    .I0(ws_dout[4]),
    .I1(src_oper[4]),
    .I3(GND),
    .CIN(n3443_56) 
);
defparam n3443_s43.ALU_MODE=1;
  ALU n3443_s44 (
    .SUM(n3443_45_SUM),
    .COUT(n3443_60),
    .I0(ws_dout[3]),
    .I1(src_oper[3]),
    .I3(GND),
    .CIN(n3443_58) 
);
defparam n3443_s44.ALU_MODE=1;
  ALU n3443_s45 (
    .SUM(n3443_46_SUM),
    .COUT(n3443_62),
    .I0(ws_dout[2]),
    .I1(src_oper[2]),
    .I3(GND),
    .CIN(n3443_60) 
);
defparam n3443_s45.ALU_MODE=1;
  ALU n3443_s46 (
    .SUM(n3443_47_SUM),
    .COUT(n3443_64),
    .I0(ws_dout[1]),
    .I1(src_oper[1]),
    .I3(GND),
    .CIN(n3443_62) 
);
defparam n3443_s46.ALU_MODE=1;
  ALU n1073_1_s (
    .SUM(n1073_2),
    .COUT(n1073_1_1),
    .I0(ws_dout[14]),
    .I1(VCC),
    .I3(ws_inc_flag),
    .CIN(ws_inc_flag_1_2) 
);
defparam n1073_1_s.ALU_MODE=2;
  ALU n1072_1_s (
    .SUM(n1072_2),
    .COUT(n1072_1_1),
    .I0(ws_dout[13]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1073_1_1) 
);
defparam n1072_1_s.ALU_MODE=2;
  ALU n1071_1_s (
    .SUM(n1071_2),
    .COUT(n1071_1_1),
    .I0(ws_dout[12]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1072_1_1) 
);
defparam n1071_1_s.ALU_MODE=2;
  ALU n1070_1_s (
    .SUM(n1070_2),
    .COUT(n1070_1_1),
    .I0(ws_dout[11]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1071_1_1) 
);
defparam n1070_1_s.ALU_MODE=2;
  ALU n1069_1_s (
    .SUM(n1069_2),
    .COUT(n1069_1_1),
    .I0(ws_dout[10]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1070_1_1) 
);
defparam n1069_1_s.ALU_MODE=2;
  ALU n1068_1_s (
    .SUM(n1068_2),
    .COUT(n1068_1_1),
    .I0(ws_dout[9]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1069_1_1) 
);
defparam n1068_1_s.ALU_MODE=2;
  ALU n1067_1_s (
    .SUM(n1067_2),
    .COUT(n1067_1_1),
    .I0(ws_dout[8]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1068_1_1) 
);
defparam n1067_1_s.ALU_MODE=2;
  ALU n1066_1_s (
    .SUM(n1066_2),
    .COUT(n1066_1_1),
    .I0(ws_dout[7]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1067_1_1) 
);
defparam n1066_1_s.ALU_MODE=2;
  ALU n1065_1_s (
    .SUM(n1065_2),
    .COUT(n1065_1_1),
    .I0(ws_dout[6]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1066_1_1) 
);
defparam n1065_1_s.ALU_MODE=2;
  ALU n1064_1_s (
    .SUM(n1064_2),
    .COUT(n1064_1_1),
    .I0(ws_dout[5]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1065_1_1) 
);
defparam n1064_1_s.ALU_MODE=2;
  ALU n1063_1_s (
    .SUM(n1063_2),
    .COUT(n1063_1_1),
    .I0(ws_dout[4]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1064_1_1) 
);
defparam n1063_1_s.ALU_MODE=2;
  ALU n1062_1_s (
    .SUM(n1062_2),
    .COUT(n1062_1_1),
    .I0(ws_dout[3]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1063_1_1) 
);
defparam n1062_1_s.ALU_MODE=2;
  ALU n1061_1_s (
    .SUM(n1061_2),
    .COUT(n1061_1_1),
    .I0(ws_dout[2]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1062_1_1) 
);
defparam n1061_1_s.ALU_MODE=2;
  ALU n1060_1_s (
    .SUM(n1060_2),
    .COUT(n1060_1_1),
    .I0(ws_dout[1]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1061_1_1) 
);
defparam n1060_1_s.ALU_MODE=2;
  ALU n1059_1_s (
    .SUM(n1059_2),
    .COUT(n1059_1_0_COUT),
    .I0(ws_dout[0]),
    .I1(GND),
    .I3(ws_inc_flag),
    .CIN(n1060_1_1) 
);
defparam n1059_1_s.ALU_MODE=2;
  ALU n75_s (
    .SUM(n75_1),
    .COUT(n75_2),
    .I0(bmlba_s[7]),
    .I1(bml_yoff[9]),
    .I3(GND),
    .CIN(GND) 
);
defparam n75_s.ALU_MODE=0;
  ALU n74_s (
    .SUM(n74_1),
    .COUT(n74_2),
    .I0(bmlba_s[6]),
    .I1(bml_yoff[8]),
    .I3(GND),
    .CIN(n75_2) 
);
defparam n74_s.ALU_MODE=0;
  ALU n73_s (
    .SUM(n73_1),
    .COUT(n73_2),
    .I0(bmlba_s[5]),
    .I1(bml_yoff[7]),
    .I3(GND),
    .CIN(n74_2) 
);
defparam n73_s.ALU_MODE=0;
  ALU n72_s (
    .SUM(n72_1),
    .COUT(n72_2),
    .I0(bmlba_s[4]),
    .I1(bml_yoff[6]),
    .I3(GND),
    .CIN(n73_2) 
);
defparam n72_s.ALU_MODE=0;
  ALU n71_s (
    .SUM(n71_1),
    .COUT(n71_2),
    .I0(bmlba_s[3]),
    .I1(bml_yoff[5]),
    .I3(GND),
    .CIN(n72_2) 
);
defparam n71_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(bmlba_s[2]),
    .I1(bml_yoff[4]),
    .I3(GND),
    .CIN(n71_2) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(bmlba_s[1]),
    .I1(bml_yoff[3]),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_0_COUT),
    .I0(bmlba_s[0]),
    .I1(bml_yoff[2]),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU bml_addr_15_s (
    .SUM(bml_addr[15]),
    .COUT(bml_addr_15_2),
    .I0(bml_yoff[15]),
    .I1(src_oper[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam bml_addr_15_s.ALU_MODE=0;
  ALU bml_addr_14_s (
    .SUM(bml_addr[14]),
    .COUT(bml_addr_14_2),
    .I0(bml_yoff[14]),
    .I1(src_oper[4]),
    .I3(GND),
    .CIN(bml_addr_15_2) 
);
defparam bml_addr_14_s.ALU_MODE=0;
  ALU bml_addr_13_s (
    .SUM(bml_addr[13]),
    .COUT(bml_addr_13_2),
    .I0(bml_yoff[13]),
    .I1(src_oper[3]),
    .I3(GND),
    .CIN(bml_addr_14_2) 
);
defparam bml_addr_13_s.ALU_MODE=0;
  ALU bml_addr_12_s (
    .SUM(bml_addr[12]),
    .COUT(bml_addr_12_2),
    .I0(bml_yoff[12]),
    .I1(src_oper[2]),
    .I3(GND),
    .CIN(bml_addr_13_2) 
);
defparam bml_addr_12_s.ALU_MODE=0;
  ALU bml_addr_11_s (
    .SUM(bml_addr[11]),
    .COUT(bml_addr_11_2),
    .I0(bml_yoff[11]),
    .I1(src_oper[1]),
    .I3(GND),
    .CIN(bml_addr_12_2) 
);
defparam bml_addr_11_s.ALU_MODE=0;
  ALU bml_addr_10_s (
    .SUM(bml_addr[10]),
    .COUT(bml_addr_10_2),
    .I0(bml_yoff[10]),
    .I1(src_oper[0]),
    .I3(GND),
    .CIN(bml_addr_11_2) 
);
defparam bml_addr_10_s.ALU_MODE=0;
  ALU bml_addr_9_s (
    .SUM(bml_addr[9]),
    .COUT(bml_addr_9_2),
    .I0(n75_1),
    .I1(GND),
    .I3(GND),
    .CIN(bml_addr_10_2) 
);
defparam bml_addr_9_s.ALU_MODE=0;
  ALU bml_addr_8_s (
    .SUM(bml_addr[8]),
    .COUT(bml_addr_8_2),
    .I0(n74_1),
    .I1(GND),
    .I3(GND),
    .CIN(bml_addr_9_2) 
);
defparam bml_addr_8_s.ALU_MODE=0;
  ALU bml_addr_7_s (
    .SUM(bml_addr[7]),
    .COUT(bml_addr_7_2),
    .I0(n73_1),
    .I1(GND),
    .I3(GND),
    .CIN(bml_addr_8_2) 
);
defparam bml_addr_7_s.ALU_MODE=0;
  ALU bml_addr_6_s (
    .SUM(bml_addr[6]),
    .COUT(bml_addr_6_2),
    .I0(n72_1),
    .I1(GND),
    .I3(GND),
    .CIN(bml_addr_7_2) 
);
defparam bml_addr_6_s.ALU_MODE=0;
  ALU bml_addr_5_s (
    .SUM(bml_addr[5]),
    .COUT(bml_addr_5_2),
    .I0(n71_1),
    .I1(GND),
    .I3(GND),
    .CIN(bml_addr_6_2) 
);
defparam bml_addr_5_s.ALU_MODE=0;
  ALU bml_addr_4_s (
    .SUM(bml_addr[4]),
    .COUT(bml_addr_4_2),
    .I0(n70_1),
    .I1(GND),
    .I3(GND),
    .CIN(bml_addr_5_2) 
);
defparam bml_addr_4_s.ALU_MODE=0;
  ALU bml_addr_3_s (
    .SUM(bml_addr[3]),
    .COUT(bml_addr_3_2),
    .I0(n69_1),
    .I1(GND),
    .I3(GND),
    .CIN(bml_addr_4_2) 
);
defparam bml_addr_3_s.ALU_MODE=0;
  ALU bml_addr_2_s (
    .SUM(bml_addr[2]),
    .COUT(bml_addr_2_0_COUT),
    .I0(n68_1),
    .I1(GND),
    .I3(GND),
    .CIN(bml_addr_3_2) 
);
defparam bml_addr_2_s.ALU_MODE=0;
  ALU n523_s (
    .SUM(n523_1),
    .COUT(n523_2),
    .I0(dma_src_r[14]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(dma_src_r[15]) 
);
defparam n523_s.ALU_MODE=0;
  ALU n522_s (
    .SUM(n522_1),
    .COUT(n522_2),
    .I0(dma_src_r[13]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n523_2) 
);
defparam n522_s.ALU_MODE=0;
  ALU n521_s (
    .SUM(n521_1),
    .COUT(n521_2),
    .I0(dma_src_r[12]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n522_2) 
);
defparam n521_s.ALU_MODE=0;
  ALU n520_s (
    .SUM(n520_1),
    .COUT(n520_2),
    .I0(dma_src_r[11]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n521_2) 
);
defparam n520_s.ALU_MODE=0;
  ALU n519_s (
    .SUM(n519_1),
    .COUT(n519_2),
    .I0(dma_src_r[10]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n520_2) 
);
defparam n519_s.ALU_MODE=0;
  ALU n518_s (
    .SUM(n518_1),
    .COUT(n518_2),
    .I0(dma_src_r[9]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n519_2) 
);
defparam n518_s.ALU_MODE=0;
  ALU n517_s (
    .SUM(n517_1),
    .COUT(n517_2),
    .I0(dma_src_r[8]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n518_2) 
);
defparam n517_s.ALU_MODE=0;
  ALU n516_s (
    .SUM(n516_1),
    .COUT(n516_2),
    .I0(dma_src_r[7]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n517_2) 
);
defparam n516_s.ALU_MODE=0;
  ALU n515_s (
    .SUM(n515_1),
    .COUT(n515_2),
    .I0(dma_src_r[6]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n516_2) 
);
defparam n515_s.ALU_MODE=0;
  ALU n514_s (
    .SUM(n514_1),
    .COUT(n514_2),
    .I0(dma_src_r[5]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n515_2) 
);
defparam n514_s.ALU_MODE=0;
  ALU n513_s (
    .SUM(n513_1),
    .COUT(n513_2),
    .I0(dma_src_r[4]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n514_2) 
);
defparam n513_s.ALU_MODE=0;
  ALU n512_s (
    .SUM(n512_1),
    .COUT(n512_2),
    .I0(dma_src_r[3]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n513_2) 
);
defparam n512_s.ALU_MODE=0;
  ALU n511_s (
    .SUM(n511_1),
    .COUT(n511_2),
    .I0(dma_src_r[2]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n512_2) 
);
defparam n511_s.ALU_MODE=0;
  ALU n510_s (
    .SUM(n510_1),
    .COUT(n510_2),
    .I0(dma_src_r[1]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n511_2) 
);
defparam n510_s.ALU_MODE=0;
  ALU n509_s (
    .SUM(n509_1),
    .COUT(n509_0_COUT),
    .I0(dma_src_r[0]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n510_2) 
);
defparam n509_s.ALU_MODE=0;
  ALU n540_s (
    .SUM(n540_1),
    .COUT(n540_2),
    .I0(dma_dst_r_0[14]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(dma_dst_r_0[15]) 
);
defparam n540_s.ALU_MODE=0;
  ALU n539_s (
    .SUM(n539_1),
    .COUT(n539_2),
    .I0(dma_dst_r_0[13]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n540_2) 
);
defparam n539_s.ALU_MODE=0;
  ALU n538_s (
    .SUM(n538_1),
    .COUT(n538_2),
    .I0(dma_dst_r_0[12]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n539_2) 
);
defparam n538_s.ALU_MODE=0;
  ALU n537_s (
    .SUM(n537_1),
    .COUT(n537_2),
    .I0(dma_dst_r_0[11]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n538_2) 
);
defparam n537_s.ALU_MODE=0;
  ALU n536_s (
    .SUM(n536_1),
    .COUT(n536_2),
    .I0(dma_dst_r_0[10]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n537_2) 
);
defparam n536_s.ALU_MODE=0;
  ALU n535_s (
    .SUM(n535_1),
    .COUT(n535_2),
    .I0(dma_dst_r_0[9]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n536_2) 
);
defparam n535_s.ALU_MODE=0;
  ALU n534_s (
    .SUM(n534_1),
    .COUT(n534_2),
    .I0(dma_dst_r_0[8]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n535_2) 
);
defparam n534_s.ALU_MODE=0;
  ALU n533_s (
    .SUM(n533_1),
    .COUT(n533_2),
    .I0(dma_dst_r_0[7]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n534_2) 
);
defparam n533_s.ALU_MODE=0;
  ALU n532_s (
    .SUM(n532_1),
    .COUT(n532_2),
    .I0(dma_dst_r_0[6]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n533_2) 
);
defparam n532_s.ALU_MODE=0;
  ALU n531_s (
    .SUM(n531_1),
    .COUT(n531_2),
    .I0(dma_dst_r_0[5]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n532_2) 
);
defparam n531_s.ALU_MODE=0;
  ALU n530_s (
    .SUM(n530_1),
    .COUT(n530_2),
    .I0(dma_dst_r_0[4]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n531_2) 
);
defparam n530_s.ALU_MODE=0;
  ALU n529_s (
    .SUM(n529_1),
    .COUT(n529_2),
    .I0(dma_dst_r_0[3]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n530_2) 
);
defparam n529_s.ALU_MODE=0;
  ALU n528_s (
    .SUM(n528_1),
    .COUT(n528_2),
    .I0(dma_dst_r_0[2]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n529_2) 
);
defparam n528_s.ALU_MODE=0;
  ALU n527_s (
    .SUM(n527_1),
    .COUT(n527_2),
    .I0(dma_dst_r_0[1]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n528_2) 
);
defparam n527_s.ALU_MODE=0;
  ALU n526_s (
    .SUM(n526_1),
    .COUT(n526_0_COUT),
    .I0(dma_dst_r_0[0]),
    .I1(dma_inc_r),
    .I3(GND),
    .CIN(n527_2) 
);
defparam n526_s.ALU_MODE=0;
  ALU n560_s (
    .SUM(n560_1),
    .COUT(n560_2),
    .I0(dma_src_r[15]),
    .I1(dma_diff_r[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n560_s.ALU_MODE=0;
  ALU n559_s (
    .SUM(n559_1),
    .COUT(n559_2),
    .I0(dma_src_r[14]),
    .I1(dma_diff_r[6]),
    .I3(GND),
    .CIN(n560_2) 
);
defparam n559_s.ALU_MODE=0;
  ALU n558_s (
    .SUM(n558_1),
    .COUT(n558_2),
    .I0(dma_src_r[13]),
    .I1(dma_diff_r[5]),
    .I3(GND),
    .CIN(n559_2) 
);
defparam n558_s.ALU_MODE=0;
  ALU n557_s (
    .SUM(n557_1),
    .COUT(n557_2),
    .I0(dma_src_r[12]),
    .I1(dma_diff_r[4]),
    .I3(GND),
    .CIN(n558_2) 
);
defparam n557_s.ALU_MODE=0;
  ALU n556_s (
    .SUM(n556_1),
    .COUT(n556_2),
    .I0(dma_src_r[11]),
    .I1(dma_diff_r[3]),
    .I3(GND),
    .CIN(n557_2) 
);
defparam n556_s.ALU_MODE=0;
  ALU n555_s (
    .SUM(n555_1),
    .COUT(n555_2),
    .I0(dma_src_r[10]),
    .I1(dma_diff_r[2]),
    .I3(GND),
    .CIN(n556_2) 
);
defparam n555_s.ALU_MODE=0;
  ALU n554_s (
    .SUM(n554_1),
    .COUT(n554_2),
    .I0(dma_src_r[9]),
    .I1(dma_diff_r[1]),
    .I3(GND),
    .CIN(n555_2) 
);
defparam n554_s.ALU_MODE=0;
  ALU n553_s (
    .SUM(n553_1),
    .COUT(n553_2),
    .I0(dma_src_r[8]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n554_2) 
);
defparam n553_s.ALU_MODE=0;
  ALU n552_s (
    .SUM(n552_1),
    .COUT(n552_2),
    .I0(dma_src_r[7]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n553_2) 
);
defparam n552_s.ALU_MODE=0;
  ALU n551_s (
    .SUM(n551_1),
    .COUT(n551_2),
    .I0(dma_src_r[6]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n552_2) 
);
defparam n551_s.ALU_MODE=0;
  ALU n550_s (
    .SUM(n550_1),
    .COUT(n550_2),
    .I0(dma_src_r[5]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n551_2) 
);
defparam n550_s.ALU_MODE=0;
  ALU n549_s (
    .SUM(n549_1),
    .COUT(n549_2),
    .I0(dma_src_r[4]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n550_2) 
);
defparam n549_s.ALU_MODE=0;
  ALU n548_s (
    .SUM(n548_1),
    .COUT(n548_2),
    .I0(dma_src_r[3]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n549_2) 
);
defparam n548_s.ALU_MODE=0;
  ALU n547_s (
    .SUM(n547_1),
    .COUT(n547_2),
    .I0(dma_src_r[2]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n548_2) 
);
defparam n547_s.ALU_MODE=0;
  ALU n546_s (
    .SUM(n546_1),
    .COUT(n546_2),
    .I0(dma_src_r[1]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n547_2) 
);
defparam n546_s.ALU_MODE=0;
  ALU n545_s (
    .SUM(n545_1),
    .COUT(n545_0_COUT),
    .I0(dma_src_r[0]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n546_2) 
);
defparam n545_s.ALU_MODE=0;
  ALU n577_s (
    .SUM(n577_1),
    .COUT(n577_2),
    .I0(dma_dst_r_0[15]),
    .I1(dma_diff_r[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n577_s.ALU_MODE=0;
  ALU n576_s (
    .SUM(n576_1),
    .COUT(n576_2),
    .I0(dma_dst_r_0[14]),
    .I1(dma_diff_r[6]),
    .I3(GND),
    .CIN(n577_2) 
);
defparam n576_s.ALU_MODE=0;
  ALU n575_s (
    .SUM(n575_1),
    .COUT(n575_2),
    .I0(dma_dst_r_0[13]),
    .I1(dma_diff_r[5]),
    .I3(GND),
    .CIN(n576_2) 
);
defparam n575_s.ALU_MODE=0;
  ALU n574_s (
    .SUM(n574_1),
    .COUT(n574_2),
    .I0(dma_dst_r_0[12]),
    .I1(dma_diff_r[4]),
    .I3(GND),
    .CIN(n575_2) 
);
defparam n574_s.ALU_MODE=0;
  ALU n573_s (
    .SUM(n573_1),
    .COUT(n573_2),
    .I0(dma_dst_r_0[11]),
    .I1(dma_diff_r[3]),
    .I3(GND),
    .CIN(n574_2) 
);
defparam n573_s.ALU_MODE=0;
  ALU n572_s (
    .SUM(n572_1),
    .COUT(n572_2),
    .I0(dma_dst_r_0[10]),
    .I1(dma_diff_r[2]),
    .I3(GND),
    .CIN(n573_2) 
);
defparam n572_s.ALU_MODE=0;
  ALU n571_s (
    .SUM(n571_1),
    .COUT(n571_2),
    .I0(dma_dst_r_0[9]),
    .I1(dma_diff_r[1]),
    .I3(GND),
    .CIN(n572_2) 
);
defparam n571_s.ALU_MODE=0;
  ALU n570_s (
    .SUM(n570_1),
    .COUT(n570_2),
    .I0(dma_dst_r_0[8]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n571_2) 
);
defparam n570_s.ALU_MODE=0;
  ALU n569_s (
    .SUM(n569_1),
    .COUT(n569_2),
    .I0(dma_dst_r_0[7]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n570_2) 
);
defparam n569_s.ALU_MODE=0;
  ALU n568_s (
    .SUM(n568_1),
    .COUT(n568_2),
    .I0(dma_dst_r_0[6]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n569_2) 
);
defparam n568_s.ALU_MODE=0;
  ALU n567_s (
    .SUM(n567_1),
    .COUT(n567_2),
    .I0(dma_dst_r_0[5]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n568_2) 
);
defparam n567_s.ALU_MODE=0;
  ALU n566_s (
    .SUM(n566_1),
    .COUT(n566_2),
    .I0(dma_dst_r_0[4]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n567_2) 
);
defparam n566_s.ALU_MODE=0;
  ALU n565_s (
    .SUM(n565_1),
    .COUT(n565_2),
    .I0(dma_dst_r_0[3]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n566_2) 
);
defparam n565_s.ALU_MODE=0;
  ALU n564_s (
    .SUM(n564_1),
    .COUT(n564_2),
    .I0(dma_dst_r_0[2]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n565_2) 
);
defparam n564_s.ALU_MODE=0;
  ALU n563_s (
    .SUM(n563_1),
    .COUT(n563_2),
    .I0(dma_dst_r_0[1]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n564_2) 
);
defparam n563_s.ALU_MODE=0;
  ALU n562_s (
    .SUM(n562_1),
    .COUT(n562_0_COUT),
    .I0(dma_dst_r_0[0]),
    .I1(dma_diff_r[0]),
    .I3(GND),
    .CIN(n563_2) 
);
defparam n562_s.ALU_MODE=0;
  ALU n3129_s (
    .SUM(n3129_1),
    .COUT(n3129_2),
    .I0(pc[14]),
    .I1(ir[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n3129_s.ALU_MODE=0;
  ALU n3128_s (
    .SUM(n3128_1),
    .COUT(n3128_2),
    .I0(pc[13]),
    .I1(ir[14]),
    .I3(GND),
    .CIN(n3129_2) 
);
defparam n3128_s.ALU_MODE=0;
  ALU n3127_s (
    .SUM(n3127_1),
    .COUT(n3127_2),
    .I0(pc[12]),
    .I1(ir[13]),
    .I3(GND),
    .CIN(n3128_2) 
);
defparam n3127_s.ALU_MODE=0;
  ALU n3126_s (
    .SUM(n3126_1),
    .COUT(n3126_2),
    .I0(pc[11]),
    .I1(ir[12]),
    .I3(GND),
    .CIN(n3127_2) 
);
defparam n3126_s.ALU_MODE=0;
  ALU n3125_s (
    .SUM(n3125_1),
    .COUT(n3125_2),
    .I0(pc[10]),
    .I1(ir[11]),
    .I3(GND),
    .CIN(n3126_2) 
);
defparam n3125_s.ALU_MODE=0;
  ALU n3124_s (
    .SUM(n3124_1),
    .COUT(n3124_2),
    .I0(pc[9]),
    .I1(ir[10]),
    .I3(GND),
    .CIN(n3125_2) 
);
defparam n3124_s.ALU_MODE=0;
  ALU n3123_s (
    .SUM(n3123_1),
    .COUT(n3123_2),
    .I0(pc[8]),
    .I1(ir[9]),
    .I3(GND),
    .CIN(n3124_2) 
);
defparam n3123_s.ALU_MODE=0;
  ALU n3122_s (
    .SUM(n3122_1),
    .COUT(n3122_2),
    .I0(pc[7]),
    .I1(ir[8]),
    .I3(GND),
    .CIN(n3123_2) 
);
defparam n3122_s.ALU_MODE=0;
  ALU n3121_s (
    .SUM(n3121_1),
    .COUT(n3121_2),
    .I0(pc[6]),
    .I1(ir[8]),
    .I3(GND),
    .CIN(n3122_2) 
);
defparam n3121_s.ALU_MODE=0;
  ALU n3120_s (
    .SUM(n3120_1),
    .COUT(n3120_2),
    .I0(pc[5]),
    .I1(ir[8]),
    .I3(GND),
    .CIN(n3121_2) 
);
defparam n3120_s.ALU_MODE=0;
  ALU n3119_s (
    .SUM(n3119_1),
    .COUT(n3119_2),
    .I0(pc[4]),
    .I1(ir[8]),
    .I3(GND),
    .CIN(n3120_2) 
);
defparam n3119_s.ALU_MODE=0;
  ALU n3118_s (
    .SUM(n3118_1),
    .COUT(n3118_2),
    .I0(pc[3]),
    .I1(ir[8]),
    .I3(GND),
    .CIN(n3119_2) 
);
defparam n3118_s.ALU_MODE=0;
  ALU n3117_s (
    .SUM(n3117_1),
    .COUT(n3117_2),
    .I0(pc[2]),
    .I1(ir[8]),
    .I3(GND),
    .CIN(n3118_2) 
);
defparam n3117_s.ALU_MODE=0;
  ALU n3116_s (
    .SUM(n3116_1),
    .COUT(n3116_2),
    .I0(pc[1]),
    .I1(ir[8]),
    .I3(GND),
    .CIN(n3117_2) 
);
defparam n3116_s.ALU_MODE=0;
  ALU ea_t1t2_15_s (
    .SUM(ea_t1t2[15]),
    .COUT(ea_t1t2_15_2),
    .I0(gpu_raddr[5]),
    .I1(t2[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam ea_t1t2_15_s.ALU_MODE=0;
  ALU ea_t1t2_14_s (
    .SUM(ea_t1t2[14]),
    .COUT(ea_t1t2_14_2),
    .I0(gpu_raddr[4]),
    .I1(t2[14]),
    .I3(GND),
    .CIN(ea_t1t2_15_2) 
);
defparam ea_t1t2_14_s.ALU_MODE=0;
  ALU ea_t1t2_13_s (
    .SUM(ea_t1t2[13]),
    .COUT(ea_t1t2_13_2),
    .I0(gpu_raddr[3]),
    .I1(t2[13]),
    .I3(GND),
    .CIN(ea_t1t2_14_2) 
);
defparam ea_t1t2_13_s.ALU_MODE=0;
  ALU ea_t1t2_12_s (
    .SUM(ea_t1t2[12]),
    .COUT(ea_t1t2_12_2),
    .I0(gpu_raddr[2]),
    .I1(t2[12]),
    .I3(GND),
    .CIN(ea_t1t2_13_2) 
);
defparam ea_t1t2_12_s.ALU_MODE=0;
  ALU ea_t1t2_11_s (
    .SUM(ea_t1t2[11]),
    .COUT(ea_t1t2_11_2),
    .I0(gpu_raddr[1]),
    .I1(t2[11]),
    .I3(GND),
    .CIN(ea_t1t2_12_2) 
);
defparam ea_t1t2_11_s.ALU_MODE=0;
  ALU ea_t1t2_10_s (
    .SUM(ea_t1t2[10]),
    .COUT(ea_t1t2_10_2),
    .I0(gpu_raddr[0]),
    .I1(t2[10]),
    .I3(GND),
    .CIN(ea_t1t2_11_2) 
);
defparam ea_t1t2_10_s.ALU_MODE=0;
  ALU ea_t1t2_9_s (
    .SUM(ea_t1t2[9]),
    .COUT(ea_t1t2_9_2),
    .I0(t1[9]),
    .I1(t2[9]),
    .I3(GND),
    .CIN(ea_t1t2_10_2) 
);
defparam ea_t1t2_9_s.ALU_MODE=0;
  ALU ea_t1t2_8_s (
    .SUM(ea_t1t2[8]),
    .COUT(ea_t1t2_8_2),
    .I0(t1[8]),
    .I1(t2[8]),
    .I3(GND),
    .CIN(ea_t1t2_9_2) 
);
defparam ea_t1t2_8_s.ALU_MODE=0;
  ALU ea_t1t2_7_s (
    .SUM(ea_t1t2[7]),
    .COUT(ea_t1t2_7_2),
    .I0(t1[7]),
    .I1(t2[7]),
    .I3(GND),
    .CIN(ea_t1t2_8_2) 
);
defparam ea_t1t2_7_s.ALU_MODE=0;
  ALU ea_t1t2_6_s (
    .SUM(ea_t1t2[6]),
    .COUT(ea_t1t2_6_2),
    .I0(t1[6]),
    .I1(t2[6]),
    .I3(GND),
    .CIN(ea_t1t2_7_2) 
);
defparam ea_t1t2_6_s.ALU_MODE=0;
  ALU ea_t1t2_5_s (
    .SUM(ea_t1t2[5]),
    .COUT(ea_t1t2_5_2),
    .I0(t1[5]),
    .I1(t2[5]),
    .I3(GND),
    .CIN(ea_t1t2_6_2) 
);
defparam ea_t1t2_5_s.ALU_MODE=0;
  ALU ea_t1t2_4_s (
    .SUM(ea_t1t2[4]),
    .COUT(ea_t1t2_4_2),
    .I0(t1[4]),
    .I1(t2[4]),
    .I3(GND),
    .CIN(ea_t1t2_5_2) 
);
defparam ea_t1t2_4_s.ALU_MODE=0;
  ALU ea_t1t2_3_s (
    .SUM(ea_t1t2[3]),
    .COUT(ea_t1t2_3_2),
    .I0(t1[3]),
    .I1(t2[3]),
    .I3(GND),
    .CIN(ea_t1t2_4_2) 
);
defparam ea_t1t2_3_s.ALU_MODE=0;
  ALU ea_t1t2_2_s (
    .SUM(ea_t1t2[2]),
    .COUT(ea_t1t2_2_2),
    .I0(t1[2]),
    .I1(t2[2]),
    .I3(GND),
    .CIN(ea_t1t2_3_2) 
);
defparam ea_t1t2_2_s.ALU_MODE=0;
  ALU ea_t1t2_1_s (
    .SUM(ea_t1t2[1]),
    .COUT(ea_t1t2_1_2),
    .I0(t1[1]),
    .I1(t2[1]),
    .I3(GND),
    .CIN(ea_t1t2_2_2) 
);
defparam ea_t1t2_1_s.ALU_MODE=0;
  ALU ea_t1t2_0_s (
    .SUM(ea_t1t2[0]),
    .COUT(ea_t1t2_0_0_COUT),
    .I0(t1[0]),
    .I1(t2[0]),
    .I3(GND),
    .CIN(ea_t1t2_1_2) 
);
defparam ea_t1t2_0_s.ALU_MODE=0;
  ALU n468_s (
    .SUM(n468_2),
    .COUT(n468_3),
    .I0(dma_stride_r[6]),
    .I1(dma_w_minus_1_s[6]),
    .I3(GND),
    .CIN(n469_5) 
);
defparam n468_s.ALU_MODE=1;
  ALU n467_s (
    .SUM(n467_2),
    .COUT(n467_3),
    .I0(dma_stride_r[5]),
    .I1(dma_w_minus_1_s[5]),
    .I3(GND),
    .CIN(n468_3) 
);
defparam n467_s.ALU_MODE=1;
  ALU n466_s (
    .SUM(n466_2),
    .COUT(n466_3),
    .I0(dma_stride_r[4]),
    .I1(dma_w_minus_1_s[4]),
    .I3(GND),
    .CIN(n467_3) 
);
defparam n466_s.ALU_MODE=1;
  ALU n465_s (
    .SUM(n465_2),
    .COUT(n465_3),
    .I0(dma_stride_r[3]),
    .I1(dma_w_minus_1_s[3]),
    .I3(GND),
    .CIN(n466_3) 
);
defparam n465_s.ALU_MODE=1;
  ALU n464_s (
    .SUM(n464_2),
    .COUT(n464_3),
    .I0(dma_stride_r[2]),
    .I1(dma_w_minus_1_s[2]),
    .I3(GND),
    .CIN(n465_3) 
);
defparam n464_s.ALU_MODE=1;
  ALU n463_s (
    .SUM(n463_2),
    .COUT(n463_3),
    .I0(dma_stride_r[1]),
    .I1(dma_w_minus_1_s[1]),
    .I3(GND),
    .CIN(n464_3) 
);
defparam n463_s.ALU_MODE=1;
  ALU n462_s (
    .SUM(n462_2),
    .COUT(n462_0_COUT),
    .I0(dma_stride_r[0]),
    .I1(dma_w_minus_1_s[0]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n462_s.ALU_MODE=1;
  ALU n488_s (
    .SUM(n488_2),
    .COUT(n488_3),
    .I0(dma_w_minus_1_s_7_11),
    .I1(dma_stride_r[7]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n488_s.ALU_MODE=1;
  ALU n487_s (
    .SUM(n487_2),
    .COUT(n487_3),
    .I0(dma_w_minus_1_s[6]),
    .I1(dma_stride_r[6]),
    .I3(GND),
    .CIN(n488_3) 
);
defparam n487_s.ALU_MODE=1;
  ALU n486_s (
    .SUM(n486_2),
    .COUT(n486_3),
    .I0(dma_w_minus_1_s[5]),
    .I1(dma_stride_r[5]),
    .I3(GND),
    .CIN(n487_3) 
);
defparam n486_s.ALU_MODE=1;
  ALU n485_s (
    .SUM(n485_2),
    .COUT(n485_3),
    .I0(dma_w_minus_1_s[4]),
    .I1(dma_stride_r[4]),
    .I3(GND),
    .CIN(n486_3) 
);
defparam n485_s.ALU_MODE=1;
  ALU n484_s (
    .SUM(n484_2),
    .COUT(n484_3),
    .I0(dma_w_minus_1_s[3]),
    .I1(dma_stride_r[3]),
    .I3(GND),
    .CIN(n485_3) 
);
defparam n484_s.ALU_MODE=1;
  ALU n483_s (
    .SUM(n483_2),
    .COUT(n483_3),
    .I0(dma_w_minus_1_s[2]),
    .I1(dma_stride_r[2]),
    .I3(GND),
    .CIN(n484_3) 
);
defparam n483_s.ALU_MODE=1;
  ALU n482_s (
    .SUM(n482_2),
    .COUT(n482_3),
    .I0(dma_w_minus_1_s[1]),
    .I1(dma_stride_r[1]),
    .I3(GND),
    .CIN(n483_3) 
);
defparam n482_s.ALU_MODE=1;
  ALU n481_s (
    .SUM(n481_2),
    .COUT(n481_0_COUT),
    .I0(dma_w_minus_1_s[0]),
    .I1(dma_stride_r[0]),
    .I3(GND),
    .CIN(n482_3) 
);
defparam n481_s.ALU_MODE=1;
  ALU n2525_s (
    .SUM(n2525_2),
    .COUT(n2525_3),
    .I0(alu_da[15]),
    .I1(alu_sa[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2525_s.ALU_MODE=0;
  ALU n2524_s (
    .SUM(n2524_2),
    .COUT(n2524_3),
    .I0(alu_da[14]),
    .I1(alu_sa[14]),
    .I3(GND),
    .CIN(n2525_3) 
);
defparam n2524_s.ALU_MODE=0;
  ALU n2523_s (
    .SUM(n2523_2),
    .COUT(n2523_3),
    .I0(alu_da[13]),
    .I1(alu_sa[13]),
    .I3(GND),
    .CIN(n2524_3) 
);
defparam n2523_s.ALU_MODE=0;
  ALU n2522_s (
    .SUM(n2522_2),
    .COUT(n2522_3),
    .I0(alu_da[12]),
    .I1(alu_sa[12]),
    .I3(GND),
    .CIN(n2523_3) 
);
defparam n2522_s.ALU_MODE=0;
  ALU n2521_s (
    .SUM(n2521_2),
    .COUT(n2521_3),
    .I0(alu_da[11]),
    .I1(alu_sa[11]),
    .I3(GND),
    .CIN(n2522_3) 
);
defparam n2521_s.ALU_MODE=0;
  ALU n2520_s (
    .SUM(n2520_2),
    .COUT(n2520_3),
    .I0(alu_da[10]),
    .I1(alu_sa[10]),
    .I3(GND),
    .CIN(n2521_3) 
);
defparam n2520_s.ALU_MODE=0;
  ALU n2519_s (
    .SUM(n2519_2),
    .COUT(n2519_3),
    .I0(alu_da[9]),
    .I1(alu_sa[9]),
    .I3(GND),
    .CIN(n2520_3) 
);
defparam n2519_s.ALU_MODE=0;
  ALU n2518_s (
    .SUM(n2518_2),
    .COUT(n2518_3),
    .I0(alu_da[8]),
    .I1(alu_sa[8]),
    .I3(GND),
    .CIN(n2519_3) 
);
defparam n2518_s.ALU_MODE=0;
  ALU n2517_s (
    .SUM(n2517_2),
    .COUT(n2517_3),
    .I0(dst_oper[7]),
    .I1(src_oper[7]),
    .I3(GND),
    .CIN(n2518_3) 
);
defparam n2517_s.ALU_MODE=0;
  ALU n2516_s (
    .SUM(n2516_2),
    .COUT(n2516_3),
    .I0(dst_oper[6]),
    .I1(src_oper[6]),
    .I3(GND),
    .CIN(n2517_3) 
);
defparam n2516_s.ALU_MODE=0;
  ALU n2515_s (
    .SUM(n2515_2),
    .COUT(n2515_3),
    .I0(dst_oper[5]),
    .I1(src_oper[5]),
    .I3(GND),
    .CIN(n2516_3) 
);
defparam n2515_s.ALU_MODE=0;
  ALU n2514_s (
    .SUM(n2514_2),
    .COUT(n2514_3),
    .I0(dst_oper[4]),
    .I1(src_oper[4]),
    .I3(GND),
    .CIN(n2515_3) 
);
defparam n2514_s.ALU_MODE=0;
  ALU n2513_s (
    .SUM(n2513_2),
    .COUT(n2513_3),
    .I0(dst_oper[3]),
    .I1(src_oper[3]),
    .I3(GND),
    .CIN(n2514_3) 
);
defparam n2513_s.ALU_MODE=0;
  ALU n2512_s (
    .SUM(n2512_2),
    .COUT(n2512_3),
    .I0(dst_oper[2]),
    .I1(src_oper[2]),
    .I3(GND),
    .CIN(n2513_3) 
);
defparam n2512_s.ALU_MODE=0;
  ALU n2511_s (
    .SUM(n2511_2),
    .COUT(n2511_3),
    .I0(dst_oper[1]),
    .I1(src_oper[1]),
    .I3(GND),
    .CIN(n2512_3) 
);
defparam n2511_s.ALU_MODE=0;
  ALU n2510_s (
    .SUM(n2510_2),
    .COUT(n2509_6),
    .I0(dst_oper[0]),
    .I1(src_oper[0]),
    .I3(GND),
    .CIN(n2511_3) 
);
defparam n2510_s.ALU_MODE=0;
  ALU n469_s0 (
    .SUM(n469_6),
    .COUT(n469_5),
    .I0(dma_stride_r[7]),
    .I1(dma_w_r[7]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n469_s0.ALU_MODE=0;
  ALU n2542_s1 (
    .SUM(n2542_7),
    .COUT(n2542_6),
    .I0(alu_da[15]),
    .I1(alu_sa[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2542_s1.ALU_MODE=1;
  ALU n2541_s1 (
    .SUM(n2541_7),
    .COUT(n2541_6),
    .I0(alu_da[14]),
    .I1(alu_sa[14]),
    .I3(GND),
    .CIN(n2542_6) 
);
defparam n2541_s1.ALU_MODE=1;
  ALU n2540_s1 (
    .SUM(n2540_7),
    .COUT(n2540_6),
    .I0(alu_da[13]),
    .I1(alu_sa[13]),
    .I3(GND),
    .CIN(n2541_6) 
);
defparam n2540_s1.ALU_MODE=1;
  ALU n2539_s1 (
    .SUM(n2539_7),
    .COUT(n2539_6),
    .I0(alu_da[12]),
    .I1(alu_sa[12]),
    .I3(GND),
    .CIN(n2540_6) 
);
defparam n2539_s1.ALU_MODE=1;
  ALU n2538_s1 (
    .SUM(n2538_7),
    .COUT(n2538_6),
    .I0(alu_da[11]),
    .I1(alu_sa[11]),
    .I3(GND),
    .CIN(n2539_6) 
);
defparam n2538_s1.ALU_MODE=1;
  ALU n2537_s1 (
    .SUM(n2537_7),
    .COUT(n2537_6),
    .I0(alu_da[10]),
    .I1(alu_sa[10]),
    .I3(GND),
    .CIN(n2538_6) 
);
defparam n2537_s1.ALU_MODE=1;
  ALU n2536_s1 (
    .SUM(n2536_7),
    .COUT(n2536_6),
    .I0(alu_da[9]),
    .I1(alu_sa[9]),
    .I3(GND),
    .CIN(n2537_6) 
);
defparam n2536_s1.ALU_MODE=1;
  ALU n2535_s1 (
    .SUM(n2535_7),
    .COUT(n2535_6),
    .I0(alu_da[8]),
    .I1(alu_sa[8]),
    .I3(GND),
    .CIN(n2536_6) 
);
defparam n2535_s1.ALU_MODE=1;
  ALU n2534_s1 (
    .SUM(n2534_7),
    .COUT(n2534_6),
    .I0(dst_oper[7]),
    .I1(src_oper[7]),
    .I3(GND),
    .CIN(n2535_6) 
);
defparam n2534_s1.ALU_MODE=1;
  ALU n2533_s1 (
    .SUM(n2533_7),
    .COUT(n2533_6),
    .I0(dst_oper[6]),
    .I1(src_oper[6]),
    .I3(GND),
    .CIN(n2534_6) 
);
defparam n2533_s1.ALU_MODE=1;
  ALU n2532_s1 (
    .SUM(n2532_7),
    .COUT(n2532_6),
    .I0(dst_oper[5]),
    .I1(src_oper[5]),
    .I3(GND),
    .CIN(n2533_6) 
);
defparam n2532_s1.ALU_MODE=1;
  ALU n2531_s1 (
    .SUM(n2531_7),
    .COUT(n2531_6),
    .I0(dst_oper[4]),
    .I1(src_oper[4]),
    .I3(GND),
    .CIN(n2532_6) 
);
defparam n2531_s1.ALU_MODE=1;
  ALU n2530_s1 (
    .SUM(n2530_7),
    .COUT(n2530_6),
    .I0(dst_oper[3]),
    .I1(src_oper[3]),
    .I3(GND),
    .CIN(n2531_6) 
);
defparam n2530_s1.ALU_MODE=1;
  ALU n2529_s1 (
    .SUM(n2529_7),
    .COUT(n2529_6),
    .I0(dst_oper[2]),
    .I1(src_oper[2]),
    .I3(GND),
    .CIN(n2530_6) 
);
defparam n2529_s1.ALU_MODE=1;
  ALU n2528_s1 (
    .SUM(n2528_7),
    .COUT(n2528_6),
    .I0(dst_oper[1]),
    .I1(src_oper[1]),
    .I3(GND),
    .CIN(n2529_6) 
);
defparam n2528_s1.ALU_MODE=1;
  ALU n2527_s1 (
    .SUM(n2527_6),
    .COUT(n2526_9),
    .I0(dst_oper[0]),
    .I1(src_oper[0]),
    .I3(GND),
    .CIN(n2528_6) 
);
defparam n2527_s1.ALU_MODE=1;
  ALU n2707_s0 (
    .SUM(n2707_1_SUM),
    .COUT(n2707_3),
    .I0(alu_da[15]),
    .I1(alu_sa[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2707_s0.ALU_MODE=3;
  ALU n2708_s0 (
    .SUM(n2708_1_SUM),
    .COUT(n2708_3),
    .I0(alu_da[14]),
    .I1(alu_sa[14]),
    .I3(GND),
    .CIN(n2707_3) 
);
defparam n2708_s0.ALU_MODE=3;
  ALU n2709_s0 (
    .SUM(n2709_1_SUM),
    .COUT(n2709_3),
    .I0(alu_da[13]),
    .I1(alu_sa[13]),
    .I3(GND),
    .CIN(n2708_3) 
);
defparam n2709_s0.ALU_MODE=3;
  ALU n2710_s0 (
    .SUM(n2710_1_SUM),
    .COUT(n2710_3),
    .I0(alu_da[12]),
    .I1(alu_sa[12]),
    .I3(GND),
    .CIN(n2709_3) 
);
defparam n2710_s0.ALU_MODE=3;
  ALU n2711_s0 (
    .SUM(n2711_1_SUM),
    .COUT(n2711_3),
    .I0(alu_da[11]),
    .I1(alu_sa[11]),
    .I3(GND),
    .CIN(n2710_3) 
);
defparam n2711_s0.ALU_MODE=3;
  ALU n2712_s0 (
    .SUM(n2712_1_SUM),
    .COUT(n2712_3),
    .I0(alu_da[10]),
    .I1(alu_sa[10]),
    .I3(GND),
    .CIN(n2711_3) 
);
defparam n2712_s0.ALU_MODE=3;
  ALU n2713_s0 (
    .SUM(n2713_1_SUM),
    .COUT(n2713_3),
    .I0(alu_da[9]),
    .I1(alu_sa[9]),
    .I3(GND),
    .CIN(n2712_3) 
);
defparam n2713_s0.ALU_MODE=3;
  ALU n2714_s0 (
    .SUM(n2714_1_SUM),
    .COUT(n2714_3),
    .I0(alu_da[8]),
    .I1(alu_sa[8]),
    .I3(GND),
    .CIN(n2713_3) 
);
defparam n2714_s0.ALU_MODE=3;
  ALU n2715_s0 (
    .SUM(n2715_1_SUM),
    .COUT(n2715_3),
    .I0(dst_oper[7]),
    .I1(src_oper[7]),
    .I3(GND),
    .CIN(n2714_3) 
);
defparam n2715_s0.ALU_MODE=3;
  ALU n2716_s0 (
    .SUM(n2716_1_SUM),
    .COUT(n2716_3),
    .I0(dst_oper[6]),
    .I1(src_oper[6]),
    .I3(GND),
    .CIN(n2715_3) 
);
defparam n2716_s0.ALU_MODE=3;
  ALU n2717_s0 (
    .SUM(n2717_1_SUM),
    .COUT(n2717_3),
    .I0(dst_oper[5]),
    .I1(src_oper[5]),
    .I3(GND),
    .CIN(n2716_3) 
);
defparam n2717_s0.ALU_MODE=3;
  ALU n2718_s0 (
    .SUM(n2718_1_SUM),
    .COUT(n2718_3),
    .I0(dst_oper[4]),
    .I1(src_oper[4]),
    .I3(GND),
    .CIN(n2717_3) 
);
defparam n2718_s0.ALU_MODE=3;
  ALU n2719_s0 (
    .SUM(n2719_1_SUM),
    .COUT(n2719_3),
    .I0(dst_oper[3]),
    .I1(src_oper[3]),
    .I3(GND),
    .CIN(n2718_3) 
);
defparam n2719_s0.ALU_MODE=3;
  ALU n2720_s0 (
    .SUM(n2720_1_SUM),
    .COUT(n2720_3),
    .I0(dst_oper[2]),
    .I1(src_oper[2]),
    .I3(GND),
    .CIN(n2719_3) 
);
defparam n2720_s0.ALU_MODE=3;
  ALU n2721_s0 (
    .SUM(n2721_1_SUM),
    .COUT(n2721_3),
    .I0(dst_oper[1]),
    .I1(src_oper[1]),
    .I3(GND),
    .CIN(n2720_3) 
);
defparam n2721_s0.ALU_MODE=3;
  ALU n2722_s0 (
    .SUM(n2722_1_SUM),
    .COUT(n2722_3),
    .I0(dst_oper[0]),
    .I1(src_oper[0]),
    .I3(GND),
    .CIN(n2721_3) 
);
defparam n2722_s0.ALU_MODE=3;
  MUX2_LUT5 mar_0_s0 (
    .O(mar[0]),
    .I0(n1141_2),
    .I1(dma_addr_s_0_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 mar_1_s0 (
    .O(mar[1]),
    .I0(n1142_2),
    .I1(dma_addr_s_1_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_0_s (
    .O(gpu_addr[0]),
    .I0(n1143_2),
    .I1(dma_addr_s_2_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_1_s (
    .O(gpu_addr[1]),
    .I0(n1144_2),
    .I1(dma_addr_s_3_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_2_s (
    .O(gpu_addr[2]),
    .I0(n1145_2),
    .I1(dma_addr_s_4_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_3_s (
    .O(gpu_addr[3]),
    .I0(n1146_2),
    .I1(dma_addr_s_5_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_4_s (
    .O(gpu_addr[4]),
    .I0(n1147_2),
    .I1(dma_addr_s_6_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_5_s (
    .O(gpu_addr[5]),
    .I0(n1148_2),
    .I1(dma_addr_s_7_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_6_s (
    .O(gpu_addr[6]),
    .I0(n1149_2),
    .I1(dma_addr_s_8_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_7_s (
    .O(gpu_addr[7]),
    .I0(n1150_2),
    .I1(dma_addr_s_9_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_8_s (
    .O(gpu_addr[8]),
    .I0(n1151_2),
    .I1(dma_addr_s_10_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_9_s (
    .O(gpu_addr[9]),
    .I0(n1152_2),
    .I1(dma_addr_s_11_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_10_s (
    .O(gpu_addr[10]),
    .I0(n1153_2),
    .I1(dma_addr_s_12_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_11_s (
    .O(gpu_addr[11]),
    .I0(n1154_2),
    .I1(dma_addr_s_13_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_12_s (
    .O(gpu_addr[12]),
    .I0(n1155_2),
    .I1(dma_addr_s_14_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 gpu_addr_13_s (
    .O(gpu_addr[13]),
    .I0(n1156_2),
    .I1(dma_addr_s_15_4),
    .S0(dma_mar_s) 
);
  MUX2_LUT5 pix_in_0_s5 (
    .O(pix_in[0]),
    .I0(pix_in_0_6),
    .I1(pix_in_0_7),
    .S0(src_oper[6]) 
);
  MUX2_LUT5 pix_in_1_s5 (
    .O(pix_in[1]),
    .I0(pix_in_1_6),
    .I1(pix_in_1_7),
    .S0(src_oper[6]) 
);
  MUX2_LUT5 n1319_s25 (
    .O(n1319_26),
    .I0(n1319_22),
    .I1(n1319_23),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1320_s25 (
    .O(n1320_26),
    .I0(n1320_22),
    .I1(n1320_23),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1321_s25 (
    .O(n1321_26),
    .I0(n1321_22),
    .I1(n1321_23),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1322_s25 (
    .O(n1322_26),
    .I0(n1322_22),
    .I1(n1322_23),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1323_s25 (
    .O(n1323_26),
    .I0(n1323_22),
    .I1(n1323_23),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1324_s25 (
    .O(n1324_26),
    .I0(n1324_22),
    .I1(n1324_23),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1325_s23 (
    .O(n1325_25),
    .I0(n1325_20),
    .I1(n1325_21),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1325_s24 (
    .O(n1325_27),
    .I0(n1325_22),
    .I1(n1325_23),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1326_s23 (
    .O(n1326_25),
    .I0(n1326_20),
    .I1(n1326_21),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1326_s24 (
    .O(n1326_27),
    .I0(n1326_22),
    .I1(n1326_23),
    .S0(mar_low4[2]) 
);
  MUX2_LUT6 n1325_s22 (
    .O(n1325_29),
    .I0(n1325_25),
    .I1(n1325_27),
    .S0(mar_low4[1]) 
);
  MUX2_LUT6 n1326_s22 (
    .O(n1326_29),
    .I0(n1326_25),
    .I1(n1326_27),
    .S0(mar_low4[1]) 
);
  MUX2_LUT5 n1319_s26 (
    .O(n1319_28),
    .I0(n1319_32),
    .I1(n1319_34),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1320_s26 (
    .O(n1320_28),
    .I0(n1320_32),
    .I1(n1320_34),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1321_s26 (
    .O(n1321_28),
    .I0(n1321_32),
    .I1(n1321_34),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1322_s26 (
    .O(n1322_28),
    .I0(n1322_32),
    .I1(n1322_34),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1323_s26 (
    .O(n1323_28),
    .I0(n1323_32),
    .I1(n1323_34),
    .S0(mar_low4[2]) 
);
  MUX2_LUT5 n1324_s26 (
    .O(n1324_28),
    .I0(n1324_32),
    .I1(n1324_34),
    .S0(mar_low4[2]) 
);
  MUX2_LUT6 n1319_s22 (
    .O(n1319_30),
    .I0(n1319_26),
    .I1(n1319_28),
    .S0(mar_low4[1]) 
);
  MUX2_LUT6 n1320_s22 (
    .O(n1320_30),
    .I0(n1320_26),
    .I1(n1320_28),
    .S0(mar_low4[1]) 
);
  MUX2_LUT6 n1321_s22 (
    .O(n1321_30),
    .I0(n1321_26),
    .I1(n1321_28),
    .S0(mar_low4[1]) 
);
  MUX2_LUT6 n1322_s22 (
    .O(n1322_30),
    .I0(n1322_26),
    .I1(n1322_28),
    .S0(mar_low4[1]) 
);
  MUX2_LUT6 n1323_s22 (
    .O(n1323_30),
    .I0(n1323_26),
    .I1(n1323_28),
    .S0(mar_low4[1]) 
);
  MUX2_LUT6 n1324_s22 (
    .O(n1324_30),
    .I0(n1324_26),
    .I1(n1324_28),
    .S0(mar_low4[1]) 
);
  INV dma_trig_x_s2 (
    .O(dma_trig_x_5),
    .I(dwe_r) 
);
  INV alu_next_19_s2 (
    .O(alu_next_19_5),
    .I(format[5]) 
);
  INV alu_next_17_s2 (
    .O(alu_next_17_5),
    .I(format[4]) 
);
  INV alu_next_16_s2 (
    .O(alu_next_16_5),
    .I(format[1]) 
);
  INV alu_next_12_s2 (
    .O(alu_next_12_5),
    .I(format[0]) 
);
  INV alu_next_10_s3 (
    .O(alu_next_10_6),
    .I(ir[2]) 
);
  INV alu_next_0_s3 (
    .O(alu_next_0_7),
    .I(format[2]) 
);
  INV dma_w_minus_1_s_7_s6 (
    .O(dma_w_minus_1_s_7_11),
    .I(dma_w_r[7]) 
);
  INV spi_din_7_s13 (
    .O(spi_din_7_24),
    .I(spi_din_7_5) 
);
  f18a_div32x16 inst_divide (
    .clk_50_w(clk_50_w),
    .div_start(div_start),
    .div_reset(div_reset),
    .ws_dout(ws_dout[15:0]),
    .src_oper(src_oper[15:0]),
    .dst_oper(dst_oper[15:0]),
    .div_done(div_done),
    .div_quo(div_quo[15:0]),
    .div_rmd(div_rmd[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_gpu */
module f18a_cpu (
  csw_n_d,
  clk_50_w,
  csr_n_d,
  mode_d,
  reset_n_r,
  intr_en_s,
  blank_s,
  sp_cf_en_s,
  y_margin_n_s,
  report5th_r,
  sprt_5s_flag,
  spi_miso_d,
  cd_in,
  sp_5th_s,
  scanline_cnt,
  scanline_s,
  sprite_max_r,
  cpu_dout_s,
  dout2a,
  dout1a,
  y_next_r,
  sprt_state,
  col_dout_s,
  int_n_d,
  soft_blank_s,
  size_bit_s,
  mag_bit_s,
  t1hsize_s,
  t1vsize_s,
  t2hsize_s,
  t2vsize_s,
  bml_en_s,
  t2_en_s,
  row30_s,
  sprt_yreal_s,
  t2_pri_en_s,
  tl1_off_s,
  pos_attr_s,
  vscanln_en_s,
  reportmax_s,
  unlocked_s,
  bml_pri_s,
  bml_trans_s,
  bml_fat_s,
  cpu_we_s,
  col_we_s,
  n9_5,
  spi_clk_d,
  spi_cs_d,
  n150_6,
  cd_out_s,
  gmode_s,
  t1ntba_s,
  t1ctba_s,
  pgba_s,
  satba_s,
  spgba_s,
  textfg_s,
  textbg_s,
  t2ntba_s,
  t2ctba_s,
  sprt_ps_s,
  tile_ps_s,
  t2horz_s,
  t2vert_s,
  t1horz_s,
  t1vert_s,
  tpgsize_s,
  spgsize_s,
  tile_ecm_s,
  sprt_ecm_s,
  stop_sprt_s,
  bml_ps_s,
  bmlba_s,
  bml_x_s,
  bml_y_s,
  bml_w_s,
  bml_h_s,
  sprite_max_s,
  vdout,
  cpu_addr_s,
  col_addr_cpu_s,
  col_din_s,
  spi_dout,
  wmul9bit,
  wmul9bit_s
)
;
input csw_n_d;
input clk_50_w;
input csr_n_d;
input mode_d;
input reset_n_r;
input intr_en_s;
input blank_s;
input sp_cf_en_s;
input y_margin_n_s;
input report5th_r;
input sprt_5s_flag;
input spi_miso_d;
input [7:0] cd_in;
input [4:0] sp_5th_s;
input [8:8] scanline_cnt;
input [7:0] scanline_s;
input [4:4] sprite_max_r;
input [7:0] cpu_dout_s;
input [0:0] dout2a;
input [0:0] dout1a;
input [8:8] y_next_r;
input [0:0] sprt_state;
input [11:0] col_dout_s;
output int_n_d;
output soft_blank_s;
output size_bit_s;
output mag_bit_s;
output t1hsize_s;
output t1vsize_s;
output t2hsize_s;
output t2vsize_s;
output bml_en_s;
output t2_en_s;
output row30_s;
output sprt_yreal_s;
output t2_pri_en_s;
output tl1_off_s;
output pos_attr_s;
output vscanln_en_s;
output reportmax_s;
output unlocked_s;
output bml_pri_s;
output bml_trans_s;
output bml_fat_s;
output cpu_we_s;
output col_we_s;
output n9_5;
output spi_clk_d;
output spi_cs_d;
output n150_6;
output [7:0] cd_out_s;
output [3:0] gmode_s;
output [3:0] t1ntba_s;
output [7:0] t1ctba_s;
output [2:0] pgba_s;
output [6:0] satba_s;
output [2:0] spgba_s;
output [3:0] textfg_s;
output [3:0] textbg_s;
output [3:0] t2ntba_s;
output [7:0] t2ctba_s;
output [1:0] sprt_ps_s;
output [3:0] tile_ps_s;
output [7:0] t2horz_s;
output [7:0] t2vert_s;
output [7:0] t1horz_s;
output [7:0] t1vert_s;
output [1:0] tpgsize_s;
output [1:0] spgsize_s;
output [1:0] tile_ecm_s;
output [1:0] sprt_ecm_s;
output [5:0] stop_sprt_s;
output [3:0] bml_ps_s;
output [7:0] bmlba_s;
output [7:0] bml_x_s;
output [7:0] bml_y_s;
output [7:0] bml_w_s;
output [7:0] bml_h_s;
output [4:0] sprite_max_s;
output [7:0] vdout;
output [13:0] cpu_addr_s;
output [5:0] col_addr_cpu_s;
output [11:0] col_din_s;
output [0:0] spi_dout;
output [6:0] wmul9bit;
output [0:0] wmul9bit_s;
wire status_reg_6_33;
wire status_reg_6_34;
wire status_reg_6_35;
wire status_reg_6_36;
wire status_reg_7_34;
wire status_reg_7_35;
wire status_reg_7_37;
wire status_reg_7_38;
wire regread_0_102;
wire regread_0_103;
wire regread_0_104;
wire regread_0_105;
wire regread_1_100;
wire regread_1_101;
wire regread_1_103;
wire regread_1_104;
wire regread_2_94;
wire regread_2_95;
wire regread_2_97;
wire regread_2_98;
wire regread_2_99;
wire regread_2_100;
wire regread_2_101;
wire regread_2_102;
wire regread_3_107;
wire regread_3_108;
wire regread_3_109;
wire regread_3_110;
wire regread_3_111;
wire regread_3_112;
wire regread_3_113;
wire regread_3_114;
wire regread_4_106;
wire regread_4_107;
wire regread_4_108;
wire regread_4_109;
wire regread_4_110;
wire regread_4_111;
wire regread_4_112;
wire regread_4_113;
wire regread_5_105;
wire regread_5_106;
wire regread_5_108;
wire regread_5_109;
wire regread_5_110;
wire regread_5_111;
wire regread_5_112;
wire regread_5_113;
wire regread_6_100;
wire regread_6_101;
wire regread_6_102;
wire regread_6_103;
wire regread_6_105;
wire regread_6_106;
wire regread_6_107;
wire regread_6_108;
wire regread_6_109;
wire regread_6_110;
wire regread_6_111;
wire regread_6_112;
wire regread_7_103;
wire regread_7_104;
wire regread_7_106;
wire regread_7_107;
wire regread_7_108;
wire regread_7_109;
wire regread_7_110;
wire regread_7_111;
wire regread_7_112;
wire regread_7_113;
wire n2991_3;
wire n2975_3;
wire n2959_3;
wire n2951_3;
wire n2935_3;
wire n2924_3;
wire n2925_3;
wire n967_3;
wire n971_3;
wire n1320_7;
wire n1321_7;
wire n1323_7;
wire n1324_7;
wire gpu_rst_n;
wire n1926_3;
wire n1927_3;
wire gpu_go;
wire n2129_3;
wire n2130_3;
wire n2131_3;
wire n2132_3;
wire n2133_3;
wire n2134_3;
wire n2135_3;
wire n2136_3;
wire n2137_3;
wire n2138_3;
wire n2139_3;
wire n2140_3;
wire n2141_3;
wire n2142_3;
wire n2260_3;
wire n2261_3;
wire n2262_3;
wire n2263_3;
wire n2264_3;
wire status_reg_6_46;
wire status_reg_6_48;
wire status_reg_7_48;
wire regread_0_117;
wire regread_0_119;
wire regread_1_116;
wire regread_1_118;
wire regread_2_122;
wire regread_2_124;
wire regread_2_126;
wire regread_5_136;
wire regread_7_137;
wire n1205_5;
wire n1208_5;
wire n1214_5;
wire n1218_5;
wire n1226_5;
wire n1229_5;
wire n1236_5;
wire n1239_5;
wire n1247_5;
wire n1251_5;
wire n1261_5;
wire n1274_5;
wire n1304_5;
wire n1312_5;
wire n1621_5;
wire n1629_5;
wire n1637_5;
wire n1645_5;
wire n1653_5;
wire n1373_5;
wire n1661_5;
wire n1382_5;
wire n1396_5;
wire n1403_5;
wire n1411_5;
wire n1417_5;
wire n1425_5;
wire n1435_5;
wire csw_next_4;
wire csr_next_4;
wire cnt_sec_x_0_4;
wire horz_en_6;
wire n797_5;
wire n735_4;
wire n757_4;
wire n1611_4;
wire power_on_trig_8;
wire csw_6;
wire csr_6;
wire cnt_micro_r_0_6;
wire cnt_milli_r_0_6;
wire cnt_sec_r_0_6;
wire sp_c_ff_6;
wire sp_5s_ff_6;
wire reg30sprtmax_0_6;
wire ramaddr_6_8;
wire n650_9;
wire cd_out_0_5;
wire n650_11;
wire n618_19;
wire n620_13;
wire n622_12;
wire n624_19;
wire n626_19;
wire n630_19;
wire n636_12;
wire n640_19;
wire n642_19;
wire n647_12;
wire n656_10;
wire n662_10;
wire n681_11;
wire n684_11;
wire n687_11;
wire n690_11;
wire n693_11;
wire n696_11;
wire n699_11;
wire n702_11;
wire n737_11;
wire n739_11;
wire n741_11;
wire n743_11;
wire n745_11;
wire n747_11;
wire n749_11;
wire n751_11;
wire regread_3_132;
wire regread_3_134;
wire regread_3_136;
wire regread_4_131;
wire regread_4_133;
wire regread_4_135;
wire regread_5_138;
wire regread_5_140;
wire regread_5_142;
wire regread_6_136;
wire regread_6_138;
wire regread_6_140;
wire regread_7_139;
wire regread_7_141;
wire regread_7_143;
wire regread_7_145;
wire regread_6_142;
wire regread_5_144;
wire regread_4_137;
wire regread_3_138;
wire status_reg_7_50;
wire regread_2_128;
wire regread_1_120;
wire regread_0_121;
wire regread_2_130;
wire regread_1_122;
wire regread_0_123;
wire n1202_79;
wire n1201_79;
wire n1200_77;
wire n1148_77;
wire n1027_79;
wire n1026_79;
wire n1916_5;
wire horz_last_8;
wire io_state_14_9;
wire io_state_11_9;
wire io_state_10_9;
wire io_state_8_9;
wire io_state_4_9;
wire gpu_pause_8;
wire vdout_0_6;
wire vdout_1_6;
wire vdout_2_6;
wire vdout_3_6;
wire vdout_4_6;
wire vdout_5_6;
wire vdout_6_6;
wire vdout_7_6;
wire n707_4;
wire n2924_4;
wire n2925_4;
wire n967_5;
wire n971_4;
wire n1320_8;
wire regaddr_1_5;
wire n2260_4;
wire n2263_4;
wire regread_0_125;
wire regread_0_126;
wire regread_0_127;
wire regread_0_128;
wire regread_1_123;
wire regread_1_124;
wire regread_2_133;
wire n1205_6;
wire n1205_7;
wire n1226_6;
wire n1236_6;
wire n1239_6;
wire n1266_6;
wire cnt_micro_r_0_7;
wire cnt_micro_r_0_8;
wire cnt_milli_r_0_7;
wire cnt_milli_r_0_8;
wire cnt_sec_r_0_7;
wire sp_c_ff_7;
wire sp_5s_ff_7;
wire reg30sprtmax_0_7;
wire reg30sprtmax_0_8;
wire n650_12;
wire n653_10;
wire n618_20;
wire n620_14;
wire n622_13;
wire n624_20;
wire n636_13;
wire n638_20;
wire n647_13;
wire n656_11;
wire n662_11;
wire n662_12;
wire n737_12;
wire n739_12;
wire n741_12;
wire n743_12;
wire n743_13;
wire n745_12;
wire n747_12;
wire n749_12;
wire n751_12;
wire regread_3_139;
wire regread_3_141;
wire regread_3_142;
wire regread_4_138;
wire regread_4_139;
wire regread_4_141;
wire regread_5_147;
wire regread_5_148;
wire regread_6_143;
wire regread_6_144;
wire regread_7_148;
wire regread_7_149;
wire regread_7_150;
wire regread_6_145;
wire regread_5_149;
wire regread_5_150;
wire regread_4_142;
wire regread_3_143;
wire regread_2_134;
wire regread_1_125;
wire regread_0_129;
wire regread_2_135;
wire regread_1_126;
wire regread_1_127;
wire n1201_80;
wire n1200_78;
wire n1148_78;
wire horz_last_9;
wire horz_last_10;
wire gpu_pause_9;
wire n967_7;
wire n967_8;
wire n967_9;
wire n971_5;
wire n1320_9;
wire regaddr_0_5;
wire regread_0_130;
wire regread_0_131;
wire regread_0_132;
wire regread_0_133;
wire regread_1_128;
wire regread_1_129;
wire n1205_8;
wire cnt_milli_r_0_9;
wire cnt_sec_r_0_8;
wire reg30sprtmax_0_9;
wire n618_21;
wire n656_12;
wire n662_13;
wire n737_13;
wire n737_14;
wire n737_15;
wire n739_13;
wire n739_14;
wire n739_15;
wire n741_13;
wire n741_14;
wire n741_15;
wire n743_14;
wire n743_15;
wire n743_16;
wire n745_13;
wire n745_14;
wire n745_15;
wire n747_13;
wire n747_14;
wire n747_15;
wire n749_13;
wire n751_13;
wire regread_3_144;
wire regread_3_145;
wire regread_4_143;
wire regread_4_144;
wire regread_4_145;
wire regread_5_151;
wire regread_6_146;
wire regread_7_151;
wire regread_5_152;
wire regread_1_130;
wire n1201_81;
wire regread_1_131;
wire regread_1_132;
wire cnt_sec_r_0_9;
wire n737_16;
wire n737_17;
wire n739_16;
wire n739_17;
wire n741_16;
wire n741_17;
wire n743_17;
wire n743_18;
wire n743_19;
wire n745_16;
wire n745_17;
wire n745_18;
wire n747_16;
wire n747_17;
wire n749_14;
wire n751_14;
wire regread_3_146;
wire n737_18;
wire n739_18;
wire n741_18;
wire n747_18;
wire n638_22;
wire io_state_3_11;
wire n653_12;
wire regaddr_0_7;
wire n967_11;
wire n2262_6;
wire n2261_6;
wire n1320_13;
wire regaddr_1_7;
wire n1382_8;
wire n1621_8;
wire n1320_15;
wire n1381_6;
wire n1609_6;
wire n1614_7;
wire n957_5;
wire n647_16;
wire n707_6;
wire n961_7;
wire reg30sprtmax_2_8;
wire n1325_7;
wire n1296_7;
wire n1288_7;
wire n1280_7;
wire n1266_8;
wire n636_16;
wire io_state_1_11;
wire io_state_2_11;
wire io_state_9_11;
wire cnt_milli_x_0_6;
wire cnt_micro_x_0_6;
wire cnt_nano_x_0_6;
wire cpu_we_s_5;
wire vdout_7_9;
wire n1229_8;
wire n1214_9;
wire n1208_8;
wire regread_0_135;
wire n1214_11;
wire regread_3_148;
wire n1312_8;
wire n1274_8;
wire regread_2_137;
wire regread_5_154;
wire regread_7_153;
wire n2265_6;
wire pram_addr_0_10;
wire n632_23;
wire n634_23;
wire pdata_0_8;
wire regread_4_147;
wire csw;
wire csr;
wire mode_r;
wire horz_en;
wire data_port_mode;
wire inc_en;
wire we;
wire pram_we;
wire intr_ff;
wire horz_ff;
wire pram_inc_en;
wire gpu_pause_req;
wire sp_c_ff;
wire sp_5s_ff;
wire gpu_pause;
wire reg0ie1;
wire reg1ie;
wire reg15cnt_en;
wire reg47dpm;
wire reg50reboot;
wire reg50hgpu;
wire reg50vgpu;
wire reg57cnt;
wire gpu_load;
wire gpu_trigger;
wire pram_load;
wire reg15cnt_rst;
wire reg15cnt_snap;
wire reg47auto;
wire gpu_trig_delay;
wire gpu_hv_trig_r;
wire blank_edge_r;
wire power_on_trig;
wire addr_ff;
wire pram_ff;
wire horz_last;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_2;
wire n96_1;
wire n96_2;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_0_COUT;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_0_COUT;
wire n157_1;
wire n157_2;
wire n156_1;
wire n156_2;
wire n155_1;
wire n155_2;
wire n154_1;
wire n154_2;
wire n153_1;
wire n153_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_0_COUT;
wire n196_1;
wire n196_2;
wire n195_1;
wire n195_2;
wire n194_1;
wire n194_2;
wire n193_1;
wire n193_2;
wire n192_1;
wire n192_2;
wire n191_1;
wire n191_2;
wire n190_1;
wire n190_2;
wire n189_1;
wire n189_2;
wire n188_1;
wire n188_2;
wire n187_1;
wire n187_2;
wire n186_1;
wire n186_2;
wire n185_1;
wire n185_2;
wire n184_1;
wire n184_2;
wire n183_1;
wire n183_2;
wire n182_1;
wire n182_0_COUT;
wire n2114_1;
wire n2114_2;
wire n2113_1;
wire n2113_2;
wire n2112_1;
wire n2112_2;
wire n2111_1;
wire n2111_2;
wire n2110_1;
wire n2110_2;
wire n2109_1;
wire n2109_2;
wire n2108_1;
wire n2108_2;
wire n2107_1;
wire n2107_2;
wire n2106_1;
wire n2106_2;
wire n2105_1;
wire n2105_2;
wire n2104_1;
wire n2104_2;
wire n2103_1;
wire n2103_2;
wire n2102_1;
wire n2102_2;
wire n2101_1;
wire n2101_0_COUT;
wire n417_1_SUM;
wire n417_3;
wire n418_1_SUM;
wire n418_3;
wire n419_1_SUM;
wire n419_3;
wire n420_1_SUM;
wire n420_3;
wire n421_1_SUM;
wire n421_3;
wire n422_1_SUM;
wire n422_3;
wire n423_1_SUM;
wire n423_3;
wire n424_1_SUM;
wire n424_3;
wire regread_0_107;
wire regread_0_109;
wire regread_1_106;
wire regread_1_108;
wire regread_2_104;
wire regread_2_106;
wire regread_2_108;
wire regread_2_110;
wire regread_3_116;
wire regread_3_118;
wire regread_3_120;
wire regread_3_122;
wire regread_4_115;
wire regread_4_117;
wire regread_4_119;
wire regread_4_121;
wire regread_5_116;
wire regread_5_118;
wire regread_5_120;
wire regread_5_122;
wire regread_6_114;
wire regread_6_116;
wire regread_6_118;
wire regread_6_120;
wire regread_6_122;
wire regread_6_124;
wire regread_7_115;
wire regread_7_117;
wire regread_7_119;
wire regread_7_121;
wire regread_7_123;
wire status_reg_6_38;
wire status_reg_6_40;
wire status_reg_7_40;
wire status_reg_7_42;
wire regread_3_124;
wire regread_4_123;
wire regread_5_124;
wire regread_6_126;
wire regread_6_128;
wire regread_7_125;
wire regread_2_112;
wire regread_5_126;
wire regread_7_127;
wire status_reg_6_42;
wire status_reg_7_44;
wire regread_2_114;
wire regread_5_128;
wire regread_7_129;
wire status_reg_6_44;
wire status_reg_7_46;
wire regread_0_113;
wire regread_0_115;
wire regread_1_112;
wire regread_1_114;
wire regread_2_118;
wire regread_2_120;
wire regread_3_128;
wire regread_3_130;
wire regread_4_127;
wire regread_4_129;
wire regread_5_132;
wire regread_5_134;
wire regread_6_132;
wire regread_6_134;
wire regread_7_133;
wire regread_7_135;
wire n434_5;
wire blank_edge_r_7;
wire n100_6;
wire n123_6;
wire n158_6;
wire n197_6;
wire n425_5;
wire dma_copy_r;
wire pause_ack_reg;
wire gpu_running;
wire vwe_reg;
wire gpu_rwe;
wire gpu_pwe;
wire dma_we_s;
wire dma_active_s;
wire dma_x_1_15;
wire dma_dst_r_0_8;
wire dma_dst_r_0_9;
wire [5:5] loadaddr;
wire [13:0] regaddr;
wire [7:0] dma_data_s;
wire [1:0] csw_sync;
wire [1:0] csr_sync;
wire [7:0] cd_r;
wire [8:0] cnt_nano_r;
wire [9:0] cnt_micro_r;
wire [9:0] cnt_milli_r;
wire [15:0] cnt_sec_r;
wire [8:0] cnt_nano_sr;
wire [9:0] cnt_micro_sr;
wire [9:0] cnt_milli_sr;
wire [15:0] cnt_sec_sr;
wire [14:0] io_state;
wire [4:0] sp_5th_reg;
wire [7:0] cd_in_0;
wire [7:0] pdata;
wire [11:0] pram_data;
wire [7:0] reg_val;
wire [3:0] reg15sreg_num;
wire [7:0] reg19horz;
wire [7:0] reg48inc;
wire [7:0] reg54gpu_msb;
wire [7:0] reg55gpu_lsb;
wire [5:0] reg47paddr;
wire [13:0] ramaddr;
wire [5:0] pram_addr;
wire [7:0] regread;
wire [1:0] dma_r;
wire [7:0] dma_data_r;
wire [6:0] gpu_status;
wire [11:0] gpu_pdout;
wire [13:0] gpu_raddr;
wire [5:0] gpu_paddr;
wire [13:0] gpu_addr;
wire VCC;
wire GND;
  LUT3 status_reg_6_s38 (
    .F(status_reg_6_33),
    .I0(cnt_nano_sr[8]),
    .I1(cnt_nano_sr[0]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_6_s38.INIT=8'hCA;
  LUT3 status_reg_6_s39 (
    .F(status_reg_6_34),
    .I0(cnt_micro_sr[8]),
    .I1(cnt_micro_sr[0]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_6_s39.INIT=8'hCA;
  LUT3 status_reg_6_s40 (
    .F(status_reg_6_35),
    .I0(cnt_milli_sr[8]),
    .I1(cnt_milli_sr[0]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_6_s40.INIT=8'hCA;
  LUT3 status_reg_6_s41 (
    .F(status_reg_6_36),
    .I0(cnt_sec_sr[14]),
    .I1(cnt_sec_sr[6]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_6_s41.INIT=8'hCA;
  LUT3 status_reg_7_s39 (
    .F(status_reg_7_34),
    .I0(sp_5th_reg[4]),
    .I1(horz_ff),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_7_s39.INIT=8'hCA;
  LUT3 status_reg_7_s40 (
    .F(status_reg_7_35),
    .I0(gpu_status[6]),
    .I1(scanline_s[7]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_7_s40.INIT=8'hCA;
  LUT3 status_reg_7_s41 (
    .F(status_reg_7_37),
    .I0(cnt_milli_sr[9]),
    .I1(cnt_milli_sr[1]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_7_s41.INIT=8'hCA;
  LUT3 status_reg_7_s42 (
    .F(status_reg_7_38),
    .I0(cnt_sec_sr[15]),
    .I1(cnt_sec_sr[7]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_7_s42.INIT=8'hCA;
  LUT3 regread_0_s108 (
    .F(regread_0_102),
    .I0(bmlba_s[0]),
    .I1(bml_x_s[0]),
    .I2(regaddr[5]) 
);
defparam regread_0_s108.INIT=8'hCA;
  LUT3 regread_0_s109 (
    .F(regread_0_103),
    .I0(bml_y_s[0]),
    .I1(bml_w_s[0]),
    .I2(regaddr[5]) 
);
defparam regread_0_s109.INIT=8'hCA;
  LUT3 regread_0_s110 (
    .F(regread_0_104),
    .I0(reg48inc[0]),
    .I1(t2_en_s),
    .I2(regaddr[5]) 
);
defparam regread_0_s110.INIT=8'hCA;
  LUT3 regread_0_s111 (
    .F(regread_0_105),
    .I0(reg54gpu_msb[0]),
    .I1(reg55gpu_lsb[0]),
    .I2(regaddr[5]) 
);
defparam regread_0_s111.INIT=8'hCA;
  LUT3 regread_1_s107 (
    .F(regread_1_100),
    .I0(bmlba_s[1]),
    .I1(bml_x_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_1_s107.INIT=8'hCA;
  LUT3 regread_1_s108 (
    .F(regread_1_101),
    .I0(bml_y_s[1]),
    .I1(bml_w_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_1_s108.INIT=8'hCA;
  LUT3 regread_1_s109 (
    .F(regread_1_103),
    .I0(soft_blank_s),
    .I1(t1ctba_s[1]),
    .I2(regaddr[4]) 
);
defparam regread_1_s109.INIT=8'hCA;
  LUT3 regread_1_s110 (
    .F(regread_1_104),
    .I0(satba_s[0]),
    .I1(textfg_s[1]),
    .I2(regaddr[4]) 
);
defparam regread_1_s110.INIT=8'hCA;
  LUT3 regread_2_s109 (
    .F(regread_2_94),
    .I0(sprt_ps_s[0]),
    .I1(t2horz_s[2]),
    .I2(regaddr[5]) 
);
defparam regread_2_s109.INIT=8'hCA;
  LUT3 regread_2_s110 (
    .F(regread_2_95),
    .I0(t2vert_s[2]),
    .I1(t1horz_s[2]),
    .I2(regaddr[5]) 
);
defparam regread_2_s110.INIT=8'hCA;
  LUT3 regread_2_s111 (
    .F(regread_2_97),
    .I0(bmlba_s[2]),
    .I1(bml_x_s[2]),
    .I2(regaddr[5]) 
);
defparam regread_2_s111.INIT=8'hCA;
  LUT3 regread_2_s112 (
    .F(regread_2_98),
    .I0(bml_y_s[2]),
    .I1(bml_w_s[2]),
    .I2(regaddr[5]) 
);
defparam regread_2_s112.INIT=8'hCA;
  LUT3 regread_2_s113 (
    .F(regread_2_99),
    .I0(reg48inc[2]),
    .I1(tile_ecm_s[0]),
    .I2(regaddr[5]) 
);
defparam regread_2_s113.INIT=8'hCA;
  LUT3 regread_2_s114 (
    .F(regread_2_100),
    .I0(reg50vgpu),
    .I1(stop_sprt_s[0]),
    .I2(regaddr[5]) 
);
defparam regread_2_s114.INIT=8'hCA;
  LUT3 regread_2_s115 (
    .F(regread_2_101),
    .I0(reg1ie),
    .I1(t1ctba_s[2]),
    .I2(regaddr[4]) 
);
defparam regread_2_s115.INIT=8'hCA;
  LUT3 regread_2_s116 (
    .F(regread_2_102),
    .I0(satba_s[1]),
    .I1(textfg_s[2]),
    .I2(regaddr[4]) 
);
defparam regread_2_s116.INIT=8'hCA;
  LUT3 regread_3_s120 (
    .F(regread_3_107),
    .I0(sprt_ps_s[1]),
    .I1(t2horz_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_3_s120.INIT=8'hCA;
  LUT3 regread_3_s121 (
    .F(regread_3_108),
    .I0(t2vert_s[3]),
    .I1(t1horz_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_3_s121.INIT=8'hCA;
  LUT3 regread_3_s122 (
    .F(regread_3_109),
    .I0(t1vert_s[3]),
    .I1(t2vsize_s),
    .I2(regaddr[5]) 
);
defparam regread_3_s122.INIT=8'hCA;
  LUT3 regread_3_s123 (
    .F(regread_3_110),
    .I0(sprite_max_s[0]),
    .I1(bml_fat_s),
    .I2(regaddr[5]) 
);
defparam regread_3_s123.INIT=8'hCA;
  LUT3 regread_3_s124 (
    .F(regread_3_111),
    .I0(bmlba_s[3]),
    .I1(bml_x_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_3_s124.INIT=8'hCA;
  LUT3 regread_3_s125 (
    .F(regread_3_112),
    .I0(bml_y_s[3]),
    .I1(bml_w_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_3_s125.INIT=8'hCA;
  LUT3 regread_3_s126 (
    .F(regread_3_113),
    .I0(reg48inc[3]),
    .I1(tile_ecm_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_3_s126.INIT=8'hCA;
  LUT3 regread_3_s127 (
    .F(regread_3_114),
    .I0(tl1_off_s),
    .I1(stop_sprt_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_3_s127.INIT=8'hCA;
  LUT3 regread_4_s120 (
    .F(regread_4_106),
    .I0(tile_ps_s[0]),
    .I1(t2horz_s[4]),
    .I2(regaddr[5]) 
);
defparam regread_4_s120.INIT=8'hCA;
  LUT3 regread_4_s121 (
    .F(regread_4_107),
    .I0(t2vert_s[4]),
    .I1(t1horz_s[4]),
    .I2(regaddr[5]) 
);
defparam regread_4_s121.INIT=8'hCA;
  LUT3 regread_4_s122 (
    .F(regread_4_108),
    .I0(t1vert_s[4]),
    .I1(tpgsize_s[0]),
    .I2(regaddr[5]) 
);
defparam regread_4_s122.INIT=8'hCA;
  LUT3 regread_4_s123 (
    .F(regread_4_109),
    .I0(sprite_max_s[1]),
    .I1(bml_ps_s[0]),
    .I2(regaddr[5]) 
);
defparam regread_4_s123.INIT=8'hCA;
  LUT3 regread_4_s124 (
    .F(regread_4_110),
    .I0(bmlba_s[4]),
    .I1(bml_x_s[4]),
    .I2(regaddr[5]) 
);
defparam regread_4_s124.INIT=8'hCA;
  LUT3 regread_4_s125 (
    .F(regread_4_111),
    .I0(bml_y_s[4]),
    .I1(bml_w_s[4]),
    .I2(regaddr[5]) 
);
defparam regread_4_s125.INIT=8'hCA;
  LUT3 regread_4_s126 (
    .F(regread_4_112),
    .I0(reg48inc[4]),
    .I1(sprt_yreal_s),
    .I2(regaddr[5]) 
);
defparam regread_4_s126.INIT=8'hCA;
  LUT3 regread_4_s127 (
    .F(regread_4_113),
    .I0(reportmax_s),
    .I1(stop_sprt_s[2]),
    .I2(regaddr[5]) 
);
defparam regread_4_s127.INIT=8'hCA;
  LUT3 regread_5_s125 (
    .F(regread_5_105),
    .I0(pgba_s[0]),
    .I1(satba_s[4]),
    .I2(regaddr[5]) 
);
defparam regread_5_s125.INIT=8'hCA;
  LUT3 regread_5_s126 (
    .F(regread_5_106),
    .I0(spgba_s[0]),
    .I1(textbg_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_5_s126.INIT=8'hCA;
  LUT3 regread_5_s127 (
    .F(regread_5_108),
    .I0(tile_ps_s[1]),
    .I1(t2horz_s[5]),
    .I2(regaddr[5]) 
);
defparam regread_5_s127.INIT=8'hCA;
  LUT3 regread_5_s128 (
    .F(regread_5_109),
    .I0(t2vert_s[5]),
    .I1(t1horz_s[5]),
    .I2(regaddr[5]) 
);
defparam regread_5_s128.INIT=8'hCA;
  LUT3 regread_5_s129 (
    .F(regread_5_110),
    .I0(t1vert_s[5]),
    .I1(tpgsize_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_5_s129.INIT=8'hCA;
  LUT3 regread_5_s130 (
    .F(regread_5_111),
    .I0(sprite_max_s[2]),
    .I1(bml_ps_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_5_s130.INIT=8'hCA;
  LUT3 regread_5_s131 (
    .F(regread_5_112),
    .I0(bmlba_s[5]),
    .I1(bml_x_s[5]),
    .I2(regaddr[5]) 
);
defparam regread_5_s131.INIT=8'hCA;
  LUT3 regread_5_s132 (
    .F(regread_5_113),
    .I0(bml_y_s[5]),
    .I1(bml_w_s[5]),
    .I2(regaddr[5]) 
);
defparam regread_5_s132.INIT=8'hCA;
  LUT3 regread_6_s121 (
    .F(regread_6_100),
    .I0(gmode_s[1]),
    .I1(size_bit_s),
    .I2(regaddr[5]) 
);
defparam regread_6_s121.INIT=8'hCA;
  LUT3 regread_6_s122 (
    .F(regread_6_101),
    .I0(t1ntba_s[2]),
    .I1(t1ctba_s[6]),
    .I2(regaddr[5]) 
);
defparam regread_6_s122.INIT=8'hCA;
  LUT3 regread_6_s123 (
    .F(regread_6_102),
    .I0(pgba_s[1]),
    .I1(satba_s[5]),
    .I2(regaddr[5]) 
);
defparam regread_6_s123.INIT=8'hCA;
  LUT3 regread_6_s124 (
    .F(regread_6_103),
    .I0(spgba_s[1]),
    .I1(textbg_s[2]),
    .I2(regaddr[5]) 
);
defparam regread_6_s124.INIT=8'hCA;
  LUT3 regread_6_s125 (
    .F(regread_6_105),
    .I0(tile_ps_s[2]),
    .I1(t2horz_s[6]),
    .I2(regaddr[5]) 
);
defparam regread_6_s125.INIT=8'hCA;
  LUT3 regread_6_s126 (
    .F(regread_6_106),
    .I0(t2vert_s[6]),
    .I1(t1horz_s[6]),
    .I2(regaddr[5]) 
);
defparam regread_6_s126.INIT=8'hCA;
  LUT3 regread_6_s127 (
    .F(regread_6_107),
    .I0(t1vert_s[6]),
    .I1(t1hsize_s),
    .I2(regaddr[5]) 
);
defparam regread_6_s127.INIT=8'hCA;
  LUT3 regread_6_s128 (
    .F(regread_6_108),
    .I0(sprite_max_s[3]),
    .I1(bml_ps_s[2]),
    .I2(regaddr[5]) 
);
defparam regread_6_s128.INIT=8'hCA;
  LUT3 regread_6_s129 (
    .F(regread_6_109),
    .I0(bmlba_s[6]),
    .I1(bml_x_s[6]),
    .I2(regaddr[5]) 
);
defparam regread_6_s129.INIT=8'hCA;
  LUT3 regread_6_s130 (
    .F(regread_6_110),
    .I0(bml_y_s[6]),
    .I1(bml_w_s[6]),
    .I2(regaddr[5]) 
);
defparam regread_6_s130.INIT=8'hCA;
  LUT3 regread_6_s131 (
    .F(regread_6_111),
    .I0(reg48inc[6]),
    .I1(sprt_ecm_s[0]),
    .I2(regaddr[5]) 
);
defparam regread_6_s131.INIT=8'hCA;
  LUT3 regread_6_s132 (
    .F(regread_6_112),
    .I0(pos_attr_s),
    .I1(stop_sprt_s[4]),
    .I2(regaddr[5]) 
);
defparam regread_6_s132.INIT=8'hCA;
  LUT3 regread_7_s124 (
    .F(regread_7_103),
    .I0(pgba_s[2]),
    .I1(satba_s[6]),
    .I2(regaddr[5]) 
);
defparam regread_7_s124.INIT=8'hCA;
  LUT3 regread_7_s125 (
    .F(regread_7_104),
    .I0(spgba_s[2]),
    .I1(textbg_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_7_s125.INIT=8'hCA;
  LUT3 regread_7_s126 (
    .F(regread_7_106),
    .I0(tile_ps_s[3]),
    .I1(t2horz_s[7]),
    .I2(regaddr[5]) 
);
defparam regread_7_s126.INIT=8'hCA;
  LUT3 regread_7_s127 (
    .F(regread_7_107),
    .I0(t2vert_s[7]),
    .I1(t1horz_s[7]),
    .I2(regaddr[5]) 
);
defparam regread_7_s127.INIT=8'hCA;
  LUT3 regread_7_s128 (
    .F(regread_7_108),
    .I0(t1vert_s[7]),
    .I1(t1vsize_s),
    .I2(regaddr[5]) 
);
defparam regread_7_s128.INIT=8'hCA;
  LUT3 regread_7_s129 (
    .F(regread_7_109),
    .I0(sprite_max_s[4]),
    .I1(bml_ps_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_7_s129.INIT=8'hCA;
  LUT3 regread_7_s130 (
    .F(regread_7_110),
    .I0(bmlba_s[7]),
    .I1(bml_x_s[7]),
    .I2(regaddr[5]) 
);
defparam regread_7_s130.INIT=8'hCA;
  LUT3 regread_7_s131 (
    .F(regread_7_111),
    .I0(bml_y_s[7]),
    .I1(bml_w_s[7]),
    .I2(regaddr[5]) 
);
defparam regread_7_s131.INIT=8'hCA;
  LUT3 regread_7_s132 (
    .F(regread_7_112),
    .I0(reg48inc[7]),
    .I1(sprt_ecm_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_7_s132.INIT=8'hCA;
  LUT3 regread_7_s133 (
    .F(regread_7_113),
    .I0(t2_pri_en_s),
    .I1(stop_sprt_s[5]),
    .I2(regaddr[5]) 
);
defparam regread_7_s133.INIT=8'hCA;
  LUT2 n2991_s0 (
    .F(n2991_3),
    .I0(reset_n_r),
    .I1(io_state[1]) 
);
defparam n2991_s0.INIT=4'h8;
  LUT2 n2975_s0 (
    .F(n2975_3),
    .I0(reset_n_r),
    .I1(io_state[6]) 
);
defparam n2975_s0.INIT=4'h8;
  LUT2 n2959_s0 (
    .F(n2959_3),
    .I0(reset_n_r),
    .I1(io_state[7]) 
);
defparam n2959_s0.INIT=4'h8;
  LUT2 n2951_s0 (
    .F(n2951_3),
    .I0(reset_n_r),
    .I1(io_state[12]) 
);
defparam n2951_s0.INIT=4'h8;
  LUT2 n2935_s0 (
    .F(n2935_3),
    .I0(sp_5s_ff),
    .I1(reset_n_r) 
);
defparam n2935_s0.INIT=4'h4;
  LUT4 n2924_s0 (
    .F(n2924_3),
    .I0(reg15sreg_num[0]),
    .I1(io_state[5]),
    .I2(n2924_4),
    .I3(reset_n_r) 
);
defparam n2924_s0.INIT=16'h40FF;
  LUT4 n2925_s0 (
    .F(n2925_3),
    .I0(reg15sreg_num[0]),
    .I1(io_state[5]),
    .I2(n2925_4),
    .I3(reset_n_r) 
);
defparam n2925_s0.INIT=16'h40FF;
  LUT4 n967_s0 (
    .F(n967_3),
    .I0(n967_11),
    .I1(n967_5),
    .I2(io_state[3]),
    .I3(gpu_rwe) 
);
defparam n967_s0.INIT=16'hFFB0;
  LUT2 n971_s0 (
    .F(n971_3),
    .I0(reg57cnt),
    .I1(n971_4) 
);
defparam n971_s0.INIT=4'h8;
  LUT3 n1320_s4 (
    .F(n1320_7),
    .I0(regaddr[9]),
    .I1(sprite_max_r[4]),
    .I2(n1320_8) 
);
defparam n1320_s4.INIT=8'hAC;
  LUT3 n1321_s4 (
    .F(n1321_7),
    .I0(regaddr[10]),
    .I1(sprite_max_r[4]),
    .I2(n1320_8) 
);
defparam n1321_s4.INIT=8'hAC;
  LUT3 n1323_s4 (
    .F(n1323_7),
    .I0(regaddr[12]),
    .I1(sprite_max_r[4]),
    .I2(n1320_8) 
);
defparam n1323_s4.INIT=8'hAC;
  LUT3 n1324_s4 (
    .F(n1324_7),
    .I0(regaddr[13]),
    .I1(sprite_max_r[4]),
    .I2(n1320_8) 
);
defparam n1324_s4.INIT=8'hAC;
  LUT2 gpu_rst_n_s0 (
    .F(gpu_rst_n),
    .I0(gpu_load),
    .I1(reset_n_r) 
);
defparam gpu_rst_n_s0.INIT=4'h4;
  LUT4 n1926_s0 (
    .F(n1926_3),
    .I0(blank_edge_r),
    .I1(reg50hgpu),
    .I2(blank_s),
    .I3(scanline_cnt[8]) 
);
defparam n1926_s0.INIT=16'h4000;
  LUT2 n1927_s0 (
    .F(n1927_3),
    .I0(reg50vgpu),
    .I1(intr_en_s) 
);
defparam n1927_s0.INIT=4'h8;
  LUT3 gpu_go_s0 (
    .F(gpu_go),
    .I0(gpu_trigger),
    .I1(gpu_trig_delay),
    .I2(gpu_hv_trig_r) 
);
defparam gpu_go_s0.INIT=8'hFE;
  LUT3 n2129_s0 (
    .F(n2129_3),
    .I0(n2101_1),
    .I1(cd_in_0[2]),
    .I2(io_state[4]) 
);
defparam n2129_s0.INIT=8'hCA;
  LUT3 n2130_s0 (
    .F(n2130_3),
    .I0(n2102_1),
    .I1(cd_in_0[3]),
    .I2(io_state[4]) 
);
defparam n2130_s0.INIT=8'hCA;
  LUT3 n2131_s0 (
    .F(n2131_3),
    .I0(n2103_1),
    .I1(cd_in_0[4]),
    .I2(io_state[4]) 
);
defparam n2131_s0.INIT=8'hCA;
  LUT3 n2132_s0 (
    .F(n2132_3),
    .I0(n2104_1),
    .I1(cd_in_0[5]),
    .I2(io_state[4]) 
);
defparam n2132_s0.INIT=8'hCA;
  LUT3 n2133_s0 (
    .F(n2133_3),
    .I0(n2105_1),
    .I1(cd_in_0[6]),
    .I2(io_state[4]) 
);
defparam n2133_s0.INIT=8'hCA;
  LUT3 n2134_s0 (
    .F(n2134_3),
    .I0(n2106_1),
    .I1(cd_in_0[7]),
    .I2(io_state[4]) 
);
defparam n2134_s0.INIT=8'hCA;
  LUT3 n2135_s0 (
    .F(n2135_3),
    .I0(n2107_1),
    .I1(cd_in_0[0]),
    .I2(io_state[4]) 
);
defparam n2135_s0.INIT=8'hCA;
  LUT3 n2136_s0 (
    .F(n2136_3),
    .I0(n2108_1),
    .I1(cd_in_0[1]),
    .I2(io_state[4]) 
);
defparam n2136_s0.INIT=8'hCA;
  LUT3 n2137_s0 (
    .F(n2137_3),
    .I0(n2109_1),
    .I1(cd_in_0[2]),
    .I2(io_state[4]) 
);
defparam n2137_s0.INIT=8'hCA;
  LUT3 n2138_s0 (
    .F(n2138_3),
    .I0(n2110_1),
    .I1(cd_in_0[3]),
    .I2(io_state[4]) 
);
defparam n2138_s0.INIT=8'hCA;
  LUT3 n2139_s0 (
    .F(n2139_3),
    .I0(n2111_1),
    .I1(cd_in_0[4]),
    .I2(io_state[4]) 
);
defparam n2139_s0.INIT=8'hCA;
  LUT3 n2140_s0 (
    .F(n2140_3),
    .I0(n2112_1),
    .I1(cd_in_0[5]),
    .I2(io_state[4]) 
);
defparam n2140_s0.INIT=8'hCA;
  LUT3 n2141_s0 (
    .F(n2141_3),
    .I0(n2113_1),
    .I1(cd_in_0[6]),
    .I2(io_state[4]) 
);
defparam n2141_s0.INIT=8'hCA;
  LUT3 n2142_s0 (
    .F(n2142_3),
    .I0(n2114_1),
    .I1(cd_in_0[7]),
    .I2(io_state[4]) 
);
defparam n2142_s0.INIT=8'hCA;
  LUT3 loadaddr_5_s0 (
    .F(loadaddr[5]),
    .I0(inc_en),
    .I1(addr_ff),
    .I2(io_state[4]) 
);
defparam loadaddr_5_s0.INIT=8'hCA;
  LUT4 regaddr_0_s0 (
    .F(regaddr[0]),
    .I0(regaddr_0_7),
    .I1(ramaddr[0]),
    .I2(gpu_raddr[0]),
    .I3(gpu_pause) 
);
defparam regaddr_0_s0.INIT=16'h44F0;
  LUT3 regaddr_3_s0 (
    .F(regaddr[3]),
    .I0(gpu_raddr[3]),
    .I1(ramaddr[3]),
    .I2(gpu_pause) 
);
defparam regaddr_3_s0.INIT=8'hCA;
  LUT3 regaddr_4_s0 (
    .F(regaddr[4]),
    .I0(gpu_raddr[4]),
    .I1(ramaddr[4]),
    .I2(gpu_pause) 
);
defparam regaddr_4_s0.INIT=8'hCA;
  LUT3 regaddr_5_s0 (
    .F(regaddr[5]),
    .I0(gpu_raddr[5]),
    .I1(ramaddr[5]),
    .I2(gpu_pause) 
);
defparam regaddr_5_s0.INIT=8'hCA;
  LUT3 regaddr_6_s0 (
    .F(regaddr[6]),
    .I0(gpu_raddr[6]),
    .I1(ramaddr[6]),
    .I2(gpu_pause) 
);
defparam regaddr_6_s0.INIT=8'hCA;
  LUT3 regaddr_7_s0 (
    .F(regaddr[7]),
    .I0(gpu_raddr[7]),
    .I1(ramaddr[7]),
    .I2(gpu_pause) 
);
defparam regaddr_7_s0.INIT=8'hCA;
  LUT3 regaddr_8_s0 (
    .F(regaddr[8]),
    .I0(gpu_raddr[8]),
    .I1(ramaddr[8]),
    .I2(gpu_pause) 
);
defparam regaddr_8_s0.INIT=8'hCA;
  LUT3 regaddr_9_s0 (
    .F(regaddr[9]),
    .I0(gpu_raddr[9]),
    .I1(ramaddr[9]),
    .I2(gpu_pause) 
);
defparam regaddr_9_s0.INIT=8'hCA;
  LUT3 regaddr_10_s0 (
    .F(regaddr[10]),
    .I0(gpu_raddr[10]),
    .I1(ramaddr[10]),
    .I2(gpu_pause) 
);
defparam regaddr_10_s0.INIT=8'hCA;
  LUT3 regaddr_11_s0 (
    .F(regaddr[11]),
    .I0(gpu_raddr[11]),
    .I1(ramaddr[11]),
    .I2(gpu_pause) 
);
defparam regaddr_11_s0.INIT=8'hCA;
  LUT3 regaddr_12_s0 (
    .F(regaddr[12]),
    .I0(gpu_raddr[12]),
    .I1(ramaddr[12]),
    .I2(gpu_pause) 
);
defparam regaddr_12_s0.INIT=8'hCA;
  LUT3 regaddr_13_s0 (
    .F(regaddr[13]),
    .I0(gpu_raddr[13]),
    .I1(ramaddr[13]),
    .I2(gpu_pause) 
);
defparam regaddr_13_s0.INIT=8'hCA;
  LUT4 cpu_we_s_s (
    .F(cpu_we_s),
    .I0(cpu_we_s_5),
    .I1(dma_we_s),
    .I2(we),
    .I3(gpu_pause) 
);
defparam cpu_we_s_s.INIT=16'hF0BB;
  LUT3 cpu_addr_s_0_s (
    .F(cpu_addr_s[0]),
    .I0(gpu_addr[0]),
    .I1(ramaddr[0]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_0_s.INIT=8'hCA;
  LUT3 cpu_addr_s_1_s (
    .F(cpu_addr_s[1]),
    .I0(gpu_addr[1]),
    .I1(ramaddr[1]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_1_s.INIT=8'hCA;
  LUT3 cpu_addr_s_2_s (
    .F(cpu_addr_s[2]),
    .I0(gpu_addr[2]),
    .I1(ramaddr[2]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_2_s.INIT=8'hCA;
  LUT3 cpu_addr_s_3_s (
    .F(cpu_addr_s[3]),
    .I0(gpu_addr[3]),
    .I1(ramaddr[3]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_3_s.INIT=8'hCA;
  LUT3 cpu_addr_s_4_s (
    .F(cpu_addr_s[4]),
    .I0(gpu_addr[4]),
    .I1(ramaddr[4]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_4_s.INIT=8'hCA;
  LUT3 cpu_addr_s_5_s (
    .F(cpu_addr_s[5]),
    .I0(gpu_addr[5]),
    .I1(ramaddr[5]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_5_s.INIT=8'hCA;
  LUT3 cpu_addr_s_6_s (
    .F(cpu_addr_s[6]),
    .I0(gpu_addr[6]),
    .I1(ramaddr[6]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_6_s.INIT=8'hCA;
  LUT3 cpu_addr_s_7_s (
    .F(cpu_addr_s[7]),
    .I0(gpu_addr[7]),
    .I1(ramaddr[7]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_7_s.INIT=8'hCA;
  LUT3 cpu_addr_s_8_s (
    .F(cpu_addr_s[8]),
    .I0(gpu_addr[8]),
    .I1(ramaddr[8]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_8_s.INIT=8'hCA;
  LUT3 cpu_addr_s_9_s (
    .F(cpu_addr_s[9]),
    .I0(gpu_addr[9]),
    .I1(ramaddr[9]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_9_s.INIT=8'hCA;
  LUT3 cpu_addr_s_10_s (
    .F(cpu_addr_s[10]),
    .I0(gpu_addr[10]),
    .I1(ramaddr[10]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_10_s.INIT=8'hCA;
  LUT3 cpu_addr_s_11_s (
    .F(cpu_addr_s[11]),
    .I0(gpu_addr[11]),
    .I1(ramaddr[11]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_11_s.INIT=8'hCA;
  LUT3 cpu_addr_s_12_s (
    .F(cpu_addr_s[12]),
    .I0(gpu_addr[12]),
    .I1(ramaddr[12]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_12_s.INIT=8'hCA;
  LUT3 cpu_addr_s_13_s (
    .F(cpu_addr_s[13]),
    .I0(gpu_addr[13]),
    .I1(ramaddr[13]),
    .I2(gpu_pause) 
);
defparam cpu_addr_s_13_s.INIT=8'hCA;
  LUT3 col_we_s_s (
    .F(col_we_s),
    .I0(gpu_pwe),
    .I1(pram_we),
    .I2(gpu_pause) 
);
defparam col_we_s_s.INIT=8'hCA;
  LUT3 col_addr_cpu_s_0_s (
    .F(col_addr_cpu_s[0]),
    .I0(gpu_paddr[0]),
    .I1(pram_addr[0]),
    .I2(gpu_pause) 
);
defparam col_addr_cpu_s_0_s.INIT=8'hCA;
  LUT3 col_addr_cpu_s_1_s (
    .F(col_addr_cpu_s[1]),
    .I0(gpu_paddr[1]),
    .I1(pram_addr[1]),
    .I2(gpu_pause) 
);
defparam col_addr_cpu_s_1_s.INIT=8'hCA;
  LUT3 col_addr_cpu_s_2_s (
    .F(col_addr_cpu_s[2]),
    .I0(gpu_paddr[2]),
    .I1(pram_addr[2]),
    .I2(gpu_pause) 
);
defparam col_addr_cpu_s_2_s.INIT=8'hCA;
  LUT3 col_addr_cpu_s_3_s (
    .F(col_addr_cpu_s[3]),
    .I0(gpu_paddr[3]),
    .I1(pram_addr[3]),
    .I2(gpu_pause) 
);
defparam col_addr_cpu_s_3_s.INIT=8'hCA;
  LUT3 col_addr_cpu_s_4_s (
    .F(col_addr_cpu_s[4]),
    .I0(gpu_paddr[4]),
    .I1(pram_addr[4]),
    .I2(gpu_pause) 
);
defparam col_addr_cpu_s_4_s.INIT=8'hCA;
  LUT3 col_addr_cpu_s_5_s (
    .F(col_addr_cpu_s[5]),
    .I0(gpu_paddr[5]),
    .I1(pram_addr[5]),
    .I2(gpu_pause) 
);
defparam col_addr_cpu_s_5_s.INIT=8'hCA;
  LUT3 col_din_s_0_s (
    .F(col_din_s[0]),
    .I0(gpu_pdout[0]),
    .I1(pram_data[0]),
    .I2(gpu_pause) 
);
defparam col_din_s_0_s.INIT=8'hCA;
  LUT3 col_din_s_1_s (
    .F(col_din_s[1]),
    .I0(gpu_pdout[1]),
    .I1(pram_data[1]),
    .I2(gpu_pause) 
);
defparam col_din_s_1_s.INIT=8'hCA;
  LUT3 col_din_s_2_s (
    .F(col_din_s[2]),
    .I0(gpu_pdout[2]),
    .I1(pram_data[2]),
    .I2(gpu_pause) 
);
defparam col_din_s_2_s.INIT=8'hCA;
  LUT3 col_din_s_3_s (
    .F(col_din_s[3]),
    .I0(gpu_pdout[3]),
    .I1(pram_data[3]),
    .I2(gpu_pause) 
);
defparam col_din_s_3_s.INIT=8'hCA;
  LUT3 col_din_s_4_s (
    .F(col_din_s[4]),
    .I0(gpu_pdout[4]),
    .I1(pram_data[4]),
    .I2(gpu_pause) 
);
defparam col_din_s_4_s.INIT=8'hCA;
  LUT3 col_din_s_5_s (
    .F(col_din_s[5]),
    .I0(gpu_pdout[5]),
    .I1(pram_data[5]),
    .I2(gpu_pause) 
);
defparam col_din_s_5_s.INIT=8'hCA;
  LUT3 col_din_s_6_s (
    .F(col_din_s[6]),
    .I0(gpu_pdout[6]),
    .I1(pram_data[6]),
    .I2(gpu_pause) 
);
defparam col_din_s_6_s.INIT=8'hCA;
  LUT3 col_din_s_7_s (
    .F(col_din_s[7]),
    .I0(gpu_pdout[7]),
    .I1(pram_data[7]),
    .I2(gpu_pause) 
);
defparam col_din_s_7_s.INIT=8'hCA;
  LUT3 col_din_s_8_s (
    .F(col_din_s[8]),
    .I0(gpu_pdout[8]),
    .I1(pram_data[8]),
    .I2(gpu_pause) 
);
defparam col_din_s_8_s.INIT=8'hCA;
  LUT3 col_din_s_9_s (
    .F(col_din_s[9]),
    .I0(gpu_pdout[9]),
    .I1(pram_data[9]),
    .I2(gpu_pause) 
);
defparam col_din_s_9_s.INIT=8'hCA;
  LUT3 col_din_s_10_s (
    .F(col_din_s[10]),
    .I0(gpu_pdout[10]),
    .I1(pram_data[10]),
    .I2(gpu_pause) 
);
defparam col_din_s_10_s.INIT=8'hCA;
  LUT3 col_din_s_11_s (
    .F(col_din_s[11]),
    .I0(gpu_pdout[11]),
    .I1(pram_data[11]),
    .I2(gpu_pause) 
);
defparam col_din_s_11_s.INIT=8'hCA;
  LUT4 n2260_s0 (
    .F(n2260_3),
    .I0(reg47paddr[0]),
    .I1(pram_addr[0]),
    .I2(n2260_4),
    .I3(pram_load) 
);
defparam n2260_s0.INIT=16'hAA3C;
  LUT4 n2261_s0 (
    .F(n2261_3),
    .I0(reg47paddr[1]),
    .I1(n2261_6),
    .I2(pram_addr[1]),
    .I3(pram_load) 
);
defparam n2261_s0.INIT=16'hAA3C;
  LUT4 n2262_s0 (
    .F(n2262_3),
    .I0(reg47paddr[2]),
    .I1(n2262_6),
    .I2(pram_addr[2]),
    .I3(pram_load) 
);
defparam n2262_s0.INIT=16'hAA3C;
  LUT4 n2263_s0 (
    .F(n2263_3),
    .I0(reg47paddr[3]),
    .I1(pram_addr[3]),
    .I2(n2263_4),
    .I3(pram_load) 
);
defparam n2263_s0.INIT=16'hAA3C;
  LUT4 n2264_s0 (
    .F(n2264_3),
    .I0(reg47paddr[4]),
    .I1(pram_addr[5]),
    .I2(pram_addr[4]),
    .I3(pram_load) 
);
defparam n2264_s0.INIT=16'hAA3C;
  LUT3 vdout_0_s7 (
    .F(dma_data_s[0]),
    .I0(dma_data_r[0]),
    .I1(cpu_dout_s[0]),
    .I2(dma_copy_r) 
);
defparam vdout_0_s7.INIT=8'hAC;
  LUT3 vdout_1_s6 (
    .F(dma_data_s[1]),
    .I0(dma_data_r[1]),
    .I1(cpu_dout_s[1]),
    .I2(dma_copy_r) 
);
defparam vdout_1_s6.INIT=8'hAC;
  LUT3 vdout_2_s6 (
    .F(dma_data_s[2]),
    .I0(dma_data_r[2]),
    .I1(cpu_dout_s[2]),
    .I2(dma_copy_r) 
);
defparam vdout_2_s6.INIT=8'hAC;
  LUT3 vdout_3_s6 (
    .F(dma_data_s[3]),
    .I0(dma_data_r[3]),
    .I1(cpu_dout_s[3]),
    .I2(dma_copy_r) 
);
defparam vdout_3_s6.INIT=8'hAC;
  LUT3 vdout_4_s6 (
    .F(dma_data_s[4]),
    .I0(dma_data_r[4]),
    .I1(cpu_dout_s[4]),
    .I2(dma_copy_r) 
);
defparam vdout_4_s6.INIT=8'hAC;
  LUT3 vdout_5_s6 (
    .F(dma_data_s[5]),
    .I0(dma_data_r[5]),
    .I1(cpu_dout_s[5]),
    .I2(dma_copy_r) 
);
defparam vdout_5_s6.INIT=8'hAC;
  LUT3 vdout_6_s6 (
    .F(dma_data_s[6]),
    .I0(dma_data_r[6]),
    .I1(cpu_dout_s[6]),
    .I2(dma_copy_r) 
);
defparam vdout_6_s6.INIT=8'hAC;
  LUT3 vdout_7_s7 (
    .F(dma_data_s[7]),
    .I0(dma_data_r[7]),
    .I1(cpu_dout_s[7]),
    .I2(dma_copy_r) 
);
defparam vdout_7_s7.INIT=8'hAC;
  LUT4 status_reg_6_s42 (
    .F(status_reg_6_46),
    .I0(scanline_cnt[8]),
    .I1(blank_s),
    .I2(sp_5th_reg[3]),
    .I3(reg15sreg_num[3]) 
);
defparam status_reg_6_s42.INIT=16'h88F0;
  LUT3 status_reg_6_s43 (
    .F(status_reg_6_48),
    .I0(gpu_status[5]),
    .I1(scanline_s[6]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_6_s43.INIT=8'hCA;
  LUT3 status_reg_7_s44 (
    .F(status_reg_7_48),
    .I0(cnt_micro_sr[9]),
    .I1(cnt_micro_sr[1]),
    .I2(reg15sreg_num[3]) 
);
defparam status_reg_7_s44.INIT=8'hCA;
  LUT4 regread_0_s113 (
    .F(regread_0_117),
    .I0(regread_0_135),
    .I1(reg19horz[0]),
    .I2(regread_0_125),
    .I3(regread_0_126) 
);
defparam regread_0_s113.INIT=16'h880F;
  LUT4 regread_0_s114 (
    .F(regread_0_119),
    .I0(reg47dpm),
    .I1(regread_0_127),
    .I2(regread_0_128),
    .I3(regread_0_126) 
);
defparam regread_0_s114.INIT=16'h8F88;
  LUT4 regread_1_s112 (
    .F(regread_1_116),
    .I0(reg19horz[1]),
    .I1(regread_0_135),
    .I2(regread_1_123),
    .I3(regread_0_126) 
);
defparam regread_1_s112.INIT=16'h88F0;
  LUT4 regread_1_s113 (
    .F(regread_1_118),
    .I0(reg47auto),
    .I1(regread_0_127),
    .I2(regread_1_124),
    .I3(regread_0_126) 
);
defparam regread_1_s113.INIT=16'h8F88;
  LUT3 regread_2_s117 (
    .F(regread_2_122),
    .I0(t1vert_s[2]),
    .I1(t2hsize_s),
    .I2(regaddr[5]) 
);
defparam regread_2_s117.INIT=8'hCA;
  LUT4 regread_2_s120 (
    .F(regread_2_124),
    .I0(reg19horz[2]),
    .I1(regread_0_135),
    .I2(regread_2_114),
    .I3(regread_0_126) 
);
defparam regread_2_s120.INIT=16'h88F0;
  LUT4 regread_2_s121 (
    .F(regread_2_126),
    .I0(reg47paddr[0]),
    .I1(regread_0_127),
    .I2(regread_2_133),
    .I3(regread_0_126) 
);
defparam regread_2_s121.INIT=16'h8F88;
  LUT3 regread_5_s134 (
    .F(regread_5_136),
    .I0(t1ctba_s[5]),
    .I1(t1ntba_s[1]),
    .I2(regaddr[5]) 
);
defparam regread_5_s134.INIT=8'hAC;
  LUT3 regread_7_s135 (
    .F(regread_7_137),
    .I0(t1ctba_s[7]),
    .I1(t1ntba_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_7_s135.INIT=8'hAC;
  LUT3 n1205_s2 (
    .F(n1205_5),
    .I0(n1205_6),
    .I1(n967_3),
    .I2(n1205_7) 
);
defparam n1205_s2.INIT=8'h40;
  LUT4 n1208_s2 (
    .F(n1208_5),
    .I0(n1205_6),
    .I1(n967_3),
    .I2(regread_0_126),
    .I3(n1208_8) 
);
defparam n1208_s2.INIT=16'h4000;
  LUT4 n1214_s2 (
    .F(n1214_5),
    .I0(n1205_6),
    .I1(regread_0_126),
    .I2(n967_3),
    .I3(n1214_9) 
);
defparam n1214_s2.INIT=16'h4000;
  LUT4 n1218_s2 (
    .F(n1218_5),
    .I0(n1205_6),
    .I1(regread_0_126),
    .I2(regread_0_135),
    .I3(n967_3) 
);
defparam n1218_s2.INIT=16'h4000;
  LUT3 n1226_s2 (
    .F(n1226_5),
    .I0(n1205_6),
    .I1(n1226_6),
    .I2(n967_3) 
);
defparam n1226_s2.INIT=8'h40;
  LUT4 n1229_s2 (
    .F(n1229_5),
    .I0(n1205_6),
    .I1(n967_3),
    .I2(regread_0_126),
    .I3(n1229_8) 
);
defparam n1229_s2.INIT=16'h4000;
  LUT3 n1236_s2 (
    .F(n1236_5),
    .I0(n1205_6),
    .I1(n967_3),
    .I2(n1236_6) 
);
defparam n1236_s2.INIT=8'h40;
  LUT3 n1239_s2 (
    .F(n1239_5),
    .I0(n1205_6),
    .I1(n967_3),
    .I2(n1239_6) 
);
defparam n1239_s2.INIT=8'h40;
  LUT4 n1247_s2 (
    .F(n1247_5),
    .I0(regread_0_126),
    .I1(n1205_6),
    .I2(n967_3),
    .I3(n1214_9) 
);
defparam n1247_s2.INIT=16'h1000;
  LUT4 n1251_s2 (
    .F(n1251_5),
    .I0(regread_0_126),
    .I1(n1205_6),
    .I2(regread_0_135),
    .I3(n967_3) 
);
defparam n1251_s2.INIT=16'h1000;
  LUT3 n1261_s2 (
    .F(n1261_5),
    .I0(n1205_6),
    .I1(regread_0_127),
    .I2(n967_3) 
);
defparam n1261_s2.INIT=8'h40;
  LUT4 n1274_s2 (
    .F(n1274_5),
    .I0(regread_0_126),
    .I1(regaddr[3]),
    .I2(n1266_6),
    .I3(n1274_8) 
);
defparam n1274_s2.INIT=16'h1000;
  LUT4 n1304_s2 (
    .F(n1304_5),
    .I0(regread_0_126),
    .I1(regaddr[3]),
    .I2(n1266_6),
    .I3(n1274_8) 
);
defparam n1304_s2.INIT=16'h4000;
  LUT4 n1312_s2 (
    .F(n1312_5),
    .I0(regread_0_126),
    .I1(regaddr[3]),
    .I2(n1266_6),
    .I3(n1312_8) 
);
defparam n1312_s2.INIT=16'h4000;
  LUT3 n1621_s2 (
    .F(n1621_5),
    .I0(n1609_6),
    .I1(n1205_7),
    .I2(n1621_8) 
);
defparam n1621_s2.INIT=8'h40;
  LUT4 n1629_s2 (
    .F(n1629_5),
    .I0(n1609_6),
    .I1(regread_0_126),
    .I2(n1208_8),
    .I3(n1621_8) 
);
defparam n1629_s2.INIT=16'h4000;
  LUT4 n1637_s2 (
    .F(n1637_5),
    .I0(n1609_6),
    .I1(regread_0_126),
    .I2(n1621_8),
    .I3(n1214_9) 
);
defparam n1637_s2.INIT=16'h4000;
  LUT4 n1645_s2 (
    .F(n1645_5),
    .I0(n1609_6),
    .I1(regread_0_126),
    .I2(regread_0_135),
    .I3(n1621_8) 
);
defparam n1645_s2.INIT=16'h4000;
  LUT3 n1653_s2 (
    .F(n1653_5),
    .I0(n1609_6),
    .I1(n1226_6),
    .I2(n1621_8) 
);
defparam n1653_s2.INIT=8'h40;
  LUT3 n1373_s2 (
    .F(n1373_5),
    .I0(n967_3),
    .I1(regread_0_127),
    .I2(n1621_8) 
);
defparam n1373_s2.INIT=8'h80;
  LUT3 n1661_s2 (
    .F(n1661_5),
    .I0(n1609_6),
    .I1(regread_0_127),
    .I2(n1621_8) 
);
defparam n1661_s2.INIT=8'h40;
  LUT3 n1382_s2 (
    .F(n1382_5),
    .I0(n967_3),
    .I1(n1205_7),
    .I2(n1382_8) 
);
defparam n1382_s2.INIT=8'h80;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n967_3),
    .I1(regread_0_126),
    .I2(n1208_8),
    .I3(n1382_8) 
);
defparam n1396_s2.INIT=16'h8000;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n967_3),
    .I1(regread_0_126),
    .I2(n1214_9),
    .I3(n1382_8) 
);
defparam n1403_s2.INIT=16'h8000;
  LUT4 n1411_s2 (
    .F(n1411_5),
    .I0(n967_3),
    .I1(regread_0_126),
    .I2(regread_0_135),
    .I3(n1382_8) 
);
defparam n1411_s2.INIT=16'h8000;
  LUT3 n1417_s2 (
    .F(n1417_5),
    .I0(n967_3),
    .I1(n1236_6),
    .I2(n1382_8) 
);
defparam n1417_s2.INIT=8'h80;
  LUT3 n1425_s2 (
    .F(n1425_5),
    .I0(n967_3),
    .I1(n1239_6),
    .I2(n1382_8) 
);
defparam n1425_s2.INIT=8'h80;
  LUT4 n1435_s2 (
    .F(n1435_5),
    .I0(regread_0_126),
    .I1(n967_3),
    .I2(n1208_8),
    .I3(n1382_8) 
);
defparam n1435_s2.INIT=16'h4000;
  LUT3 csw_next_s1 (
    .F(csw_next_4),
    .I0(csw_sync[1]),
    .I1(csw_sync[0]),
    .I2(reset_n_r) 
);
defparam csw_next_s1.INIT=8'h10;
  LUT3 csr_next_s1 (
    .F(csr_next_4),
    .I0(csr_sync[1]),
    .I1(csr_sync[0]),
    .I2(reset_n_r) 
);
defparam csr_next_s1.INIT=8'h10;
  LUT2 cnt_sec_x_0_s1 (
    .F(cnt_sec_x_0_4),
    .I0(reg15cnt_rst),
    .I1(reg15cnt_en) 
);
defparam cnt_sec_x_0_s1.INIT=4'h8;
  LUT2 horz_en_s2 (
    .F(horz_en_6),
    .I0(n424_3),
    .I1(horz_last_8) 
);
defparam horz_en_s2.INIT=4'hE;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(horz_ff),
    .I1(reg0ie1),
    .I2(intr_ff),
    .I3(reg1ie) 
);
defparam n797_s2.INIT=16'h0777;
  LUT2 n735_s1 (
    .F(n735_4),
    .I0(io_state[6]),
    .I1(reset_n_r) 
);
defparam n735_s1.INIT=4'h4;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(reg15sreg_num[0]),
    .I1(io_state[5]),
    .I2(reset_n_r),
    .I3(n2924_4) 
);
defparam n757_s1.INIT=16'h4000;
  LUT2 n1611_s1 (
    .F(n1611_4),
    .I0(reg50reboot),
    .I1(reset_n_r) 
);
defparam n1611_s1.INIT=4'h4;
  LUT2 power_on_trig_s3 (
    .F(power_on_trig_8),
    .I0(reset_n_r),
    .I1(power_on_trig) 
);
defparam power_on_trig_s3.INIT=4'hE;
  LUT3 csw_s2 (
    .F(csw_6),
    .I0(reset_n_r),
    .I1(csw_sync[1]),
    .I2(csw_sync[0]) 
);
defparam csw_s2.INIT=8'h80;
  LUT3 csr_s2 (
    .F(csr_6),
    .I0(reset_n_r),
    .I1(csr_sync[1]),
    .I2(csr_sync[0]) 
);
defparam csr_s2.INIT=8'h80;
  LUT4 cnt_micro_r_0_s2 (
    .F(cnt_micro_r_0_6),
    .I0(cnt_micro_r_0_7),
    .I1(cnt_nano_r[8]),
    .I2(cnt_nano_r[7]),
    .I3(cnt_micro_r_0_8) 
);
defparam cnt_micro_r_0_s2.INIT=16'h8000;
  LUT4 cnt_milli_r_0_s2 (
    .F(cnt_milli_r_0_6),
    .I0(cnt_milli_r_0_7),
    .I1(cnt_micro_r[7]),
    .I2(cnt_micro_r_0_6),
    .I3(cnt_milli_r_0_8) 
);
defparam cnt_milli_r_0_s2.INIT=16'h8000;
  LUT4 cnt_sec_r_0_s2 (
    .F(cnt_sec_r_0_6),
    .I0(cnt_milli_r[6]),
    .I1(cnt_milli_r[7]),
    .I2(cnt_sec_r_0_7),
    .I3(cnt_milli_r_0_6) 
);
defparam cnt_sec_r_0_s2.INIT=16'h4000;
  LUT4 sp_c_ff_s2 (
    .F(sp_c_ff_6),
    .I0(sp_c_ff_7),
    .I1(reset_n_r),
    .I2(sp_cf_en_s),
    .I3(y_margin_n_s) 
);
defparam sp_c_ff_s2.INIT=16'h8000;
  LUT4 sp_5s_ff_s2 (
    .F(sp_5s_ff_6),
    .I0(intr_ff),
    .I1(reset_n_r),
    .I2(sp_5s_ff_7),
    .I3(y_margin_n_s) 
);
defparam sp_5s_ff_s2.INIT=16'h4000;
  LUT4 reg30sprtmax_0_s3 (
    .F(reg30sprtmax_0_6),
    .I0(reg30sprtmax_0_7),
    .I1(n1266_6),
    .I2(reg30sprtmax_0_8),
    .I3(n1611_4) 
);
defparam reg30sprtmax_0_s3.INIT=16'hF8FF;
  LUT3 ramaddr_6_s3 (
    .F(ramaddr_6_8),
    .I0(inc_en),
    .I1(addr_ff),
    .I2(io_state[4]) 
);
defparam ramaddr_6_s3.INIT=8'h3A;
  LUT4 n650_s5 (
    .F(n650_9),
    .I0(io_state[5]),
    .I1(io_state[9]),
    .I2(io_state[11]),
    .I3(n650_12) 
);
defparam n650_s5.INIT=16'hFEFF;
  LUT3 cd_out_0_s2 (
    .F(cd_out_0_5),
    .I0(io_state[9]),
    .I1(io_state[5]),
    .I2(reset_n_r) 
);
defparam cd_out_0_s2.INIT=8'hE0;
  LUT2 n650_s6 (
    .F(n650_11),
    .I0(addr_ff),
    .I1(io_state[4]) 
);
defparam n650_s6.INIT=4'h4;
  LUT3 n618_s13 (
    .F(n618_19),
    .I0(csr),
    .I1(csw),
    .I2(n618_20) 
);
defparam n618_s13.INIT=8'h80;
  LUT4 n620_s9 (
    .F(n620_13),
    .I0(n620_14),
    .I1(io_state[0]),
    .I2(io_state[13]),
    .I3(io_state[14]) 
);
defparam n620_s9.INIT=16'hFFE8;
  LUT4 n622_s8 (
    .F(n622_12),
    .I0(dma_dst_r_0_8),
    .I1(dma_active_s),
    .I2(io_state[12]),
    .I3(n622_13) 
);
defparam n622_s8.INIT=16'h40FF;
  LUT3 n624_s13 (
    .F(n624_19),
    .I0(data_port_mode),
    .I1(n618_20),
    .I2(n624_20) 
);
defparam n624_s13.INIT=8'h40;
  LUT3 n626_s13 (
    .F(n626_19),
    .I0(mode_r),
    .I1(csr),
    .I2(n618_20) 
);
defparam n626_s13.INIT=8'h10;
  LUT3 n630_s13 (
    .F(n630_19),
    .I0(data_port_mode),
    .I1(n618_20),
    .I2(n624_20) 
);
defparam n630_s13.INIT=8'h80;
  LUT4 n636_s8 (
    .F(n636_12),
    .I0(io_state[13]),
    .I1(n618_20),
    .I2(n636_13),
    .I3(n636_16) 
);
defparam n636_s8.INIT=16'hFFE0;
  LUT3 n640_s13 (
    .F(n640_19),
    .I0(io_state[4]),
    .I1(cd_in_0[0]),
    .I2(addr_ff) 
);
defparam n640_s13.INIT=8'h80;
  LUT4 n642_s13 (
    .F(n642_19),
    .I0(cd_in_0[0]),
    .I1(cd_in_0[1]),
    .I2(io_state[4]),
    .I3(addr_ff) 
);
defparam n642_s13.INIT=16'h1000;
  LUT4 n647_s8 (
    .F(n647_12),
    .I0(n647_13),
    .I1(n653_10),
    .I2(io_state_14_9),
    .I3(n647_16) 
);
defparam n647_s8.INIT=16'hBFFF;
  LUT4 n656_s5 (
    .F(n656_10),
    .I0(reg47dpm),
    .I1(data_port_mode),
    .I2(n656_11),
    .I3(pram_load) 
);
defparam n656_s5.INIT=16'h0A0C;
  LUT4 n662_s5 (
    .F(n662_10),
    .I0(io_state[6]),
    .I1(io_state[14]),
    .I2(n662_11),
    .I3(n662_12) 
);
defparam n662_s5.INIT=16'hFEFF;
  LUT4 n681_s6 (
    .F(n681_11),
    .I0(n707_4),
    .I1(cpu_dout_s[0]),
    .I2(io_state[11]),
    .I3(cd_in_0[0]) 
);
defparam n681_s6.INIT=16'hF444;
  LUT4 n684_s6 (
    .F(n684_11),
    .I0(n707_4),
    .I1(cpu_dout_s[1]),
    .I2(io_state[11]),
    .I3(cd_in_0[1]) 
);
defparam n684_s6.INIT=16'hF444;
  LUT4 n687_s6 (
    .F(n687_11),
    .I0(n707_4),
    .I1(cpu_dout_s[2]),
    .I2(io_state[11]),
    .I3(cd_in_0[2]) 
);
defparam n687_s6.INIT=16'hF444;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(n707_4),
    .I1(cpu_dout_s[3]),
    .I2(io_state[11]),
    .I3(cd_in_0[3]) 
);
defparam n690_s6.INIT=16'hF444;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(n707_4),
    .I1(cpu_dout_s[4]),
    .I2(io_state[11]),
    .I3(cd_in_0[4]) 
);
defparam n693_s6.INIT=16'hF444;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(n707_4),
    .I1(cpu_dout_s[5]),
    .I2(io_state[11]),
    .I3(cd_in_0[5]) 
);
defparam n696_s6.INIT=16'hF444;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(n707_4),
    .I1(cpu_dout_s[6]),
    .I2(io_state[11]),
    .I3(cd_in_0[6]) 
);
defparam n699_s6.INIT=16'hF444;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(n707_4),
    .I1(cpu_dout_s[7]),
    .I2(io_state[11]),
    .I3(cd_in_0[7]) 
);
defparam n702_s6.INIT=16'hF444;
  LUT4 n737_s6 (
    .F(n737_11),
    .I0(pdata[0]),
    .I1(io_state[9]),
    .I2(n737_12),
    .I3(io_state[5]) 
);
defparam n737_s6.INIT=16'h8F88;
  LUT4 n739_s6 (
    .F(n739_11),
    .I0(pdata[1]),
    .I1(io_state[9]),
    .I2(n739_12),
    .I3(io_state[5]) 
);
defparam n739_s6.INIT=16'h8F88;
  LUT4 n741_s6 (
    .F(n741_11),
    .I0(pdata[2]),
    .I1(io_state[9]),
    .I2(n741_12),
    .I3(io_state[5]) 
);
defparam n741_s6.INIT=16'h8F88;
  LUT4 n743_s6 (
    .F(n743_11),
    .I0(pdata[3]),
    .I1(io_state[9]),
    .I2(n743_12),
    .I3(n743_13) 
);
defparam n743_s6.INIT=16'h8F88;
  LUT4 n745_s6 (
    .F(n745_11),
    .I0(pdata[4]),
    .I1(io_state[9]),
    .I2(io_state[5]),
    .I3(n745_12) 
);
defparam n745_s6.INIT=16'hF888;
  LUT4 n747_s6 (
    .F(n747_11),
    .I0(io_state[9]),
    .I1(pdata[5]),
    .I2(n747_12),
    .I3(io_state[5]) 
);
defparam n747_s6.INIT=16'h8F88;
  LUT4 n749_s6 (
    .F(n749_11),
    .I0(io_state[9]),
    .I1(pdata[6]),
    .I2(n749_12),
    .I3(io_state[5]) 
);
defparam n749_s6.INIT=16'h8F88;
  LUT4 n751_s6 (
    .F(n751_11),
    .I0(io_state[9]),
    .I1(pdata[7]),
    .I2(n751_12),
    .I3(io_state[5]) 
);
defparam n751_s6.INIT=16'h8F88;
  LUT4 regread_3_s128 (
    .F(regread_3_132),
    .I0(regread_3_139),
    .I1(regread_3_148),
    .I2(regread_3_141),
    .I3(regread_0_126) 
);
defparam regread_3_s128.INIT=16'h0F88;
  LUT4 regread_3_s129 (
    .F(regread_3_134),
    .I0(reg19horz[3]),
    .I1(regread_0_135),
    .I2(regread_3_124),
    .I3(regread_0_126) 
);
defparam regread_3_s129.INIT=16'h88F0;
  LUT4 regread_3_s130 (
    .F(regread_3_136),
    .I0(reg47paddr[1]),
    .I1(regread_0_127),
    .I2(regread_3_142),
    .I3(regread_0_126) 
);
defparam regread_3_s130.INIT=16'h8F88;
  LUT4 regread_4_s128 (
    .F(regread_4_131),
    .I0(regread_0_126),
    .I1(regread_4_138),
    .I2(regread_4_139),
    .I3(regread_4_147) 
);
defparam regread_4_s128.INIT=16'hFF70;
  LUT4 regread_4_s129 (
    .F(regread_4_133),
    .I0(reg19horz[4]),
    .I1(regread_0_135),
    .I2(regread_4_123),
    .I3(regread_0_126) 
);
defparam regread_4_s129.INIT=16'h88F0;
  LUT4 regread_4_s130 (
    .F(regread_4_135),
    .I0(reg47paddr[2]),
    .I1(regread_0_127),
    .I2(regread_4_141),
    .I3(regread_0_126) 
);
defparam regread_4_s130.INIT=16'h8F88;
  LUT3 regread_5_s135 (
    .F(regread_5_138),
    .I0(regread_5_147),
    .I1(regread_5_128),
    .I2(regread_0_126) 
);
defparam regread_5_s135.INIT=8'hCA;
  LUT4 regread_5_s136 (
    .F(regread_5_140),
    .I0(reg19horz[5]),
    .I1(regread_0_135),
    .I2(regread_5_124),
    .I3(regread_0_126) 
);
defparam regread_5_s136.INIT=16'h88F0;
  LUT4 regread_5_s137 (
    .F(regread_5_142),
    .I0(reg47paddr[3]),
    .I1(regread_0_127),
    .I2(regread_5_148),
    .I3(regread_0_126) 
);
defparam regread_5_s137.INIT=16'h8F88;
  LUT3 regread_6_s133 (
    .F(regread_6_136),
    .I0(regread_6_143),
    .I1(regread_6_126),
    .I2(regread_0_126) 
);
defparam regread_6_s133.INIT=8'hCA;
  LUT4 regread_6_s134 (
    .F(regread_6_138),
    .I0(reg19horz[6]),
    .I1(regread_0_135),
    .I2(regread_6_128),
    .I3(regread_0_126) 
);
defparam regread_6_s134.INIT=16'h88F0;
  LUT4 regread_6_s135 (
    .F(regread_6_140),
    .I0(reg47paddr[4]),
    .I1(regread_0_127),
    .I2(regread_6_144),
    .I3(regread_0_126) 
);
defparam regread_6_s135.INIT=16'h8F88;
  LUT3 regread_7_s136 (
    .F(regread_7_139),
    .I0(regread_7_148),
    .I1(regread_7_129),
    .I2(regread_0_126) 
);
defparam regread_7_s136.INIT=8'hCA;
  LUT4 regread_7_s137 (
    .F(regread_7_141),
    .I0(reg19horz[7]),
    .I1(regread_0_135),
    .I2(regread_7_125),
    .I3(regread_0_126) 
);
defparam regread_7_s137.INIT=16'h88F0;
  LUT4 regread_7_s138 (
    .F(regread_7_143),
    .I0(reg47paddr[5]),
    .I1(regread_0_127),
    .I2(regread_7_149),
    .I3(regread_0_126) 
);
defparam regread_7_s138.INIT=16'h8F88;
  LUT4 regread_7_s139 (
    .F(regread_7_145),
    .I0(regread_7_123),
    .I1(regread_7_150),
    .I2(regaddr[3]),
    .I3(regread_0_126) 
);
defparam regread_7_s139.INIT=16'hCA00;
  LUT4 regread_6_s136 (
    .F(regread_6_142),
    .I0(regread_6_124),
    .I1(regread_6_145),
    .I2(regaddr[3]),
    .I3(regread_0_126) 
);
defparam regread_6_s136.INIT=16'hCA00;
  LUT4 regread_5_s138 (
    .F(regread_5_144),
    .I0(regread_5_149),
    .I1(regread_5_150),
    .I2(regaddr[3]),
    .I3(regread_0_126) 
);
defparam regread_5_s138.INIT=16'hC500;
  LUT4 regread_4_s131 (
    .F(regread_4_137),
    .I0(regread_4_121),
    .I1(regread_4_142),
    .I2(regaddr[3]),
    .I3(regread_0_126) 
);
defparam regread_4_s131.INIT=16'hCA00;
  LUT4 regread_3_s131 (
    .F(regread_3_138),
    .I0(regread_3_122),
    .I1(regread_3_143),
    .I2(regaddr[3]),
    .I3(regread_0_126) 
);
defparam regread_3_s131.INIT=16'hCA00;
  LUT2 status_reg_7_s43 (
    .F(status_reg_7_50),
    .I0(reg15sreg_num[3]),
    .I1(cnt_nano_sr[1]) 
);
defparam status_reg_7_s43.INIT=4'h8;
  LUT4 regread_2_s119 (
    .F(regread_2_128),
    .I0(regread_2_110),
    .I1(regread_2_134),
    .I2(regread_0_126),
    .I3(regaddr[5]) 
);
defparam regread_2_s119.INIT=16'hAC00;
  LUT4 regread_1_s111 (
    .F(regread_1_120),
    .I0(regread_1_108),
    .I1(regread_1_125),
    .I2(regread_0_126),
    .I3(regaddr[5]) 
);
defparam regread_1_s111.INIT=16'hAC00;
  LUT4 regread_0_s112 (
    .F(regread_0_121),
    .I0(textfg_s[0]),
    .I1(regaddr[3]),
    .I2(regread_0_129),
    .I3(regread_3_148) 
);
defparam regread_0_s112.INIT=16'hB000;
  LUT4 regread_2_s122 (
    .F(regread_2_130),
    .I0(regread_2_108),
    .I1(regread_2_135),
    .I2(regaddr[3]),
    .I3(regread_0_126) 
);
defparam regread_2_s122.INIT=16'hCA00;
  LUT4 regread_1_s114 (
    .F(regread_1_122),
    .I0(regread_1_126),
    .I1(regread_1_127),
    .I2(regaddr[3]),
    .I3(regread_0_126) 
);
defparam regread_1_s114.INIT=16'hC500;
  LUT4 regread_0_s115 (
    .F(regread_0_123),
    .I0(regaddr[4]),
    .I1(regaddr[3]),
    .I2(regread_0_109),
    .I3(regread_0_126) 
);
defparam regread_0_s115.INIT=16'h9000;
  LUT4 n1202_s69 (
    .F(n1202_79),
    .I0(regread_0_126),
    .I1(n971_4),
    .I2(n1208_8),
    .I3(n1382_8) 
);
defparam n1202_s69.INIT=16'h4000;
  LUT3 n1201_s69 (
    .F(n1201_79),
    .I0(n1201_80),
    .I1(n1382_8),
    .I2(gpu_pause) 
);
defparam n1201_s69.INIT=8'h40;
  LUT3 n1200_s68 (
    .F(n1200_77),
    .I0(n1200_78),
    .I1(n1382_8),
    .I2(gpu_pause) 
);
defparam n1200_s68.INIT=8'h40;
  LUT4 n1148_s68 (
    .F(n1148_77),
    .I0(n1148_78),
    .I1(ramaddr[5]),
    .I2(ramaddr[4]),
    .I3(n1621_8) 
);
defparam n1148_s68.INIT=16'h8000;
  LUT3 n1027_s69 (
    .F(n1027_79),
    .I0(n1205_6),
    .I1(regread_0_127),
    .I2(regaddr[8]) 
);
defparam n1027_s69.INIT=8'h40;
  LUT3 n1026_s69 (
    .F(n1026_79),
    .I0(n1205_6),
    .I1(regread_0_127),
    .I2(regaddr[7]) 
);
defparam n1026_s69.INIT=8'h40;
  LUT2 n1916_s1 (
    .F(n1916_5),
    .I0(gpu_trigger),
    .I1(power_on_trig) 
);
defparam n1916_s1.INIT=4'hB;
  LUT4 horz_last_s3 (
    .F(horz_last_8),
    .I0(reg19horz[3]),
    .I1(reg19horz[2]),
    .I2(horz_last_9),
    .I3(horz_last_10) 
);
defparam horz_last_s3.INIT=16'h1000;
  LUT3 io_state_14_s4 (
    .F(io_state_14_9),
    .I0(csw),
    .I1(csr),
    .I2(io_state[0]) 
);
defparam io_state_14_s4.INIT=8'h8F;
  LUT4 io_state_11_s4 (
    .F(io_state_11_9),
    .I0(data_port_mode),
    .I1(n618_20),
    .I2(n624_20),
    .I3(io_state_14_9) 
);
defparam io_state_11_s4.INIT=16'hFF40;
  LUT4 io_state_10_s4 (
    .F(io_state_10_9),
    .I0(csr),
    .I1(mode_r),
    .I2(n618_20),
    .I3(io_state_14_9) 
);
defparam io_state_10_s4.INIT=16'hFF10;
  LUT4 io_state_8_s4 (
    .F(io_state_8_9),
    .I0(n618_20),
    .I1(data_port_mode),
    .I2(n624_20),
    .I3(io_state_14_9) 
);
defparam io_state_8_s4.INIT=16'hFF80;
  LUT3 io_state_4_s4 (
    .F(io_state_4_9),
    .I0(n618_20),
    .I1(n638_20),
    .I2(io_state_14_9) 
);
defparam io_state_4_s4.INIT=8'hF8;
  LUT4 gpu_pause_s4 (
    .F(gpu_pause_8),
    .I0(io_state[12]),
    .I1(gpu_pause_9),
    .I2(n618_20),
    .I3(reset_n_r) 
);
defparam gpu_pause_s4.INIT=16'hF100;
  LUT3 vdout_0_s6 (
    .F(vdout_0_6),
    .I0(gpu_raddr[6]),
    .I1(cd_in_0[0]),
    .I2(gpu_pause) 
);
defparam vdout_0_s6.INIT=8'hCA;
  LUT3 vdout_1_s5 (
    .F(vdout_1_6),
    .I0(gpu_raddr[7]),
    .I1(cd_in_0[1]),
    .I2(gpu_pause) 
);
defparam vdout_1_s5.INIT=8'hCA;
  LUT3 vdout_2_s5 (
    .F(vdout_2_6),
    .I0(gpu_raddr[8]),
    .I1(cd_in_0[2]),
    .I2(gpu_pause) 
);
defparam vdout_2_s5.INIT=8'hCA;
  LUT3 vdout_3_s5 (
    .F(vdout_3_6),
    .I0(gpu_raddr[9]),
    .I1(cd_in_0[3]),
    .I2(gpu_pause) 
);
defparam vdout_3_s5.INIT=8'hCA;
  LUT3 vdout_4_s5 (
    .F(vdout_4_6),
    .I0(gpu_raddr[10]),
    .I1(cd_in_0[4]),
    .I2(gpu_pause) 
);
defparam vdout_4_s5.INIT=8'hCA;
  LUT3 vdout_5_s5 (
    .F(vdout_5_6),
    .I0(gpu_raddr[11]),
    .I1(cd_in_0[5]),
    .I2(gpu_pause) 
);
defparam vdout_5_s5.INIT=8'hCA;
  LUT3 vdout_6_s5 (
    .F(vdout_6_6),
    .I0(gpu_raddr[12]),
    .I1(cd_in_0[6]),
    .I2(gpu_pause) 
);
defparam vdout_6_s5.INIT=8'hCA;
  LUT3 vdout_7_s6 (
    .F(vdout_7_6),
    .I0(gpu_raddr[13]),
    .I1(cd_in_0[7]),
    .I2(gpu_pause) 
);
defparam vdout_7_s6.INIT=8'hCA;
  LUT2 n707_s1 (
    .F(n707_4),
    .I0(io_state[1]),
    .I1(io_state[9]) 
);
defparam n707_s1.INIT=4'h1;
  LUT3 n2924_s1 (
    .F(n2924_4),
    .I0(reg15sreg_num[3]),
    .I1(reg15sreg_num[2]),
    .I2(reg15sreg_num[1]) 
);
defparam n2924_s1.INIT=8'h01;
  LUT3 n2925_s1 (
    .F(n2925_4),
    .I0(reg15sreg_num[2]),
    .I1(reg15sreg_num[1]),
    .I2(reg15sreg_num[3]) 
);
defparam n2925_s1.INIT=8'h10;
  LUT4 n967_s2 (
    .F(n967_5),
    .I0(n967_8),
    .I1(gpu_pause),
    .I2(n967_9),
    .I3(unlocked_s) 
);
defparam n967_s2.INIT=16'h000B;
  LUT4 n971_s1 (
    .F(n971_4),
    .I0(n971_5),
    .I1(ramaddr[11]),
    .I2(ramaddr[10]),
    .I3(ramaddr[9]) 
);
defparam n971_s1.INIT=16'h8000;
  LUT4 n1320_s5 (
    .F(n1320_8),
    .I0(regread_0_126),
    .I1(n967_3),
    .I2(n1320_9),
    .I3(n1320_15) 
);
defparam n1320_s5.INIT=16'h4000;
  LUT3 regaddr_1_s2 (
    .F(regaddr_1_5),
    .I0(gpu_raddr[1]),
    .I1(ramaddr[1]),
    .I2(gpu_pause) 
);
defparam regaddr_1_s2.INIT=8'h35;
  LUT4 n2260_s1 (
    .F(n2260_4),
    .I0(pram_addr[3]),
    .I1(pram_addr[2]),
    .I2(pram_addr[1]),
    .I3(n2263_4) 
);
defparam n2260_s1.INIT=16'h8000;
  LUT2 n2263_s1 (
    .F(n2263_4),
    .I0(pram_addr[5]),
    .I1(pram_addr[4]) 
);
defparam n2263_s1.INIT=4'h8;
  LUT4 regread_0_s96 (
    .F(regread_0_125),
    .I0(regread_0_130),
    .I1(regread_0_131),
    .I2(regread_0_132),
    .I3(regaddr[3]) 
);
defparam regread_0_s96.INIT=16'h0C05;
  LUT4 regread_0_s97 (
    .F(regread_0_126),
    .I0(regaddr_0_7),
    .I1(ramaddr[2]),
    .I2(gpu_raddr[2]),
    .I3(gpu_pause) 
);
defparam regread_0_s97.INIT=16'hBB0F;
  LUT3 regread_0_s98 (
    .F(regread_0_127),
    .I0(regread_0_133),
    .I1(regaddr[3]),
    .I2(regread_3_148) 
);
defparam regread_0_s98.INIT=8'h40;
  LUT4 regread_0_s99 (
    .F(regread_0_128),
    .I0(bml_h_s[0]),
    .I1(n1274_8),
    .I2(regread_0_107),
    .I3(regaddr[3]) 
);
defparam regread_0_s99.INIT=16'h770F;
  LUT3 regread_1_s95 (
    .F(regread_1_123),
    .I0(regread_1_128),
    .I1(regread_1_129),
    .I2(regaddr[3]) 
);
defparam regread_1_s95.INIT=8'h35;
  LUT4 regread_1_s96 (
    .F(regread_1_124),
    .I0(bml_h_s[1]),
    .I1(n1274_8),
    .I2(regread_1_106),
    .I3(regaddr[3]) 
);
defparam regread_1_s96.INIT=16'h770F;
  LUT4 regread_2_s101 (
    .F(regread_2_133),
    .I0(bml_h_s[2]),
    .I1(n1274_8),
    .I2(regread_2_106),
    .I3(regaddr[3]) 
);
defparam regread_2_s101.INIT=16'h770F;
  LUT4 n1205_s3 (
    .F(n1205_6),
    .I0(gpu_raddr[0]),
    .I1(gpu_raddr[1]),
    .I2(n1205_8),
    .I3(gpu_pause) 
);
defparam n1205_s3.INIT=16'hF0EE;
  LUT3 n1205_s4 (
    .F(n1205_7),
    .I0(regaddr[3]),
    .I1(regread_0_126),
    .I2(n1274_8) 
);
defparam n1205_s4.INIT=8'h40;
  LUT3 n1226_s3 (
    .F(n1226_6),
    .I0(regread_0_126),
    .I1(regaddr[3]),
    .I2(n1274_8) 
);
defparam n1226_s3.INIT=8'h80;
  LUT3 n1236_s3 (
    .F(n1236_6),
    .I0(regread_0_126),
    .I1(n1214_11),
    .I2(regaddr[3]) 
);
defparam n1236_s3.INIT=8'h80;
  LUT3 n1239_s3 (
    .F(n1239_6),
    .I0(regread_0_126),
    .I1(regaddr[3]),
    .I2(regread_3_148) 
);
defparam n1239_s3.INIT=8'h80;
  LUT2 n1266_s3 (
    .F(n1266_6),
    .I0(n967_3),
    .I1(n1320_9) 
);
defparam n1266_s3.INIT=4'h8;
  LUT4 cnt_micro_r_0_s3 (
    .F(cnt_micro_r_0_7),
    .I0(cnt_nano_r[4]),
    .I1(cnt_nano_r[5]),
    .I2(cnt_nano_r[6]),
    .I3(cnt_nano_r[3]) 
);
defparam cnt_micro_r_0_s3.INIT=16'h4000;
  LUT4 cnt_micro_r_0_s4 (
    .F(cnt_micro_r_0_8),
    .I0(cnt_nano_r[2]),
    .I1(cnt_nano_r[1]),
    .I2(cnt_nano_r[0]),
    .I3(reg15cnt_en) 
);
defparam cnt_micro_r_0_s4.INIT=16'h8000;
  LUT3 cnt_milli_r_0_s3 (
    .F(cnt_milli_r_0_7),
    .I0(cnt_micro_r[6]),
    .I1(cnt_micro_r[5]),
    .I2(cnt_micro_r[4]) 
);
defparam cnt_milli_r_0_s3.INIT=8'h10;
  LUT4 cnt_milli_r_0_s4 (
    .F(cnt_milli_r_0_8),
    .I0(cnt_milli_r_0_9),
    .I1(cnt_micro_r[9]),
    .I2(cnt_micro_r[8]),
    .I3(cnt_micro_r[3]) 
);
defparam cnt_milli_r_0_s4.INIT=16'h8000;
  LUT3 cnt_sec_r_0_s3 (
    .F(cnt_sec_r_0_7),
    .I0(cnt_milli_r[5]),
    .I1(cnt_milli_r[4]),
    .I2(cnt_sec_r_0_8) 
);
defparam cnt_sec_r_0_s3.INIT=8'h40;
  LUT3 sp_c_ff_s3 (
    .F(sp_c_ff_7),
    .I0(dout2a[0]),
    .I1(dout1a[0]),
    .I2(y_next_r[8]) 
);
defparam sp_c_ff_s3.INIT=8'hCA;
  LUT3 sp_5s_ff_s3 (
    .F(sp_5s_ff_7),
    .I0(report5th_r),
    .I1(sprt_5s_flag),
    .I2(sprt_state[0]) 
);
defparam sp_5s_ff_s3.INIT=8'hE0;
  LUT3 reg30sprtmax_0_s4 (
    .F(reg30sprtmax_0_7),
    .I0(regread_0_126),
    .I1(n1214_11),
    .I2(regaddr[3]) 
);
defparam reg30sprtmax_0_s4.INIT=8'h40;
  LUT4 reg30sprtmax_0_s5 (
    .F(reg30sprtmax_0_8),
    .I0(sprite_max_s[4]),
    .I1(sprite_max_s[3]),
    .I2(sprite_max_s[2]),
    .I3(reg30sprtmax_0_9) 
);
defparam reg30sprtmax_0_s5.INIT=16'h0100;
  LUT2 n650_s7 (
    .F(n650_12),
    .I0(io_state[14]),
    .I1(io_state[4]) 
);
defparam n650_s7.INIT=4'h1;
  LUT3 n653_s6 (
    .F(n653_10),
    .I0(io_state[6]),
    .I1(io_state[7]),
    .I2(io_state[5]) 
);
defparam n653_s6.INIT=8'h01;
  LUT4 n618_s14 (
    .F(n618_20),
    .I0(dma_x_1_15),
    .I1(dma_copy_r),
    .I2(dma_r[0]),
    .I3(n618_21) 
);
defparam n618_s14.INIT=16'h4F00;
  LUT2 n620_s10 (
    .F(n620_14),
    .I0(csr),
    .I1(csw) 
);
defparam n620_s10.INIT=4'h8;
  LUT4 n622_s9 (
    .F(n622_13),
    .I0(pause_ack_reg),
    .I1(io_state_14_9),
    .I2(io_state[12]),
    .I3(n662_11) 
);
defparam n622_s9.INIT=16'h008F;
  LUT3 n624_s14 (
    .F(n624_20),
    .I0(mode_r),
    .I1(csw),
    .I2(csr) 
);
defparam n624_s14.INIT=8'h10;
  LUT2 n636_s9 (
    .F(n636_13),
    .I0(csr),
    .I1(mode_r) 
);
defparam n636_s9.INIT=4'h4;
  LUT3 n638_s14 (
    .F(n638_20),
    .I0(csw),
    .I1(csr),
    .I2(mode_r) 
);
defparam n638_s14.INIT=8'h40;
  LUT4 n647_s9 (
    .F(n647_13),
    .I0(cd_in_0[0]),
    .I1(cd_in_0[1]),
    .I2(addr_ff),
    .I3(io_state[4]) 
);
defparam n647_s9.INIT=16'h4F00;
  LUT4 n656_s6 (
    .F(n656_11),
    .I0(n656_12),
    .I1(io_state[0]),
    .I2(io_state[13]),
    .I3(n662_12) 
);
defparam n656_s6.INIT=16'h0100;
  LUT4 n662_s6 (
    .F(n662_11),
    .I0(csw),
    .I1(mode_r),
    .I2(csr),
    .I3(io_state[13]) 
);
defparam n662_s6.INIT=16'h5300;
  LUT4 n662_s7 (
    .F(n662_12),
    .I0(io_state[7]),
    .I1(io_state[12]),
    .I2(n662_13),
    .I3(n647_16) 
);
defparam n662_s7.INIT=16'h1000;
  LUT4 n737_s7 (
    .F(n737_12),
    .I0(n737_13),
    .I1(n737_14),
    .I2(n737_15),
    .I3(reg15sreg_num[0]) 
);
defparam n737_s7.INIT=16'hEEF0;
  LUT4 n739_s7 (
    .F(n739_12),
    .I0(n739_13),
    .I1(n739_14),
    .I2(n739_15),
    .I3(reg15sreg_num[0]) 
);
defparam n739_s7.INIT=16'hEEF0;
  LUT4 n741_s7 (
    .F(n741_12),
    .I0(n741_13),
    .I1(n741_14),
    .I2(n741_15),
    .I3(reg15sreg_num[0]) 
);
defparam n741_s7.INIT=16'hEEF0;
  LUT4 n743_s7 (
    .F(n743_12),
    .I0(n2924_4),
    .I1(cnt_milli_sr[5]),
    .I2(n743_14),
    .I3(reg15sreg_num[0]) 
);
defparam n743_s7.INIT=16'h0700;
  LUT4 n743_s8 (
    .F(n743_13),
    .I0(n743_15),
    .I1(reg15sreg_num[0]),
    .I2(n743_16),
    .I3(io_state[5]) 
);
defparam n743_s8.INIT=16'hFE00;
  LUT4 n745_s7 (
    .F(n745_12),
    .I0(n745_13),
    .I1(n745_14),
    .I2(n745_15),
    .I3(reg15sreg_num[0]) 
);
defparam n745_s7.INIT=16'h0FEE;
  LUT4 n747_s7 (
    .F(n747_12),
    .I0(n747_13),
    .I1(n747_14),
    .I2(n747_15),
    .I3(reg15sreg_num[0]) 
);
defparam n747_s7.INIT=16'h77F0;
  LUT3 n749_s7 (
    .F(n749_12),
    .I0(status_reg_6_44),
    .I1(n749_13),
    .I2(reg15sreg_num[0]) 
);
defparam n749_s7.INIT=8'hC5;
  LUT3 n751_s7 (
    .F(n751_12),
    .I0(status_reg_7_46),
    .I1(n751_13),
    .I2(reg15sreg_num[0]) 
);
defparam n751_s7.INIT=8'hC5;
  LUT3 regread_3_s107 (
    .F(regread_3_139),
    .I0(reg15cnt_en),
    .I1(t2ctba_s[3]),
    .I2(regaddr[3]) 
);
defparam regread_3_s107.INIT=8'hAC;
  LUT4 regread_3_s109 (
    .F(regread_3_141),
    .I0(regread_3_144),
    .I1(regaddr[5]),
    .I2(regread_3_145),
    .I3(regaddr[3]) 
);
defparam regread_3_s109.INIT=16'h77F0;
  LUT4 regread_3_s110 (
    .F(regread_3_142),
    .I0(bml_h_s[3]),
    .I1(n1274_8),
    .I2(regread_3_120),
    .I3(regaddr[3]) 
);
defparam regread_3_s110.INIT=16'h770F;
  LUT4 regread_4_s107 (
    .F(regread_4_138),
    .I0(regaddr[5]),
    .I1(t1ntba_s[0]),
    .I2(regread_4_143),
    .I3(regaddr[3]) 
);
defparam regread_4_s107.INIT=16'h001F;
  LUT4 regread_4_s108 (
    .F(regread_4_139),
    .I0(regread_4_144),
    .I1(regread_4_145),
    .I2(regread_0_126),
    .I3(regaddr[3]) 
);
defparam regread_4_s108.INIT=16'hA0FC;
  LUT4 regread_4_s110 (
    .F(regread_4_141),
    .I0(bml_h_s[4]),
    .I1(n1274_8),
    .I2(regread_4_119),
    .I3(regaddr[3]) 
);
defparam regread_4_s110.INIT=16'h770F;
  LUT4 regread_5_s112 (
    .F(regread_5_147),
    .I0(reg15sreg_num[1]),
    .I1(regaddr[3]),
    .I2(regread_5_151),
    .I3(regaddr[4]) 
);
defparam regread_5_s112.INIT=16'h0B00;
  LUT4 regread_5_s113 (
    .F(regread_5_148),
    .I0(bml_h_s[5]),
    .I1(n1274_8),
    .I2(regread_5_122),
    .I3(regaddr[3]) 
);
defparam regread_5_s113.INIT=16'h770F;
  LUT4 regread_6_s111 (
    .F(regread_6_143),
    .I0(reg15sreg_num[2]),
    .I1(regaddr[3]),
    .I2(regread_6_146),
    .I3(regaddr[4]) 
);
defparam regread_6_s111.INIT=16'h0B00;
  LUT4 regread_6_s112 (
    .F(regread_6_144),
    .I0(bml_h_s[6]),
    .I1(n1274_8),
    .I2(regread_6_122),
    .I3(regaddr[3]) 
);
defparam regread_6_s112.INIT=16'h770F;
  LUT4 regread_7_s113 (
    .F(regread_7_148),
    .I0(reg15sreg_num[3]),
    .I1(regaddr[3]),
    .I2(regread_7_151),
    .I3(regaddr[4]) 
);
defparam regread_7_s113.INIT=16'h0B00;
  LUT4 regread_7_s114 (
    .F(regread_7_149),
    .I0(bml_h_s[7]),
    .I1(n1274_8),
    .I2(regread_7_121),
    .I3(regaddr[3]) 
);
defparam regread_7_s114.INIT=16'h770F;
  LUT4 regread_7_s115 (
    .F(regread_7_150),
    .I0(reg55gpu_lsb[7]),
    .I1(reg54gpu_msb[7]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_7_s115.INIT=16'hAC00;
  LUT4 regread_6_s113 (
    .F(regread_6_145),
    .I0(reg55gpu_lsb[6]),
    .I1(reg54gpu_msb[6]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_6_s113.INIT=16'hAC00;
  LUT4 regread_5_s114 (
    .F(regread_5_149),
    .I0(regaddr[5]),
    .I1(reg48inc[5]),
    .I2(regread_5_152),
    .I3(regaddr[4]) 
);
defparam regread_5_s114.INIT=16'h0FBB;
  LUT4 regread_5_s115 (
    .F(regread_5_150),
    .I0(reg55gpu_lsb[5]),
    .I1(reg54gpu_msb[5]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_5_s115.INIT=16'hAC00;
  LUT4 regread_4_s111 (
    .F(regread_4_142),
    .I0(reg55gpu_lsb[4]),
    .I1(reg54gpu_msb[4]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_4_s111.INIT=16'hAC00;
  LUT4 regread_3_s111 (
    .F(regread_3_143),
    .I0(reg55gpu_lsb[3]),
    .I1(reg54gpu_msb[3]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_3_s111.INIT=16'hAC00;
  LUT3 regread_2_s102 (
    .F(regread_2_134),
    .I0(regaddr[3]),
    .I1(regaddr[4]),
    .I2(t2ctba_s[2]) 
);
defparam regread_2_s102.INIT=8'h40;
  LUT3 regread_1_s97 (
    .F(regread_1_125),
    .I0(regaddr[3]),
    .I1(regaddr[4]),
    .I2(t2ctba_s[1]) 
);
defparam regread_1_s97.INIT=8'h40;
  LUT4 regread_0_s100 (
    .F(regread_0_129),
    .I0(t1ctba_s[0]),
    .I1(t2ctba_s[0]),
    .I2(regaddr[3]),
    .I3(regread_0_126) 
);
defparam regread_0_s100.INIT=16'hFA0C;
  LUT4 regread_2_s103 (
    .F(regread_2_135),
    .I0(reg55gpu_lsb[2]),
    .I1(reg54gpu_msb[2]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_2_s103.INIT=16'hAC00;
  LUT4 regread_1_s98 (
    .F(regread_1_126),
    .I0(regaddr[4]),
    .I1(row30_s),
    .I2(regread_1_130),
    .I3(regaddr[5]) 
);
defparam regread_1_s98.INIT=16'hBB0F;
  LUT4 regread_1_s99 (
    .F(regread_1_127),
    .I0(reg55gpu_lsb[1]),
    .I1(reg54gpu_msb[1]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_1_s99.INIT=16'hAC00;
  LUT4 n1201_s70 (
    .F(n1201_80),
    .I0(ramaddr[13]),
    .I1(ramaddr[3]),
    .I2(regread_0_126),
    .I3(n1201_81) 
);
defparam n1201_s70.INIT=16'h3FFD;
  LUT4 n1200_s69 (
    .F(n1200_78),
    .I0(ramaddr[13]),
    .I1(ramaddr[3]),
    .I2(regread_0_126),
    .I3(n1201_81) 
);
defparam n1200_s69.INIT=16'h3FFE;
  LUT3 n1148_s69 (
    .F(n1148_78),
    .I0(regread_0_126),
    .I1(gpu_pause),
    .I2(ramaddr[3]) 
);
defparam n1148_s69.INIT=8'h40;
  LUT2 horz_last_s4 (
    .F(horz_last_9),
    .I0(reg19horz[1]),
    .I1(reg19horz[0]) 
);
defparam horz_last_s4.INIT=4'h1;
  LUT4 horz_last_s5 (
    .F(horz_last_10),
    .I0(reg19horz[7]),
    .I1(reg19horz[6]),
    .I2(reg19horz[5]),
    .I3(reg19horz[4]) 
);
defparam horz_last_s5.INIT=16'h0001;
  LUT3 gpu_pause_s5 (
    .F(gpu_pause_9),
    .I0(io_state[5]),
    .I1(io_state[0]),
    .I2(io_state[13]) 
);
defparam gpu_pause_s5.INIT=8'h01;
  LUT4 n967_s4 (
    .F(n967_7),
    .I0(ramaddr[3]),
    .I1(ramaddr[2]),
    .I2(ramaddr[1]),
    .I3(ramaddr[0]) 
);
defparam n967_s4.INIT=16'h4000;
  LUT4 n967_s5 (
    .F(n967_8),
    .I0(ramaddr[1]),
    .I1(ramaddr[0]),
    .I2(ramaddr[2]),
    .I3(gmode_s[0]) 
);
defparam n967_s5.INIT=16'hFE00;
  LUT4 n967_s6 (
    .F(n967_9),
    .I0(gpu_pause),
    .I1(gpu_raddr[0]),
    .I2(gpu_raddr[1]),
    .I3(gpu_raddr[2]) 
);
defparam n967_s6.INIT=16'h0001;
  LUT3 n971_s2 (
    .F(n971_5),
    .I0(ramaddr[8]),
    .I1(ramaddr[7]),
    .I2(ramaddr[6]) 
);
defparam n971_s2.INIT=8'h01;
  LUT4 n1320_s6 (
    .F(n1320_9),
    .I0(gpu_raddr[0]),
    .I1(n1320_13),
    .I2(gpu_pause),
    .I3(regaddr_1_5) 
);
defparam n1320_s6.INIT=16'h00C5;
  LUT2 regaddr_0_s2 (
    .F(regaddr_0_5),
    .I0(unlocked_s),
    .I1(gmode_s[0]) 
);
defparam regaddr_0_s2.INIT=4'h1;
  LUT4 regread_0_s101 (
    .F(regread_0_130),
    .I0(t2vert_s[0]),
    .I1(t1horz_s[0]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_0_s101.INIT=16'hCA00;
  LUT4 regread_0_s102 (
    .F(regread_0_131),
    .I0(bml_en_s),
    .I1(t1vert_s[0]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_0_s102.INIT=16'h5FF3;
  LUT4 regread_0_s103 (
    .F(regread_0_132),
    .I0(t2horz_s[0]),
    .I1(spgsize_s[0]),
    .I2(regaddr[3]),
    .I3(n1312_8) 
);
defparam regread_0_s103.INIT=16'hCA00;
  LUT4 regread_0_s104 (
    .F(regread_0_133),
    .I0(regaddr_0_5),
    .I1(ramaddr[2]),
    .I2(gpu_raddr[2]),
    .I3(gpu_pause) 
);
defparam regread_0_s104.INIT=16'hBB0F;
  LUT4 regread_1_s100 (
    .F(regread_1_128),
    .I0(regaddr[4]),
    .I1(t2vert_s[1]),
    .I2(regread_1_131),
    .I3(regaddr[5]) 
);
defparam regread_1_s100.INIT=16'h0F77;
  LUT4 regread_1_s101 (
    .F(regread_1_129),
    .I0(regaddr[4]),
    .I1(t1vert_s[1]),
    .I2(regread_1_132),
    .I3(regaddr[5]) 
);
defparam regread_1_s101.INIT=16'h0FBB;
  LUT3 n1205_s5 (
    .F(n1205_8),
    .I0(ramaddr[0]),
    .I1(ramaddr[1]),
    .I2(regaddr_0_7) 
);
defparam n1205_s5.INIT=8'h0E;
  LUT3 cnt_milli_r_0_s5 (
    .F(cnt_milli_r_0_9),
    .I0(cnt_micro_r[2]),
    .I1(cnt_micro_r[1]),
    .I2(cnt_micro_r[0]) 
);
defparam cnt_milli_r_0_s5.INIT=8'h80;
  LUT4 cnt_sec_r_0_s4 (
    .F(cnt_sec_r_0_8),
    .I0(cnt_sec_r_0_9),
    .I1(cnt_milli_r[9]),
    .I2(cnt_milli_r[8]),
    .I3(cnt_milli_r[3]) 
);
defparam cnt_sec_r_0_s4.INIT=16'h8000;
  LUT2 reg30sprtmax_0_s6 (
    .F(reg30sprtmax_0_9),
    .I0(sprite_max_s[1]),
    .I1(sprite_max_s[0]) 
);
defparam reg30sprtmax_0_s6.INIT=4'h1;
  LUT4 n618_s15 (
    .F(n618_21),
    .I0(dma_active_s),
    .I1(dma_dst_r_0_9),
    .I2(io_state[12]),
    .I3(pause_ack_reg) 
);
defparam n618_s15.INIT=16'hD000;
  LUT4 n656_s7 (
    .F(n656_12),
    .I0(n2260_4),
    .I1(pram_addr[0]),
    .I2(reg47auto),
    .I3(io_state[6]) 
);
defparam n656_s7.INIT=16'h7000;
  LUT4 n662_s8 (
    .F(n662_13),
    .I0(io_state[2]),
    .I1(io_state[4]),
    .I2(io_state[10]),
    .I3(io_state[8]) 
);
defparam n662_s8.INIT=16'h0001;
  LUT4 n737_s8 (
    .F(n737_13),
    .I0(reg_val[0]),
    .I1(cnt_sec_sr[0]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[1]) 
);
defparam n737_s8.INIT=16'h5F30;
  LUT4 n737_s9 (
    .F(n737_14),
    .I0(cnt_milli_sr[2]),
    .I1(cnt_sec_sr[8]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[2]) 
);
defparam n737_s9.INIT=16'h03F5;
  LUT4 n737_s10 (
    .F(n737_15),
    .I0(reg15sreg_num[3]),
    .I1(n737_16),
    .I2(n737_17),
    .I3(reg15sreg_num[1]) 
);
defparam n737_s10.INIT=16'hEE0F;
  LUT4 n739_s8 (
    .F(n739_13),
    .I0(reg_val[1]),
    .I1(cnt_sec_sr[1]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[1]) 
);
defparam n739_s8.INIT=16'h5F30;
  LUT4 n739_s9 (
    .F(n739_14),
    .I0(cnt_milli_sr[3]),
    .I1(cnt_sec_sr[9]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[2]) 
);
defparam n739_s9.INIT=16'h03F5;
  LUT4 n739_s10 (
    .F(n739_15),
    .I0(n739_16),
    .I1(n739_17),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[1]) 
);
defparam n739_s10.INIT=16'hFA3C;
  LUT4 n741_s8 (
    .F(n741_13),
    .I0(reg_val[2]),
    .I1(cnt_sec_sr[2]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[1]) 
);
defparam n741_s8.INIT=16'h5F30;
  LUT4 n741_s9 (
    .F(n741_14),
    .I0(cnt_milli_sr[4]),
    .I1(cnt_sec_sr[10]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[2]) 
);
defparam n741_s9.INIT=16'h03F5;
  LUT4 n741_s10 (
    .F(n741_15),
    .I0(n741_16),
    .I1(n741_17),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[1]) 
);
defparam n741_s10.INIT=16'hFA3C;
  LUT4 n743_s9 (
    .F(n743_14),
    .I0(reg15sreg_num[3]),
    .I1(cnt_sec_sr[11]),
    .I2(n743_17),
    .I3(reg15sreg_num[2]) 
);
defparam n743_s9.INIT=16'h4F00;
  LUT4 n743_s10 (
    .F(n743_15),
    .I0(cnt_nano_sr[5]),
    .I1(cnt_micro_sr[5]),
    .I2(reg15sreg_num[2]),
    .I3(n743_18) 
);
defparam n743_s10.INIT=16'hCA00;
  LUT4 n743_s11 (
    .F(n743_16),
    .I0(sp_5th_reg[0]),
    .I1(reg15sreg_num[1]),
    .I2(reg15sreg_num[2]),
    .I3(n743_19) 
);
defparam n743_s11.INIT=16'h0230;
  LUT4 n745_s8 (
    .F(n745_13),
    .I0(cnt_nano_sr[6]),
    .I1(cnt_micro_sr[6]),
    .I2(reg15sreg_num[2]),
    .I3(n743_18) 
);
defparam n745_s8.INIT=16'hCA00;
  LUT4 n745_s9 (
    .F(n745_14),
    .I0(sp_5th_reg[1]),
    .I1(reg15sreg_num[1]),
    .I2(reg15sreg_num[2]),
    .I3(n745_16) 
);
defparam n745_s9.INIT=16'h0230;
  LUT4 n745_s10 (
    .F(n745_15),
    .I0(n745_17),
    .I1(n745_18),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[2]) 
);
defparam n745_s10.INIT=16'hACF3;
  LUT4 n747_s8 (
    .F(n747_13),
    .I0(cnt_sec_sr[13]),
    .I1(cnt_milli_sr[7]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[2]) 
);
defparam n747_s8.INIT=16'hFA0C;
  LUT4 n747_s9 (
    .F(n747_14),
    .I0(cnt_sec_sr[5]),
    .I1(reg_val[5]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[1]) 
);
defparam n747_s9.INIT=16'hC0AF;
  LUT4 n747_s10 (
    .F(n747_15),
    .I0(reg15sreg_num[3]),
    .I1(n747_16),
    .I2(n747_17),
    .I3(reg15sreg_num[1]) 
);
defparam n747_s10.INIT=16'hEEF0;
  LUT3 n749_s8 (
    .F(n749_13),
    .I0(status_reg_6_40),
    .I1(n749_14),
    .I2(reg15sreg_num[1]) 
);
defparam n749_s8.INIT=8'h35;
  LUT4 n751_s8 (
    .F(n751_13),
    .I0(n751_14),
    .I1(reg15sreg_num[2]),
    .I2(status_reg_7_42),
    .I3(reg15sreg_num[1]) 
);
defparam n751_s8.INIT=16'hBB0F;
  LUT3 regread_3_s112 (
    .F(regread_3_144),
    .I0(textfg_s[3]),
    .I1(satba_s[2]),
    .I2(regaddr[4]) 
);
defparam regread_3_s112.INIT=8'hAC;
  LUT4 regread_3_s113 (
    .F(regread_3_145),
    .I0(t1ctba_s[3]),
    .I1(regread_3_146),
    .I2(regaddr[4]),
    .I3(regaddr[5]) 
);
defparam regread_3_s113.INIT=16'h53FC;
  LUT4 regread_4_s112 (
    .F(regread_4_143),
    .I0(t1ctba_s[4]),
    .I1(gmode_s[2]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_4_s112.INIT=16'hAFC0;
  LUT4 regread_4_s113 (
    .F(regread_4_144),
    .I0(textbg_s[0]),
    .I1(satba_s[3]),
    .I2(regaddr[4]),
    .I3(regaddr[5]) 
);
defparam regread_4_s113.INIT=16'hAC00;
  LUT4 regread_4_s114 (
    .F(regread_4_145),
    .I0(t2ctba_s[4]),
    .I1(t2ntba_s[0]),
    .I2(regaddr[5]),
    .I3(regaddr[4]) 
);
defparam regread_4_s114.INIT=16'hAC00;
  LUT4 regread_5_s116 (
    .F(regread_5_151),
    .I0(t2ntba_s[1]),
    .I1(t2ctba_s[5]),
    .I2(regaddr[3]),
    .I3(regaddr[5]) 
);
defparam regread_5_s116.INIT=16'h03F5;
  LUT4 regread_6_s114 (
    .F(regread_6_146),
    .I0(t2ntba_s[2]),
    .I1(t2ctba_s[6]),
    .I2(regaddr[3]),
    .I3(regaddr[5]) 
);
defparam regread_6_s114.INIT=16'h03F5;
  LUT4 regread_7_s116 (
    .F(regread_7_151),
    .I0(t2ntba_s[3]),
    .I1(t2ctba_s[7]),
    .I2(regaddr[3]),
    .I3(regaddr[5]) 
);
defparam regread_7_s116.INIT=16'h03F5;
  LUT3 regread_5_s117 (
    .F(regread_5_152),
    .I0(vscanln_en_s),
    .I1(stop_sprt_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_5_s117.INIT=8'hCA;
  LUT3 regread_1_s102 (
    .F(regread_1_130),
    .I0(reg48inc[1]),
    .I1(reg50hgpu),
    .I2(regaddr[4]) 
);
defparam regread_1_s102.INIT=8'hCA;
  LUT3 n1201_s71 (
    .F(n1201_81),
    .I0(ramaddr[3]),
    .I1(ramaddr[5]),
    .I2(ramaddr[4]) 
);
defparam n1201_s71.INIT=8'hD4;
  LUT3 regread_1_s103 (
    .F(regread_1_131),
    .I0(t2horz_s[1]),
    .I1(t1horz_s[1]),
    .I2(regaddr[4]) 
);
defparam regread_1_s103.INIT=8'hCA;
  LUT3 regread_1_s104 (
    .F(regread_1_132),
    .I0(spgsize_s[1]),
    .I1(bml_pri_s),
    .I2(regaddr[4]) 
);
defparam regread_1_s104.INIT=8'hCA;
  LUT3 cnt_sec_r_0_s5 (
    .F(cnt_sec_r_0_9),
    .I0(cnt_milli_r[2]),
    .I1(cnt_milli_r[1]),
    .I2(cnt_milli_r[0]) 
);
defparam cnt_sec_r_0_s5.INIT=8'h80;
  LUT3 n737_s11 (
    .F(n737_16),
    .I0(cnt_nano_sr[2]),
    .I1(cnt_micro_sr[2]),
    .I2(reg15sreg_num[2]) 
);
defparam n737_s11.INIT=8'h35;
  LUT4 n737_s12 (
    .F(n737_17),
    .I0(scanline_s[0]),
    .I1(reg15sreg_num[2]),
    .I2(n737_18),
    .I3(reg15sreg_num[3]) 
);
defparam n737_s12.INIT=16'hBB0F;
  LUT3 n739_s11 (
    .F(n739_16),
    .I0(cnt_nano_sr[3]),
    .I1(cnt_micro_sr[3]),
    .I2(reg15sreg_num[2]) 
);
defparam n739_s11.INIT=8'h35;
  LUT4 n739_s12 (
    .F(n739_17),
    .I0(sp_5s_ff),
    .I1(n739_18),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[2]) 
);
defparam n739_s12.INIT=16'h3CF5;
  LUT3 n741_s11 (
    .F(n741_16),
    .I0(cnt_nano_sr[4]),
    .I1(cnt_micro_sr[4]),
    .I2(reg15sreg_num[2]) 
);
defparam n741_s11.INIT=8'h35;
  LUT4 n741_s12 (
    .F(n741_17),
    .I0(sp_c_ff),
    .I1(n741_18),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[2]) 
);
defparam n741_s12.INIT=16'h3CF5;
  LUT4 n743_s12 (
    .F(n743_17),
    .I0(cnt_sec_sr[3]),
    .I1(reg_val[3]),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[1]) 
);
defparam n743_s12.INIT=16'h305F;
  LUT2 n743_s13 (
    .F(n743_18),
    .I0(reg15sreg_num[3]),
    .I1(reg15sreg_num[1]) 
);
defparam n743_s13.INIT=4'h4;
  LUT4 n743_s14 (
    .F(n743_19),
    .I0(gpu_status[2]),
    .I1(scanline_s[3]),
    .I2(reg15sreg_num[2]),
    .I3(reg15sreg_num[3]) 
);
defparam n743_s14.INIT=16'h305F;
  LUT4 n745_s11 (
    .F(n745_16),
    .I0(gpu_status[3]),
    .I1(scanline_s[4]),
    .I2(reg15sreg_num[2]),
    .I3(reg15sreg_num[3]) 
);
defparam n745_s11.INIT=16'h305F;
  LUT3 n745_s12 (
    .F(n745_17),
    .I0(cnt_sec_sr[4]),
    .I1(reg_val[4]),
    .I2(reg15sreg_num[1]) 
);
defparam n745_s12.INIT=8'h35;
  LUT4 n745_s13 (
    .F(n745_18),
    .I0(cnt_milli_sr[6]),
    .I1(cnt_sec_sr[12]),
    .I2(reg15sreg_num[1]),
    .I3(reg15sreg_num[2]) 
);
defparam n745_s13.INIT=16'h030A;
  LUT3 n747_s11 (
    .F(n747_16),
    .I0(cnt_nano_sr[7]),
    .I1(cnt_micro_sr[7]),
    .I2(reg15sreg_num[2]) 
);
defparam n747_s11.INIT=8'h35;
  LUT4 n747_s12 (
    .F(n747_17),
    .I0(sp_5th_reg[2]),
    .I1(n747_18),
    .I2(reg15sreg_num[3]),
    .I3(reg15sreg_num[2]) 
);
defparam n747_s12.INIT=16'h3CF5;
  LUT3 n749_s9 (
    .F(n749_14),
    .I0(reg15sreg_num[3]),
    .I1(reg15sreg_num[2]),
    .I2(reg_val[6]) 
);
defparam n749_s9.INIT=8'h80;
  LUT2 n751_s9 (
    .F(n751_14),
    .I0(reg_val[7]),
    .I1(reg15sreg_num[3]) 
);
defparam n751_s9.INIT=4'h4;
  LUT3 regread_3_s114 (
    .F(regread_3_146),
    .I0(reg0ie1),
    .I1(gmode_s[3]),
    .I2(regaddr[5]) 
);
defparam regread_3_s114.INIT=8'hC5;
  LUT3 n737_s13 (
    .F(n737_18),
    .I0(intr_ff),
    .I1(gpu_running),
    .I2(reg15sreg_num[2]) 
);
defparam n737_s13.INIT=8'h35;
  LUT3 n739_s13 (
    .F(n739_18),
    .I0(gpu_status[0]),
    .I1(scanline_s[1]),
    .I2(reg15sreg_num[3]) 
);
defparam n739_s13.INIT=8'h35;
  LUT3 n741_s13 (
    .F(n741_18),
    .I0(gpu_status[1]),
    .I1(scanline_s[2]),
    .I2(reg15sreg_num[3]) 
);
defparam n741_s13.INIT=8'h35;
  LUT3 n747_s13 (
    .F(n747_18),
    .I0(gpu_status[4]),
    .I1(scanline_s[5]),
    .I2(reg15sreg_num[3]) 
);
defparam n747_s13.INIT=8'hC5;
  LUT4 n638_s15 (
    .F(n638_22),
    .I0(n618_20),
    .I1(csw),
    .I2(csr),
    .I3(mode_r) 
);
defparam n638_s15.INIT=16'h2000;
  LUT4 io_state_3_s5 (
    .F(io_state_3_11),
    .I0(io_state_14_9),
    .I1(io_state[4]),
    .I2(cd_in_0[0]),
    .I3(addr_ff) 
);
defparam io_state_3_s5.INIT=16'hEAAA;
  LUT4 n653_s7 (
    .F(n653_12),
    .I0(io_state[14]),
    .I1(io_state[6]),
    .I2(io_state[7]),
    .I3(io_state[5]) 
);
defparam n653_s7.INIT=16'hFFFE;
  LUT4 regaddr_0_s3 (
    .F(regaddr_0_7),
    .I0(n967_7),
    .I1(ramaddr[4]),
    .I2(ramaddr[5]),
    .I3(regaddr_0_5) 
);
defparam regaddr_0_s3.INIT=16'hDF00;
  LUT3 n967_s7 (
    .F(n967_11),
    .I0(ramaddr[4]),
    .I1(ramaddr[5]),
    .I2(n967_7) 
);
defparam n967_s7.INIT=8'h40;
  LUT3 n2262_s2 (
    .F(n2262_6),
    .I0(pram_addr[3]),
    .I1(pram_addr[5]),
    .I2(pram_addr[4]) 
);
defparam n2262_s2.INIT=8'h80;
  LUT4 n2261_s2 (
    .F(n2261_6),
    .I0(pram_addr[3]),
    .I1(pram_addr[2]),
    .I2(pram_addr[5]),
    .I3(pram_addr[4]) 
);
defparam n2261_s2.INIT=16'h8000;
  LUT3 n1320_s9 (
    .F(n1320_13),
    .I0(unlocked_s),
    .I1(gmode_s[0]),
    .I2(ramaddr[0]) 
);
defparam n1320_s9.INIT=8'h0E;
  LUT4 regaddr_1_s3 (
    .F(regaddr_1_7),
    .I0(n967_11),
    .I1(gpu_pause),
    .I2(unlocked_s),
    .I3(gmode_s[0]) 
);
defparam regaddr_1_s3.INIT=16'h0004;
  LUT4 n1382_s4 (
    .F(n1382_8),
    .I0(regaddr[0]),
    .I1(gpu_raddr[1]),
    .I2(ramaddr[1]),
    .I3(gpu_pause) 
);
defparam n1382_s4.INIT=16'hA088;
  LUT4 n1621_s4 (
    .F(n1621_8),
    .I0(gpu_raddr[1]),
    .I1(ramaddr[1]),
    .I2(gpu_pause),
    .I3(regaddr[0]) 
);
defparam n1621_s4.INIT=16'h3500;
  LUT4 regaddr_1_s4 (
    .F(regaddr[1]),
    .I0(regaddr_1_7),
    .I1(gpu_raddr[1]),
    .I2(ramaddr[1]),
    .I3(gpu_pause) 
);
defparam regaddr_1_s4.INIT=16'h5044;
  LUT4 n1320_s10 (
    .F(n1320_15),
    .I0(reg50reboot),
    .I1(reset_n_r),
    .I2(n1214_11),
    .I3(regaddr[3]) 
);
defparam n1320_s10.INIT=16'h4000;
  LUT3 n1381_s2 (
    .F(n1381_6),
    .I0(n967_3),
    .I1(reg50reboot),
    .I2(reset_n_r) 
);
defparam n1381_s2.INIT=8'h10;
  LUT3 n1609_s2 (
    .F(n1609_6),
    .I0(reg50reboot),
    .I1(reset_n_r),
    .I2(n967_3) 
);
defparam n1609_s2.INIT=8'hBF;
  LUT4 n1614_s3 (
    .F(n1614_7),
    .I0(reg50reboot),
    .I1(reset_n_r),
    .I2(n1266_6),
    .I3(regread_0_127) 
);
defparam n1614_s3.INIT=16'h4000;
  LUT2 n957_s1 (
    .F(n957_5),
    .I0(reg50reboot),
    .I1(reset_n_r) 
);
defparam n957_s1.INIT=4'hB;
  LUT4 n647_s11 (
    .F(n647_16),
    .I0(io_state[3]),
    .I1(io_state[11]),
    .I2(io_state[1]),
    .I3(io_state[9]) 
);
defparam n647_s11.INIT=16'h0001;
  LUT3 n707_s2 (
    .F(n707_6),
    .I0(io_state[11]),
    .I1(io_state[1]),
    .I2(io_state[9]) 
);
defparam n707_s2.INIT=8'hFE;
  LUT4 n961_s2 (
    .F(n961_7),
    .I0(regaddr[11]),
    .I1(reg30sprtmax_0_7),
    .I2(n967_3),
    .I3(n1320_9) 
);
defparam n961_s2.INIT=16'hBFFF;
  LUT4 reg30sprtmax_2_s4 (
    .F(reg30sprtmax_2_8),
    .I0(reg30sprtmax_0_7),
    .I1(n967_3),
    .I2(n1320_9),
    .I3(reg30sprtmax_0_8) 
);
defparam reg30sprtmax_2_s4.INIT=16'hFF80;
  LUT3 n1325_s3 (
    .F(n1325_7),
    .I0(n967_3),
    .I1(n1320_9),
    .I2(regread_0_127) 
);
defparam n1325_s3.INIT=8'h80;
  LUT4 n1296_s3 (
    .F(n1296_7),
    .I0(regread_0_126),
    .I1(n967_3),
    .I2(n1320_9),
    .I3(regread_0_135) 
);
defparam n1296_s3.INIT=16'h4000;
  LUT4 n1288_s3 (
    .F(n1288_7),
    .I0(regread_0_126),
    .I1(n967_3),
    .I2(n1320_9),
    .I3(n1214_9) 
);
defparam n1288_s3.INIT=16'h4000;
  LUT4 n1280_s3 (
    .F(n1280_7),
    .I0(regread_0_126),
    .I1(n967_3),
    .I2(n1320_9),
    .I3(n1208_8) 
);
defparam n1280_s3.INIT=16'h4000;
  LUT4 n1266_s4 (
    .F(n1266_8),
    .I0(regread_0_126),
    .I1(n967_3),
    .I2(n1320_9),
    .I3(regread_0_135) 
);
defparam n1266_s4.INIT=16'h8000;
  LUT4 n636_s11 (
    .F(n636_16),
    .I0(csw),
    .I1(csr),
    .I2(io_state[0]),
    .I3(io_state[5]) 
);
defparam n636_s11.INIT=16'h7000;
  LUT4 io_state_1_s5 (
    .F(io_state_1_11),
    .I0(io_state[2]),
    .I1(csw),
    .I2(csr),
    .I3(io_state[0]) 
);
defparam io_state_1_s5.INIT=16'hEAFF;
  LUT4 io_state_2_s5 (
    .F(io_state_2_11),
    .I0(csw),
    .I1(csr),
    .I2(io_state[0]),
    .I3(n642_19) 
);
defparam io_state_2_s5.INIT=16'hFF8F;
  LUT4 io_state_9_s5 (
    .F(io_state_9_11),
    .I0(io_state[10]),
    .I1(csw),
    .I2(csr),
    .I3(io_state[0]) 
);
defparam io_state_9_s5.INIT=16'hEAFF;
  LUT3 cnt_milli_x_0_s2 (
    .F(cnt_milli_x_0_6),
    .I0(reg15cnt_rst),
    .I1(reg15cnt_en),
    .I2(cnt_sec_r_0_6) 
);
defparam cnt_milli_x_0_s2.INIT=8'hF8;
  LUT3 cnt_micro_x_0_s2 (
    .F(cnt_micro_x_0_6),
    .I0(reg15cnt_rst),
    .I1(reg15cnt_en),
    .I2(cnt_milli_r_0_6) 
);
defparam cnt_micro_x_0_s2.INIT=8'hF8;
  LUT3 cnt_nano_x_0_s2 (
    .F(cnt_nano_x_0_6),
    .I0(reg15cnt_rst),
    .I1(reg15cnt_en),
    .I2(cnt_micro_r_0_6) 
);
defparam cnt_nano_x_0_s2.INIT=8'hF8;
  LUT4 cpu_we_s_s1 (
    .F(cpu_we_s_5),
    .I0(dma_r[0]),
    .I1(pause_ack_reg),
    .I2(dma_r[1]),
    .I3(vwe_reg) 
);
defparam cpu_we_s_s1.INIT=16'h0700;
  LUT4 vdout_7_s5 (
    .F(vdout_7_9),
    .I0(gpu_pause),
    .I1(dma_r[0]),
    .I2(pause_ack_reg),
    .I3(dma_r[1]) 
);
defparam vdout_7_s5.INIT=16'h5540;
  LUT4 n1229_s4 (
    .F(n1229_8),
    .I0(gpu_raddr[3]),
    .I1(ramaddr[3]),
    .I2(gpu_pause),
    .I3(n1312_8) 
);
defparam n1229_s4.INIT=16'hCA00;
  LUT4 n1214_s5 (
    .F(n1214_9),
    .I0(gpu_raddr[3]),
    .I1(ramaddr[3]),
    .I2(gpu_pause),
    .I3(n1214_11) 
);
defparam n1214_s5.INIT=16'h3500;
  LUT4 n1208_s4 (
    .F(n1208_8),
    .I0(gpu_raddr[3]),
    .I1(ramaddr[3]),
    .I2(gpu_pause),
    .I3(n1312_8) 
);
defparam n1208_s4.INIT=16'h3500;
  LUT4 regread_0_s105 (
    .F(regread_0_135),
    .I0(gpu_raddr[3]),
    .I1(ramaddr[3]),
    .I2(gpu_pause),
    .I3(regread_3_148) 
);
defparam regread_0_s105.INIT=16'h3500;
  LUT4 n1214_s6 (
    .F(n1214_11),
    .I0(regaddr[5]),
    .I1(gpu_raddr[4]),
    .I2(ramaddr[4]),
    .I3(gpu_pause) 
);
defparam n1214_s6.INIT=16'h5044;
  LUT4 regread_3_s115 (
    .F(regread_3_148),
    .I0(regaddr[5]),
    .I1(gpu_raddr[4]),
    .I2(ramaddr[4]),
    .I3(gpu_pause) 
);
defparam regread_3_s115.INIT=16'hA088;
  LUT4 n1312_s4 (
    .F(n1312_8),
    .I0(gpu_raddr[4]),
    .I1(ramaddr[4]),
    .I2(gpu_pause),
    .I3(regaddr[5]) 
);
defparam n1312_s4.INIT=16'h3500;
  LUT4 n1274_s4 (
    .F(n1274_8),
    .I0(regaddr[5]),
    .I1(gpu_raddr[4]),
    .I2(ramaddr[4]),
    .I3(gpu_pause) 
);
defparam n1274_s4.INIT=16'h0511;
  LUT4 regread_2_s118 (
    .F(regread_2_137),
    .I0(bml_trans_s),
    .I1(gpu_raddr[5]),
    .I2(ramaddr[5]),
    .I3(gpu_pause) 
);
defparam regread_2_s118.INIT=16'hA088;
  LUT4 regread_5_s133 (
    .F(regread_5_154),
    .I0(gpu_raddr[5]),
    .I1(ramaddr[5]),
    .I2(gpu_pause),
    .I3(gmode_s[0]) 
);
defparam regread_5_s133.INIT=16'h3500;
  LUT4 regread_7_s134 (
    .F(regread_7_153),
    .I0(mag_bit_s),
    .I1(gpu_raddr[5]),
    .I2(ramaddr[5]),
    .I3(gpu_pause) 
);
defparam regread_7_s134.INIT=16'hA088;
  LUT4 n2265_s2 (
    .F(n2265_6),
    .I0(pram_addr[5]),
    .I1(reg47paddr[5]),
    .I2(pram_load),
    .I3(pram_inc_en) 
);
defparam n2265_s2.INIT=16'hC5CA;
  LUT2 pram_addr_0_s4 (
    .F(pram_addr_0_10),
    .I0(pram_load),
    .I1(pram_inc_en) 
);
defparam pram_addr_0_s4.INIT=4'hE;
  LUT4 n632_s16 (
    .F(n632_23),
    .I0(io_state[7]),
    .I1(pram_ff),
    .I2(io_state[8]),
    .I3(io_state_14_9) 
);
defparam n632_s16.INIT=16'h30BA;
  LUT4 n634_s16 (
    .F(n634_23),
    .I0(pram_ff),
    .I1(io_state[8]),
    .I2(io_state_14_9),
    .I3(io_state[6]) 
);
defparam n634_s16.INIT=16'h8F88;
  LUT4 pdata_0_s3 (
    .F(pdata_0_8),
    .I0(reset_n_r),
    .I1(io_state[11]),
    .I2(io_state[1]),
    .I3(io_state[9]) 
);
defparam pdata_0_s3.INIT=16'hAAA8;
  LUT4 regread_4_s115 (
    .F(regread_4_147),
    .I0(reg15sreg_num[0]),
    .I1(regread_0_133),
    .I2(regaddr[3]),
    .I3(regread_3_148) 
);
defparam regread_4_s115.INIT=16'h2000;
  DFFS csw_sync_1_s0 (
    .Q(csw_sync[1]),
    .D(csw_n_d),
    .CLK(clk_50_w),
    .SET(n9_5) 
);
  DFFS csr_sync_0_s0 (
    .Q(csr_sync[0]),
    .D(csr_sync[1]),
    .CLK(clk_50_w),
    .SET(n9_5) 
);
  DFFS csr_sync_1_s0 (
    .Q(csr_sync[1]),
    .D(csr_n_d),
    .CLK(clk_50_w),
    .SET(n9_5) 
);
  DFFRE csw_s0 (
    .Q(csw),
    .D(VCC),
    .CLK(clk_50_w),
    .CE(csw_6),
    .RESET(csw_next_4) 
);
  DFFRE csr_s0 (
    .Q(csr),
    .D(VCC),
    .CLK(clk_50_w),
    .CE(csr_6),
    .RESET(csr_next_4) 
);
  DFFE mode_r_s0 (
    .Q(mode_r),
    .D(mode_d),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE cd_r_0_s0 (
    .Q(cd_r[0]),
    .D(cd_in[0]),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE cd_r_1_s0 (
    .Q(cd_r[1]),
    .D(cd_in[1]),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE cd_r_2_s0 (
    .Q(cd_r[2]),
    .D(cd_in[2]),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE cd_r_3_s0 (
    .Q(cd_r[3]),
    .D(cd_in[3]),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE cd_r_4_s0 (
    .Q(cd_r[4]),
    .D(cd_in[4]),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE cd_r_5_s0 (
    .Q(cd_r[5]),
    .D(cd_in[5]),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE cd_r_6_s0 (
    .Q(cd_r[6]),
    .D(cd_in[6]),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE cd_r_7_s0 (
    .Q(cd_r[7]),
    .D(cd_in[7]),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFRE cnt_nano_r_0_s0 (
    .Q(cnt_nano_r[0]),
    .D(n92_1),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_nano_r_1_s0 (
    .Q(cnt_nano_r[1]),
    .D(n93_1),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_nano_r_2_s0 (
    .Q(cnt_nano_r[2]),
    .D(n94_1),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_nano_r_3_s0 (
    .Q(cnt_nano_r[3]),
    .D(n95_1),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_nano_r_4_s0 (
    .Q(cnt_nano_r[4]),
    .D(n96_1),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_nano_r_5_s0 (
    .Q(cnt_nano_r[5]),
    .D(n97_1),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_nano_r_6_s0 (
    .Q(cnt_nano_r[6]),
    .D(n98_1),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_nano_r_7_s0 (
    .Q(cnt_nano_r[7]),
    .D(n99_1),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_nano_r_8_s0 (
    .Q(cnt_nano_r[8]),
    .D(n100_6),
    .CLK(clk_50_w),
    .CE(reg15cnt_en),
    .RESET(cnt_nano_x_0_6) 
);
  DFFRE cnt_micro_r_0_s0 (
    .Q(cnt_micro_r[0]),
    .D(n114_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_1_s0 (
    .Q(cnt_micro_r[1]),
    .D(n115_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_2_s0 (
    .Q(cnt_micro_r[2]),
    .D(n116_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_3_s0 (
    .Q(cnt_micro_r[3]),
    .D(n117_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_4_s0 (
    .Q(cnt_micro_r[4]),
    .D(n118_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_5_s0 (
    .Q(cnt_micro_r[5]),
    .D(n119_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_6_s0 (
    .Q(cnt_micro_r[6]),
    .D(n120_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_7_s0 (
    .Q(cnt_micro_r[7]),
    .D(n121_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_8_s0 (
    .Q(cnt_micro_r[8]),
    .D(n122_1),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_micro_r_9_s0 (
    .Q(cnt_micro_r[9]),
    .D(n123_6),
    .CLK(clk_50_w),
    .CE(cnt_micro_r_0_6),
    .RESET(cnt_micro_x_0_6) 
);
  DFFRE cnt_milli_r_0_s0 (
    .Q(cnt_milli_r[0]),
    .D(n149_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_1_s0 (
    .Q(cnt_milli_r[1]),
    .D(n150_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_2_s0 (
    .Q(cnt_milli_r[2]),
    .D(n151_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_3_s0 (
    .Q(cnt_milli_r[3]),
    .D(n152_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_4_s0 (
    .Q(cnt_milli_r[4]),
    .D(n153_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_5_s0 (
    .Q(cnt_milli_r[5]),
    .D(n154_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_6_s0 (
    .Q(cnt_milli_r[6]),
    .D(n155_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_7_s0 (
    .Q(cnt_milli_r[7]),
    .D(n156_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_8_s0 (
    .Q(cnt_milli_r[8]),
    .D(n157_1),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_milli_r_9_s0 (
    .Q(cnt_milli_r[9]),
    .D(n158_6),
    .CLK(clk_50_w),
    .CE(cnt_milli_r_0_6),
    .RESET(cnt_milli_x_0_6) 
);
  DFFRE cnt_sec_r_0_s0 (
    .Q(cnt_sec_r[0]),
    .D(n182_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_1_s0 (
    .Q(cnt_sec_r[1]),
    .D(n183_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_2_s0 (
    .Q(cnt_sec_r[2]),
    .D(n184_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_3_s0 (
    .Q(cnt_sec_r[3]),
    .D(n185_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_4_s0 (
    .Q(cnt_sec_r[4]),
    .D(n186_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_5_s0 (
    .Q(cnt_sec_r[5]),
    .D(n187_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_6_s0 (
    .Q(cnt_sec_r[6]),
    .D(n188_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_7_s0 (
    .Q(cnt_sec_r[7]),
    .D(n189_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_8_s0 (
    .Q(cnt_sec_r[8]),
    .D(n190_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_9_s0 (
    .Q(cnt_sec_r[9]),
    .D(n191_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_10_s0 (
    .Q(cnt_sec_r[10]),
    .D(n192_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_11_s0 (
    .Q(cnt_sec_r[11]),
    .D(n193_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_12_s0 (
    .Q(cnt_sec_r[12]),
    .D(n194_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_13_s0 (
    .Q(cnt_sec_r[13]),
    .D(n195_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_14_s0 (
    .Q(cnt_sec_r[14]),
    .D(n196_1),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFRE cnt_sec_r_15_s0 (
    .Q(cnt_sec_r[15]),
    .D(n197_6),
    .CLK(clk_50_w),
    .CE(cnt_sec_r_0_6),
    .RESET(cnt_sec_x_0_4) 
);
  DFFE cnt_nano_sr_0_s0 (
    .Q(cnt_nano_sr[0]),
    .D(cnt_nano_r[0]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_nano_sr_1_s0 (
    .Q(cnt_nano_sr[1]),
    .D(cnt_nano_r[1]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_nano_sr_2_s0 (
    .Q(cnt_nano_sr[2]),
    .D(cnt_nano_r[2]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_nano_sr_3_s0 (
    .Q(cnt_nano_sr[3]),
    .D(cnt_nano_r[3]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_nano_sr_4_s0 (
    .Q(cnt_nano_sr[4]),
    .D(cnt_nano_r[4]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_nano_sr_5_s0 (
    .Q(cnt_nano_sr[5]),
    .D(cnt_nano_r[5]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_nano_sr_6_s0 (
    .Q(cnt_nano_sr[6]),
    .D(cnt_nano_r[6]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_nano_sr_7_s0 (
    .Q(cnt_nano_sr[7]),
    .D(cnt_nano_r[7]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_nano_sr_8_s0 (
    .Q(cnt_nano_sr[8]),
    .D(cnt_nano_r[8]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_0_s0 (
    .Q(cnt_micro_sr[0]),
    .D(cnt_micro_r[0]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_1_s0 (
    .Q(cnt_micro_sr[1]),
    .D(cnt_micro_r[1]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_2_s0 (
    .Q(cnt_micro_sr[2]),
    .D(cnt_micro_r[2]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_3_s0 (
    .Q(cnt_micro_sr[3]),
    .D(cnt_micro_r[3]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_4_s0 (
    .Q(cnt_micro_sr[4]),
    .D(cnt_micro_r[4]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_5_s0 (
    .Q(cnt_micro_sr[5]),
    .D(cnt_micro_r[5]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_6_s0 (
    .Q(cnt_micro_sr[6]),
    .D(cnt_micro_r[6]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_7_s0 (
    .Q(cnt_micro_sr[7]),
    .D(cnt_micro_r[7]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_8_s0 (
    .Q(cnt_micro_sr[8]),
    .D(cnt_micro_r[8]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_micro_sr_9_s0 (
    .Q(cnt_micro_sr[9]),
    .D(cnt_micro_r[9]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_0_s0 (
    .Q(cnt_milli_sr[0]),
    .D(cnt_milli_r[0]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_1_s0 (
    .Q(cnt_milli_sr[1]),
    .D(cnt_milli_r[1]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_2_s0 (
    .Q(cnt_milli_sr[2]),
    .D(cnt_milli_r[2]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_3_s0 (
    .Q(cnt_milli_sr[3]),
    .D(cnt_milli_r[3]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_4_s0 (
    .Q(cnt_milli_sr[4]),
    .D(cnt_milli_r[4]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_5_s0 (
    .Q(cnt_milli_sr[5]),
    .D(cnt_milli_r[5]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_6_s0 (
    .Q(cnt_milli_sr[6]),
    .D(cnt_milli_r[6]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_7_s0 (
    .Q(cnt_milli_sr[7]),
    .D(cnt_milli_r[7]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_8_s0 (
    .Q(cnt_milli_sr[8]),
    .D(cnt_milli_r[8]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_milli_sr_9_s0 (
    .Q(cnt_milli_sr[9]),
    .D(cnt_milli_r[9]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_0_s0 (
    .Q(cnt_sec_sr[0]),
    .D(cnt_sec_r[0]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_1_s0 (
    .Q(cnt_sec_sr[1]),
    .D(cnt_sec_r[1]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_2_s0 (
    .Q(cnt_sec_sr[2]),
    .D(cnt_sec_r[2]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_3_s0 (
    .Q(cnt_sec_sr[3]),
    .D(cnt_sec_r[3]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_4_s0 (
    .Q(cnt_sec_sr[4]),
    .D(cnt_sec_r[4]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_5_s0 (
    .Q(cnt_sec_sr[5]),
    .D(cnt_sec_r[5]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_6_s0 (
    .Q(cnt_sec_sr[6]),
    .D(cnt_sec_r[6]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_7_s0 (
    .Q(cnt_sec_sr[7]),
    .D(cnt_sec_r[7]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_8_s0 (
    .Q(cnt_sec_sr[8]),
    .D(cnt_sec_r[8]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_9_s0 (
    .Q(cnt_sec_sr[9]),
    .D(cnt_sec_r[9]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_10_s0 (
    .Q(cnt_sec_sr[10]),
    .D(cnt_sec_r[10]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_11_s0 (
    .Q(cnt_sec_sr[11]),
    .D(cnt_sec_r[11]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_12_s0 (
    .Q(cnt_sec_sr[12]),
    .D(cnt_sec_r[12]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_13_s0 (
    .Q(cnt_sec_sr[13]),
    .D(cnt_sec_r[13]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_14_s0 (
    .Q(cnt_sec_sr[14]),
    .D(cnt_sec_r[14]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFE cnt_sec_sr_15_s0 (
    .Q(cnt_sec_sr[15]),
    .D(cnt_sec_r[15]),
    .CLK(clk_50_w),
    .CE(reg15cnt_snap) 
);
  DFFR horz_en_s0 (
    .Q(horz_en),
    .D(n434_5),
    .CLK(clk_50_w),
    .RESET(horz_en_6) 
);
  DFFR io_state_13_s0 (
    .Q(io_state[13]),
    .D(n620_13),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR io_state_12_s0 (
    .Q(io_state[12]),
    .D(n622_12),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR io_state_5_s0 (
    .Q(io_state[5]),
    .D(n636_12),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR io_state_0_s0 (
    .Q(io_state[0]),
    .D(n647_12),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR data_port_mode_s0 (
    .Q(data_port_mode),
    .D(n656_10),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
defparam data_port_mode_s0.INIT=1'b0;
  DFFR inc_en_s0 (
    .Q(inc_en),
    .D(n707_6),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR we_s0 (
    .Q(we),
    .D(io_state[11]),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR pram_we_s0 (
    .Q(pram_we),
    .D(io_state[6]),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFS intr_n_reg_s0 (
    .Q(int_n_d),
    .D(n797_5),
    .CLK(clk_50_w),
    .SET(n9_5) 
);
  DFFRE intr_ff_s0 (
    .Q(intr_ff),
    .D(VCC),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n2924_3) 
);
  DFFRE horz_ff_s0 (
    .Q(horz_ff),
    .D(VCC),
    .CLK(clk_50_w),
    .CE(horz_en),
    .RESET(n2925_3) 
);
  DFFRE pram_inc_en_s0 (
    .Q(pram_inc_en),
    .D(reg47auto),
    .CLK(clk_50_w),
    .CE(reset_n_r),
    .RESET(n735_4) 
);
  DFFE gpu_pause_req_s0 (
    .Q(gpu_pause_req),
    .D(n662_10),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFRE sp_c_ff_s0 (
    .Q(sp_c_ff),
    .D(VCC),
    .CLK(clk_50_w),
    .CE(sp_c_ff_6),
    .RESET(n757_4) 
);
  DFFRE sp_5s_ff_s0 (
    .Q(sp_5s_ff),
    .D(VCC),
    .CLK(clk_50_w),
    .CE(sp_5s_ff_6),
    .RESET(n757_4) 
);
  DFFE sp_5th_reg_0_s0 (
    .Q(sp_5th_reg[0]),
    .D(sp_5th_s[0]),
    .CLK(clk_50_w),
    .CE(n2935_3) 
);
  DFFE sp_5th_reg_1_s0 (
    .Q(sp_5th_reg[1]),
    .D(sp_5th_s[1]),
    .CLK(clk_50_w),
    .CE(n2935_3) 
);
  DFFE sp_5th_reg_2_s0 (
    .Q(sp_5th_reg[2]),
    .D(sp_5th_s[2]),
    .CLK(clk_50_w),
    .CE(n2935_3) 
);
  DFFE sp_5th_reg_3_s0 (
    .Q(sp_5th_reg[3]),
    .D(sp_5th_s[3]),
    .CLK(clk_50_w),
    .CE(n2935_3) 
);
  DFFE sp_5th_reg_4_s0 (
    .Q(sp_5th_reg[4]),
    .D(sp_5th_s[4]),
    .CLK(clk_50_w),
    .CE(n2935_3) 
);
  DFFE gpu_pause_s0 (
    .Q(gpu_pause),
    .D(io_state[12]),
    .CLK(clk_50_w),
    .CE(gpu_pause_8) 
);
  DFFE cd_in_0_s0 (
    .Q(cd_in_0[0]),
    .D(cd_r[0]),
    .CLK(clk_50_w),
    .CE(n2951_3) 
);
  DFFE cd_in_1_s0 (
    .Q(cd_in_0[1]),
    .D(cd_r[1]),
    .CLK(clk_50_w),
    .CE(n2951_3) 
);
  DFFE cd_in_2_s0 (
    .Q(cd_in_0[2]),
    .D(cd_r[2]),
    .CLK(clk_50_w),
    .CE(n2951_3) 
);
  DFFE cd_in_3_s0 (
    .Q(cd_in_0[3]),
    .D(cd_r[3]),
    .CLK(clk_50_w),
    .CE(n2951_3) 
);
  DFFE cd_in_4_s0 (
    .Q(cd_in_0[4]),
    .D(cd_r[4]),
    .CLK(clk_50_w),
    .CE(n2951_3) 
);
  DFFE cd_in_5_s0 (
    .Q(cd_in_0[5]),
    .D(cd_r[5]),
    .CLK(clk_50_w),
    .CE(n2951_3) 
);
  DFFE cd_in_6_s0 (
    .Q(cd_in_0[6]),
    .D(cd_r[6]),
    .CLK(clk_50_w),
    .CE(n2951_3) 
);
  DFFE cd_in_7_s0 (
    .Q(cd_in_0[7]),
    .D(cd_r[7]),
    .CLK(clk_50_w),
    .CE(n2951_3) 
);
  DFFE pdata_0_s0 (
    .Q(pdata[0]),
    .D(n681_11),
    .CLK(clk_50_w),
    .CE(pdata_0_8) 
);
  DFFE pdata_1_s0 (
    .Q(pdata[1]),
    .D(n684_11),
    .CLK(clk_50_w),
    .CE(pdata_0_8) 
);
  DFFE pdata_2_s0 (
    .Q(pdata[2]),
    .D(n687_11),
    .CLK(clk_50_w),
    .CE(pdata_0_8) 
);
  DFFE pdata_3_s0 (
    .Q(pdata[3]),
    .D(n690_11),
    .CLK(clk_50_w),
    .CE(pdata_0_8) 
);
  DFFE pdata_4_s0 (
    .Q(pdata[4]),
    .D(n693_11),
    .CLK(clk_50_w),
    .CE(pdata_0_8) 
);
  DFFE pdata_5_s0 (
    .Q(pdata[5]),
    .D(n696_11),
    .CLK(clk_50_w),
    .CE(pdata_0_8) 
);
  DFFE pdata_6_s0 (
    .Q(pdata[6]),
    .D(n699_11),
    .CLK(clk_50_w),
    .CE(pdata_0_8) 
);
  DFFE pdata_7_s0 (
    .Q(pdata[7]),
    .D(n702_11),
    .CLK(clk_50_w),
    .CE(pdata_0_8) 
);
  DFFE pram_data_0_s0 (
    .Q(pram_data[0]),
    .D(cd_in_0[4]),
    .CLK(clk_50_w),
    .CE(n2959_3) 
);
  DFFE pram_data_1_s0 (
    .Q(pram_data[1]),
    .D(cd_in_0[5]),
    .CLK(clk_50_w),
    .CE(n2959_3) 
);
  DFFE pram_data_2_s0 (
    .Q(pram_data[2]),
    .D(cd_in_0[6]),
    .CLK(clk_50_w),
    .CE(n2959_3) 
);
  DFFE pram_data_3_s0 (
    .Q(pram_data[3]),
    .D(cd_in_0[7]),
    .CLK(clk_50_w),
    .CE(n2959_3) 
);
  DFFE pram_data_4_s0 (
    .Q(pram_data[4]),
    .D(cd_in_0[0]),
    .CLK(clk_50_w),
    .CE(n2975_3) 
);
  DFFE pram_data_5_s0 (
    .Q(pram_data[5]),
    .D(cd_in_0[1]),
    .CLK(clk_50_w),
    .CE(n2975_3) 
);
  DFFE pram_data_6_s0 (
    .Q(pram_data[6]),
    .D(cd_in_0[2]),
    .CLK(clk_50_w),
    .CE(n2975_3) 
);
  DFFE pram_data_7_s0 (
    .Q(pram_data[7]),
    .D(cd_in_0[3]),
    .CLK(clk_50_w),
    .CE(n2975_3) 
);
  DFFE pram_data_8_s0 (
    .Q(pram_data[8]),
    .D(cd_in_0[4]),
    .CLK(clk_50_w),
    .CE(n2975_3) 
);
  DFFE pram_data_9_s0 (
    .Q(pram_data[9]),
    .D(cd_in_0[5]),
    .CLK(clk_50_w),
    .CE(n2975_3) 
);
  DFFE pram_data_10_s0 (
    .Q(pram_data[10]),
    .D(cd_in_0[6]),
    .CLK(clk_50_w),
    .CE(n2975_3) 
);
  DFFE pram_data_11_s0 (
    .Q(pram_data[11]),
    .D(cd_in_0[7]),
    .CLK(clk_50_w),
    .CE(n2975_3) 
);
  DFFE cd_out_0_s0 (
    .Q(cd_out_s[0]),
    .D(n737_11),
    .CLK(clk_50_w),
    .CE(cd_out_0_5) 
);
  DFFE cd_out_1_s0 (
    .Q(cd_out_s[1]),
    .D(n739_11),
    .CLK(clk_50_w),
    .CE(cd_out_0_5) 
);
  DFFE cd_out_2_s0 (
    .Q(cd_out_s[2]),
    .D(n741_11),
    .CLK(clk_50_w),
    .CE(cd_out_0_5) 
);
  DFFE cd_out_3_s0 (
    .Q(cd_out_s[3]),
    .D(n743_11),
    .CLK(clk_50_w),
    .CE(cd_out_0_5) 
);
  DFFE cd_out_4_s0 (
    .Q(cd_out_s[4]),
    .D(n745_11),
    .CLK(clk_50_w),
    .CE(cd_out_0_5) 
);
  DFFE cd_out_5_s0 (
    .Q(cd_out_s[5]),
    .D(n747_11),
    .CLK(clk_50_w),
    .CE(cd_out_0_5) 
);
  DFFE cd_out_6_s0 (
    .Q(cd_out_s[6]),
    .D(n749_11),
    .CLK(clk_50_w),
    .CE(cd_out_0_5) 
);
  DFFE cd_out_7_s0 (
    .Q(cd_out_s[7]),
    .D(n751_11),
    .CLK(clk_50_w),
    .CE(cd_out_0_5) 
);
  DFFE reg_val_0_s0 (
    .Q(reg_val[0]),
    .D(regread[0]),
    .CLK(clk_50_w),
    .CE(n2991_3) 
);
  DFFE reg_val_1_s0 (
    .Q(reg_val[1]),
    .D(regread[1]),
    .CLK(clk_50_w),
    .CE(n2991_3) 
);
  DFFE reg_val_2_s0 (
    .Q(reg_val[2]),
    .D(regread[2]),
    .CLK(clk_50_w),
    .CE(n2991_3) 
);
  DFFE reg_val_3_s0 (
    .Q(reg_val[3]),
    .D(regread[3]),
    .CLK(clk_50_w),
    .CE(n2991_3) 
);
  DFFE reg_val_4_s0 (
    .Q(reg_val[4]),
    .D(regread[4]),
    .CLK(clk_50_w),
    .CE(n2991_3) 
);
  DFFE reg_val_5_s0 (
    .Q(reg_val[5]),
    .D(regread[5]),
    .CLK(clk_50_w),
    .CE(n2991_3) 
);
  DFFE reg_val_6_s0 (
    .Q(reg_val[6]),
    .D(regread[6]),
    .CLK(clk_50_w),
    .CE(n2991_3) 
);
  DFFE reg_val_7_s0 (
    .Q(reg_val[7]),
    .D(regread[7]),
    .CLK(clk_50_w),
    .CE(n2991_3) 
);
  DFFRE reg0ie1_s0 (
    .Q(reg0ie1),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1205_5),
    .RESET(n957_5) 
);
  DFFRE reg0m3_s0 (
    .Q(gmode_s[1]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1205_5),
    .RESET(n957_5) 
);
  DFFRE reg0m4_s0 (
    .Q(gmode_s[0]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1205_5),
    .RESET(n957_5) 
);
  DFFSE reg1b_s0 (
    .Q(soft_blank_s),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1208_5),
    .SET(n957_5) 
);
  DFFRE reg1ie_s0 (
    .Q(reg1ie),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1208_5),
    .RESET(n957_5) 
);
  DFFRE reg1m1_s0 (
    .Q(gmode_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1208_5),
    .RESET(n957_5) 
);
  DFFRE reg1m2_s0 (
    .Q(gmode_s[2]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1208_5),
    .RESET(n957_5) 
);
  DFFRE reg1size_s0 (
    .Q(size_bit_s),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1208_5),
    .RESET(n957_5) 
);
  DFFRE reg1mag_s0 (
    .Q(mag_bit_s),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1208_5),
    .RESET(n957_5) 
);
  DFFRE reg2_0_s0 (
    .Q(t1ntba_s[0]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1214_5),
    .RESET(n957_5) 
);
  DFFRE reg2_1_s0 (
    .Q(t1ntba_s[1]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1214_5),
    .RESET(n957_5) 
);
  DFFRE reg2_2_s0 (
    .Q(t1ntba_s[2]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1214_5),
    .RESET(n957_5) 
);
  DFFRE reg2_3_s0 (
    .Q(t1ntba_s[3]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1214_5),
    .RESET(n957_5) 
);
  DFFRE reg3_0_s0 (
    .Q(t1ctba_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1218_5),
    .RESET(n957_5) 
);
  DFFRE reg3_1_s0 (
    .Q(t1ctba_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1218_5),
    .RESET(n957_5) 
);
  DFFRE reg3_2_s0 (
    .Q(t1ctba_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1218_5),
    .RESET(n957_5) 
);
  DFFSE reg3_3_s0 (
    .Q(t1ctba_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1218_5),
    .SET(n957_5) 
);
  DFFRE reg3_4_s0 (
    .Q(t1ctba_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1218_5),
    .RESET(n957_5) 
);
  DFFRE reg3_5_s0 (
    .Q(t1ctba_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1218_5),
    .RESET(n957_5) 
);
  DFFRE reg3_6_s0 (
    .Q(t1ctba_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1218_5),
    .RESET(n957_5) 
);
  DFFRE reg3_7_s0 (
    .Q(t1ctba_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1218_5),
    .RESET(n957_5) 
);
  DFFRE reg4_0_s0 (
    .Q(pgba_s[0]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1226_5),
    .RESET(n957_5) 
);
  DFFRE reg4_1_s0 (
    .Q(pgba_s[1]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1226_5),
    .RESET(n957_5) 
);
  DFFSE reg4_2_s0 (
    .Q(pgba_s[2]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1226_5),
    .SET(n957_5) 
);
  DFFRE reg5_0_s0 (
    .Q(satba_s[0]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1229_5),
    .RESET(n957_5) 
);
  DFFRE reg5_1_s0 (
    .Q(satba_s[1]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1229_5),
    .RESET(n957_5) 
);
  DFFRE reg5_2_s0 (
    .Q(satba_s[2]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1229_5),
    .RESET(n957_5) 
);
  DFFSE reg5_3_s0 (
    .Q(satba_s[3]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1229_5),
    .SET(n957_5) 
);
  DFFRE reg5_4_s0 (
    .Q(satba_s[4]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1229_5),
    .RESET(n957_5) 
);
  DFFSE reg5_5_s0 (
    .Q(satba_s[5]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1229_5),
    .SET(n957_5) 
);
  DFFRE reg5_6_s0 (
    .Q(satba_s[6]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1229_5),
    .RESET(n957_5) 
);
  DFFRE reg6_0_s0 (
    .Q(spgba_s[0]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1236_5),
    .RESET(n957_5) 
);
  DFFSE reg6_1_s0 (
    .Q(spgba_s[1]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1236_5),
    .SET(n957_5) 
);
  DFFRE reg6_2_s0 (
    .Q(spgba_s[2]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1236_5),
    .RESET(n957_5) 
);
  DFFRE reg7h_0_s0 (
    .Q(textfg_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1239_5),
    .RESET(n957_5) 
);
  DFFRE reg7h_1_s0 (
    .Q(textfg_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1239_5),
    .RESET(n957_5) 
);
  DFFRE reg7h_2_s0 (
    .Q(textfg_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1239_5),
    .RESET(n957_5) 
);
  DFFSE reg7h_3_s0 (
    .Q(textfg_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1239_5),
    .SET(n957_5) 
);
  DFFSE reg7l_0_s0 (
    .Q(textbg_s[0]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1239_5),
    .SET(n957_5) 
);
  DFFSE reg7l_1_s0 (
    .Q(textbg_s[1]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1239_5),
    .SET(n957_5) 
);
  DFFSE reg7l_2_s0 (
    .Q(textbg_s[2]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1239_5),
    .SET(n957_5) 
);
  DFFSE reg7l_3_s0 (
    .Q(textbg_s[3]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1239_5),
    .SET(n957_5) 
);
  DFFRE reg10t2ntba_0_s0 (
    .Q(t2ntba_s[0]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1247_5),
    .RESET(n957_5) 
);
  DFFRE reg10t2ntba_1_s0 (
    .Q(t2ntba_s[1]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1247_5),
    .RESET(n957_5) 
);
  DFFRE reg10t2ntba_2_s0 (
    .Q(t2ntba_s[2]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1247_5),
    .RESET(n957_5) 
);
  DFFRE reg10t2ntba_3_s0 (
    .Q(t2ntba_s[3]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1247_5),
    .RESET(n957_5) 
);
  DFFRE reg11t2ctba_0_s0 (
    .Q(t2ctba_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1251_5),
    .RESET(n957_5) 
);
  DFFRE reg11t2ctba_1_s0 (
    .Q(t2ctba_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1251_5),
    .RESET(n957_5) 
);
  DFFRE reg11t2ctba_2_s0 (
    .Q(t2ctba_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1251_5),
    .RESET(n957_5) 
);
  DFFRE reg11t2ctba_3_s0 (
    .Q(t2ctba_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1251_5),
    .RESET(n957_5) 
);
  DFFRE reg11t2ctba_4_s0 (
    .Q(t2ctba_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1251_5),
    .RESET(n957_5) 
);
  DFFRE reg11t2ctba_5_s0 (
    .Q(t2ctba_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1251_5),
    .RESET(n957_5) 
);
  DFFRE reg11t2ctba_6_s0 (
    .Q(t2ctba_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1251_5),
    .RESET(n957_5) 
);
  DFFRE reg11t2ctba_7_s0 (
    .Q(t2ctba_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1251_5),
    .RESET(n957_5) 
);
  DFFRE reg15cnt_en_s0 (
    .Q(reg15cnt_en),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1261_5),
    .RESET(n957_5) 
);
  DFFRE reg15sreg_num_0_s0 (
    .Q(reg15sreg_num[0]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1261_5),
    .RESET(n957_5) 
);
  DFFRE reg15sreg_num_1_s0 (
    .Q(reg15sreg_num[1]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1261_5),
    .RESET(n957_5) 
);
  DFFRE reg15sreg_num_2_s0 (
    .Q(reg15sreg_num[2]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1261_5),
    .RESET(n957_5) 
);
  DFFRE reg15sreg_num_3_s0 (
    .Q(reg15sreg_num[3]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1261_5),
    .RESET(n957_5) 
);
  DFFRE reg19horz_0_s0 (
    .Q(reg19horz[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1266_8),
    .RESET(n957_5) 
);
  DFFRE reg19horz_1_s0 (
    .Q(reg19horz[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1266_8),
    .RESET(n957_5) 
);
  DFFRE reg19horz_2_s0 (
    .Q(reg19horz[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1266_8),
    .RESET(n957_5) 
);
  DFFRE reg19horz_3_s0 (
    .Q(reg19horz[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1266_8),
    .RESET(n957_5) 
);
  DFFRE reg19horz_4_s0 (
    .Q(reg19horz[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1266_8),
    .RESET(n957_5) 
);
  DFFRE reg19horz_5_s0 (
    .Q(reg19horz[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1266_8),
    .RESET(n957_5) 
);
  DFFRE reg19horz_6_s0 (
    .Q(reg19horz[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1266_8),
    .RESET(n957_5) 
);
  DFFRE reg19horz_7_s0 (
    .Q(reg19horz[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1266_8),
    .RESET(n957_5) 
);
  DFFRE reg24sprt_ps_0_s0 (
    .Q(sprt_ps_s[0]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1274_5),
    .RESET(n957_5) 
);
  DFFRE reg24sprt_ps_1_s0 (
    .Q(sprt_ps_s[1]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1274_5),
    .RESET(n957_5) 
);
  DFFRE reg24tile_ps_0_s0 (
    .Q(tile_ps_s[0]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1274_5),
    .RESET(n957_5) 
);
  DFFRE reg24tile_ps_1_s0 (
    .Q(tile_ps_s[1]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1274_5),
    .RESET(n957_5) 
);
  DFFRE reg24tile_ps_2_s0 (
    .Q(tile_ps_s[2]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1274_5),
    .RESET(n957_5) 
);
  DFFRE reg24tile_ps_3_s0 (
    .Q(tile_ps_s[3]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1274_5),
    .RESET(n957_5) 
);
  DFFRE reg25horz_0_s0 (
    .Q(t2horz_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1280_7),
    .RESET(n957_5) 
);
  DFFRE reg25horz_1_s0 (
    .Q(t2horz_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1280_7),
    .RESET(n957_5) 
);
  DFFRE reg25horz_2_s0 (
    .Q(t2horz_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1280_7),
    .RESET(n957_5) 
);
  DFFRE reg25horz_3_s0 (
    .Q(t2horz_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1280_7),
    .RESET(n957_5) 
);
  DFFRE reg25horz_4_s0 (
    .Q(t2horz_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1280_7),
    .RESET(n957_5) 
);
  DFFRE reg25horz_5_s0 (
    .Q(t2horz_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1280_7),
    .RESET(n957_5) 
);
  DFFRE reg25horz_6_s0 (
    .Q(t2horz_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1280_7),
    .RESET(n957_5) 
);
  DFFRE reg25horz_7_s0 (
    .Q(t2horz_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1280_7),
    .RESET(n957_5) 
);
  DFFRE reg26vert_0_s0 (
    .Q(t2vert_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1288_7),
    .RESET(n957_5) 
);
  DFFRE reg26vert_1_s0 (
    .Q(t2vert_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1288_7),
    .RESET(n957_5) 
);
  DFFRE reg26vert_2_s0 (
    .Q(t2vert_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1288_7),
    .RESET(n957_5) 
);
  DFFRE reg26vert_3_s0 (
    .Q(t2vert_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1288_7),
    .RESET(n957_5) 
);
  DFFRE reg26vert_4_s0 (
    .Q(t2vert_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1288_7),
    .RESET(n957_5) 
);
  DFFRE reg26vert_5_s0 (
    .Q(t2vert_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1288_7),
    .RESET(n957_5) 
);
  DFFRE reg26vert_6_s0 (
    .Q(t2vert_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1288_7),
    .RESET(n957_5) 
);
  DFFRE reg26vert_7_s0 (
    .Q(t2vert_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1288_7),
    .RESET(n957_5) 
);
  DFFRE reg27horz_0_s0 (
    .Q(t1horz_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1296_7),
    .RESET(n957_5) 
);
  DFFRE reg27horz_1_s0 (
    .Q(t1horz_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1296_7),
    .RESET(n957_5) 
);
  DFFRE reg27horz_2_s0 (
    .Q(t1horz_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1296_7),
    .RESET(n957_5) 
);
  DFFRE reg27horz_3_s0 (
    .Q(t1horz_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1296_7),
    .RESET(n957_5) 
);
  DFFRE reg27horz_4_s0 (
    .Q(t1horz_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1296_7),
    .RESET(n957_5) 
);
  DFFRE reg27horz_5_s0 (
    .Q(t1horz_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1296_7),
    .RESET(n957_5) 
);
  DFFRE reg27horz_6_s0 (
    .Q(t1horz_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1296_7),
    .RESET(n957_5) 
);
  DFFRE reg27horz_7_s0 (
    .Q(t1horz_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1296_7),
    .RESET(n957_5) 
);
  DFFRE reg28vert_0_s0 (
    .Q(t1vert_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1304_5),
    .RESET(n957_5) 
);
  DFFRE reg28vert_1_s0 (
    .Q(t1vert_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1304_5),
    .RESET(n957_5) 
);
  DFFRE reg28vert_2_s0 (
    .Q(t1vert_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1304_5),
    .RESET(n957_5) 
);
  DFFRE reg28vert_3_s0 (
    .Q(t1vert_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1304_5),
    .RESET(n957_5) 
);
  DFFRE reg28vert_4_s0 (
    .Q(t1vert_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1304_5),
    .RESET(n957_5) 
);
  DFFRE reg28vert_5_s0 (
    .Q(t1vert_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1304_5),
    .RESET(n957_5) 
);
  DFFRE reg28vert_6_s0 (
    .Q(t1vert_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1304_5),
    .RESET(n957_5) 
);
  DFFRE reg28vert_7_s0 (
    .Q(t1vert_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1304_5),
    .RESET(n957_5) 
);
  DFFRE reg29hpsize1_s0 (
    .Q(t1hsize_s),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1312_5),
    .RESET(n957_5) 
);
  DFFRE reg29vpsize1_s0 (
    .Q(t1vsize_s),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1312_5),
    .RESET(n957_5) 
);
  DFFRE reg29hpsize2_s0 (
    .Q(t2hsize_s),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1312_5),
    .RESET(n957_5) 
);
  DFFRE reg29vpsize2_s0 (
    .Q(t2vsize_s),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1312_5),
    .RESET(n957_5) 
);
  DFFRE reg29tpgs_0_s0 (
    .Q(tpgsize_s[0]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1312_5),
    .RESET(n957_5) 
);
  DFFRE reg29tpgs_1_s0 (
    .Q(tpgsize_s[1]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1312_5),
    .RESET(n957_5) 
);
  DFFRE reg29spgs_0_s0 (
    .Q(spgsize_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1312_5),
    .RESET(n957_5) 
);
  DFFRE reg29spgs_1_s0 (
    .Q(spgsize_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1312_5),
    .RESET(n957_5) 
);
  DFFRE reg31bml_en_s0 (
    .Q(bml_en_s),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1325_7),
    .RESET(n957_5) 
);
  DFFRE reg47dpm_s0 (
    .Q(reg47dpm),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1373_5),
    .RESET(n957_5) 
);
  DFFRE reg48inc_0_s0 (
    .Q(reg48inc[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1382_5),
    .RESET(n957_5) 
);
defparam reg48inc_0_s0.INIT=1'b0;
  DFFRE reg48inc_1_s0 (
    .Q(reg48inc[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1382_5),
    .RESET(n957_5) 
);
defparam reg48inc_1_s0.INIT=1'b0;
  DFFRE reg48inc_2_s0 (
    .Q(reg48inc[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1382_5),
    .RESET(n957_5) 
);
defparam reg48inc_2_s0.INIT=1'b0;
  DFFRE reg48inc_3_s0 (
    .Q(reg48inc[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1382_5),
    .RESET(n957_5) 
);
defparam reg48inc_3_s0.INIT=1'b0;
  DFFRE reg48inc_4_s0 (
    .Q(reg48inc[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1382_5),
    .RESET(n957_5) 
);
defparam reg48inc_4_s0.INIT=1'b0;
  DFFRE reg48inc_5_s0 (
    .Q(reg48inc[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1382_5),
    .RESET(n957_5) 
);
defparam reg48inc_5_s0.INIT=1'b0;
  DFFRE reg48inc_6_s0 (
    .Q(reg48inc[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1382_5),
    .RESET(n957_5) 
);
defparam reg48inc_6_s0.INIT=1'b0;
  DFFSE reg48inc_7_s0 (
    .Q(reg48inc[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1382_5),
    .SET(n957_5) 
);
defparam reg48inc_7_s0.INIT=1'b1;
  DFFRE reg49tile2_en_s0 (
    .Q(t2_en_s),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1396_5),
    .RESET(n957_5) 
);
  DFFRE reg49row30_s0 (
    .Q(row30_s),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1396_5),
    .RESET(n957_5) 
);
  DFFRE reg49ecmt_0_s0 (
    .Q(tile_ecm_s[0]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1396_5),
    .RESET(n957_5) 
);
  DFFRE reg49ecmt_1_s0 (
    .Q(tile_ecm_s[1]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1396_5),
    .RESET(n957_5) 
);
  DFFRE reg49yreal_s0 (
    .Q(sprt_yreal_s),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1396_5),
    .RESET(n957_5) 
);
  DFFRE reg49ecms_0_s0 (
    .Q(sprt_ecm_s[0]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1396_5),
    .RESET(n957_5) 
);
  DFFRE reg49ecms_1_s0 (
    .Q(sprt_ecm_s[1]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1396_5),
    .RESET(n957_5) 
);
  DFFRE reg50t2_pri_s0 (
    .Q(t2_pri_en_s),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1403_5),
    .RESET(n957_5) 
);
  DFFRE reg50tl1_off_s0 (
    .Q(tl1_off_s),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1403_5),
    .RESET(n957_5) 
);
  DFFRE reg50pos_attr_s0 (
    .Q(pos_attr_s),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1403_5),
    .RESET(n957_5) 
);
  DFFRE reg50scanline_s0 (
    .Q(vscanln_en_s),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1403_5),
    .RESET(n957_5) 
);
  DFFRE reg50rptmax_s0 (
    .Q(reportmax_s),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1403_5),
    .RESET(n957_5) 
);
  DFFRE reg50reboot_s0 (
    .Q(reg50reboot),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1403_5),
    .RESET(n957_5) 
);
  DFFRE reg50hgpu_s0 (
    .Q(reg50hgpu),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1403_5),
    .RESET(n957_5) 
);
  DFFRE reg50vgpu_s0 (
    .Q(reg50vgpu),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1403_5),
    .RESET(n957_5) 
);
  DFFSE reg51stopsprt_0_s0 (
    .Q(stop_sprt_s[0]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1411_5),
    .SET(n957_5) 
);
  DFFRE reg51stopsprt_1_s0 (
    .Q(stop_sprt_s[1]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1411_5),
    .RESET(n957_5) 
);
  DFFRE reg51stopsprt_2_s0 (
    .Q(stop_sprt_s[2]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1411_5),
    .RESET(n957_5) 
);
  DFFRE reg51stopsprt_3_s0 (
    .Q(stop_sprt_s[3]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1411_5),
    .RESET(n957_5) 
);
  DFFRE reg51stopsprt_4_s0 (
    .Q(stop_sprt_s[4]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1411_5),
    .RESET(n957_5) 
);
  DFFRE reg51stopsprt_5_s0 (
    .Q(stop_sprt_s[5]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1411_5),
    .RESET(n957_5) 
);
  DFFRE reg54gpu_msb_0_s0 (
    .Q(reg54gpu_msb[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1417_5),
    .RESET(n957_5) 
);
  DFFSE reg54gpu_msb_1_s0 (
    .Q(reg54gpu_msb[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1417_5),
    .SET(n957_5) 
);
  DFFRE reg54gpu_msb_2_s0 (
    .Q(reg54gpu_msb[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1417_5),
    .RESET(n957_5) 
);
  DFFRE reg54gpu_msb_3_s0 (
    .Q(reg54gpu_msb[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1417_5),
    .RESET(n957_5) 
);
  DFFRE reg54gpu_msb_4_s0 (
    .Q(reg54gpu_msb[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1417_5),
    .RESET(n957_5) 
);
  DFFRE reg54gpu_msb_5_s0 (
    .Q(reg54gpu_msb[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1417_5),
    .RESET(n957_5) 
);
  DFFRE reg54gpu_msb_6_s0 (
    .Q(reg54gpu_msb[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1417_5),
    .RESET(n957_5) 
);
  DFFRE reg54gpu_msb_7_s0 (
    .Q(reg54gpu_msb[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1417_5),
    .RESET(n957_5) 
);
  DFFRE reg55gpu_lsb_0_s0 (
    .Q(reg55gpu_lsb[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1425_5),
    .RESET(n957_5) 
);
  DFFRE reg55gpu_lsb_1_s0 (
    .Q(reg55gpu_lsb[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1425_5),
    .RESET(n957_5) 
);
  DFFRE reg55gpu_lsb_2_s0 (
    .Q(reg55gpu_lsb[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1425_5),
    .RESET(n957_5) 
);
  DFFRE reg55gpu_lsb_3_s0 (
    .Q(reg55gpu_lsb[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1425_5),
    .RESET(n957_5) 
);
  DFFRE reg55gpu_lsb_4_s0 (
    .Q(reg55gpu_lsb[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1425_5),
    .RESET(n957_5) 
);
  DFFRE reg55gpu_lsb_5_s0 (
    .Q(reg55gpu_lsb[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1425_5),
    .RESET(n957_5) 
);
  DFFRE reg55gpu_lsb_6_s0 (
    .Q(reg55gpu_lsb[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1425_5),
    .RESET(n957_5) 
);
  DFFRE reg55gpu_lsb_7_s0 (
    .Q(reg55gpu_lsb[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1425_5),
    .RESET(n957_5) 
);
  DFFRE reg57unlock_s0 (
    .Q(unlocked_s),
    .D(n971_3),
    .CLK(clk_50_w),
    .CE(n1435_5),
    .RESET(n957_5) 
);
  DFFRE reg57cnt_s0 (
    .Q(reg57cnt),
    .D(n1202_79),
    .CLK(clk_50_w),
    .CE(n967_3),
    .RESET(n957_5) 
);
  DFFR gpu_load_s0 (
    .Q(gpu_load),
    .D(n1200_77),
    .CLK(clk_50_w),
    .RESET(n1609_6) 
);
  DFFR gpu_trigger_s0 (
    .Q(gpu_trigger),
    .D(n1201_79),
    .CLK(clk_50_w),
    .RESET(n1609_6) 
);
  DFFRE pram_load_s0 (
    .Q(pram_load),
    .D(n1148_77),
    .CLK(clk_50_w),
    .CE(n1611_4),
    .RESET(n1381_6) 
);
  DFFRE reg15cnt_rst_s0 (
    .Q(reg15cnt_rst),
    .D(n1026_79),
    .CLK(clk_50_w),
    .CE(n1611_4),
    .RESET(n1381_6) 
);
  DFFRE reg15cnt_snap_s0 (
    .Q(reg15cnt_snap),
    .D(n1027_79),
    .CLK(clk_50_w),
    .CE(n1611_4),
    .RESET(n1381_6) 
);
  DFFE reg31bml_pri_s0 (
    .Q(bml_pri_s),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1614_7) 
);
  DFFE reg31bml_trns_s0 (
    .Q(bml_trans_s),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1614_7) 
);
  DFFE reg31bml_fat_s0 (
    .Q(bml_fat_s),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1614_7) 
);
  DFFE reg31bml_ps_0_s0 (
    .Q(bml_ps_s[0]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1614_7) 
);
  DFFE reg31bml_ps_1_s0 (
    .Q(bml_ps_s[1]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1614_7) 
);
  DFFE reg31bml_ps_2_s0 (
    .Q(bml_ps_s[2]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1614_7) 
);
  DFFE reg31bml_ps_3_s0 (
    .Q(bml_ps_s[3]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1614_7) 
);
  DFFE reg32bmlba_0_s0 (
    .Q(bmlba_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1621_5) 
);
  DFFE reg32bmlba_1_s0 (
    .Q(bmlba_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1621_5) 
);
  DFFE reg32bmlba_2_s0 (
    .Q(bmlba_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1621_5) 
);
  DFFE reg32bmlba_3_s0 (
    .Q(bmlba_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1621_5) 
);
  DFFE reg32bmlba_4_s0 (
    .Q(bmlba_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1621_5) 
);
  DFFE reg32bmlba_5_s0 (
    .Q(bmlba_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1621_5) 
);
  DFFE reg32bmlba_6_s0 (
    .Q(bmlba_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1621_5) 
);
  DFFE reg32bmlba_7_s0 (
    .Q(bmlba_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1621_5) 
);
  DFFE reg33bml_x_0_s0 (
    .Q(bml_x_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1629_5) 
);
  DFFE reg33bml_x_1_s0 (
    .Q(bml_x_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1629_5) 
);
  DFFE reg33bml_x_2_s0 (
    .Q(bml_x_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1629_5) 
);
  DFFE reg33bml_x_3_s0 (
    .Q(bml_x_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1629_5) 
);
  DFFE reg33bml_x_4_s0 (
    .Q(bml_x_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1629_5) 
);
  DFFE reg33bml_x_5_s0 (
    .Q(bml_x_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1629_5) 
);
  DFFE reg33bml_x_6_s0 (
    .Q(bml_x_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1629_5) 
);
  DFFE reg33bml_x_7_s0 (
    .Q(bml_x_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1629_5) 
);
  DFFE reg34bml_y_0_s0 (
    .Q(bml_y_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1637_5) 
);
  DFFE reg34bml_y_1_s0 (
    .Q(bml_y_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1637_5) 
);
  DFFE reg34bml_y_2_s0 (
    .Q(bml_y_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1637_5) 
);
  DFFE reg34bml_y_3_s0 (
    .Q(bml_y_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1637_5) 
);
  DFFE reg34bml_y_4_s0 (
    .Q(bml_y_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1637_5) 
);
  DFFE reg34bml_y_5_s0 (
    .Q(bml_y_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1637_5) 
);
  DFFE reg34bml_y_6_s0 (
    .Q(bml_y_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1637_5) 
);
  DFFE reg34bml_y_7_s0 (
    .Q(bml_y_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1637_5) 
);
  DFFE reg35bml_w_0_s0 (
    .Q(bml_w_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1645_5) 
);
  DFFE reg35bml_w_1_s0 (
    .Q(bml_w_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1645_5) 
);
  DFFE reg35bml_w_2_s0 (
    .Q(bml_w_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1645_5) 
);
  DFFE reg35bml_w_3_s0 (
    .Q(bml_w_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1645_5) 
);
  DFFE reg35bml_w_4_s0 (
    .Q(bml_w_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1645_5) 
);
  DFFE reg35bml_w_5_s0 (
    .Q(bml_w_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1645_5) 
);
  DFFE reg35bml_w_6_s0 (
    .Q(bml_w_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1645_5) 
);
  DFFE reg35bml_w_7_s0 (
    .Q(bml_w_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1645_5) 
);
  DFFE reg36bml_h_0_s0 (
    .Q(bml_h_s[0]),
    .D(regaddr[6]),
    .CLK(clk_50_w),
    .CE(n1653_5) 
);
  DFFE reg36bml_h_1_s0 (
    .Q(bml_h_s[1]),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1653_5) 
);
  DFFE reg36bml_h_2_s0 (
    .Q(bml_h_s[2]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1653_5) 
);
  DFFE reg36bml_h_3_s0 (
    .Q(bml_h_s[3]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1653_5) 
);
  DFFE reg36bml_h_4_s0 (
    .Q(bml_h_s[4]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1653_5) 
);
  DFFE reg36bml_h_5_s0 (
    .Q(bml_h_s[5]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1653_5) 
);
  DFFE reg36bml_h_6_s0 (
    .Q(bml_h_s[6]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1653_5) 
);
  DFFE reg36bml_h_7_s0 (
    .Q(bml_h_s[7]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1653_5) 
);
  DFFE reg47auto_s0 (
    .Q(reg47auto),
    .D(regaddr[7]),
    .CLK(clk_50_w),
    .CE(n1661_5) 
);
  DFFE reg47paddr_0_s0 (
    .Q(reg47paddr[0]),
    .D(regaddr[8]),
    .CLK(clk_50_w),
    .CE(n1661_5) 
);
  DFFE reg47paddr_1_s0 (
    .Q(reg47paddr[1]),
    .D(regaddr[9]),
    .CLK(clk_50_w),
    .CE(n1661_5) 
);
  DFFE reg47paddr_2_s0 (
    .Q(reg47paddr[2]),
    .D(regaddr[10]),
    .CLK(clk_50_w),
    .CE(n1661_5) 
);
  DFFE reg47paddr_3_s0 (
    .Q(reg47paddr[3]),
    .D(regaddr[11]),
    .CLK(clk_50_w),
    .CE(n1661_5) 
);
  DFFE reg47paddr_4_s0 (
    .Q(reg47paddr[4]),
    .D(regaddr[12]),
    .CLK(clk_50_w),
    .CE(n1661_5) 
);
  DFFE reg47paddr_5_s0 (
    .Q(reg47paddr[5]),
    .D(regaddr[13]),
    .CLK(clk_50_w),
    .CE(n1661_5) 
);
  DFFR gpu_trig_delay_s0 (
    .Q(gpu_trig_delay),
    .D(n1916_5),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFS gpu_hv_trig_r_s0 (
    .Q(gpu_hv_trig_r),
    .D(n1927_3),
    .CLK(clk_50_w),
    .SET(n1926_3) 
);
  DFFR blank_edge_r_s0 (
    .Q(blank_edge_r),
    .D(scanline_cnt[8]),
    .CLK(clk_50_w),
    .RESET(blank_edge_r_7) 
);
  DFFS csw_sync_0_s0 (
    .Q(csw_sync[0]),
    .D(csw_sync[1]),
    .CLK(clk_50_w),
    .SET(n9_5) 
);
  DFF power_on_trig_s1 (
    .Q(power_on_trig),
    .D(power_on_trig_8),
    .CLK(clk_50_w) 
);
defparam power_on_trig_s1.INIT=1'b0;
  DFFE reg30sprtmax_0_s1 (
    .Q(sprite_max_s[0]),
    .D(n1320_7),
    .CLK(clk_50_w),
    .CE(reg30sprtmax_0_6) 
);
defparam reg30sprtmax_0_s1.INIT=1'b0;
  DFFE reg30sprtmax_1_s1 (
    .Q(sprite_max_s[1]),
    .D(n1321_7),
    .CLK(clk_50_w),
    .CE(reg30sprtmax_0_6) 
);
defparam reg30sprtmax_1_s1.INIT=1'b0;
  DFFSE reg30sprtmax_2_s1 (
    .Q(sprite_max_s[2]),
    .D(n961_7),
    .CLK(clk_50_w),
    .CE(reg30sprtmax_2_8),
    .SET(n957_5) 
);
defparam reg30sprtmax_2_s1.INIT=1'b1;
  DFFE reg30sprtmax_3_s1 (
    .Q(sprite_max_s[3]),
    .D(n1323_7),
    .CLK(clk_50_w),
    .CE(reg30sprtmax_0_6) 
);
defparam reg30sprtmax_3_s1.INIT=1'b0;
  DFFE reg30sprtmax_4_s1 (
    .Q(sprite_max_s[4]),
    .D(n1324_7),
    .CLK(clk_50_w),
    .CE(reg30sprtmax_0_6) 
);
defparam reg30sprtmax_4_s1.INIT=1'b0;
  DFFRE ramaddr_0_s1 (
    .Q(ramaddr[0]),
    .D(n2129_3),
    .CLK(clk_50_w),
    .CE(loadaddr[5]),
    .RESET(n9_5) 
);
defparam ramaddr_0_s1.INIT=1'b0;
  DFFRE ramaddr_1_s1 (
    .Q(ramaddr[1]),
    .D(n2130_3),
    .CLK(clk_50_w),
    .CE(loadaddr[5]),
    .RESET(n9_5) 
);
defparam ramaddr_1_s1.INIT=1'b0;
  DFFRE ramaddr_2_s1 (
    .Q(ramaddr[2]),
    .D(n2131_3),
    .CLK(clk_50_w),
    .CE(loadaddr[5]),
    .RESET(n9_5) 
);
defparam ramaddr_2_s1.INIT=1'b0;
  DFFRE ramaddr_3_s1 (
    .Q(ramaddr[3]),
    .D(n2132_3),
    .CLK(clk_50_w),
    .CE(loadaddr[5]),
    .RESET(n9_5) 
);
defparam ramaddr_3_s1.INIT=1'b0;
  DFFRE ramaddr_4_s1 (
    .Q(ramaddr[4]),
    .D(n2133_3),
    .CLK(clk_50_w),
    .CE(loadaddr[5]),
    .RESET(n9_5) 
);
defparam ramaddr_4_s1.INIT=1'b0;
  DFFRE ramaddr_5_s1 (
    .Q(ramaddr[5]),
    .D(n2134_3),
    .CLK(clk_50_w),
    .CE(loadaddr[5]),
    .RESET(n9_5) 
);
defparam ramaddr_5_s1.INIT=1'b0;
  DFFRE ramaddr_6_s1 (
    .Q(ramaddr[6]),
    .D(n2135_3),
    .CLK(clk_50_w),
    .CE(ramaddr_6_8),
    .RESET(n9_5) 
);
defparam ramaddr_6_s1.INIT=1'b0;
  DFFRE ramaddr_7_s1 (
    .Q(ramaddr[7]),
    .D(n2136_3),
    .CLK(clk_50_w),
    .CE(ramaddr_6_8),
    .RESET(n9_5) 
);
defparam ramaddr_7_s1.INIT=1'b0;
  DFFRE ramaddr_8_s1 (
    .Q(ramaddr[8]),
    .D(n2137_3),
    .CLK(clk_50_w),
    .CE(ramaddr_6_8),
    .RESET(n9_5) 
);
defparam ramaddr_8_s1.INIT=1'b0;
  DFFRE ramaddr_9_s1 (
    .Q(ramaddr[9]),
    .D(n2138_3),
    .CLK(clk_50_w),
    .CE(ramaddr_6_8),
    .RESET(n9_5) 
);
defparam ramaddr_9_s1.INIT=1'b0;
  DFFRE ramaddr_10_s1 (
    .Q(ramaddr[10]),
    .D(n2139_3),
    .CLK(clk_50_w),
    .CE(ramaddr_6_8),
    .RESET(n9_5) 
);
defparam ramaddr_10_s1.INIT=1'b0;
  DFFRE ramaddr_11_s1 (
    .Q(ramaddr[11]),
    .D(n2140_3),
    .CLK(clk_50_w),
    .CE(ramaddr_6_8),
    .RESET(n9_5) 
);
defparam ramaddr_11_s1.INIT=1'b0;
  DFFRE ramaddr_12_s1 (
    .Q(ramaddr[12]),
    .D(n2141_3),
    .CLK(clk_50_w),
    .CE(ramaddr_6_8),
    .RESET(n9_5) 
);
defparam ramaddr_12_s1.INIT=1'b0;
  DFFRE ramaddr_13_s1 (
    .Q(ramaddr[13]),
    .D(n2142_3),
    .CLK(clk_50_w),
    .CE(ramaddr_6_8),
    .RESET(n9_5) 
);
defparam ramaddr_13_s1.INIT=1'b0;
  DFFE pram_addr_0_s1 (
    .Q(pram_addr[0]),
    .D(n2260_3),
    .CLK(clk_50_w),
    .CE(pram_addr_0_10) 
);
defparam pram_addr_0_s1.INIT=1'b0;
  DFFE pram_addr_1_s1 (
    .Q(pram_addr[1]),
    .D(n2261_3),
    .CLK(clk_50_w),
    .CE(pram_addr_0_10) 
);
defparam pram_addr_1_s1.INIT=1'b0;
  DFFE pram_addr_2_s1 (
    .Q(pram_addr[2]),
    .D(n2262_3),
    .CLK(clk_50_w),
    .CE(pram_addr_0_10) 
);
defparam pram_addr_2_s1.INIT=1'b0;
  DFFE pram_addr_3_s1 (
    .Q(pram_addr[3]),
    .D(n2263_3),
    .CLK(clk_50_w),
    .CE(pram_addr_0_10) 
);
defparam pram_addr_3_s1.INIT=1'b0;
  DFFE pram_addr_4_s1 (
    .Q(pram_addr[4]),
    .D(n2264_3),
    .CLK(clk_50_w),
    .CE(pram_addr_0_10) 
);
defparam pram_addr_4_s1.INIT=1'b0;
  DFFRE addr_ff_s1 (
    .Q(addr_ff),
    .D(n650_11),
    .CLK(clk_50_w),
    .CE(n650_9),
    .RESET(n9_5) 
);
defparam addr_ff_s1.INIT=1'b0;
  DFFRE pram_ff_s1 (
    .Q(pram_ff),
    .D(io_state[7]),
    .CLK(clk_50_w),
    .CE(n653_12),
    .RESET(n9_5) 
);
defparam pram_ff_s1.INIT=1'b0;
  DFFR horz_last_s1 (
    .Q(horz_last),
    .D(n425_5),
    .CLK(clk_50_w),
    .RESET(horz_last_8) 
);
  DFFSE io_state_14_s2 (
    .Q(io_state[14]),
    .D(n618_19),
    .CLK(clk_50_w),
    .CE(io_state_14_9),
    .SET(n9_5) 
);
defparam io_state_14_s2.INIT=1'b1;
  DFFRE io_state_11_s2 (
    .Q(io_state[11]),
    .D(n624_19),
    .CLK(clk_50_w),
    .CE(io_state_11_9),
    .RESET(n9_5) 
);
defparam io_state_11_s2.INIT=1'b0;
  DFFRE io_state_10_s2 (
    .Q(io_state[10]),
    .D(n626_19),
    .CLK(clk_50_w),
    .CE(io_state_10_9),
    .RESET(n9_5) 
);
defparam io_state_10_s2.INIT=1'b0;
  DFFRE io_state_9_s2 (
    .Q(io_state[9]),
    .D(io_state[10]),
    .CLK(clk_50_w),
    .CE(io_state_9_11),
    .RESET(n9_5) 
);
defparam io_state_9_s2.INIT=1'b0;
  DFFRE io_state_8_s2 (
    .Q(io_state[8]),
    .D(n630_19),
    .CLK(clk_50_w),
    .CE(io_state_8_9),
    .RESET(n9_5) 
);
defparam io_state_8_s2.INIT=1'b0;
  DFFRE io_state_4_s2 (
    .Q(io_state[4]),
    .D(n638_22),
    .CLK(clk_50_w),
    .CE(io_state_4_9),
    .RESET(n9_5) 
);
defparam io_state_4_s2.INIT=1'b0;
  DFFRE io_state_3_s2 (
    .Q(io_state[3]),
    .D(n640_19),
    .CLK(clk_50_w),
    .CE(io_state_3_11),
    .RESET(n9_5) 
);
defparam io_state_3_s2.INIT=1'b0;
  DFFRE io_state_2_s2 (
    .Q(io_state[2]),
    .D(n642_19),
    .CLK(clk_50_w),
    .CE(io_state_2_11),
    .RESET(n9_5) 
);
defparam io_state_2_s2.INIT=1'b0;
  DFFRE io_state_1_s2 (
    .Q(io_state[1]),
    .D(io_state[2]),
    .CLK(clk_50_w),
    .CE(io_state_1_11),
    .RESET(n9_5) 
);
defparam io_state_1_s2.INIT=1'b0;
  DFF pram_addr_5_s3 (
    .Q(pram_addr[5]),
    .D(n2265_6),
    .CLK(clk_50_w) 
);
defparam pram_addr_5_s3.INIT=1'b0;
  DFFR io_state_7_s6 (
    .Q(io_state[7]),
    .D(n632_23),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
defparam io_state_7_s6.INIT=1'b0;
  DFFR io_state_6_s6 (
    .Q(io_state[6]),
    .D(n634_23),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
defparam io_state_6_s6.INIT=1'b0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(cnt_nano_r[7]),
    .I1(cnt_nano_r[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(cnt_nano_r[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_2),
    .I0(cnt_nano_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  ALU n96_s (
    .SUM(n96_1),
    .COUT(n96_2),
    .I0(cnt_nano_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n97_2) 
);
defparam n96_s.ALU_MODE=0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(cnt_nano_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n96_2) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(cnt_nano_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(cnt_nano_r[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_0_COUT),
    .I0(cnt_nano_r[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(cnt_micro_r[8]),
    .I1(cnt_micro_r[9]),
    .I3(GND),
    .CIN(GND) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(cnt_micro_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(cnt_micro_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(cnt_micro_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(cnt_micro_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(cnt_micro_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(cnt_micro_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(cnt_micro_r[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_0_COUT),
    .I0(cnt_micro_r[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n157_s (
    .SUM(n157_1),
    .COUT(n157_2),
    .I0(cnt_milli_r[8]),
    .I1(cnt_milli_r[9]),
    .I3(GND),
    .CIN(GND) 
);
defparam n157_s.ALU_MODE=0;
  ALU n156_s (
    .SUM(n156_1),
    .COUT(n156_2),
    .I0(cnt_milli_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n157_2) 
);
defparam n156_s.ALU_MODE=0;
  ALU n155_s (
    .SUM(n155_1),
    .COUT(n155_2),
    .I0(cnt_milli_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n156_2) 
);
defparam n155_s.ALU_MODE=0;
  ALU n154_s (
    .SUM(n154_1),
    .COUT(n154_2),
    .I0(cnt_milli_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n155_2) 
);
defparam n154_s.ALU_MODE=0;
  ALU n153_s (
    .SUM(n153_1),
    .COUT(n153_2),
    .I0(cnt_milli_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n154_2) 
);
defparam n153_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(cnt_milli_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n153_2) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(cnt_milli_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(cnt_milli_r[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_0_COUT),
    .I0(cnt_milli_r[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n196_s (
    .SUM(n196_1),
    .COUT(n196_2),
    .I0(cnt_sec_r[14]),
    .I1(cnt_sec_r[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n196_s.ALU_MODE=0;
  ALU n195_s (
    .SUM(n195_1),
    .COUT(n195_2),
    .I0(cnt_sec_r[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n196_2) 
);
defparam n195_s.ALU_MODE=0;
  ALU n194_s (
    .SUM(n194_1),
    .COUT(n194_2),
    .I0(cnt_sec_r[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n195_2) 
);
defparam n194_s.ALU_MODE=0;
  ALU n193_s (
    .SUM(n193_1),
    .COUT(n193_2),
    .I0(cnt_sec_r[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n194_2) 
);
defparam n193_s.ALU_MODE=0;
  ALU n192_s (
    .SUM(n192_1),
    .COUT(n192_2),
    .I0(cnt_sec_r[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n193_2) 
);
defparam n192_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_1),
    .COUT(n191_2),
    .I0(cnt_sec_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n192_2) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_1),
    .COUT(n190_2),
    .I0(cnt_sec_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n191_2) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_1),
    .COUT(n189_2),
    .I0(cnt_sec_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n190_2) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_1),
    .COUT(n188_2),
    .I0(cnt_sec_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n189_2) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_1),
    .COUT(n187_2),
    .I0(cnt_sec_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n188_2) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_1),
    .COUT(n186_2),
    .I0(cnt_sec_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n187_2) 
);
defparam n186_s.ALU_MODE=0;
  ALU n185_s (
    .SUM(n185_1),
    .COUT(n185_2),
    .I0(cnt_sec_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n186_2) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_1),
    .COUT(n184_2),
    .I0(cnt_sec_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n185_2) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_1),
    .COUT(n183_2),
    .I0(cnt_sec_r[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_2) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_1),
    .COUT(n182_0_COUT),
    .I0(cnt_sec_r[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_2) 
);
defparam n182_s.ALU_MODE=0;
  ALU n2114_s (
    .SUM(n2114_1),
    .COUT(n2114_2),
    .I0(ramaddr[13]),
    .I1(reg48inc[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2114_s.ALU_MODE=0;
  ALU n2113_s (
    .SUM(n2113_1),
    .COUT(n2113_2),
    .I0(ramaddr[12]),
    .I1(reg48inc[6]),
    .I3(GND),
    .CIN(n2114_2) 
);
defparam n2113_s.ALU_MODE=0;
  ALU n2112_s (
    .SUM(n2112_1),
    .COUT(n2112_2),
    .I0(ramaddr[11]),
    .I1(reg48inc[5]),
    .I3(GND),
    .CIN(n2113_2) 
);
defparam n2112_s.ALU_MODE=0;
  ALU n2111_s (
    .SUM(n2111_1),
    .COUT(n2111_2),
    .I0(ramaddr[10]),
    .I1(reg48inc[4]),
    .I3(GND),
    .CIN(n2112_2) 
);
defparam n2111_s.ALU_MODE=0;
  ALU n2110_s (
    .SUM(n2110_1),
    .COUT(n2110_2),
    .I0(ramaddr[9]),
    .I1(reg48inc[3]),
    .I3(GND),
    .CIN(n2111_2) 
);
defparam n2110_s.ALU_MODE=0;
  ALU n2109_s (
    .SUM(n2109_1),
    .COUT(n2109_2),
    .I0(ramaddr[8]),
    .I1(reg48inc[2]),
    .I3(GND),
    .CIN(n2110_2) 
);
defparam n2109_s.ALU_MODE=0;
  ALU n2108_s (
    .SUM(n2108_1),
    .COUT(n2108_2),
    .I0(ramaddr[7]),
    .I1(reg48inc[1]),
    .I3(GND),
    .CIN(n2109_2) 
);
defparam n2108_s.ALU_MODE=0;
  ALU n2107_s (
    .SUM(n2107_1),
    .COUT(n2107_2),
    .I0(ramaddr[6]),
    .I1(reg48inc[0]),
    .I3(GND),
    .CIN(n2108_2) 
);
defparam n2107_s.ALU_MODE=0;
  ALU n2106_s (
    .SUM(n2106_1),
    .COUT(n2106_2),
    .I0(ramaddr[5]),
    .I1(reg48inc[0]),
    .I3(GND),
    .CIN(n2107_2) 
);
defparam n2106_s.ALU_MODE=0;
  ALU n2105_s (
    .SUM(n2105_1),
    .COUT(n2105_2),
    .I0(ramaddr[4]),
    .I1(reg48inc[0]),
    .I3(GND),
    .CIN(n2106_2) 
);
defparam n2105_s.ALU_MODE=0;
  ALU n2104_s (
    .SUM(n2104_1),
    .COUT(n2104_2),
    .I0(ramaddr[3]),
    .I1(reg48inc[0]),
    .I3(GND),
    .CIN(n2105_2) 
);
defparam n2104_s.ALU_MODE=0;
  ALU n2103_s (
    .SUM(n2103_1),
    .COUT(n2103_2),
    .I0(ramaddr[2]),
    .I1(reg48inc[0]),
    .I3(GND),
    .CIN(n2104_2) 
);
defparam n2103_s.ALU_MODE=0;
  ALU n2102_s (
    .SUM(n2102_1),
    .COUT(n2102_2),
    .I0(ramaddr[1]),
    .I1(reg48inc[0]),
    .I3(GND),
    .CIN(n2103_2) 
);
defparam n2102_s.ALU_MODE=0;
  ALU n2101_s (
    .SUM(n2101_1),
    .COUT(n2101_0_COUT),
    .I0(ramaddr[0]),
    .I1(reg48inc[0]),
    .I3(GND),
    .CIN(n2102_2) 
);
defparam n2101_s.ALU_MODE=0;
  ALU n417_s0 (
    .SUM(n417_1_SUM),
    .COUT(n417_3),
    .I0(scanline_s[7]),
    .I1(reg19horz[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n417_s0.ALU_MODE=3;
  ALU n418_s0 (
    .SUM(n418_1_SUM),
    .COUT(n418_3),
    .I0(scanline_s[6]),
    .I1(reg19horz[6]),
    .I3(GND),
    .CIN(n417_3) 
);
defparam n418_s0.ALU_MODE=3;
  ALU n419_s0 (
    .SUM(n419_1_SUM),
    .COUT(n419_3),
    .I0(scanline_s[5]),
    .I1(reg19horz[5]),
    .I3(GND),
    .CIN(n418_3) 
);
defparam n419_s0.ALU_MODE=3;
  ALU n420_s0 (
    .SUM(n420_1_SUM),
    .COUT(n420_3),
    .I0(scanline_s[4]),
    .I1(reg19horz[4]),
    .I3(GND),
    .CIN(n419_3) 
);
defparam n420_s0.ALU_MODE=3;
  ALU n421_s0 (
    .SUM(n421_1_SUM),
    .COUT(n421_3),
    .I0(scanline_s[3]),
    .I1(reg19horz[3]),
    .I3(GND),
    .CIN(n420_3) 
);
defparam n421_s0.ALU_MODE=3;
  ALU n422_s0 (
    .SUM(n422_1_SUM),
    .COUT(n422_3),
    .I0(scanline_s[2]),
    .I1(reg19horz[2]),
    .I3(GND),
    .CIN(n421_3) 
);
defparam n422_s0.ALU_MODE=3;
  ALU n423_s0 (
    .SUM(n423_1_SUM),
    .COUT(n423_3),
    .I0(scanline_s[1]),
    .I1(reg19horz[1]),
    .I3(GND),
    .CIN(n422_3) 
);
defparam n423_s0.ALU_MODE=3;
  ALU n424_s0 (
    .SUM(n424_1_SUM),
    .COUT(n424_3),
    .I0(scanline_s[0]),
    .I1(reg19horz[0]),
    .I3(GND),
    .CIN(n423_3) 
);
defparam n424_s0.ALU_MODE=3;
  MUX2_LUT5 regread_0_s86 (
    .O(regread_0_107),
    .I0(regread_0_102),
    .I1(regread_0_103),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_0_s87 (
    .O(regread_0_109),
    .I0(regread_0_104),
    .I1(regread_0_105),
    .S0(regaddr[3]) 
);
  MUX2_LUT5 regread_1_s86 (
    .O(regread_1_106),
    .I0(regread_1_100),
    .I1(regread_1_101),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_1_s87 (
    .O(regread_1_108),
    .I0(regread_1_103),
    .I1(regread_1_104),
    .S0(regaddr[3]) 
);
  MUX2_LUT5 regread_2_s105 (
    .O(regread_2_104),
    .I0(regread_2_94),
    .I1(regread_2_95),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_2_s87 (
    .O(regread_2_106),
    .I0(regread_2_97),
    .I1(regread_2_98),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_2_s88 (
    .O(regread_2_108),
    .I0(regread_2_99),
    .I1(regread_2_100),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_2_s89 (
    .O(regread_2_110),
    .I0(regread_2_101),
    .I1(regread_2_102),
    .S0(regaddr[3]) 
);
  MUX2_LUT5 regread_3_s116 (
    .O(regread_3_116),
    .I0(regread_3_107),
    .I1(regread_3_108),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_3_s117 (
    .O(regread_3_118),
    .I0(regread_3_109),
    .I1(regread_3_110),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_3_s97 (
    .O(regread_3_120),
    .I0(regread_3_111),
    .I1(regread_3_112),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_3_s98 (
    .O(regread_3_122),
    .I0(regread_3_113),
    .I1(regread_3_114),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_4_s116 (
    .O(regread_4_115),
    .I0(regread_4_106),
    .I1(regread_4_107),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_4_s117 (
    .O(regread_4_117),
    .I0(regread_4_108),
    .I1(regread_4_109),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_4_s97 (
    .O(regread_4_119),
    .I0(regread_4_110),
    .I1(regread_4_111),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_4_s98 (
    .O(regread_4_121),
    .I0(regread_4_112),
    .I1(regread_4_113),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_5_s122 (
    .O(regread_5_116),
    .I0(regread_5_105),
    .I1(regread_5_106),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_5_s119 (
    .O(regread_5_118),
    .I0(regread_5_108),
    .I1(regread_5_109),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_5_s120 (
    .O(regread_5_120),
    .I0(regread_5_110),
    .I1(regread_5_111),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_5_s99 (
    .O(regread_5_122),
    .I0(regread_5_112),
    .I1(regread_5_113),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_6_s115 (
    .O(regread_6_114),
    .I0(regread_6_100),
    .I1(regread_6_101),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_6_s116 (
    .O(regread_6_116),
    .I0(regread_6_102),
    .I1(regread_6_103),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_6_s117 (
    .O(regread_6_118),
    .I0(regread_6_105),
    .I1(regread_6_106),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_6_s118 (
    .O(regread_6_120),
    .I0(regread_6_107),
    .I1(regread_6_108),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_6_s100 (
    .O(regread_6_122),
    .I0(regread_6_109),
    .I1(regread_6_110),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_6_s101 (
    .O(regread_6_124),
    .I0(regread_6_111),
    .I1(regread_6_112),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_7_s121 (
    .O(regread_7_115),
    .I0(regread_7_103),
    .I1(regread_7_104),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_7_s118 (
    .O(regread_7_117),
    .I0(regread_7_106),
    .I1(regread_7_107),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_7_s119 (
    .O(regread_7_119),
    .I0(regread_7_108),
    .I1(regread_7_109),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_7_s99 (
    .O(regread_7_121),
    .I0(regread_7_110),
    .I1(regread_7_111),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_7_s100 (
    .O(regread_7_123),
    .I0(regread_7_112),
    .I1(regread_7_113),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 status_reg_6_s37 (
    .O(status_reg_6_38),
    .I0(status_reg_6_33),
    .I1(status_reg_6_34),
    .S0(reg15sreg_num[2]) 
);
  MUX2_LUT5 status_reg_6_s31 (
    .O(status_reg_6_40),
    .I0(status_reg_6_35),
    .I1(status_reg_6_36),
    .S0(reg15sreg_num[2]) 
);
  MUX2_LUT5 status_reg_7_s37 (
    .O(status_reg_7_40),
    .I0(status_reg_7_34),
    .I1(status_reg_7_35),
    .S0(reg15sreg_num[2]) 
);
  MUX2_LUT5 status_reg_7_s32 (
    .O(status_reg_7_42),
    .I0(status_reg_7_37),
    .I1(status_reg_7_38),
    .S0(reg15sreg_num[2]) 
);
  MUX2_LUT6 regread_3_s99 (
    .O(regread_3_124),
    .I0(regread_3_116),
    .I1(regread_3_118),
    .S0(regaddr[3]) 
);
  MUX2_LUT6 regread_4_s99 (
    .O(regread_4_123),
    .I0(regread_4_115),
    .I1(regread_4_117),
    .S0(regaddr[3]) 
);
  MUX2_LUT6 regread_5_s100 (
    .O(regread_5_124),
    .I0(regread_5_118),
    .I1(regread_5_120),
    .S0(regaddr[3]) 
);
  MUX2_LUT6 regread_6_s102 (
    .O(regread_6_126),
    .I0(regread_6_114),
    .I1(regread_6_116),
    .S0(regaddr[3]) 
);
  MUX2_LUT6 regread_6_s103 (
    .O(regread_6_128),
    .I0(regread_6_118),
    .I1(regread_6_120),
    .S0(regaddr[3]) 
);
  MUX2_LUT6 regread_7_s101 (
    .O(regread_7_125),
    .I0(regread_7_117),
    .I1(regread_7_119),
    .S0(regaddr[3]) 
);
  MUX2_LUT5 regread_2_s106 (
    .O(regread_2_112),
    .I0(regread_2_122),
    .I1(regread_2_137),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_5_s121 (
    .O(regread_5_126),
    .I0(regread_5_154),
    .I1(regread_5_136),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 regread_7_s120 (
    .O(regread_7_127),
    .I0(regread_7_153),
    .I1(regread_7_137),
    .S0(regaddr[4]) 
);
  MUX2_LUT5 status_reg_6_s36 (
    .O(status_reg_6_42),
    .I0(status_reg_6_46),
    .I1(status_reg_6_48),
    .S0(reg15sreg_num[2]) 
);
  MUX2_LUT5 status_reg_7_s38 (
    .O(status_reg_7_44),
    .I0(status_reg_7_50),
    .I1(status_reg_7_48),
    .S0(reg15sreg_num[2]) 
);
  MUX2_LUT6 regread_2_s91 (
    .O(regread_2_114),
    .I0(regread_2_104),
    .I1(regread_2_112),
    .S0(regaddr[3]) 
);
  MUX2_LUT6 regread_5_s102 (
    .O(regread_5_128),
    .I0(regread_5_126),
    .I1(regread_5_116),
    .S0(regaddr[3]) 
);
  MUX2_LUT6 regread_7_s103 (
    .O(regread_7_129),
    .I0(regread_7_127),
    .I1(regread_7_115),
    .S0(regaddr[3]) 
);
  MUX2_LUT6 status_reg_6_s33 (
    .O(status_reg_6_44),
    .I0(status_reg_6_42),
    .I1(status_reg_6_38),
    .S0(reg15sreg_num[1]) 
);
  MUX2_LUT6 status_reg_7_s34 (
    .O(status_reg_7_46),
    .I0(status_reg_7_40),
    .I1(status_reg_7_44),
    .S0(reg15sreg_num[1]) 
);
  MUX2_LUT6 regread_0_s88 (
    .O(regread[0]),
    .I0(regread_0_113),
    .I1(regread_0_115),
    .S0(regaddr[0]) 
);
  MUX2_LUT5 regread_0_s106 (
    .O(regread_0_113),
    .I0(regread_0_121),
    .I1(regread_0_117),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 regread_0_s107 (
    .O(regread_0_115),
    .I0(regread_0_119),
    .I1(regread_0_123),
    .S0(regaddr[1]) 
);
  MUX2_LUT6 regread_1_s88 (
    .O(regread[1]),
    .I0(regread_1_112),
    .I1(regread_1_114),
    .S0(regaddr[0]) 
);
  MUX2_LUT5 regread_1_s105 (
    .O(regread_1_112),
    .I0(regread_1_120),
    .I1(regread_1_116),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 regread_1_s106 (
    .O(regread_1_114),
    .I0(regread_1_118),
    .I1(regread_1_122),
    .S0(regaddr[1]) 
);
  MUX2_LUT6 regread_2_s92 (
    .O(regread[2]),
    .I0(regread_2_118),
    .I1(regread_2_120),
    .S0(regaddr[0]) 
);
  MUX2_LUT5 regread_2_s107 (
    .O(regread_2_118),
    .I0(regread_2_128),
    .I1(regread_2_124),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 regread_2_s108 (
    .O(regread_2_120),
    .I0(regread_2_126),
    .I1(regread_2_130),
    .S0(regaddr[1]) 
);
  MUX2_LUT6 regread_3_s100 (
    .O(regread[3]),
    .I0(regread_3_128),
    .I1(regread_3_130),
    .S0(regaddr[0]) 
);
  MUX2_LUT5 regread_3_s118 (
    .O(regread_3_128),
    .I0(regread_3_132),
    .I1(regread_3_134),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 regread_3_s119 (
    .O(regread_3_130),
    .I0(regread_3_136),
    .I1(regread_3_138),
    .S0(regaddr[1]) 
);
  MUX2_LUT6 regread_4_s100 (
    .O(regread[4]),
    .I0(regread_4_127),
    .I1(regread_4_129),
    .S0(regaddr[0]) 
);
  MUX2_LUT5 regread_4_s118 (
    .O(regread_4_127),
    .I0(regread_4_131),
    .I1(regread_4_133),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 regread_4_s119 (
    .O(regread_4_129),
    .I0(regread_4_135),
    .I1(regread_4_137),
    .S0(regaddr[1]) 
);
  MUX2_LUT6 regread_5_s103 (
    .O(regread[5]),
    .I0(regread_5_132),
    .I1(regread_5_134),
    .S0(regaddr[0]) 
);
  MUX2_LUT5 regread_5_s123 (
    .O(regread_5_132),
    .I0(regread_5_138),
    .I1(regread_5_140),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 regread_5_s124 (
    .O(regread_5_134),
    .I0(regread_5_142),
    .I1(regread_5_144),
    .S0(regaddr[1]) 
);
  MUX2_LUT6 regread_6_s104 (
    .O(regread[6]),
    .I0(regread_6_132),
    .I1(regread_6_134),
    .S0(regaddr[0]) 
);
  MUX2_LUT5 regread_6_s119 (
    .O(regread_6_132),
    .I0(regread_6_136),
    .I1(regread_6_138),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 regread_6_s120 (
    .O(regread_6_134),
    .I0(regread_6_140),
    .I1(regread_6_142),
    .S0(regaddr[1]) 
);
  MUX2_LUT6 regread_7_s104 (
    .O(regread[7]),
    .I0(regread_7_133),
    .I1(regread_7_135),
    .S0(regaddr[0]) 
);
  MUX2_LUT5 regread_7_s122 (
    .O(regread_7_133),
    .I0(regread_7_139),
    .I1(regread_7_141),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 regread_7_s123 (
    .O(regread_7_135),
    .I0(regread_7_143),
    .I1(regread_7_145),
    .S0(regaddr[1]) 
);
  MUX2_LUT5 vdout_0_s3 (
    .O(vdout[0]),
    .I0(vdout_0_6),
    .I1(dma_data_s[0]),
    .S0(vdout_7_9) 
);
  MUX2_LUT5 vdout_1_s3 (
    .O(vdout[1]),
    .I0(vdout_1_6),
    .I1(dma_data_s[1]),
    .S0(vdout_7_9) 
);
  MUX2_LUT5 vdout_2_s3 (
    .O(vdout[2]),
    .I0(vdout_2_6),
    .I1(dma_data_s[2]),
    .S0(vdout_7_9) 
);
  MUX2_LUT5 vdout_3_s3 (
    .O(vdout[3]),
    .I0(vdout_3_6),
    .I1(dma_data_s[3]),
    .S0(vdout_7_9) 
);
  MUX2_LUT5 vdout_4_s3 (
    .O(vdout[4]),
    .I0(vdout_4_6),
    .I1(dma_data_s[4]),
    .S0(vdout_7_9) 
);
  MUX2_LUT5 vdout_5_s3 (
    .O(vdout[5]),
    .I0(vdout_5_6),
    .I1(dma_data_s[5]),
    .S0(vdout_7_9) 
);
  MUX2_LUT5 vdout_6_s3 (
    .O(vdout[6]),
    .I0(vdout_6_6),
    .I1(dma_data_s[6]),
    .S0(vdout_7_9) 
);
  MUX2_LUT5 vdout_7_s3 (
    .O(vdout[7]),
    .I0(vdout_7_6),
    .I1(dma_data_s[7]),
    .S0(vdout_7_9) 
);
  INV n9_s2 (
    .O(n9_5),
    .I(reset_n_r) 
);
  INV n434_s2 (
    .O(n434_5),
    .I(horz_last) 
);
  INV blank_edge_r_s3 (
    .O(blank_edge_r_7),
    .I(blank_s) 
);
  INV n100_s2 (
    .O(n100_6),
    .I(cnt_nano_r[8]) 
);
  INV n123_s2 (
    .O(n123_6),
    .I(cnt_micro_r[9]) 
);
  INV n158_s2 (
    .O(n158_6),
    .I(cnt_milli_r[9]) 
);
  INV n197_s2 (
    .O(n197_6),
    .I(cnt_sec_r[15]) 
);
  INV n425_s1 (
    .O(n425_5),
    .I(n424_3) 
);
  f18a_gpu inst_gpu (
    .clk_50_w(clk_50_w),
    .spi_miso_d(spi_miso_d),
    .gpu_pause_req(gpu_pause_req),
    .gpu_rst_n(gpu_rst_n),
    .gpu_go(gpu_go),
    .blank_edge_r(blank_edge_r),
    .gpu_load(gpu_load),
    .reset_n_r(reset_n_r),
    .cpu_dout_s(cpu_dout_s[7:0]),
    .regread(regread[7:0]),
    .bmlba_s(bmlba_s[7:0]),
    .reg54gpu_msb(reg54gpu_msb[7:0]),
    .reg55gpu_lsb(reg55gpu_lsb[7:0]),
    .bml_w_s(bml_w_s[7:0]),
    .scanline_s(scanline_s[7:0]),
    .col_dout_s(col_dout_s[11:0]),
    .pgba_s(pgba_s[0]),
    .spi_clk_d(spi_clk_d),
    .dma_copy_r(dma_copy_r),
    .spi_cs_d(spi_cs_d),
    .pause_ack_reg(pause_ack_reg),
    .gpu_running(gpu_running),
    .vwe_reg(vwe_reg),
    .gpu_rwe(gpu_rwe),
    .gpu_pwe(gpu_pwe),
    .n150_6(n150_6),
    .dma_we_s(dma_we_s),
    .dma_active_s(dma_active_s),
    .spi_dout(spi_dout[0]),
    .dma_r(dma_r[1:0]),
    .dma_data_r(dma_data_r[7:0]),
    .gpu_status(gpu_status[6:0]),
    .gpu_pdout(gpu_pdout[11:0]),
    .gpu_raddr(gpu_raddr[13:0]),
    .gpu_paddr(gpu_paddr[5:0]),
    .gpu_addr(gpu_addr[13:0]),
    .wmul9bit(wmul9bit[6:0]),
    .wmul9bit_s(wmul9bit_s[0]),
    .dma_x(dma_x_1_15),
    .dma_dst_r(dma_dst_r_0_8),
    .dma_dst_r_0_9(dma_dst_r_0_9)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_cpu */
module f18a_vga_cont_640_60 (
  clk_25_w,
  n9_5,
  reset_n_r,
  n386_5,
  hsync_s,
  vsync_s,
  blank_s,
  y_tick_s,
  y_max_s,
  y_tick_s_6,
  y_max_s_5,
  raster_x_s,
  raster_y_s
)
;
input clk_25_w;
input n9_5;
input reset_n_r;
input n386_5;
output hsync_s;
output vsync_s;
output blank_s;
output y_tick_s;
output y_max_s;
output y_tick_s_6;
output y_max_s_5;
output [9:0] raster_x_s;
output [9:0] raster_y_s;
wire n201_3;
wire n126_5;
wire n134_5;
wire n175_5;
wire n89_5;
wire n88_5;
wire n87_5;
wire n86_5;
wire n85_5;
wire n83_5;
wire n82_5;
wire n81_5;
wire n80_5;
wire y_tick_s_5;
wire y_tick_s_7;
wire n126_6;
wire n134_6;
wire n175_6;
wire n89_6;
wire n86_6;
wire n84_6;
wire n81_6;
wire n126_7;
wire n89_7;
wire n89_8;
wire y_max_s_8;
wire n84_8;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_0_COUT;
wire n24_6;
wire VCC;
wire GND;
  LUT2 n201_s0 (
    .F(n201_3),
    .I0(y_tick_s),
    .I1(reset_n_r) 
);
defparam n201_s0.INIT=4'hB;
  LUT4 y_tick_s_s (
    .F(y_tick_s),
    .I0(y_tick_s_5),
    .I1(raster_x_s[7]),
    .I2(y_tick_s_6),
    .I3(y_tick_s_7) 
);
defparam y_tick_s_s.INIT=16'h8000;
  LUT4 y_max_s_s (
    .F(y_max_s),
    .I0(raster_y_s[5]),
    .I1(raster_y_s[0]),
    .I2(y_max_s_5),
    .I3(y_max_s_8) 
);
defparam y_max_s_s.INIT=16'h1000;
  LUT4 n126_s1 (
    .F(n126_5),
    .I0(raster_x_s[1]),
    .I1(raster_x_s[2]),
    .I2(raster_x_s[0]),
    .I3(n126_6) 
);
defparam n126_s1.INIT=16'hBFFF;
  LUT4 n134_s1 (
    .F(n134_5),
    .I0(raster_y_s[7]),
    .I1(raster_y_s[8]),
    .I2(n134_6),
    .I3(y_max_s_8) 
);
defparam n134_s1.INIT=16'hBFFF;
  LUT4 n175_s1 (
    .F(n175_5),
    .I0(raster_x_s[0]),
    .I1(n175_6),
    .I2(raster_y_s[0]),
    .I3(y_max_s_8) 
);
defparam n175_s1.INIT=16'hFFF2;
  LUT2 n89_s1 (
    .F(n89_5),
    .I0(raster_y_s[9]),
    .I1(n89_6) 
);
defparam n89_s1.INIT=4'h1;
  LUT2 n88_s1 (
    .F(n88_5),
    .I0(raster_y_s[9]),
    .I1(raster_y_s[8]) 
);
defparam n88_s1.INIT=4'h6;
  LUT4 n87_s1 (
    .F(n87_5),
    .I0(raster_y_s[9]),
    .I1(raster_y_s[8]),
    .I2(n89_6),
    .I3(raster_y_s[7]) 
);
defparam n87_s1.INIT=16'h0708;
  LUT3 n86_s1 (
    .F(n86_5),
    .I0(n89_6),
    .I1(raster_y_s[6]),
    .I2(n86_6) 
);
defparam n86_s1.INIT=8'h14;
  LUT3 n85_s1 (
    .F(n85_5),
    .I0(raster_y_s[6]),
    .I1(n86_6),
    .I2(raster_y_s[5]) 
);
defparam n85_s1.INIT=8'h78;
  LUT3 n83_s1 (
    .F(n83_5),
    .I0(raster_y_s[4]),
    .I1(n84_6),
    .I2(raster_y_s[3]) 
);
defparam n83_s1.INIT=8'h78;
  LUT4 n82_s1 (
    .F(n82_5),
    .I0(raster_y_s[4]),
    .I1(raster_y_s[3]),
    .I2(n84_6),
    .I3(raster_y_s[2]) 
);
defparam n82_s1.INIT=16'h7F80;
  LUT2 n81_s1 (
    .F(n81_5),
    .I0(n81_6),
    .I1(raster_y_s[1]) 
);
defparam n81_s1.INIT=4'h6;
  LUT4 n80_s1 (
    .F(n80_5),
    .I0(y_max_s_8),
    .I1(n84_6),
    .I2(n89_6),
    .I3(raster_y_s[0]) 
);
defparam n80_s1.INIT=16'h0708;
  LUT3 y_tick_s_s0 (
    .F(y_tick_s_5),
    .I0(raster_x_s[4]),
    .I1(raster_x_s[5]),
    .I2(raster_x_s[6]) 
);
defparam y_tick_s_s0.INIT=8'h40;
  LUT2 y_tick_s_s1 (
    .F(y_tick_s_6),
    .I0(raster_x_s[3]),
    .I1(raster_x_s[2]) 
);
defparam y_tick_s_s1.INIT=4'h1;
  LUT4 y_tick_s_s2 (
    .F(y_tick_s_7),
    .I0(raster_x_s[9]),
    .I1(raster_x_s[8]),
    .I2(raster_x_s[1]),
    .I3(raster_x_s[0]) 
);
defparam y_tick_s_s2.INIT=16'h1000;
  LUT4 y_max_s_s0 (
    .F(y_max_s_5),
    .I0(raster_y_s[9]),
    .I1(raster_y_s[8]),
    .I2(raster_y_s[7]),
    .I3(raster_y_s[6]) 
);
defparam y_max_s_s0.INIT=16'h0001;
  LUT4 n126_s2 (
    .F(n126_6),
    .I0(n126_7),
    .I1(raster_x_s[5]),
    .I2(raster_x_s[4]),
    .I3(raster_x_s[3]) 
);
defparam n126_s2.INIT=16'h1FFE;
  LUT3 n134_s2 (
    .F(n134_6),
    .I0(raster_y_s[5]),
    .I1(raster_y_s[0]),
    .I2(raster_y_s[6]) 
);
defparam n134_s2.INIT=8'h10;
  LUT2 n175_s2 (
    .F(n175_6),
    .I0(raster_x_s[2]),
    .I1(raster_x_s[1]) 
);
defparam n175_s2.INIT=4'h1;
  LUT4 n89_s2 (
    .F(n89_6),
    .I0(raster_y_s[8]),
    .I1(n89_7),
    .I2(n386_5),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h4000;
  LUT3 n86_s2 (
    .F(n86_6),
    .I0(raster_y_s[9]),
    .I1(raster_y_s[8]),
    .I2(raster_y_s[7]) 
);
defparam n86_s2.INIT=8'h80;
  LUT3 n84_s2 (
    .F(n84_6),
    .I0(raster_y_s[6]),
    .I1(raster_y_s[5]),
    .I2(n86_6) 
);
defparam n84_s2.INIT=8'h80;
  LUT4 n81_s2 (
    .F(n81_6),
    .I0(raster_y_s[4]),
    .I1(raster_y_s[3]),
    .I2(raster_y_s[2]),
    .I3(n84_6) 
);
defparam n81_s2.INIT=16'h8000;
  LUT2 n126_s3 (
    .F(n126_7),
    .I0(raster_x_s[7]),
    .I1(raster_x_s[6]) 
);
defparam n126_s3.INIT=4'h8;
  LUT2 n89_s3 (
    .F(n89_7),
    .I0(raster_y_s[4]),
    .I1(raster_y_s[0]) 
);
defparam n89_s3.INIT=4'h4;
  LUT4 n89_s4 (
    .F(n89_8),
    .I0(raster_y_s[9]),
    .I1(raster_y_s[5]),
    .I2(raster_y_s[6]),
    .I3(raster_y_s[7]) 
);
defparam n89_s4.INIT=16'h1000;
  LUT4 y_max_s_s2 (
    .F(y_max_s_8),
    .I0(raster_y_s[4]),
    .I1(raster_y_s[3]),
    .I2(raster_y_s[2]),
    .I3(raster_y_s[1]) 
);
defparam y_max_s_s2.INIT=16'h8000;
  LUT4 n84_s3 (
    .F(n84_8),
    .I0(raster_y_s[4]),
    .I1(raster_y_s[6]),
    .I2(raster_y_s[5]),
    .I3(n86_6) 
);
defparam n84_s3.INIT=16'h6AAA;
  DFFR hcounter_1_s0 (
    .Q(raster_x_s[1]),
    .D(n16_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFR hcounter_2_s0 (
    .Q(raster_x_s[2]),
    .D(n17_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFR hcounter_3_s0 (
    .Q(raster_x_s[3]),
    .D(n18_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFR hcounter_4_s0 (
    .Q(raster_x_s[4]),
    .D(n19_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFR hcounter_5_s0 (
    .Q(raster_x_s[5]),
    .D(n20_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFR hcounter_6_s0 (
    .Q(raster_x_s[6]),
    .D(n21_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFR hcounter_7_s0 (
    .Q(raster_x_s[7]),
    .D(n22_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFR hcounter_8_s0 (
    .Q(raster_x_s[8]),
    .D(n23_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFR hcounter_9_s0 (
    .Q(raster_x_s[9]),
    .D(n24_6),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  DFFRE vcounter_0_s0 (
    .Q(raster_y_s[0]),
    .D(n80_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_1_s0 (
    .Q(raster_y_s[1]),
    .D(n81_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_2_s0 (
    .Q(raster_y_s[2]),
    .D(n82_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_3_s0 (
    .Q(raster_y_s[3]),
    .D(n83_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_4_s0 (
    .Q(raster_y_s[4]),
    .D(n84_8),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_5_s0 (
    .Q(raster_y_s[5]),
    .D(n85_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_6_s0 (
    .Q(raster_y_s[6]),
    .D(n86_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_7_s0 (
    .Q(raster_y_s[7]),
    .D(n87_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_8_s0 (
    .Q(raster_y_s[8]),
    .D(n88_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFFRE vcounter_9_s0 (
    .Q(raster_y_s[9]),
    .D(n89_5),
    .CLK(clk_25_w),
    .CE(y_tick_s),
    .RESET(n9_5) 
);
  DFF hsync_s0 (
    .Q(hsync_s),
    .D(n126_5),
    .CLK(clk_25_w) 
);
  DFF vsync_s0 (
    .Q(vsync_s),
    .D(n134_5),
    .CLK(clk_25_w) 
);
  DFF blank_reg_s0 (
    .Q(blank_s),
    .D(n175_5),
    .CLK(clk_25_w) 
);
  DFFR hcounter_0_s0 (
    .Q(raster_x_s[0]),
    .D(n15_1),
    .CLK(clk_25_w),
    .RESET(n201_3) 
);
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(raster_x_s[8]),
    .I1(raster_x_s[9]),
    .I3(GND),
    .CIN(GND) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(raster_x_s[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(raster_x_s[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(raster_x_s[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(raster_x_s[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(raster_x_s[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(raster_x_s[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(raster_x_s[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_0_COUT),
    .I0(raster_x_s[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  INV n24_s2 (
    .O(n24_6),
    .I(raster_x_s[9]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_vga_cont_640_60 */
module f18a_counters (
  clk_25_w,
  y_max_s,
  clk_50_w,
  row30_s,
  sprt_yreal_s,
  y_max_s_5,
  sprite_en_x_13,
  reset_n_r,
  y_tick_s_6,
  sprite_en_x_15,
  y_tick_s,
  raster_x_s,
  gmode_s,
  raster_y_s,
  y_count_en,
  y_margin_n_s,
  intr_en_s,
  sp_cf_en_s,
  in_margin_s,
  prescan_start_4,
  n386_5,
  n219_20,
  x_pixel_pos_s,
  x_sprt_pos_s,
  y_count,
  scanline_s,
  y_next_s,
  y_sprt_pos_s,
  x_pixel_pos_next_0_8,
  x_pixel_pos_next_2_9,
  scanline_cnt
)
;
input clk_25_w;
input y_max_s;
input clk_50_w;
input row30_s;
input sprt_yreal_s;
input y_max_s_5;
input sprite_en_x_13;
input reset_n_r;
input y_tick_s_6;
input sprite_en_x_15;
input y_tick_s;
input [9:0] raster_x_s;
input [3:0] gmode_s;
input [9:0] raster_y_s;
output y_count_en;
output y_margin_n_s;
output intr_en_s;
output sp_cf_en_s;
output in_margin_s;
output prescan_start_4;
output n386_5;
output n219_20;
output [8:0] x_pixel_pos_s;
output [7:0] x_sprt_pos_s;
output [0:0] y_count;
output [7:0] scanline_s;
output [8:0] y_next_s;
output [7:0] y_sprt_pos_s;
output x_pixel_pos_next_0_8;
output x_pixel_pos_next_2_9;
output [8:8] scanline_cnt;
wire xmargin;
wire n386_3;
wire n411_3;
wire n417_3;
wire n437_3;
wire n400_5;
wire n278_4;
wire x_pixel_pos_next_0_4;
wire x_pixel_pos_next_1_4;
wire x_pixel_pos_next_2_4;
wire x_pixel_pos_next_2_6;
wire x_pixel_pos_next_2_7;
wire x_pixel_pos_next_3_4;
wire x_pixel_pos_next_3_5;
wire x_pixel_pos_next_3_6;
wire x_pixel_pos_next_4_4;
wire n170_4;
wire y_sprt_pos_s_0_3;
wire y_sprt_pos_s_2_3;
wire xmargin_7;
wire n386_4;
wire n411_4;
wire n411_5;
wire n400_6;
wire n278_5;
wire scanline_cnt_0_6;
wire x_pixel_pos_next_0_6;
wire n170_5;
wire n170_6;
wire n278_6;
wire scanline_cnt_0_7;
wire n170_7;
wire intr_ff_7;
wire n384_46;
wire n180_8;
wire n170_9;
wire n268_8;
wire scanline_cnt_0_9;
wire vga_clk_logic;
wire vga_clk_last;
wire row30reg;
wire valid_y_last;
wire n179_1;
wire n179_2;
wire n178_1;
wire n178_2;
wire n177_1;
wire n177_2;
wire n176_1;
wire n176_2;
wire n175_1;
wire n175_2;
wire n174_1;
wire n174_2;
wire n173_1;
wire n173_2;
wire n172_1;
wire n172_0_COUT;
wire n267_1;
wire n267_2;
wire n266_1;
wire n266_2;
wire n265_1;
wire n265_2;
wire n264_1;
wire n264_2;
wire n263_1;
wire n263_2;
wire n262_1;
wire n262_2;
wire n261_1;
wire n261_2;
wire n260_1;
wire n260_0_COUT;
wire n432_6;
wire n425_5;
wire x512_3_11;
wire [8:0] x_pixel_pos_next_0;
wire [2:1] x512;
wire [8:1] y_count_0;
wire VCC;
wire GND;
  LUT3 x_pixel_pos_next_0_s0 (
    .F(x_pixel_pos_next_0[0]),
    .I0(raster_x_s[1]),
    .I1(x_pixel_pos_next_0_4),
    .I2(x_pixel_pos_next_0_8) 
);
defparam x_pixel_pos_next_0_s0.INIT=8'h60;
  LUT4 x_pixel_pos_next_1_s0 (
    .F(x_pixel_pos_next_0[1]),
    .I0(x_pixel_pos_next_1_4),
    .I1(raster_x_s[1]),
    .I2(x_pixel_pos_next_0_4),
    .I3(x_pixel_pos_next_0_8) 
);
defparam x_pixel_pos_next_1_s0.INIT=16'h553C;
  LUT4 x_pixel_pos_next_2_s0 (
    .F(x_pixel_pos_next_0[2]),
    .I0(x_pixel_pos_next_2_4),
    .I1(x_pixel_pos_next_2_9),
    .I2(x_pixel_pos_next_2_6),
    .I3(x_pixel_pos_next_2_7) 
);
defparam x_pixel_pos_next_2_s0.INIT=16'h0B00;
  LUT4 x_pixel_pos_next_3_s0 (
    .F(x_pixel_pos_next_0[3]),
    .I0(x_pixel_pos_next_3_4),
    .I1(x_pixel_pos_next_3_5),
    .I2(x_pixel_pos_next_3_6),
    .I3(gmode_s[0]) 
);
defparam x_pixel_pos_next_3_s0.INIT=16'h7CAA;
  LUT4 x_pixel_pos_next_4_s0 (
    .F(x_pixel_pos_next_0[4]),
    .I0(gmode_s[3]),
    .I1(x_pixel_pos_next_3_5),
    .I2(x_pixel_pos_next_4_4),
    .I3(raster_x_s[4]) 
);
defparam x_pixel_pos_next_4_s0.INIT=16'hF40B;
  LUT4 x_pixel_pos_next_5_s1 (
    .F(x_pixel_pos_next_0[5]),
    .I0(raster_x_s[6]),
    .I1(raster_x_s[5]),
    .I2(x_pixel_pos_next_2_9),
    .I3(x_pixel_pos_next_0_8) 
);
defparam x_pixel_pos_next_5_s1.INIT=16'hAA3C;
  LUT3 x_pixel_pos_next_6_s1 (
    .F(x_pixel_pos_next_0[6]),
    .I0(raster_x_s[6]),
    .I1(raster_x_s[7]),
    .I2(x_pixel_pos_next_0_8) 
);
defparam x_pixel_pos_next_6_s1.INIT=8'hCA;
  LUT3 x_pixel_pos_next_7_s1 (
    .F(x_pixel_pos_next_0[7]),
    .I0(raster_x_s[7]),
    .I1(raster_x_s[8]),
    .I2(x_pixel_pos_next_0_8) 
);
defparam x_pixel_pos_next_7_s1.INIT=8'hCA;
  LUT3 x_pixel_pos_next_8_s1 (
    .F(x_pixel_pos_next_0[8]),
    .I0(raster_x_s[8]),
    .I1(raster_x_s[9]),
    .I2(x_pixel_pos_next_0_8) 
);
defparam x_pixel_pos_next_8_s1.INIT=8'hCA;
  LUT3 y_next_s_1_s (
    .F(y_next_s[1]),
    .I0(y_count[0]),
    .I1(y_count_0[1]),
    .I2(n219_20) 
);
defparam y_next_s_1_s.INIT=8'hAC;
  LUT3 y_next_s_2_s (
    .F(y_next_s[2]),
    .I0(y_count_0[2]),
    .I1(y_count_0[1]),
    .I2(n219_20) 
);
defparam y_next_s_2_s.INIT=8'hCA;
  LUT3 y_next_s_3_s (
    .F(y_next_s[3]),
    .I0(y_count_0[3]),
    .I1(y_count_0[2]),
    .I2(n219_20) 
);
defparam y_next_s_3_s.INIT=8'hCA;
  LUT3 y_next_s_4_s (
    .F(y_next_s[4]),
    .I0(y_count_0[4]),
    .I1(y_count_0[3]),
    .I2(n219_20) 
);
defparam y_next_s_4_s.INIT=8'hCA;
  LUT3 y_next_s_5_s (
    .F(y_next_s[5]),
    .I0(y_count_0[5]),
    .I1(y_count_0[4]),
    .I2(n219_20) 
);
defparam y_next_s_5_s.INIT=8'hCA;
  LUT3 y_next_s_6_s (
    .F(y_next_s[6]),
    .I0(y_count_0[6]),
    .I1(y_count_0[5]),
    .I2(n219_20) 
);
defparam y_next_s_6_s.INIT=8'hCA;
  LUT3 y_next_s_7_s (
    .F(y_next_s[7]),
    .I0(y_count_0[7]),
    .I1(y_count_0[6]),
    .I2(n219_20) 
);
defparam y_next_s_7_s.INIT=8'hCA;
  LUT3 y_next_s_8_s (
    .F(y_next_s[8]),
    .I0(y_count_0[8]),
    .I1(y_count_0[7]),
    .I2(n219_20) 
);
defparam y_next_s_8_s.INIT=8'hCA;
  LUT3 y_sprt_pos_s_0_s (
    .F(y_sprt_pos_s[0]),
    .I0(y_count_0[1]),
    .I1(y_sprt_pos_s_0_3),
    .I2(y_count[0]) 
);
defparam y_sprt_pos_s_0_s.INIT=8'hB4;
  LUT2 y_sprt_pos_s_1_s (
    .F(y_sprt_pos_s[1]),
    .I0(y_count_0[1]),
    .I1(y_sprt_pos_s_0_3) 
);
defparam y_sprt_pos_s_1_s.INIT=4'h6;
  LUT4 y_sprt_pos_s_2_s (
    .F(y_sprt_pos_s[2]),
    .I0(y_count_0[3]),
    .I1(y_count_0[4]),
    .I2(y_sprt_pos_s_2_3),
    .I3(y_count_0[2]) 
);
defparam y_sprt_pos_s_2_s.INIT=16'hEF10;
  LUT3 y_sprt_pos_s_3_s (
    .F(y_sprt_pos_s[3]),
    .I0(y_count_0[4]),
    .I1(y_sprt_pos_s_2_3),
    .I2(y_count_0[3]) 
);
defparam y_sprt_pos_s_3_s.INIT=8'hB4;
  LUT2 y_sprt_pos_s_4_s (
    .F(y_sprt_pos_s[4]),
    .I0(y_count_0[4]),
    .I1(y_sprt_pos_s_2_3) 
);
defparam y_sprt_pos_s_4_s.INIT=4'h6;
  LUT4 y_sprt_pos_s_5_s (
    .F(y_sprt_pos_s[5]),
    .I0(y_count_0[6]),
    .I1(y_count_0[7]),
    .I2(sprt_yreal_s),
    .I3(y_count_0[5]) 
);
defparam y_sprt_pos_s_5_s.INIT=16'hFE01;
  LUT3 y_sprt_pos_s_6_s (
    .F(y_sprt_pos_s[6]),
    .I0(y_count_0[7]),
    .I1(sprt_yreal_s),
    .I2(y_count_0[6]) 
);
defparam y_sprt_pos_s_6_s.INIT=8'hE1;
  LUT2 y_sprt_pos_s_7_s (
    .F(y_sprt_pos_s[7]),
    .I0(y_count_0[7]),
    .I1(sprt_yreal_s) 
);
defparam y_sprt_pos_s_7_s.INIT=4'h9;
  LUT4 xmargin_s1 (
    .F(xmargin),
    .I0(xmargin_7),
    .I1(raster_x_s[1]),
    .I2(x_pixel_pos_next_0_4),
    .I3(raster_x_s[0]) 
);
defparam xmargin_s1.INIT=16'hDF30;
  LUT2 n386_s0 (
    .F(n386_3),
    .I0(n386_4),
    .I1(xmargin) 
);
defparam n386_s0.INIT=4'hE;
  LUT4 n411_s0 (
    .F(n411_3),
    .I0(n411_4),
    .I1(raster_y_s[5]),
    .I2(y_max_s_5),
    .I3(n411_5) 
);
defparam n411_s0.INIT=16'h8000;
  LUT2 n417_s0 (
    .F(n417_3),
    .I0(row30reg),
    .I1(y_max_s) 
);
defparam n417_s0.INIT=4'h8;
  LUT2 n437_s0 (
    .F(n437_3),
    .I0(vga_clk_logic),
    .I1(vga_clk_last) 
);
defparam n437_s0.INIT=4'h6;
  LUT4 n400_s1 (
    .F(n400_5),
    .I0(n411_5),
    .I1(raster_y_s[0]),
    .I2(n400_6),
    .I3(n386_4) 
);
defparam n400_s1.INIT=16'h2031;
  LUT2 n278_s1 (
    .F(n278_4),
    .I0(n170_4),
    .I1(n278_5) 
);
defparam n278_s1.INIT=4'h8;
  LUT2 prescan_start_s2 (
    .F(prescan_start_4),
    .I0(sprite_en_x_13),
    .I1(reset_n_r) 
);
defparam prescan_start_s2.INIT=4'h4;
  LUT2 x512_2_s4 (
    .F(x512[2]),
    .I0(raster_x_s[3]),
    .I1(raster_x_s[2]) 
);
defparam x512_2_s4.INIT=4'h9;
  LUT4 x_pixel_pos_next_0_s1 (
    .F(x_pixel_pos_next_0_4),
    .I0(x_pixel_pos_next_2_9),
    .I1(x_pixel_pos_next_0_6),
    .I2(raster_x_s[3]),
    .I3(raster_x_s[2]) 
);
defparam x_pixel_pos_next_0_s1.INIT=16'h008F;
  LUT4 x_pixel_pos_next_1_s1 (
    .F(x_pixel_pos_next_1_4),
    .I0(x_pixel_pos_next_0_6),
    .I1(n219_20),
    .I2(raster_x_s[3]),
    .I3(raster_x_s[2]) 
);
defparam x_pixel_pos_next_1_s1.INIT=16'h8F70;
  LUT4 x_pixel_pos_next_2_s1 (
    .F(x_pixel_pos_next_2_4),
    .I0(raster_x_s[2]),
    .I1(gmode_s[0]),
    .I2(raster_x_s[3]),
    .I3(x_pixel_pos_next_0_6) 
);
defparam x_pixel_pos_next_2_s1.INIT=16'hD33F;
  LUT4 x_pixel_pos_next_2_s3 (
    .F(x_pixel_pos_next_2_6),
    .I0(x_pixel_pos_next_0_6),
    .I1(x_pixel_pos_next_2_9),
    .I2(raster_x_s[2]),
    .I3(raster_x_s[3]) 
);
defparam x_pixel_pos_next_2_s3.INIT=16'h0700;
  LUT4 x_pixel_pos_next_2_s4 (
    .F(x_pixel_pos_next_2_7),
    .I0(x_pixel_pos_next_0_8),
    .I1(raster_x_s[2]),
    .I2(n219_20),
    .I3(raster_x_s[3]) 
);
defparam x_pixel_pos_next_2_s4.INIT=16'hF0BB;
  LUT4 x_pixel_pos_next_3_s1 (
    .F(x_pixel_pos_next_3_4),
    .I0(x_pixel_pos_next_0_6),
    .I1(x_pixel_pos_next_2_9),
    .I2(gmode_s[0]),
    .I3(raster_x_s[3]) 
);
defparam x_pixel_pos_next_3_s1.INIT=16'h78C7;
  LUT2 x_pixel_pos_next_3_s2 (
    .F(x_pixel_pos_next_3_5),
    .I0(gmode_s[2]),
    .I1(gmode_s[1]) 
);
defparam x_pixel_pos_next_3_s2.INIT=4'h1;
  LUT4 x_pixel_pos_next_3_s3 (
    .F(x_pixel_pos_next_3_6),
    .I0(x_pixel_pos_next_3_5),
    .I1(raster_x_s[5]),
    .I2(gmode_s[3]),
    .I3(raster_x_s[4]) 
);
defparam x_pixel_pos_next_3_s3.INIT=16'h7F8A;
  LUT4 x_pixel_pos_next_4_s1 (
    .F(x_pixel_pos_next_4_4),
    .I0(raster_x_s[4]),
    .I1(gmode_s[0]),
    .I2(x_pixel_pos_next_3_5),
    .I3(raster_x_s[5]) 
);
defparam x_pixel_pos_next_4_s1.INIT=16'h7B87;
  LUT4 n170_s1 (
    .F(n170_4),
    .I0(n170_5),
    .I1(raster_y_s[8]),
    .I2(raster_y_s[6]),
    .I3(n170_6) 
);
defparam n170_s1.INIT=16'h8000;
  LUT4 y_sprt_pos_s_0_s0 (
    .F(y_sprt_pos_s_0_3),
    .I0(y_count_0[2]),
    .I1(y_count_0[3]),
    .I2(y_count_0[4]),
    .I3(y_sprt_pos_s_2_3) 
);
defparam y_sprt_pos_s_0_s0.INIT=16'h0100;
  LUT4 y_sprt_pos_s_2_s0 (
    .F(y_sprt_pos_s_2_3),
    .I0(y_count_0[5]),
    .I1(y_count_0[6]),
    .I2(y_count_0[7]),
    .I3(sprt_yreal_s) 
);
defparam y_sprt_pos_s_2_s0.INIT=16'h0001;
  LUT4 xmargin_s2 (
    .F(xmargin_7),
    .I0(raster_x_s[4]),
    .I1(raster_x_s[5]),
    .I2(x_pixel_pos_next_2_9),
    .I3(raster_x_s[3]) 
);
defparam xmargin_s2.INIT=16'h007F;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(raster_y_s[0]),
    .I1(row30reg),
    .I2(n386_5),
    .I3(n400_6) 
);
defparam n386_s1.INIT=16'h1000;
  LUT4 n411_s1 (
    .F(n411_4),
    .I0(raster_y_s[3]),
    .I1(raster_y_s[0]),
    .I2(row30reg),
    .I3(raster_y_s[4]) 
);
defparam n411_s1.INIT=16'h0100;
  LUT2 n411_s2 (
    .F(n411_5),
    .I0(raster_y_s[2]),
    .I1(raster_y_s[1]) 
);
defparam n411_s2.INIT=4'h8;
  LUT4 n400_s2 (
    .F(n400_6),
    .I0(raster_y_s[5]),
    .I1(raster_y_s[3]),
    .I2(row30reg),
    .I3(raster_y_s[4]) 
);
defparam n400_s2.INIT=16'h31F3;
  LUT4 n278_s2 (
    .F(n278_5),
    .I0(n278_6),
    .I1(raster_x_s[9]),
    .I2(y_tick_s_6),
    .I3(sprite_en_x_15) 
);
defparam n278_s2.INIT=16'h8000;
  LUT4 scanline_cnt_0_s3 (
    .F(scanline_cnt_0_6),
    .I0(scanline_s[6]),
    .I1(scanline_s[5]),
    .I2(scanline_s[0]),
    .I3(scanline_cnt_0_7) 
);
defparam scanline_cnt_0_s3.INIT=16'h8000;
  LUT2 x_pixel_pos_next_0_s3 (
    .F(x_pixel_pos_next_0_6),
    .I0(raster_x_s[5]),
    .I1(raster_x_s[4]) 
);
defparam x_pixel_pos_next_0_s3.INIT=4'h1;
  LUT3 n170_s2 (
    .F(n170_5),
    .I0(raster_y_s[5]),
    .I1(raster_y_s[2]),
    .I2(raster_y_s[1]) 
);
defparam n170_s2.INIT=8'h01;
  LUT4 n170_s3 (
    .F(n170_6),
    .I0(raster_y_s[3]),
    .I1(raster_y_s[7]),
    .I2(n170_7),
    .I3(raster_y_s[0]) 
);
defparam n170_s3.INIT=16'h1004;
  LUT3 n386_s2 (
    .F(n386_5),
    .I0(raster_y_s[3]),
    .I1(raster_y_s[2]),
    .I2(raster_y_s[1]) 
);
defparam n386_s2.INIT=8'h01;
  LUT3 n278_s3 (
    .F(n278_6),
    .I0(raster_x_s[6]),
    .I1(raster_x_s[1]),
    .I2(raster_x_s[0]) 
);
defparam n278_s3.INIT=8'h01;
  LUT4 scanline_cnt_0_s4 (
    .F(scanline_cnt_0_7),
    .I0(scanline_s[4]),
    .I1(scanline_s[3]),
    .I2(scanline_s[2]),
    .I3(scanline_s[1]) 
);
defparam scanline_cnt_0_s4.INIT=16'h8000;
  LUT4 n170_s4 (
    .F(n170_7),
    .I0(raster_y_s[9]),
    .I1(row30reg),
    .I2(raster_y_s[4]),
    .I3(raster_y_s[7]) 
);
defparam n170_s4.INIT=16'hEF08;
  LUT3 intr_ff_s3 (
    .F(intr_ff_7),
    .I0(n411_3),
    .I1(row30reg),
    .I2(y_max_s) 
);
defparam intr_ff_s3.INIT=8'h15;
  LUT4 n384_s31 (
    .F(n384_46),
    .I0(n400_6),
    .I1(raster_y_s[2]),
    .I2(raster_y_s[1]),
    .I3(raster_y_s[0]) 
);
defparam n384_s31.INIT=16'hFF40;
  LUT3 x512_1_s4 (
    .F(x512[1]),
    .I0(raster_x_s[1]),
    .I1(raster_x_s[3]),
    .I2(raster_x_s[2]) 
);
defparam x512_1_s4.INIT=8'hA9;
  LUT3 x_pixel_pos_next_2_s5 (
    .F(x_pixel_pos_next_2_9),
    .I0(gmode_s[3]),
    .I1(gmode_s[2]),
    .I2(gmode_s[1]) 
);
defparam x_pixel_pos_next_2_s5.INIT=8'h02;
  LUT4 x_pixel_pos_next_0_s4 (
    .F(x_pixel_pos_next_0_8),
    .I0(gmode_s[2]),
    .I1(gmode_s[1]),
    .I2(gmode_s[3]),
    .I3(gmode_s[0]) 
);
defparam x_pixel_pos_next_0_s4.INIT=16'hFE00;
  LUT3 n219_s12 (
    .F(n219_20),
    .I0(gmode_s[2]),
    .I1(gmode_s[1]),
    .I2(gmode_s[0]) 
);
defparam n219_s12.INIT=8'h1F;
  LUT4 n180_s3 (
    .F(n180_8),
    .I0(y_count_0[8]),
    .I1(n170_4),
    .I2(y_count_en),
    .I3(y_tick_s) 
);
defparam n180_s3.INIT=16'h56AA;
  LUT3 n170_s5 (
    .F(n170_9),
    .I0(n170_4),
    .I1(y_count_en),
    .I2(y_tick_s) 
);
defparam n170_s5.INIT=8'hE0;
  LUT4 n268_s3 (
    .F(n268_8),
    .I0(scanline_cnt[8]),
    .I1(scanline_s[7]),
    .I2(scanline_cnt_0_6),
    .I3(n278_5) 
);
defparam n268_s3.INIT=16'hD5AA;
  LUT4 scanline_cnt_0_s5 (
    .F(scanline_cnt_0_9),
    .I0(scanline_cnt[8]),
    .I1(scanline_s[7]),
    .I2(scanline_cnt_0_6),
    .I3(n278_5) 
);
defparam scanline_cnt_0_s5.INIT=16'h7F00;
  LUT4 y_next_s_0_s0 (
    .F(y_next_s[0]),
    .I0(gmode_s[2]),
    .I1(gmode_s[1]),
    .I2(gmode_s[0]),
    .I3(y_count[0]) 
);
defparam y_next_s_0_s0.INIT=16'hE000;
  DFFR x_pixel_pos_reg_0_s0 (
    .Q(x_pixel_pos_s[0]),
    .D(x_pixel_pos_next_0[0]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_pixel_pos_reg_1_s0 (
    .Q(x_pixel_pos_s[1]),
    .D(x_pixel_pos_next_0[1]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_pixel_pos_reg_2_s0 (
    .Q(x_pixel_pos_s[2]),
    .D(x_pixel_pos_next_0[2]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_pixel_pos_reg_3_s0 (
    .Q(x_pixel_pos_s[3]),
    .D(x_pixel_pos_next_0[3]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_pixel_pos_reg_4_s0 (
    .Q(x_pixel_pos_s[4]),
    .D(x_pixel_pos_next_0[4]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_pixel_pos_reg_5_s0 (
    .Q(x_pixel_pos_s[5]),
    .D(x_pixel_pos_next_0[5]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_pixel_pos_reg_6_s0 (
    .Q(x_pixel_pos_s[6]),
    .D(x_pixel_pos_next_0[6]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_pixel_pos_reg_7_s0 (
    .Q(x_pixel_pos_s[7]),
    .D(x_pixel_pos_next_0[7]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_pixel_pos_reg_8_s0 (
    .Q(x_pixel_pos_s[8]),
    .D(x_pixel_pos_next_0[8]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_sprt_pos_reg_0_s0 (
    .Q(x_sprt_pos_s[0]),
    .D(x512[1]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_sprt_pos_reg_1_s0 (
    .Q(x_sprt_pos_s[1]),
    .D(x512[2]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_sprt_pos_reg_2_s0 (
    .Q(x_sprt_pos_s[2]),
    .D(x512_3_11),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_sprt_pos_reg_3_s0 (
    .Q(x_sprt_pos_s[3]),
    .D(raster_x_s[4]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_sprt_pos_reg_4_s0 (
    .Q(x_sprt_pos_s[4]),
    .D(raster_x_s[5]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_sprt_pos_reg_5_s0 (
    .Q(x_sprt_pos_s[5]),
    .D(raster_x_s[6]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_sprt_pos_reg_6_s0 (
    .Q(x_sprt_pos_s[6]),
    .D(raster_x_s[7]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFR x_sprt_pos_reg_7_s0 (
    .Q(x_sprt_pos_s[7]),
    .D(raster_x_s[8]),
    .CLK(clk_25_w),
    .RESET(xmargin) 
);
  DFFRE y_count_0_s0 (
    .Q(y_count[0]),
    .D(n172_1),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE y_count_1_s0 (
    .Q(y_count_0[1]),
    .D(n173_1),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE y_count_2_s0 (
    .Q(y_count_0[2]),
    .D(n174_1),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE y_count_3_s0 (
    .Q(y_count_0[3]),
    .D(n175_1),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE y_count_4_s0 (
    .Q(y_count_0[4]),
    .D(n176_1),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE y_count_5_s0 (
    .Q(y_count_0[5]),
    .D(n177_1),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE y_count_6_s0 (
    .Q(y_count_0[6]),
    .D(n178_1),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE y_count_7_s0 (
    .Q(y_count_0[7]),
    .D(n179_1),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE y_count_en_s0 (
    .Q(y_count_en),
    .D(VCC),
    .CLK(clk_25_w),
    .CE(n170_9),
    .RESET(y_max_s) 
);
  DFFRE scanline_cnt_0_s0 (
    .Q(scanline_s[0]),
    .D(n260_1),
    .CLK(clk_25_w),
    .CE(scanline_cnt_0_9),
    .RESET(n278_4) 
);
  DFFRE scanline_cnt_1_s0 (
    .Q(scanline_s[1]),
    .D(n261_1),
    .CLK(clk_25_w),
    .CE(scanline_cnt_0_9),
    .RESET(n278_4) 
);
  DFFRE scanline_cnt_2_s0 (
    .Q(scanline_s[2]),
    .D(n262_1),
    .CLK(clk_25_w),
    .CE(scanline_cnt_0_9),
    .RESET(n278_4) 
);
  DFFRE scanline_cnt_3_s0 (
    .Q(scanline_s[3]),
    .D(n263_1),
    .CLK(clk_25_w),
    .CE(scanline_cnt_0_9),
    .RESET(n278_4) 
);
  DFFRE scanline_cnt_4_s0 (
    .Q(scanline_s[4]),
    .D(n264_1),
    .CLK(clk_25_w),
    .CE(scanline_cnt_0_9),
    .RESET(n278_4) 
);
  DFFRE scanline_cnt_5_s0 (
    .Q(scanline_s[5]),
    .D(n265_1),
    .CLK(clk_25_w),
    .CE(scanline_cnt_0_9),
    .RESET(n278_4) 
);
  DFFRE scanline_cnt_6_s0 (
    .Q(scanline_s[6]),
    .D(n266_1),
    .CLK(clk_25_w),
    .CE(scanline_cnt_0_9),
    .RESET(n278_4) 
);
  DFFRE scanline_cnt_7_s0 (
    .Q(scanline_s[7]),
    .D(n267_1),
    .CLK(clk_25_w),
    .CE(scanline_cnt_0_9),
    .RESET(n278_4) 
);
  DFF y_margin_reg_s0 (
    .Q(y_margin_n_s),
    .D(n400_5),
    .CLK(clk_25_w) 
);
  DFFR intr_ff_s0 (
    .Q(intr_en_s),
    .D(n425_5),
    .CLK(clk_50_w),
    .RESET(intr_ff_7) 
);
  DFF vga_clk_logic_s0 (
    .Q(vga_clk_logic),
    .D(n432_6),
    .CLK(clk_25_w) 
);
defparam vga_clk_logic_s0.INIT=1'b0;
  DFF vga_clk_last_s0 (
    .Q(vga_clk_last),
    .D(vga_clk_logic),
    .CLK(clk_50_w) 
);
  DFFR sprt_cf_ff_s0 (
    .Q(sp_cf_en_s),
    .D(n437_3),
    .CLK(clk_50_w),
    .RESET(scanline_cnt[8]) 
);
  DFF row30reg_s0 (
    .Q(row30reg),
    .D(row30_s),
    .CLK(clk_25_w) 
);
  DFFS margin_reg_s1 (
    .Q(in_margin_s),
    .D(n386_3),
    .CLK(clk_25_w),
    .SET(n384_46) 
);
  DFFS valid_y_last_s1 (
    .Q(valid_y_last),
    .D(n411_3),
    .CLK(clk_50_w),
    .SET(n417_3) 
);
  DFFR y_count_8_s1 (
    .Q(y_count_0[8]),
    .D(n180_8),
    .CLK(clk_25_w),
    .RESET(y_max_s) 
);
defparam y_count_8_s1.INIT=1'b0;
  DFFR scanline_cnt_8_s2 (
    .Q(scanline_cnt[8]),
    .D(n268_8),
    .CLK(clk_25_w),
    .RESET(n278_4) 
);
defparam scanline_cnt_8_s2.INIT=1'b0;
  ALU n179_s (
    .SUM(n179_1),
    .COUT(n179_2),
    .I0(y_count_0[7]),
    .I1(y_count_0[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n179_s.ALU_MODE=0;
  ALU n178_s (
    .SUM(n178_1),
    .COUT(n178_2),
    .I0(y_count_0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n179_2) 
);
defparam n178_s.ALU_MODE=0;
  ALU n177_s (
    .SUM(n177_1),
    .COUT(n177_2),
    .I0(y_count_0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n178_2) 
);
defparam n177_s.ALU_MODE=0;
  ALU n176_s (
    .SUM(n176_1),
    .COUT(n176_2),
    .I0(y_count_0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n177_2) 
);
defparam n176_s.ALU_MODE=0;
  ALU n175_s (
    .SUM(n175_1),
    .COUT(n175_2),
    .I0(y_count_0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n176_2) 
);
defparam n175_s.ALU_MODE=0;
  ALU n174_s (
    .SUM(n174_1),
    .COUT(n174_2),
    .I0(y_count_0[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n175_2) 
);
defparam n174_s.ALU_MODE=0;
  ALU n173_s (
    .SUM(n173_1),
    .COUT(n173_2),
    .I0(y_count_0[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n174_2) 
);
defparam n173_s.ALU_MODE=0;
  ALU n172_s (
    .SUM(n172_1),
    .COUT(n172_0_COUT),
    .I0(y_count[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n173_2) 
);
defparam n172_s.ALU_MODE=0;
  ALU n267_s (
    .SUM(n267_1),
    .COUT(n267_2),
    .I0(scanline_s[7]),
    .I1(scanline_cnt[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n267_s.ALU_MODE=0;
  ALU n266_s (
    .SUM(n266_1),
    .COUT(n266_2),
    .I0(scanline_s[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n267_2) 
);
defparam n266_s.ALU_MODE=0;
  ALU n265_s (
    .SUM(n265_1),
    .COUT(n265_2),
    .I0(scanline_s[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n266_2) 
);
defparam n265_s.ALU_MODE=0;
  ALU n264_s (
    .SUM(n264_1),
    .COUT(n264_2),
    .I0(scanline_s[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n265_2) 
);
defparam n264_s.ALU_MODE=0;
  ALU n263_s (
    .SUM(n263_1),
    .COUT(n263_2),
    .I0(scanline_s[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n264_2) 
);
defparam n263_s.ALU_MODE=0;
  ALU n262_s (
    .SUM(n262_1),
    .COUT(n262_2),
    .I0(scanline_s[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n263_2) 
);
defparam n262_s.ALU_MODE=0;
  ALU n261_s (
    .SUM(n261_1),
    .COUT(n261_2),
    .I0(scanline_s[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n262_2) 
);
defparam n261_s.ALU_MODE=0;
  ALU n260_s (
    .SUM(n260_1),
    .COUT(n260_0_COUT),
    .I0(scanline_s[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n261_2) 
);
defparam n260_s.ALU_MODE=0;
  INV n432_s2 (
    .O(n432_6),
    .I(vga_clk_logic) 
);
  INV n425_s2 (
    .O(n425_5),
    .I(valid_y_last) 
);
  INV x512_3_s5 (
    .O(x512_3_11),
    .I(raster_x_s[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_counters */
module f18a_tile_linebuf (
  clk_50_w,
  din,
  addr1,
  addr2,
  addr1_4_257,
  addr1_4_255,
  addr1_4_143,
  addr1_4_145,
  addr1_4_253,
  addr1_4_251,
  addr1_4_249,
  addr1_4_153,
  addr1_4_155,
  addr1_4_157,
  addr1_4_159,
  addr1_4_161,
  addr1_4_163,
  addr1_4_165,
  addr1_4_167,
  addr1_4_217,
  addr1_4_221,
  addr1_4_225,
  addr1_4_229,
  addr1_4_233,
  addr1_4_237,
  addr1_4_241,
  addr1_4_245,
  addr1_4_215,
  addr1_4_219,
  addr1_4_223,
  addr1_4_227,
  addr1_4_231,
  addr1_4_235,
  addr1_4_239,
  addr1_4_243,
  addr1_4,
  addr2_4_139,
  addr2_4_141,
  addr2_4_143,
  addr2_4_145,
  addr2_4_147,
  addr2_4_149,
  addr2_4_151,
  addr2_4_153,
  addr2_4_155,
  addr2_4_157,
  addr2_4_159,
  addr2_4_161,
  addr2_4_163,
  addr2_4_165,
  addr2_4_167,
  addr2_4_169,
  addr2_4_171,
  addr2_4_173,
  addr2_4_175,
  addr2_4_177,
  addr2_4_179,
  addr2_4_181,
  addr2_4_183,
  addr2_4_185,
  addr2_4_187,
  addr2_4_189,
  addr2_4_191,
  addr2_4_193,
  addr2_4_195,
  addr2_4_197,
  addr2_4_199,
  addr2_4,
  \linebuf1_DOL_0_G[0]_2 ,
  \linebuf1_DOL_31_G[0]_2 ,
  \linebuf1_DOL_62_G[0]_2 ,
  \linebuf1_DOL_93_G[0]_2 ,
  \linebuf1_DOL_124_G[0]_2 ,
  \linebuf1_DOL_155_G[0]_2 ,
  \linebuf1_DOL_186_G[0]_2 ,
  \linebuf1_DOL_217_G[0]_2 ,
  \linebuf2_DOL_0_G[0]_2 ,
  \linebuf2_DOL_31_G[0]_2 ,
  \linebuf2_DOL_62_G[0]_2 ,
  \linebuf2_DOL_93_G[0]_2 ,
  \linebuf2_DOL_124_G[0]_2 ,
  \linebuf2_DOL_155_G[0]_2 ,
  \linebuf2_DOL_186_G[0]_2 ,
  \linebuf2_DOL_217_G[0]_2 
)
;
input clk_50_w;
input [7:0] din;
input [8:0] addr1;
input [8:0] addr2;
input addr1_4_257;
input addr1_4_255;
input addr1_4_143;
input addr1_4_145;
input addr1_4_253;
input addr1_4_251;
input addr1_4_249;
input addr1_4_153;
input addr1_4_155;
input addr1_4_157;
input addr1_4_159;
input addr1_4_161;
input addr1_4_163;
input addr1_4_165;
input addr1_4_167;
input addr1_4_217;
input addr1_4_221;
input addr1_4_225;
input addr1_4_229;
input addr1_4_233;
input addr1_4_237;
input addr1_4_241;
input addr1_4_245;
input addr1_4_215;
input addr1_4_219;
input addr1_4_223;
input addr1_4_227;
input addr1_4_231;
input addr1_4_235;
input addr1_4_239;
input addr1_4_243;
input addr1_4;
input addr2_4_139;
input addr2_4_141;
input addr2_4_143;
input addr2_4_145;
input addr2_4_147;
input addr2_4_149;
input addr2_4_151;
input addr2_4_153;
input addr2_4_155;
input addr2_4_157;
input addr2_4_159;
input addr2_4_161;
input addr2_4_163;
input addr2_4_165;
input addr2_4_167;
input addr2_4_169;
input addr2_4_171;
input addr2_4_173;
input addr2_4_175;
input addr2_4_177;
input addr2_4_179;
input addr2_4_181;
input addr2_4_183;
input addr2_4_185;
input addr2_4_187;
input addr2_4_189;
input addr2_4_191;
input addr2_4_193;
input addr2_4_195;
input addr2_4_197;
input addr2_4_199;
input addr2_4;
output \linebuf1_DOL_0_G[0]_2 ;
output \linebuf1_DOL_31_G[0]_2 ;
output \linebuf1_DOL_62_G[0]_2 ;
output \linebuf1_DOL_93_G[0]_2 ;
output \linebuf1_DOL_124_G[0]_2 ;
output \linebuf1_DOL_155_G[0]_2 ;
output \linebuf1_DOL_186_G[0]_2 ;
output \linebuf1_DOL_217_G[0]_2 ;
output \linebuf2_DOL_0_G[0]_2 ;
output \linebuf2_DOL_31_G[0]_2 ;
output \linebuf2_DOL_62_G[0]_2 ;
output \linebuf2_DOL_93_G[0]_2 ;
output \linebuf2_DOL_124_G[0]_2 ;
output \linebuf2_DOL_155_G[0]_2 ;
output \linebuf2_DOL_186_G[0]_2 ;
output \linebuf2_DOL_217_G[0]_2 ;
wire \linebuf1_DOL_15_G[0]_1 ;
wire \linebuf1_DOL_16_G[0]_1 ;
wire \linebuf1_DOL_17_G[0]_1 ;
wire \linebuf1_DOL_18_G[0]_1 ;
wire \linebuf1_DOL_19_G[0]_1 ;
wire \linebuf1_DOL_20_G[0]_1 ;
wire \linebuf1_DOL_21_G[0]_1 ;
wire \linebuf1_DOL_22_G[0]_1 ;
wire \linebuf1_DOL_23_G[0]_1 ;
wire \linebuf1_DOL_24_G[0]_1 ;
wire \linebuf1_DOL_25_G[0]_1 ;
wire \linebuf1_DOL_26_G[0]_1 ;
wire \linebuf1_DOL_27_G[0]_1 ;
wire \linebuf1_DOL_28_G[0]_1 ;
wire \linebuf1_DOL_29_G[0]_1 ;
wire \linebuf1_DOL_30_G[0]_1 ;
wire \linebuf1_DOL_46_G[0]_1 ;
wire \linebuf1_DOL_47_G[0]_1 ;
wire \linebuf1_DOL_48_G[0]_1 ;
wire \linebuf1_DOL_49_G[0]_1 ;
wire \linebuf1_DOL_50_G[0]_1 ;
wire \linebuf1_DOL_51_G[0]_1 ;
wire \linebuf1_DOL_52_G[0]_1 ;
wire \linebuf1_DOL_53_G[0]_1 ;
wire \linebuf1_DOL_54_G[0]_1 ;
wire \linebuf1_DOL_55_G[0]_1 ;
wire \linebuf1_DOL_56_G[0]_1 ;
wire \linebuf1_DOL_57_G[0]_1 ;
wire \linebuf1_DOL_58_G[0]_1 ;
wire \linebuf1_DOL_59_G[0]_1 ;
wire \linebuf1_DOL_60_G[0]_1 ;
wire \linebuf1_DOL_61_G[0]_1 ;
wire \linebuf1_DOL_77_G[0]_1 ;
wire \linebuf1_DOL_78_G[0]_1 ;
wire \linebuf1_DOL_79_G[0]_1 ;
wire \linebuf1_DOL_80_G[0]_1 ;
wire \linebuf1_DOL_81_G[0]_1 ;
wire \linebuf1_DOL_82_G[0]_1 ;
wire \linebuf1_DOL_83_G[0]_1 ;
wire \linebuf1_DOL_84_G[0]_1 ;
wire \linebuf1_DOL_85_G[0]_1 ;
wire \linebuf1_DOL_86_G[0]_1 ;
wire \linebuf1_DOL_87_G[0]_1 ;
wire \linebuf1_DOL_88_G[0]_1 ;
wire \linebuf1_DOL_89_G[0]_1 ;
wire \linebuf1_DOL_90_G[0]_1 ;
wire \linebuf1_DOL_91_G[0]_1 ;
wire \linebuf1_DOL_92_G[0]_1 ;
wire \linebuf1_DOL_108_G[0]_1 ;
wire \linebuf1_DOL_109_G[0]_1 ;
wire \linebuf1_DOL_110_G[0]_1 ;
wire \linebuf1_DOL_111_G[0]_1 ;
wire \linebuf1_DOL_112_G[0]_1 ;
wire \linebuf1_DOL_113_G[0]_1 ;
wire \linebuf1_DOL_114_G[0]_1 ;
wire \linebuf1_DOL_115_G[0]_1 ;
wire \linebuf1_DOL_116_G[0]_1 ;
wire \linebuf1_DOL_117_G[0]_1 ;
wire \linebuf1_DOL_118_G[0]_1 ;
wire \linebuf1_DOL_119_G[0]_1 ;
wire \linebuf1_DOL_120_G[0]_1 ;
wire \linebuf1_DOL_121_G[0]_1 ;
wire \linebuf1_DOL_122_G[0]_1 ;
wire \linebuf1_DOL_123_G[0]_1 ;
wire \linebuf1_DOL_139_G[0]_1 ;
wire \linebuf1_DOL_140_G[0]_1 ;
wire \linebuf1_DOL_141_G[0]_1 ;
wire \linebuf1_DOL_142_G[0]_1 ;
wire \linebuf1_DOL_143_G[0]_1 ;
wire \linebuf1_DOL_144_G[0]_1 ;
wire \linebuf1_DOL_145_G[0]_1 ;
wire \linebuf1_DOL_146_G[0]_1 ;
wire \linebuf1_DOL_147_G[0]_1 ;
wire \linebuf1_DOL_148_G[0]_1 ;
wire \linebuf1_DOL_149_G[0]_1 ;
wire \linebuf1_DOL_150_G[0]_1 ;
wire \linebuf1_DOL_151_G[0]_1 ;
wire \linebuf1_DOL_152_G[0]_1 ;
wire \linebuf1_DOL_153_G[0]_1 ;
wire \linebuf1_DOL_154_G[0]_1 ;
wire \linebuf1_DOL_170_G[0]_1 ;
wire \linebuf1_DOL_171_G[0]_1 ;
wire \linebuf1_DOL_172_G[0]_1 ;
wire \linebuf1_DOL_173_G[0]_1 ;
wire \linebuf1_DOL_174_G[0]_1 ;
wire \linebuf1_DOL_175_G[0]_1 ;
wire \linebuf1_DOL_176_G[0]_1 ;
wire \linebuf1_DOL_177_G[0]_1 ;
wire \linebuf1_DOL_178_G[0]_1 ;
wire \linebuf1_DOL_179_G[0]_1 ;
wire \linebuf1_DOL_180_G[0]_1 ;
wire \linebuf1_DOL_181_G[0]_1 ;
wire \linebuf1_DOL_182_G[0]_1 ;
wire \linebuf1_DOL_183_G[0]_1 ;
wire \linebuf1_DOL_184_G[0]_1 ;
wire \linebuf1_DOL_185_G[0]_1 ;
wire \linebuf1_DOL_201_G[0]_1 ;
wire \linebuf1_DOL_202_G[0]_1 ;
wire \linebuf1_DOL_203_G[0]_1 ;
wire \linebuf1_DOL_204_G[0]_1 ;
wire \linebuf1_DOL_205_G[0]_1 ;
wire \linebuf1_DOL_206_G[0]_1 ;
wire \linebuf1_DOL_207_G[0]_1 ;
wire \linebuf1_DOL_208_G[0]_1 ;
wire \linebuf1_DOL_209_G[0]_1 ;
wire \linebuf1_DOL_210_G[0]_1 ;
wire \linebuf1_DOL_211_G[0]_1 ;
wire \linebuf1_DOL_212_G[0]_1 ;
wire \linebuf1_DOL_213_G[0]_1 ;
wire \linebuf1_DOL_214_G[0]_1 ;
wire \linebuf1_DOL_215_G[0]_1 ;
wire \linebuf1_DOL_216_G[0]_1 ;
wire \linebuf1_DOL_232_G[0]_1 ;
wire \linebuf1_DOL_233_G[0]_1 ;
wire \linebuf1_DOL_234_G[0]_1 ;
wire \linebuf1_DOL_235_G[0]_1 ;
wire \linebuf1_DOL_236_G[0]_1 ;
wire \linebuf1_DOL_237_G[0]_1 ;
wire \linebuf1_DOL_238_G[0]_1 ;
wire \linebuf1_DOL_239_G[0]_1 ;
wire \linebuf1_DOL_240_G[0]_1 ;
wire \linebuf1_DOL_241_G[0]_1 ;
wire \linebuf1_DOL_242_G[0]_1 ;
wire \linebuf1_DOL_243_G[0]_1 ;
wire \linebuf1_DOL_244_G[0]_1 ;
wire \linebuf1_DOL_245_G[0]_1 ;
wire \linebuf1_DOL_246_G[0]_1 ;
wire \linebuf1_DOL_247_G[0]_1 ;
wire \linebuf2_DOL_15_G[0]_1 ;
wire \linebuf2_DOL_16_G[0]_1 ;
wire \linebuf2_DOL_17_G[0]_1 ;
wire \linebuf2_DOL_18_G[0]_1 ;
wire \linebuf2_DOL_19_G[0]_1 ;
wire \linebuf2_DOL_20_G[0]_1 ;
wire \linebuf2_DOL_21_G[0]_1 ;
wire \linebuf2_DOL_22_G[0]_1 ;
wire \linebuf2_DOL_23_G[0]_1 ;
wire \linebuf2_DOL_24_G[0]_1 ;
wire \linebuf2_DOL_25_G[0]_1 ;
wire \linebuf2_DOL_26_G[0]_1 ;
wire \linebuf2_DOL_27_G[0]_1 ;
wire \linebuf2_DOL_28_G[0]_1 ;
wire \linebuf2_DOL_29_G[0]_1 ;
wire \linebuf2_DOL_30_G[0]_1 ;
wire \linebuf2_DOL_46_G[0]_1 ;
wire \linebuf2_DOL_47_G[0]_1 ;
wire \linebuf2_DOL_48_G[0]_1 ;
wire \linebuf2_DOL_49_G[0]_1 ;
wire \linebuf2_DOL_50_G[0]_1 ;
wire \linebuf2_DOL_51_G[0]_1 ;
wire \linebuf2_DOL_52_G[0]_1 ;
wire \linebuf2_DOL_53_G[0]_1 ;
wire \linebuf2_DOL_54_G[0]_1 ;
wire \linebuf2_DOL_55_G[0]_1 ;
wire \linebuf2_DOL_56_G[0]_1 ;
wire \linebuf2_DOL_57_G[0]_1 ;
wire \linebuf2_DOL_58_G[0]_1 ;
wire \linebuf2_DOL_59_G[0]_1 ;
wire \linebuf2_DOL_60_G[0]_1 ;
wire \linebuf2_DOL_61_G[0]_1 ;
wire \linebuf2_DOL_77_G[0]_1 ;
wire \linebuf2_DOL_78_G[0]_1 ;
wire \linebuf2_DOL_79_G[0]_1 ;
wire \linebuf2_DOL_80_G[0]_1 ;
wire \linebuf2_DOL_81_G[0]_1 ;
wire \linebuf2_DOL_82_G[0]_1 ;
wire \linebuf2_DOL_83_G[0]_1 ;
wire \linebuf2_DOL_84_G[0]_1 ;
wire \linebuf2_DOL_85_G[0]_1 ;
wire \linebuf2_DOL_86_G[0]_1 ;
wire \linebuf2_DOL_87_G[0]_1 ;
wire \linebuf2_DOL_88_G[0]_1 ;
wire \linebuf2_DOL_89_G[0]_1 ;
wire \linebuf2_DOL_90_G[0]_1 ;
wire \linebuf2_DOL_91_G[0]_1 ;
wire \linebuf2_DOL_92_G[0]_1 ;
wire \linebuf2_DOL_108_G[0]_1 ;
wire \linebuf2_DOL_109_G[0]_1 ;
wire \linebuf2_DOL_110_G[0]_1 ;
wire \linebuf2_DOL_111_G[0]_1 ;
wire \linebuf2_DOL_112_G[0]_1 ;
wire \linebuf2_DOL_113_G[0]_1 ;
wire \linebuf2_DOL_114_G[0]_1 ;
wire \linebuf2_DOL_115_G[0]_1 ;
wire \linebuf2_DOL_116_G[0]_1 ;
wire \linebuf2_DOL_117_G[0]_1 ;
wire \linebuf2_DOL_118_G[0]_1 ;
wire \linebuf2_DOL_119_G[0]_1 ;
wire \linebuf2_DOL_120_G[0]_1 ;
wire \linebuf2_DOL_121_G[0]_1 ;
wire \linebuf2_DOL_122_G[0]_1 ;
wire \linebuf2_DOL_123_G[0]_1 ;
wire \linebuf2_DOL_139_G[0]_1 ;
wire \linebuf2_DOL_140_G[0]_1 ;
wire \linebuf2_DOL_141_G[0]_1 ;
wire \linebuf2_DOL_142_G[0]_1 ;
wire \linebuf2_DOL_143_G[0]_1 ;
wire \linebuf2_DOL_144_G[0]_1 ;
wire \linebuf2_DOL_145_G[0]_1 ;
wire \linebuf2_DOL_146_G[0]_1 ;
wire \linebuf2_DOL_147_G[0]_1 ;
wire \linebuf2_DOL_148_G[0]_1 ;
wire \linebuf2_DOL_149_G[0]_1 ;
wire \linebuf2_DOL_150_G[0]_1 ;
wire \linebuf2_DOL_151_G[0]_1 ;
wire \linebuf2_DOL_152_G[0]_1 ;
wire \linebuf2_DOL_153_G[0]_1 ;
wire \linebuf2_DOL_154_G[0]_1 ;
wire \linebuf2_DOL_170_G[0]_1 ;
wire \linebuf2_DOL_171_G[0]_1 ;
wire \linebuf2_DOL_172_G[0]_1 ;
wire \linebuf2_DOL_173_G[0]_1 ;
wire \linebuf2_DOL_174_G[0]_1 ;
wire \linebuf2_DOL_175_G[0]_1 ;
wire \linebuf2_DOL_176_G[0]_1 ;
wire \linebuf2_DOL_177_G[0]_1 ;
wire \linebuf2_DOL_178_G[0]_1 ;
wire \linebuf2_DOL_179_G[0]_1 ;
wire \linebuf2_DOL_180_G[0]_1 ;
wire \linebuf2_DOL_181_G[0]_1 ;
wire \linebuf2_DOL_182_G[0]_1 ;
wire \linebuf2_DOL_183_G[0]_1 ;
wire \linebuf2_DOL_184_G[0]_1 ;
wire \linebuf2_DOL_185_G[0]_1 ;
wire \linebuf2_DOL_201_G[0]_1 ;
wire \linebuf2_DOL_202_G[0]_1 ;
wire \linebuf2_DOL_203_G[0]_1 ;
wire \linebuf2_DOL_204_G[0]_1 ;
wire \linebuf2_DOL_205_G[0]_1 ;
wire \linebuf2_DOL_206_G[0]_1 ;
wire \linebuf2_DOL_207_G[0]_1 ;
wire \linebuf2_DOL_208_G[0]_1 ;
wire \linebuf2_DOL_209_G[0]_1 ;
wire \linebuf2_DOL_210_G[0]_1 ;
wire \linebuf2_DOL_211_G[0]_1 ;
wire \linebuf2_DOL_212_G[0]_1 ;
wire \linebuf2_DOL_213_G[0]_1 ;
wire \linebuf2_DOL_214_G[0]_1 ;
wire \linebuf2_DOL_215_G[0]_1 ;
wire \linebuf2_DOL_216_G[0]_1 ;
wire \linebuf2_DOL_232_G[0]_1 ;
wire \linebuf2_DOL_233_G[0]_1 ;
wire \linebuf2_DOL_234_G[0]_1 ;
wire \linebuf2_DOL_235_G[0]_1 ;
wire \linebuf2_DOL_236_G[0]_1 ;
wire \linebuf2_DOL_237_G[0]_1 ;
wire \linebuf2_DOL_238_G[0]_1 ;
wire \linebuf2_DOL_239_G[0]_1 ;
wire \linebuf2_DOL_240_G[0]_1 ;
wire \linebuf2_DOL_241_G[0]_1 ;
wire \linebuf2_DOL_242_G[0]_1 ;
wire \linebuf2_DOL_243_G[0]_1 ;
wire \linebuf2_DOL_244_G[0]_1 ;
wire \linebuf2_DOL_245_G[0]_1 ;
wire \linebuf2_DOL_246_G[0]_1 ;
wire \linebuf2_DOL_247_G[0]_1 ;
wire dout1_7_260;
wire dout1_7_259;
wire dout1_7_258;
wire dout1_7_257;
wire dout1_7_264;
wire dout1_7_263;
wire dout1_7_262;
wire dout1_7_261;
wire dout1_7_268;
wire dout1_7_267;
wire dout1_7_266;
wire dout1_7_265;
wire dout1_7_272;
wire dout1_7_271;
wire dout1_7_270;
wire dout1_7_269;
wire dout1_7_276;
wire dout1_7_275;
wire dout1_7_274;
wire dout1_7_273;
wire dout1_7_280;
wire dout1_7_279;
wire dout1_7_278;
wire dout1_7_277;
wire dout1_7_284;
wire dout1_7_283;
wire dout1_7_282;
wire dout1_7_281;
wire dout1_7_288;
wire dout1_7_287;
wire dout1_7_286;
wire dout1_7_285;
wire dout1_7_292;
wire dout1_7_291;
wire dout1_7_290;
wire dout1_7_289;
wire dout1_7_296;
wire dout1_7_295;
wire dout1_7_294;
wire dout1_7_293;
wire dout1_7_300;
wire dout1_7_299;
wire dout1_7_298;
wire dout1_7_297;
wire dout1_7_304;
wire dout1_7_303;
wire dout1_7_302;
wire dout1_7_301;
wire dout1_7_308;
wire dout1_7_307;
wire dout1_7_306;
wire dout1_7_305;
wire dout1_7_312;
wire dout1_7_311;
wire dout1_7_310;
wire dout1_7_309;
wire dout1_7_316;
wire dout1_7_315;
wire dout1_7_314;
wire dout1_7_313;
wire dout1_7_320;
wire dout1_7_319;
wire dout1_7_318;
wire dout1_7_317;
wire dout1_7_324;
wire dout1_7_323;
wire dout1_7_322;
wire dout1_7_321;
wire dout1_7_328;
wire dout1_7_327;
wire dout1_7_326;
wire dout1_7_325;
wire dout1_7_332;
wire dout1_7_331;
wire dout1_7_330;
wire dout1_7_329;
wire dout1_7_336;
wire dout1_7_335;
wire dout1_7_334;
wire dout1_7_333;
wire dout1_7_340;
wire dout1_7_339;
wire dout1_7_338;
wire dout1_7_337;
wire dout1_7_344;
wire dout1_7_343;
wire dout1_7_342;
wire dout1_7_341;
wire dout1_7_348;
wire dout1_7_347;
wire dout1_7_346;
wire dout1_7_345;
wire dout1_7_352;
wire dout1_7_351;
wire dout1_7_350;
wire dout1_7_349;
wire dout1_7_356;
wire dout1_7_355;
wire dout1_7_354;
wire dout1_7_353;
wire dout1_7_360;
wire dout1_7_359;
wire dout1_7_358;
wire dout1_7_357;
wire dout1_7_364;
wire dout1_7_363;
wire dout1_7_362;
wire dout1_7_361;
wire dout1_7_368;
wire dout1_7_367;
wire dout1_7_366;
wire dout1_7_365;
wire dout1_7_372;
wire dout1_7_371;
wire dout1_7_370;
wire dout1_7_369;
wire dout1_7_376;
wire dout1_7_375;
wire dout1_7_374;
wire dout1_7_373;
wire dout1_7_380;
wire dout1_7_379;
wire dout1_7_378;
wire dout1_7_377;
wire dout1_7_384;
wire dout1_7_383;
wire dout1_7_382;
wire dout1_7_381;
wire dout1_7_388;
wire dout1_7_387;
wire dout1_7_386;
wire dout1_7_385;
wire dout1_7_392;
wire dout1_7_391;
wire dout1_7_390;
wire dout1_7_389;
wire dout1_7_396;
wire dout1_7_395;
wire dout1_7_394;
wire dout1_7_393;
wire dout1_7_400;
wire dout1_7_399;
wire dout1_7_398;
wire dout1_7_397;
wire dout1_7_404;
wire dout1_7_403;
wire dout1_7_402;
wire dout1_7_401;
wire dout1_7_408;
wire dout1_7_407;
wire dout1_7_406;
wire dout1_7_405;
wire dout1_7_412;
wire dout1_7_411;
wire dout1_7_410;
wire dout1_7_409;
wire dout1_7_416;
wire dout1_7_415;
wire dout1_7_414;
wire dout1_7_413;
wire dout1_7_420;
wire dout1_7_419;
wire dout1_7_418;
wire dout1_7_417;
wire dout1_7_424;
wire dout1_7_423;
wire dout1_7_422;
wire dout1_7_421;
wire dout1_7_428;
wire dout1_7_427;
wire dout1_7_426;
wire dout1_7_425;
wire dout1_7_432;
wire dout1_7_431;
wire dout1_7_430;
wire dout1_7_429;
wire dout1_7_436;
wire dout1_7_435;
wire dout1_7_434;
wire dout1_7_433;
wire dout1_7_440;
wire dout1_7_439;
wire dout1_7_438;
wire dout1_7_437;
wire dout1_7_444;
wire dout1_7_443;
wire dout1_7_442;
wire dout1_7_441;
wire dout1_7_448;
wire dout1_7_447;
wire dout1_7_446;
wire dout1_7_445;
wire dout1_7_452;
wire dout1_7_451;
wire dout1_7_450;
wire dout1_7_449;
wire dout1_7_456;
wire dout1_7_455;
wire dout1_7_454;
wire dout1_7_453;
wire dout1_7_460;
wire dout1_7_459;
wire dout1_7_458;
wire dout1_7_457;
wire dout1_7_464;
wire dout1_7_463;
wire dout1_7_462;
wire dout1_7_461;
wire dout1_7_468;
wire dout1_7_467;
wire dout1_7_466;
wire dout1_7_465;
wire dout1_7_472;
wire dout1_7_471;
wire dout1_7_470;
wire dout1_7_469;
wire dout1_7_476;
wire dout1_7_475;
wire dout1_7_474;
wire dout1_7_473;
wire dout1_7_480;
wire dout1_7_479;
wire dout1_7_478;
wire dout1_7_477;
wire dout1_7_484;
wire dout1_7_483;
wire dout1_7_482;
wire dout1_7_481;
wire dout1_7_488;
wire dout1_7_487;
wire dout1_7_486;
wire dout1_7_485;
wire dout1_7_492;
wire dout1_7_491;
wire dout1_7_490;
wire dout1_7_489;
wire dout1_7_496;
wire dout1_7_495;
wire dout1_7_494;
wire dout1_7_493;
wire dout1_7_500;
wire dout1_7_499;
wire dout1_7_498;
wire dout1_7_497;
wire dout1_7_504;
wire dout1_7_503;
wire dout1_7_502;
wire dout1_7_501;
wire dout1_7_508;
wire dout1_7_507;
wire dout1_7_506;
wire dout1_7_505;
wire dout1_7_512;
wire dout1_7_511;
wire dout1_7_510;
wire dout1_7_509;
wire dout2_7_260;
wire dout2_7_259;
wire dout2_7_258;
wire dout2_7_257;
wire dout2_7_264;
wire dout2_7_263;
wire dout2_7_262;
wire dout2_7_261;
wire dout2_7_268;
wire dout2_7_267;
wire dout2_7_266;
wire dout2_7_265;
wire dout2_7_272;
wire dout2_7_271;
wire dout2_7_270;
wire dout2_7_269;
wire dout2_7_276;
wire dout2_7_275;
wire dout2_7_274;
wire dout2_7_273;
wire dout2_7_280;
wire dout2_7_279;
wire dout2_7_278;
wire dout2_7_277;
wire dout2_7_284;
wire dout2_7_283;
wire dout2_7_282;
wire dout2_7_281;
wire dout2_7_288;
wire dout2_7_287;
wire dout2_7_286;
wire dout2_7_285;
wire dout2_7_292;
wire dout2_7_291;
wire dout2_7_290;
wire dout2_7_289;
wire dout2_7_296;
wire dout2_7_295;
wire dout2_7_294;
wire dout2_7_293;
wire dout2_7_300;
wire dout2_7_299;
wire dout2_7_298;
wire dout2_7_297;
wire dout2_7_304;
wire dout2_7_303;
wire dout2_7_302;
wire dout2_7_301;
wire dout2_7_308;
wire dout2_7_307;
wire dout2_7_306;
wire dout2_7_305;
wire dout2_7_312;
wire dout2_7_311;
wire dout2_7_310;
wire dout2_7_309;
wire dout2_7_316;
wire dout2_7_315;
wire dout2_7_314;
wire dout2_7_313;
wire dout2_7_320;
wire dout2_7_319;
wire dout2_7_318;
wire dout2_7_317;
wire dout2_7_324;
wire dout2_7_323;
wire dout2_7_322;
wire dout2_7_321;
wire dout2_7_328;
wire dout2_7_327;
wire dout2_7_326;
wire dout2_7_325;
wire dout2_7_332;
wire dout2_7_331;
wire dout2_7_330;
wire dout2_7_329;
wire dout2_7_336;
wire dout2_7_335;
wire dout2_7_334;
wire dout2_7_333;
wire dout2_7_340;
wire dout2_7_339;
wire dout2_7_338;
wire dout2_7_337;
wire dout2_7_344;
wire dout2_7_343;
wire dout2_7_342;
wire dout2_7_341;
wire dout2_7_348;
wire dout2_7_347;
wire dout2_7_346;
wire dout2_7_345;
wire dout2_7_352;
wire dout2_7_351;
wire dout2_7_350;
wire dout2_7_349;
wire dout2_7_356;
wire dout2_7_355;
wire dout2_7_354;
wire dout2_7_353;
wire dout2_7_360;
wire dout2_7_359;
wire dout2_7_358;
wire dout2_7_357;
wire dout2_7_364;
wire dout2_7_363;
wire dout2_7_362;
wire dout2_7_361;
wire dout2_7_368;
wire dout2_7_367;
wire dout2_7_366;
wire dout2_7_365;
wire dout2_7_372;
wire dout2_7_371;
wire dout2_7_370;
wire dout2_7_369;
wire dout2_7_376;
wire dout2_7_375;
wire dout2_7_374;
wire dout2_7_373;
wire dout2_7_380;
wire dout2_7_379;
wire dout2_7_378;
wire dout2_7_377;
wire dout2_7_384;
wire dout2_7_383;
wire dout2_7_382;
wire dout2_7_381;
wire dout2_7_388;
wire dout2_7_387;
wire dout2_7_386;
wire dout2_7_385;
wire dout2_7_392;
wire dout2_7_391;
wire dout2_7_390;
wire dout2_7_389;
wire dout2_7_396;
wire dout2_7_395;
wire dout2_7_394;
wire dout2_7_393;
wire dout2_7_400;
wire dout2_7_399;
wire dout2_7_398;
wire dout2_7_397;
wire dout2_7_404;
wire dout2_7_403;
wire dout2_7_402;
wire dout2_7_401;
wire dout2_7_408;
wire dout2_7_407;
wire dout2_7_406;
wire dout2_7_405;
wire dout2_7_412;
wire dout2_7_411;
wire dout2_7_410;
wire dout2_7_409;
wire dout2_7_416;
wire dout2_7_415;
wire dout2_7_414;
wire dout2_7_413;
wire dout2_7_420;
wire dout2_7_419;
wire dout2_7_418;
wire dout2_7_417;
wire dout2_7_424;
wire dout2_7_423;
wire dout2_7_422;
wire dout2_7_421;
wire dout2_7_428;
wire dout2_7_427;
wire dout2_7_426;
wire dout2_7_425;
wire dout2_7_432;
wire dout2_7_431;
wire dout2_7_430;
wire dout2_7_429;
wire dout2_7_436;
wire dout2_7_435;
wire dout2_7_434;
wire dout2_7_433;
wire dout2_7_440;
wire dout2_7_439;
wire dout2_7_438;
wire dout2_7_437;
wire dout2_7_444;
wire dout2_7_443;
wire dout2_7_442;
wire dout2_7_441;
wire dout2_7_448;
wire dout2_7_447;
wire dout2_7_446;
wire dout2_7_445;
wire dout2_7_452;
wire dout2_7_451;
wire dout2_7_450;
wire dout2_7_449;
wire dout2_7_456;
wire dout2_7_455;
wire dout2_7_454;
wire dout2_7_453;
wire dout2_7_460;
wire dout2_7_459;
wire dout2_7_458;
wire dout2_7_457;
wire dout2_7_464;
wire dout2_7_463;
wire dout2_7_462;
wire dout2_7_461;
wire dout2_7_468;
wire dout2_7_467;
wire dout2_7_466;
wire dout2_7_465;
wire dout2_7_472;
wire dout2_7_471;
wire dout2_7_470;
wire dout2_7_469;
wire dout2_7_476;
wire dout2_7_475;
wire dout2_7_474;
wire dout2_7_473;
wire dout2_7_480;
wire dout2_7_479;
wire dout2_7_478;
wire dout2_7_477;
wire dout2_7_484;
wire dout2_7_483;
wire dout2_7_482;
wire dout2_7_481;
wire dout2_7_488;
wire dout2_7_487;
wire dout2_7_486;
wire dout2_7_485;
wire dout2_7_492;
wire dout2_7_491;
wire dout2_7_490;
wire dout2_7_489;
wire dout2_7_496;
wire dout2_7_495;
wire dout2_7_494;
wire dout2_7_493;
wire dout2_7_500;
wire dout2_7_499;
wire dout2_7_498;
wire dout2_7_497;
wire dout2_7_504;
wire dout2_7_503;
wire dout2_7_502;
wire dout2_7_501;
wire dout2_7_508;
wire dout2_7_507;
wire dout2_7_506;
wire dout2_7_505;
wire dout2_7_512;
wire dout2_7_511;
wire dout2_7_510;
wire dout2_7_509;
wire \linebuf1_DOL_7_G[3]_2 ;
wire \linebuf1_DOL_8_G[3]_2 ;
wire \linebuf1_DOL_9_G[3]_2 ;
wire \linebuf1_DOL_10_G[3]_2 ;
wire \linebuf1_DOL_11_G[3]_2 ;
wire \linebuf1_DOL_12_G[3]_2 ;
wire \linebuf1_DOL_13_G[3]_2 ;
wire \linebuf1_DOL_14_G[3]_2 ;
wire \linebuf1_DOL_38_G[3]_2 ;
wire \linebuf1_DOL_39_G[3]_2 ;
wire \linebuf1_DOL_40_G[3]_2 ;
wire \linebuf1_DOL_41_G[3]_2 ;
wire \linebuf1_DOL_42_G[3]_2 ;
wire \linebuf1_DOL_43_G[3]_2 ;
wire \linebuf1_DOL_44_G[3]_2 ;
wire \linebuf1_DOL_45_G[3]_2 ;
wire \linebuf1_DOL_69_G[3]_2 ;
wire \linebuf1_DOL_70_G[3]_2 ;
wire \linebuf1_DOL_71_G[3]_2 ;
wire \linebuf1_DOL_72_G[3]_2 ;
wire \linebuf1_DOL_73_G[3]_2 ;
wire \linebuf1_DOL_74_G[3]_2 ;
wire \linebuf1_DOL_75_G[3]_2 ;
wire \linebuf1_DOL_76_G[3]_2 ;
wire \linebuf1_DOL_100_G[3]_2 ;
wire \linebuf1_DOL_101_G[3]_2 ;
wire \linebuf1_DOL_102_G[3]_2 ;
wire \linebuf1_DOL_103_G[3]_2 ;
wire \linebuf1_DOL_104_G[3]_2 ;
wire \linebuf1_DOL_105_G[3]_2 ;
wire \linebuf1_DOL_106_G[3]_2 ;
wire \linebuf1_DOL_107_G[3]_2 ;
wire \linebuf1_DOL_131_G[3]_2 ;
wire \linebuf1_DOL_132_G[3]_2 ;
wire \linebuf1_DOL_133_G[3]_2 ;
wire \linebuf1_DOL_134_G[3]_2 ;
wire \linebuf1_DOL_135_G[3]_2 ;
wire \linebuf1_DOL_136_G[3]_2 ;
wire \linebuf1_DOL_137_G[3]_2 ;
wire \linebuf1_DOL_138_G[3]_2 ;
wire \linebuf1_DOL_162_G[3]_2 ;
wire \linebuf1_DOL_163_G[3]_2 ;
wire \linebuf1_DOL_164_G[3]_2 ;
wire \linebuf1_DOL_165_G[3]_2 ;
wire \linebuf1_DOL_166_G[3]_2 ;
wire \linebuf1_DOL_167_G[3]_2 ;
wire \linebuf1_DOL_168_G[3]_2 ;
wire \linebuf1_DOL_169_G[3]_2 ;
wire \linebuf1_DOL_193_G[3]_2 ;
wire \linebuf1_DOL_194_G[3]_2 ;
wire \linebuf1_DOL_195_G[3]_2 ;
wire \linebuf1_DOL_196_G[3]_2 ;
wire \linebuf1_DOL_197_G[3]_2 ;
wire \linebuf1_DOL_198_G[3]_2 ;
wire \linebuf1_DOL_199_G[3]_2 ;
wire \linebuf1_DOL_200_G[3]_2 ;
wire \linebuf1_DOL_224_G[3]_2 ;
wire \linebuf1_DOL_225_G[3]_2 ;
wire \linebuf1_DOL_226_G[3]_2 ;
wire \linebuf1_DOL_227_G[3]_2 ;
wire \linebuf1_DOL_228_G[3]_2 ;
wire \linebuf1_DOL_229_G[3]_2 ;
wire \linebuf1_DOL_230_G[3]_2 ;
wire \linebuf1_DOL_231_G[3]_2 ;
wire \linebuf2_DOL_7_G[3]_2 ;
wire \linebuf2_DOL_8_G[3]_2 ;
wire \linebuf2_DOL_9_G[3]_2 ;
wire \linebuf2_DOL_10_G[3]_2 ;
wire \linebuf2_DOL_11_G[3]_2 ;
wire \linebuf2_DOL_12_G[3]_2 ;
wire \linebuf2_DOL_13_G[3]_2 ;
wire \linebuf2_DOL_14_G[3]_2 ;
wire \linebuf2_DOL_38_G[3]_2 ;
wire \linebuf2_DOL_39_G[3]_2 ;
wire \linebuf2_DOL_40_G[3]_2 ;
wire \linebuf2_DOL_41_G[3]_2 ;
wire \linebuf2_DOL_42_G[3]_2 ;
wire \linebuf2_DOL_43_G[3]_2 ;
wire \linebuf2_DOL_44_G[3]_2 ;
wire \linebuf2_DOL_45_G[3]_2 ;
wire \linebuf2_DOL_69_G[3]_2 ;
wire \linebuf2_DOL_70_G[3]_2 ;
wire \linebuf2_DOL_71_G[3]_2 ;
wire \linebuf2_DOL_72_G[3]_2 ;
wire \linebuf2_DOL_73_G[3]_2 ;
wire \linebuf2_DOL_74_G[3]_2 ;
wire \linebuf2_DOL_75_G[3]_2 ;
wire \linebuf2_DOL_76_G[3]_2 ;
wire \linebuf2_DOL_100_G[3]_2 ;
wire \linebuf2_DOL_101_G[3]_2 ;
wire \linebuf2_DOL_102_G[3]_2 ;
wire \linebuf2_DOL_103_G[3]_2 ;
wire \linebuf2_DOL_104_G[3]_2 ;
wire \linebuf2_DOL_105_G[3]_2 ;
wire \linebuf2_DOL_106_G[3]_2 ;
wire \linebuf2_DOL_107_G[3]_2 ;
wire \linebuf2_DOL_131_G[3]_2 ;
wire \linebuf2_DOL_132_G[3]_2 ;
wire \linebuf2_DOL_133_G[3]_2 ;
wire \linebuf2_DOL_134_G[3]_2 ;
wire \linebuf2_DOL_135_G[3]_2 ;
wire \linebuf2_DOL_136_G[3]_2 ;
wire \linebuf2_DOL_137_G[3]_2 ;
wire \linebuf2_DOL_138_G[3]_2 ;
wire \linebuf2_DOL_162_G[3]_2 ;
wire \linebuf2_DOL_163_G[3]_2 ;
wire \linebuf2_DOL_164_G[3]_2 ;
wire \linebuf2_DOL_165_G[3]_2 ;
wire \linebuf2_DOL_166_G[3]_2 ;
wire \linebuf2_DOL_167_G[3]_2 ;
wire \linebuf2_DOL_168_G[3]_2 ;
wire \linebuf2_DOL_169_G[3]_2 ;
wire \linebuf2_DOL_193_G[3]_2 ;
wire \linebuf2_DOL_194_G[3]_2 ;
wire \linebuf2_DOL_195_G[3]_2 ;
wire \linebuf2_DOL_196_G[3]_2 ;
wire \linebuf2_DOL_197_G[3]_2 ;
wire \linebuf2_DOL_198_G[3]_2 ;
wire \linebuf2_DOL_199_G[3]_2 ;
wire \linebuf2_DOL_200_G[3]_2 ;
wire \linebuf2_DOL_224_G[3]_2 ;
wire \linebuf2_DOL_225_G[3]_2 ;
wire \linebuf2_DOL_226_G[3]_2 ;
wire \linebuf2_DOL_227_G[3]_2 ;
wire \linebuf2_DOL_228_G[3]_2 ;
wire \linebuf2_DOL_229_G[3]_2 ;
wire \linebuf2_DOL_230_G[3]_2 ;
wire \linebuf2_DOL_231_G[3]_2 ;
wire \linebuf1_DOL_3_G[2]_2 ;
wire \linebuf1_DOL_4_G[2]_2 ;
wire \linebuf1_DOL_5_G[2]_2 ;
wire \linebuf1_DOL_6_G[2]_2 ;
wire \linebuf1_DOL_34_G[2]_2 ;
wire \linebuf1_DOL_35_G[2]_2 ;
wire \linebuf1_DOL_36_G[2]_2 ;
wire \linebuf1_DOL_37_G[2]_2 ;
wire \linebuf1_DOL_65_G[2]_2 ;
wire \linebuf1_DOL_66_G[2]_2 ;
wire \linebuf1_DOL_67_G[2]_2 ;
wire \linebuf1_DOL_68_G[2]_2 ;
wire \linebuf1_DOL_96_G[2]_2 ;
wire \linebuf1_DOL_97_G[2]_2 ;
wire \linebuf1_DOL_98_G[2]_2 ;
wire \linebuf1_DOL_99_G[2]_2 ;
wire \linebuf1_DOL_127_G[2]_2 ;
wire \linebuf1_DOL_128_G[2]_2 ;
wire \linebuf1_DOL_129_G[2]_2 ;
wire \linebuf1_DOL_130_G[2]_2 ;
wire \linebuf1_DOL_158_G[2]_2 ;
wire \linebuf1_DOL_159_G[2]_2 ;
wire \linebuf1_DOL_160_G[2]_2 ;
wire \linebuf1_DOL_161_G[2]_2 ;
wire \linebuf1_DOL_189_G[2]_2 ;
wire \linebuf1_DOL_190_G[2]_2 ;
wire \linebuf1_DOL_191_G[2]_2 ;
wire \linebuf1_DOL_192_G[2]_2 ;
wire \linebuf1_DOL_220_G[2]_2 ;
wire \linebuf1_DOL_221_G[2]_2 ;
wire \linebuf1_DOL_222_G[2]_2 ;
wire \linebuf1_DOL_223_G[2]_2 ;
wire \linebuf2_DOL_3_G[2]_2 ;
wire \linebuf2_DOL_4_G[2]_2 ;
wire \linebuf2_DOL_5_G[2]_2 ;
wire \linebuf2_DOL_6_G[2]_2 ;
wire \linebuf2_DOL_34_G[2]_2 ;
wire \linebuf2_DOL_35_G[2]_2 ;
wire \linebuf2_DOL_36_G[2]_2 ;
wire \linebuf2_DOL_37_G[2]_2 ;
wire \linebuf2_DOL_65_G[2]_2 ;
wire \linebuf2_DOL_66_G[2]_2 ;
wire \linebuf2_DOL_67_G[2]_2 ;
wire \linebuf2_DOL_68_G[2]_2 ;
wire \linebuf2_DOL_96_G[2]_2 ;
wire \linebuf2_DOL_97_G[2]_2 ;
wire \linebuf2_DOL_98_G[2]_2 ;
wire \linebuf2_DOL_99_G[2]_2 ;
wire \linebuf2_DOL_127_G[2]_2 ;
wire \linebuf2_DOL_128_G[2]_2 ;
wire \linebuf2_DOL_129_G[2]_2 ;
wire \linebuf2_DOL_130_G[2]_2 ;
wire \linebuf2_DOL_158_G[2]_2 ;
wire \linebuf2_DOL_159_G[2]_2 ;
wire \linebuf2_DOL_160_G[2]_2 ;
wire \linebuf2_DOL_161_G[2]_2 ;
wire \linebuf2_DOL_189_G[2]_2 ;
wire \linebuf2_DOL_190_G[2]_2 ;
wire \linebuf2_DOL_191_G[2]_2 ;
wire \linebuf2_DOL_192_G[2]_2 ;
wire \linebuf2_DOL_220_G[2]_2 ;
wire \linebuf2_DOL_221_G[2]_2 ;
wire \linebuf2_DOL_222_G[2]_2 ;
wire \linebuf2_DOL_223_G[2]_2 ;
wire \linebuf1_DOL_1_G[1]_2 ;
wire \linebuf1_DOL_2_G[1]_2 ;
wire \linebuf1_DOL_32_G[1]_2 ;
wire \linebuf1_DOL_33_G[1]_2 ;
wire \linebuf1_DOL_63_G[1]_2 ;
wire \linebuf1_DOL_64_G[1]_2 ;
wire \linebuf1_DOL_94_G[1]_2 ;
wire \linebuf1_DOL_95_G[1]_2 ;
wire \linebuf1_DOL_125_G[1]_2 ;
wire \linebuf1_DOL_126_G[1]_2 ;
wire \linebuf1_DOL_156_G[1]_2 ;
wire \linebuf1_DOL_157_G[1]_2 ;
wire \linebuf1_DOL_187_G[1]_2 ;
wire \linebuf1_DOL_188_G[1]_2 ;
wire \linebuf1_DOL_218_G[1]_2 ;
wire \linebuf1_DOL_219_G[1]_2 ;
wire \linebuf2_DOL_1_G[1]_2 ;
wire \linebuf2_DOL_2_G[1]_2 ;
wire \linebuf2_DOL_32_G[1]_2 ;
wire \linebuf2_DOL_33_G[1]_2 ;
wire \linebuf2_DOL_63_G[1]_2 ;
wire \linebuf2_DOL_64_G[1]_2 ;
wire \linebuf2_DOL_94_G[1]_2 ;
wire \linebuf2_DOL_95_G[1]_2 ;
wire \linebuf2_DOL_125_G[1]_2 ;
wire \linebuf2_DOL_126_G[1]_2 ;
wire \linebuf2_DOL_156_G[1]_2 ;
wire \linebuf2_DOL_157_G[1]_2 ;
wire \linebuf2_DOL_187_G[1]_2 ;
wire \linebuf2_DOL_188_G[1]_2 ;
wire \linebuf2_DOL_218_G[1]_2 ;
wire \linebuf2_DOL_219_G[1]_2 ;
wire VCC;
wire GND;
  LUT3 \linebuf1_DOL_0_G[0]_s15  (
    .F(\linebuf1_DOL_15_G[0]_1 ),
    .I0(dout1_7_257),
    .I1(dout1_7_385),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s16  (
    .F(\linebuf1_DOL_16_G[0]_1 ),
    .I0(dout1_7_321),
    .I1(dout1_7_449),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s17  (
    .F(\linebuf1_DOL_17_G[0]_1 ),
    .I0(dout1_7_289),
    .I1(dout1_7_417),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s18  (
    .F(\linebuf1_DOL_18_G[0]_1 ),
    .I0(dout1_7_353),
    .I1(dout1_7_481),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s19  (
    .F(\linebuf1_DOL_19_G[0]_1 ),
    .I0(dout1_7_273),
    .I1(dout1_7_401),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s20  (
    .F(\linebuf1_DOL_20_G[0]_1 ),
    .I0(dout1_7_337),
    .I1(dout1_7_465),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s21  (
    .F(\linebuf1_DOL_21_G[0]_1 ),
    .I0(dout1_7_305),
    .I1(dout1_7_433),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s22  (
    .F(\linebuf1_DOL_22_G[0]_1 ),
    .I0(dout1_7_369),
    .I1(dout1_7_497),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s23  (
    .F(\linebuf1_DOL_23_G[0]_1 ),
    .I0(dout1_7_265),
    .I1(dout1_7_393),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s24  (
    .F(\linebuf1_DOL_24_G[0]_1 ),
    .I0(dout1_7_329),
    .I1(dout1_7_457),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s25  (
    .F(\linebuf1_DOL_25_G[0]_1 ),
    .I0(dout1_7_297),
    .I1(dout1_7_425),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s26  (
    .F(\linebuf1_DOL_26_G[0]_1 ),
    .I0(dout1_7_361),
    .I1(dout1_7_489),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s27  (
    .F(\linebuf1_DOL_27_G[0]_1 ),
    .I0(dout1_7_281),
    .I1(dout1_7_409),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s28  (
    .F(\linebuf1_DOL_28_G[0]_1 ),
    .I0(dout1_7_345),
    .I1(dout1_7_473),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s29  (
    .F(\linebuf1_DOL_29_G[0]_1 ),
    .I0(dout1_7_313),
    .I1(dout1_7_441),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_0_G[0]_s30  (
    .F(\linebuf1_DOL_30_G[0]_1 ),
    .I0(dout1_7_377),
    .I1(dout1_7_505),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_0_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s15  (
    .F(\linebuf1_DOL_46_G[0]_1 ),
    .I0(dout1_7_258),
    .I1(dout1_7_386),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s16  (
    .F(\linebuf1_DOL_47_G[0]_1 ),
    .I0(dout1_7_322),
    .I1(dout1_7_450),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s17  (
    .F(\linebuf1_DOL_48_G[0]_1 ),
    .I0(dout1_7_290),
    .I1(dout1_7_418),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s18  (
    .F(\linebuf1_DOL_49_G[0]_1 ),
    .I0(dout1_7_354),
    .I1(dout1_7_482),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s19  (
    .F(\linebuf1_DOL_50_G[0]_1 ),
    .I0(dout1_7_274),
    .I1(dout1_7_402),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s20  (
    .F(\linebuf1_DOL_51_G[0]_1 ),
    .I0(dout1_7_338),
    .I1(dout1_7_466),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s21  (
    .F(\linebuf1_DOL_52_G[0]_1 ),
    .I0(dout1_7_306),
    .I1(dout1_7_434),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s22  (
    .F(\linebuf1_DOL_53_G[0]_1 ),
    .I0(dout1_7_370),
    .I1(dout1_7_498),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s23  (
    .F(\linebuf1_DOL_54_G[0]_1 ),
    .I0(dout1_7_266),
    .I1(dout1_7_394),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s24  (
    .F(\linebuf1_DOL_55_G[0]_1 ),
    .I0(dout1_7_330),
    .I1(dout1_7_458),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s25  (
    .F(\linebuf1_DOL_56_G[0]_1 ),
    .I0(dout1_7_298),
    .I1(dout1_7_426),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s26  (
    .F(\linebuf1_DOL_57_G[0]_1 ),
    .I0(dout1_7_362),
    .I1(dout1_7_490),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s27  (
    .F(\linebuf1_DOL_58_G[0]_1 ),
    .I0(dout1_7_282),
    .I1(dout1_7_410),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s28  (
    .F(\linebuf1_DOL_59_G[0]_1 ),
    .I0(dout1_7_346),
    .I1(dout1_7_474),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s29  (
    .F(\linebuf1_DOL_60_G[0]_1 ),
    .I0(dout1_7_314),
    .I1(dout1_7_442),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_31_G[0]_s30  (
    .F(\linebuf1_DOL_61_G[0]_1 ),
    .I0(dout1_7_378),
    .I1(dout1_7_506),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_31_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s15  (
    .F(\linebuf1_DOL_77_G[0]_1 ),
    .I0(dout1_7_259),
    .I1(dout1_7_387),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s16  (
    .F(\linebuf1_DOL_78_G[0]_1 ),
    .I0(dout1_7_323),
    .I1(dout1_7_451),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s17  (
    .F(\linebuf1_DOL_79_G[0]_1 ),
    .I0(dout1_7_291),
    .I1(dout1_7_419),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s18  (
    .F(\linebuf1_DOL_80_G[0]_1 ),
    .I0(dout1_7_355),
    .I1(dout1_7_483),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s19  (
    .F(\linebuf1_DOL_81_G[0]_1 ),
    .I0(dout1_7_275),
    .I1(dout1_7_403),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s20  (
    .F(\linebuf1_DOL_82_G[0]_1 ),
    .I0(dout1_7_339),
    .I1(dout1_7_467),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s21  (
    .F(\linebuf1_DOL_83_G[0]_1 ),
    .I0(dout1_7_307),
    .I1(dout1_7_435),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s22  (
    .F(\linebuf1_DOL_84_G[0]_1 ),
    .I0(dout1_7_371),
    .I1(dout1_7_499),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s23  (
    .F(\linebuf1_DOL_85_G[0]_1 ),
    .I0(dout1_7_267),
    .I1(dout1_7_395),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s24  (
    .F(\linebuf1_DOL_86_G[0]_1 ),
    .I0(dout1_7_331),
    .I1(dout1_7_459),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s25  (
    .F(\linebuf1_DOL_87_G[0]_1 ),
    .I0(dout1_7_299),
    .I1(dout1_7_427),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s26  (
    .F(\linebuf1_DOL_88_G[0]_1 ),
    .I0(dout1_7_363),
    .I1(dout1_7_491),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s27  (
    .F(\linebuf1_DOL_89_G[0]_1 ),
    .I0(dout1_7_283),
    .I1(dout1_7_411),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s28  (
    .F(\linebuf1_DOL_90_G[0]_1 ),
    .I0(dout1_7_347),
    .I1(dout1_7_475),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s29  (
    .F(\linebuf1_DOL_91_G[0]_1 ),
    .I0(dout1_7_315),
    .I1(dout1_7_443),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_62_G[0]_s30  (
    .F(\linebuf1_DOL_92_G[0]_1 ),
    .I0(dout1_7_379),
    .I1(dout1_7_507),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_62_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s15  (
    .F(\linebuf1_DOL_108_G[0]_1 ),
    .I0(dout1_7_260),
    .I1(dout1_7_388),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s16  (
    .F(\linebuf1_DOL_109_G[0]_1 ),
    .I0(dout1_7_324),
    .I1(dout1_7_452),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s17  (
    .F(\linebuf1_DOL_110_G[0]_1 ),
    .I0(dout1_7_292),
    .I1(dout1_7_420),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s18  (
    .F(\linebuf1_DOL_111_G[0]_1 ),
    .I0(dout1_7_356),
    .I1(dout1_7_484),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s19  (
    .F(\linebuf1_DOL_112_G[0]_1 ),
    .I0(dout1_7_276),
    .I1(dout1_7_404),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s20  (
    .F(\linebuf1_DOL_113_G[0]_1 ),
    .I0(dout1_7_340),
    .I1(dout1_7_468),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s21  (
    .F(\linebuf1_DOL_114_G[0]_1 ),
    .I0(dout1_7_308),
    .I1(dout1_7_436),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s22  (
    .F(\linebuf1_DOL_115_G[0]_1 ),
    .I0(dout1_7_372),
    .I1(dout1_7_500),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s23  (
    .F(\linebuf1_DOL_116_G[0]_1 ),
    .I0(dout1_7_268),
    .I1(dout1_7_396),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s24  (
    .F(\linebuf1_DOL_117_G[0]_1 ),
    .I0(dout1_7_332),
    .I1(dout1_7_460),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s25  (
    .F(\linebuf1_DOL_118_G[0]_1 ),
    .I0(dout1_7_300),
    .I1(dout1_7_428),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s26  (
    .F(\linebuf1_DOL_119_G[0]_1 ),
    .I0(dout1_7_364),
    .I1(dout1_7_492),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s27  (
    .F(\linebuf1_DOL_120_G[0]_1 ),
    .I0(dout1_7_284),
    .I1(dout1_7_412),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s28  (
    .F(\linebuf1_DOL_121_G[0]_1 ),
    .I0(dout1_7_348),
    .I1(dout1_7_476),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s29  (
    .F(\linebuf1_DOL_122_G[0]_1 ),
    .I0(dout1_7_316),
    .I1(dout1_7_444),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_93_G[0]_s30  (
    .F(\linebuf1_DOL_123_G[0]_1 ),
    .I0(dout1_7_380),
    .I1(dout1_7_508),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_93_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s15  (
    .F(\linebuf1_DOL_139_G[0]_1 ),
    .I0(dout1_7_261),
    .I1(dout1_7_389),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s16  (
    .F(\linebuf1_DOL_140_G[0]_1 ),
    .I0(dout1_7_325),
    .I1(dout1_7_453),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s17  (
    .F(\linebuf1_DOL_141_G[0]_1 ),
    .I0(dout1_7_293),
    .I1(dout1_7_421),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s18  (
    .F(\linebuf1_DOL_142_G[0]_1 ),
    .I0(dout1_7_357),
    .I1(dout1_7_485),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s19  (
    .F(\linebuf1_DOL_143_G[0]_1 ),
    .I0(dout1_7_277),
    .I1(dout1_7_405),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s20  (
    .F(\linebuf1_DOL_144_G[0]_1 ),
    .I0(dout1_7_341),
    .I1(dout1_7_469),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s21  (
    .F(\linebuf1_DOL_145_G[0]_1 ),
    .I0(dout1_7_309),
    .I1(dout1_7_437),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s22  (
    .F(\linebuf1_DOL_146_G[0]_1 ),
    .I0(dout1_7_373),
    .I1(dout1_7_501),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s23  (
    .F(\linebuf1_DOL_147_G[0]_1 ),
    .I0(dout1_7_269),
    .I1(dout1_7_397),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s24  (
    .F(\linebuf1_DOL_148_G[0]_1 ),
    .I0(dout1_7_333),
    .I1(dout1_7_461),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s25  (
    .F(\linebuf1_DOL_149_G[0]_1 ),
    .I0(dout1_7_301),
    .I1(dout1_7_429),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s26  (
    .F(\linebuf1_DOL_150_G[0]_1 ),
    .I0(dout1_7_365),
    .I1(dout1_7_493),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s27  (
    .F(\linebuf1_DOL_151_G[0]_1 ),
    .I0(dout1_7_285),
    .I1(dout1_7_413),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s28  (
    .F(\linebuf1_DOL_152_G[0]_1 ),
    .I0(dout1_7_349),
    .I1(dout1_7_477),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s29  (
    .F(\linebuf1_DOL_153_G[0]_1 ),
    .I0(dout1_7_317),
    .I1(dout1_7_445),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_124_G[0]_s30  (
    .F(\linebuf1_DOL_154_G[0]_1 ),
    .I0(dout1_7_381),
    .I1(dout1_7_509),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_124_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s15  (
    .F(\linebuf1_DOL_170_G[0]_1 ),
    .I0(dout1_7_262),
    .I1(dout1_7_390),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s16  (
    .F(\linebuf1_DOL_171_G[0]_1 ),
    .I0(dout1_7_326),
    .I1(dout1_7_454),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s17  (
    .F(\linebuf1_DOL_172_G[0]_1 ),
    .I0(dout1_7_294),
    .I1(dout1_7_422),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s18  (
    .F(\linebuf1_DOL_173_G[0]_1 ),
    .I0(dout1_7_358),
    .I1(dout1_7_486),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s19  (
    .F(\linebuf1_DOL_174_G[0]_1 ),
    .I0(dout1_7_278),
    .I1(dout1_7_406),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s20  (
    .F(\linebuf1_DOL_175_G[0]_1 ),
    .I0(dout1_7_342),
    .I1(dout1_7_470),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s21  (
    .F(\linebuf1_DOL_176_G[0]_1 ),
    .I0(dout1_7_310),
    .I1(dout1_7_438),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s22  (
    .F(\linebuf1_DOL_177_G[0]_1 ),
    .I0(dout1_7_374),
    .I1(dout1_7_502),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s23  (
    .F(\linebuf1_DOL_178_G[0]_1 ),
    .I0(dout1_7_270),
    .I1(dout1_7_398),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s24  (
    .F(\linebuf1_DOL_179_G[0]_1 ),
    .I0(dout1_7_334),
    .I1(dout1_7_462),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s25  (
    .F(\linebuf1_DOL_180_G[0]_1 ),
    .I0(dout1_7_302),
    .I1(dout1_7_430),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s26  (
    .F(\linebuf1_DOL_181_G[0]_1 ),
    .I0(dout1_7_366),
    .I1(dout1_7_494),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s27  (
    .F(\linebuf1_DOL_182_G[0]_1 ),
    .I0(dout1_7_286),
    .I1(dout1_7_414),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s28  (
    .F(\linebuf1_DOL_183_G[0]_1 ),
    .I0(dout1_7_350),
    .I1(dout1_7_478),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s29  (
    .F(\linebuf1_DOL_184_G[0]_1 ),
    .I0(dout1_7_318),
    .I1(dout1_7_446),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_155_G[0]_s30  (
    .F(\linebuf1_DOL_185_G[0]_1 ),
    .I0(dout1_7_382),
    .I1(dout1_7_510),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_155_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s15  (
    .F(\linebuf1_DOL_201_G[0]_1 ),
    .I0(dout1_7_263),
    .I1(dout1_7_391),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s16  (
    .F(\linebuf1_DOL_202_G[0]_1 ),
    .I0(dout1_7_327),
    .I1(dout1_7_455),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s17  (
    .F(\linebuf1_DOL_203_G[0]_1 ),
    .I0(dout1_7_295),
    .I1(dout1_7_423),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s18  (
    .F(\linebuf1_DOL_204_G[0]_1 ),
    .I0(dout1_7_359),
    .I1(dout1_7_487),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s19  (
    .F(\linebuf1_DOL_205_G[0]_1 ),
    .I0(dout1_7_279),
    .I1(dout1_7_407),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s20  (
    .F(\linebuf1_DOL_206_G[0]_1 ),
    .I0(dout1_7_343),
    .I1(dout1_7_471),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s21  (
    .F(\linebuf1_DOL_207_G[0]_1 ),
    .I0(dout1_7_311),
    .I1(dout1_7_439),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s22  (
    .F(\linebuf1_DOL_208_G[0]_1 ),
    .I0(dout1_7_375),
    .I1(dout1_7_503),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s23  (
    .F(\linebuf1_DOL_209_G[0]_1 ),
    .I0(dout1_7_271),
    .I1(dout1_7_399),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s24  (
    .F(\linebuf1_DOL_210_G[0]_1 ),
    .I0(dout1_7_335),
    .I1(dout1_7_463),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s25  (
    .F(\linebuf1_DOL_211_G[0]_1 ),
    .I0(dout1_7_303),
    .I1(dout1_7_431),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s26  (
    .F(\linebuf1_DOL_212_G[0]_1 ),
    .I0(dout1_7_367),
    .I1(dout1_7_495),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s27  (
    .F(\linebuf1_DOL_213_G[0]_1 ),
    .I0(dout1_7_287),
    .I1(dout1_7_415),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s28  (
    .F(\linebuf1_DOL_214_G[0]_1 ),
    .I0(dout1_7_351),
    .I1(dout1_7_479),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s29  (
    .F(\linebuf1_DOL_215_G[0]_1 ),
    .I0(dout1_7_319),
    .I1(dout1_7_447),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_186_G[0]_s30  (
    .F(\linebuf1_DOL_216_G[0]_1 ),
    .I0(dout1_7_383),
    .I1(dout1_7_511),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_186_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s15  (
    .F(\linebuf1_DOL_232_G[0]_1 ),
    .I0(dout1_7_264),
    .I1(dout1_7_392),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s16  (
    .F(\linebuf1_DOL_233_G[0]_1 ),
    .I0(dout1_7_328),
    .I1(dout1_7_456),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s17  (
    .F(\linebuf1_DOL_234_G[0]_1 ),
    .I0(dout1_7_296),
    .I1(dout1_7_424),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s18  (
    .F(\linebuf1_DOL_235_G[0]_1 ),
    .I0(dout1_7_360),
    .I1(dout1_7_488),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s19  (
    .F(\linebuf1_DOL_236_G[0]_1 ),
    .I0(dout1_7_280),
    .I1(dout1_7_408),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s20  (
    .F(\linebuf1_DOL_237_G[0]_1 ),
    .I0(dout1_7_344),
    .I1(dout1_7_472),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s21  (
    .F(\linebuf1_DOL_238_G[0]_1 ),
    .I0(dout1_7_312),
    .I1(dout1_7_440),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s22  (
    .F(\linebuf1_DOL_239_G[0]_1 ),
    .I0(dout1_7_376),
    .I1(dout1_7_504),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s23  (
    .F(\linebuf1_DOL_240_G[0]_1 ),
    .I0(dout1_7_272),
    .I1(dout1_7_400),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s24  (
    .F(\linebuf1_DOL_241_G[0]_1 ),
    .I0(dout1_7_336),
    .I1(dout1_7_464),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s25  (
    .F(\linebuf1_DOL_242_G[0]_1 ),
    .I0(dout1_7_304),
    .I1(dout1_7_432),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s26  (
    .F(\linebuf1_DOL_243_G[0]_1 ),
    .I0(dout1_7_368),
    .I1(dout1_7_496),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s27  (
    .F(\linebuf1_DOL_244_G[0]_1 ),
    .I0(dout1_7_288),
    .I1(dout1_7_416),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s28  (
    .F(\linebuf1_DOL_245_G[0]_1 ),
    .I0(dout1_7_352),
    .I1(dout1_7_480),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s29  (
    .F(\linebuf1_DOL_246_G[0]_1 ),
    .I0(dout1_7_320),
    .I1(dout1_7_448),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf1_DOL_217_G[0]_s30  (
    .F(\linebuf1_DOL_247_G[0]_1 ),
    .I0(dout1_7_384),
    .I1(dout1_7_512),
    .I2(addr1[0]) 
);
defparam \linebuf1_DOL_217_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s15  (
    .F(\linebuf2_DOL_15_G[0]_1 ),
    .I0(dout2_7_257),
    .I1(dout2_7_385),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s16  (
    .F(\linebuf2_DOL_16_G[0]_1 ),
    .I0(dout2_7_321),
    .I1(dout2_7_449),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s17  (
    .F(\linebuf2_DOL_17_G[0]_1 ),
    .I0(dout2_7_289),
    .I1(dout2_7_417),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s18  (
    .F(\linebuf2_DOL_18_G[0]_1 ),
    .I0(dout2_7_353),
    .I1(dout2_7_481),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s19  (
    .F(\linebuf2_DOL_19_G[0]_1 ),
    .I0(dout2_7_273),
    .I1(dout2_7_401),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s20  (
    .F(\linebuf2_DOL_20_G[0]_1 ),
    .I0(dout2_7_337),
    .I1(dout2_7_465),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s21  (
    .F(\linebuf2_DOL_21_G[0]_1 ),
    .I0(dout2_7_305),
    .I1(dout2_7_433),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s22  (
    .F(\linebuf2_DOL_22_G[0]_1 ),
    .I0(dout2_7_369),
    .I1(dout2_7_497),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s23  (
    .F(\linebuf2_DOL_23_G[0]_1 ),
    .I0(dout2_7_265),
    .I1(dout2_7_393),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s24  (
    .F(\linebuf2_DOL_24_G[0]_1 ),
    .I0(dout2_7_329),
    .I1(dout2_7_457),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s25  (
    .F(\linebuf2_DOL_25_G[0]_1 ),
    .I0(dout2_7_297),
    .I1(dout2_7_425),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s26  (
    .F(\linebuf2_DOL_26_G[0]_1 ),
    .I0(dout2_7_361),
    .I1(dout2_7_489),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s27  (
    .F(\linebuf2_DOL_27_G[0]_1 ),
    .I0(dout2_7_281),
    .I1(dout2_7_409),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s28  (
    .F(\linebuf2_DOL_28_G[0]_1 ),
    .I0(dout2_7_345),
    .I1(dout2_7_473),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s29  (
    .F(\linebuf2_DOL_29_G[0]_1 ),
    .I0(dout2_7_313),
    .I1(dout2_7_441),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_0_G[0]_s30  (
    .F(\linebuf2_DOL_30_G[0]_1 ),
    .I0(dout2_7_377),
    .I1(dout2_7_505),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_0_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s15  (
    .F(\linebuf2_DOL_46_G[0]_1 ),
    .I0(dout2_7_258),
    .I1(dout2_7_386),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s16  (
    .F(\linebuf2_DOL_47_G[0]_1 ),
    .I0(dout2_7_322),
    .I1(dout2_7_450),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s17  (
    .F(\linebuf2_DOL_48_G[0]_1 ),
    .I0(dout2_7_290),
    .I1(dout2_7_418),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s18  (
    .F(\linebuf2_DOL_49_G[0]_1 ),
    .I0(dout2_7_354),
    .I1(dout2_7_482),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s19  (
    .F(\linebuf2_DOL_50_G[0]_1 ),
    .I0(dout2_7_274),
    .I1(dout2_7_402),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s20  (
    .F(\linebuf2_DOL_51_G[0]_1 ),
    .I0(dout2_7_338),
    .I1(dout2_7_466),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s21  (
    .F(\linebuf2_DOL_52_G[0]_1 ),
    .I0(dout2_7_306),
    .I1(dout2_7_434),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s22  (
    .F(\linebuf2_DOL_53_G[0]_1 ),
    .I0(dout2_7_370),
    .I1(dout2_7_498),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s23  (
    .F(\linebuf2_DOL_54_G[0]_1 ),
    .I0(dout2_7_266),
    .I1(dout2_7_394),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s24  (
    .F(\linebuf2_DOL_55_G[0]_1 ),
    .I0(dout2_7_330),
    .I1(dout2_7_458),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s25  (
    .F(\linebuf2_DOL_56_G[0]_1 ),
    .I0(dout2_7_298),
    .I1(dout2_7_426),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s26  (
    .F(\linebuf2_DOL_57_G[0]_1 ),
    .I0(dout2_7_362),
    .I1(dout2_7_490),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s27  (
    .F(\linebuf2_DOL_58_G[0]_1 ),
    .I0(dout2_7_282),
    .I1(dout2_7_410),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s28  (
    .F(\linebuf2_DOL_59_G[0]_1 ),
    .I0(dout2_7_346),
    .I1(dout2_7_474),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s29  (
    .F(\linebuf2_DOL_60_G[0]_1 ),
    .I0(dout2_7_314),
    .I1(dout2_7_442),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_31_G[0]_s30  (
    .F(\linebuf2_DOL_61_G[0]_1 ),
    .I0(dout2_7_378),
    .I1(dout2_7_506),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_31_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s15  (
    .F(\linebuf2_DOL_77_G[0]_1 ),
    .I0(dout2_7_259),
    .I1(dout2_7_387),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s16  (
    .F(\linebuf2_DOL_78_G[0]_1 ),
    .I0(dout2_7_323),
    .I1(dout2_7_451),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s17  (
    .F(\linebuf2_DOL_79_G[0]_1 ),
    .I0(dout2_7_291),
    .I1(dout2_7_419),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s18  (
    .F(\linebuf2_DOL_80_G[0]_1 ),
    .I0(dout2_7_355),
    .I1(dout2_7_483),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s19  (
    .F(\linebuf2_DOL_81_G[0]_1 ),
    .I0(dout2_7_275),
    .I1(dout2_7_403),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s20  (
    .F(\linebuf2_DOL_82_G[0]_1 ),
    .I0(dout2_7_339),
    .I1(dout2_7_467),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s21  (
    .F(\linebuf2_DOL_83_G[0]_1 ),
    .I0(dout2_7_307),
    .I1(dout2_7_435),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s22  (
    .F(\linebuf2_DOL_84_G[0]_1 ),
    .I0(dout2_7_371),
    .I1(dout2_7_499),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s23  (
    .F(\linebuf2_DOL_85_G[0]_1 ),
    .I0(dout2_7_267),
    .I1(dout2_7_395),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s24  (
    .F(\linebuf2_DOL_86_G[0]_1 ),
    .I0(dout2_7_331),
    .I1(dout2_7_459),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s25  (
    .F(\linebuf2_DOL_87_G[0]_1 ),
    .I0(dout2_7_299),
    .I1(dout2_7_427),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s26  (
    .F(\linebuf2_DOL_88_G[0]_1 ),
    .I0(dout2_7_363),
    .I1(dout2_7_491),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s27  (
    .F(\linebuf2_DOL_89_G[0]_1 ),
    .I0(dout2_7_283),
    .I1(dout2_7_411),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s28  (
    .F(\linebuf2_DOL_90_G[0]_1 ),
    .I0(dout2_7_347),
    .I1(dout2_7_475),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s29  (
    .F(\linebuf2_DOL_91_G[0]_1 ),
    .I0(dout2_7_315),
    .I1(dout2_7_443),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_62_G[0]_s30  (
    .F(\linebuf2_DOL_92_G[0]_1 ),
    .I0(dout2_7_379),
    .I1(dout2_7_507),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_62_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s15  (
    .F(\linebuf2_DOL_108_G[0]_1 ),
    .I0(dout2_7_260),
    .I1(dout2_7_388),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s16  (
    .F(\linebuf2_DOL_109_G[0]_1 ),
    .I0(dout2_7_324),
    .I1(dout2_7_452),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s17  (
    .F(\linebuf2_DOL_110_G[0]_1 ),
    .I0(dout2_7_292),
    .I1(dout2_7_420),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s18  (
    .F(\linebuf2_DOL_111_G[0]_1 ),
    .I0(dout2_7_356),
    .I1(dout2_7_484),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s19  (
    .F(\linebuf2_DOL_112_G[0]_1 ),
    .I0(dout2_7_276),
    .I1(dout2_7_404),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s20  (
    .F(\linebuf2_DOL_113_G[0]_1 ),
    .I0(dout2_7_340),
    .I1(dout2_7_468),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s21  (
    .F(\linebuf2_DOL_114_G[0]_1 ),
    .I0(dout2_7_308),
    .I1(dout2_7_436),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s22  (
    .F(\linebuf2_DOL_115_G[0]_1 ),
    .I0(dout2_7_372),
    .I1(dout2_7_500),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s23  (
    .F(\linebuf2_DOL_116_G[0]_1 ),
    .I0(dout2_7_268),
    .I1(dout2_7_396),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s24  (
    .F(\linebuf2_DOL_117_G[0]_1 ),
    .I0(dout2_7_332),
    .I1(dout2_7_460),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s25  (
    .F(\linebuf2_DOL_118_G[0]_1 ),
    .I0(dout2_7_300),
    .I1(dout2_7_428),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s26  (
    .F(\linebuf2_DOL_119_G[0]_1 ),
    .I0(dout2_7_364),
    .I1(dout2_7_492),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s27  (
    .F(\linebuf2_DOL_120_G[0]_1 ),
    .I0(dout2_7_284),
    .I1(dout2_7_412),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s28  (
    .F(\linebuf2_DOL_121_G[0]_1 ),
    .I0(dout2_7_348),
    .I1(dout2_7_476),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s29  (
    .F(\linebuf2_DOL_122_G[0]_1 ),
    .I0(dout2_7_316),
    .I1(dout2_7_444),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_93_G[0]_s30  (
    .F(\linebuf2_DOL_123_G[0]_1 ),
    .I0(dout2_7_380),
    .I1(dout2_7_508),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_93_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s15  (
    .F(\linebuf2_DOL_139_G[0]_1 ),
    .I0(dout2_7_261),
    .I1(dout2_7_389),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s16  (
    .F(\linebuf2_DOL_140_G[0]_1 ),
    .I0(dout2_7_325),
    .I1(dout2_7_453),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s17  (
    .F(\linebuf2_DOL_141_G[0]_1 ),
    .I0(dout2_7_293),
    .I1(dout2_7_421),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s18  (
    .F(\linebuf2_DOL_142_G[0]_1 ),
    .I0(dout2_7_357),
    .I1(dout2_7_485),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s19  (
    .F(\linebuf2_DOL_143_G[0]_1 ),
    .I0(dout2_7_277),
    .I1(dout2_7_405),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s20  (
    .F(\linebuf2_DOL_144_G[0]_1 ),
    .I0(dout2_7_341),
    .I1(dout2_7_469),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s21  (
    .F(\linebuf2_DOL_145_G[0]_1 ),
    .I0(dout2_7_309),
    .I1(dout2_7_437),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s22  (
    .F(\linebuf2_DOL_146_G[0]_1 ),
    .I0(dout2_7_373),
    .I1(dout2_7_501),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s23  (
    .F(\linebuf2_DOL_147_G[0]_1 ),
    .I0(dout2_7_269),
    .I1(dout2_7_397),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s24  (
    .F(\linebuf2_DOL_148_G[0]_1 ),
    .I0(dout2_7_333),
    .I1(dout2_7_461),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s25  (
    .F(\linebuf2_DOL_149_G[0]_1 ),
    .I0(dout2_7_301),
    .I1(dout2_7_429),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s26  (
    .F(\linebuf2_DOL_150_G[0]_1 ),
    .I0(dout2_7_365),
    .I1(dout2_7_493),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s27  (
    .F(\linebuf2_DOL_151_G[0]_1 ),
    .I0(dout2_7_285),
    .I1(dout2_7_413),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s28  (
    .F(\linebuf2_DOL_152_G[0]_1 ),
    .I0(dout2_7_349),
    .I1(dout2_7_477),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s29  (
    .F(\linebuf2_DOL_153_G[0]_1 ),
    .I0(dout2_7_317),
    .I1(dout2_7_445),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_124_G[0]_s30  (
    .F(\linebuf2_DOL_154_G[0]_1 ),
    .I0(dout2_7_381),
    .I1(dout2_7_509),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_124_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s15  (
    .F(\linebuf2_DOL_170_G[0]_1 ),
    .I0(dout2_7_262),
    .I1(dout2_7_390),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s16  (
    .F(\linebuf2_DOL_171_G[0]_1 ),
    .I0(dout2_7_326),
    .I1(dout2_7_454),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s17  (
    .F(\linebuf2_DOL_172_G[0]_1 ),
    .I0(dout2_7_294),
    .I1(dout2_7_422),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s18  (
    .F(\linebuf2_DOL_173_G[0]_1 ),
    .I0(dout2_7_358),
    .I1(dout2_7_486),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s19  (
    .F(\linebuf2_DOL_174_G[0]_1 ),
    .I0(dout2_7_278),
    .I1(dout2_7_406),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s20  (
    .F(\linebuf2_DOL_175_G[0]_1 ),
    .I0(dout2_7_342),
    .I1(dout2_7_470),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s21  (
    .F(\linebuf2_DOL_176_G[0]_1 ),
    .I0(dout2_7_310),
    .I1(dout2_7_438),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s22  (
    .F(\linebuf2_DOL_177_G[0]_1 ),
    .I0(dout2_7_374),
    .I1(dout2_7_502),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s23  (
    .F(\linebuf2_DOL_178_G[0]_1 ),
    .I0(dout2_7_270),
    .I1(dout2_7_398),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s24  (
    .F(\linebuf2_DOL_179_G[0]_1 ),
    .I0(dout2_7_334),
    .I1(dout2_7_462),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s25  (
    .F(\linebuf2_DOL_180_G[0]_1 ),
    .I0(dout2_7_302),
    .I1(dout2_7_430),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s26  (
    .F(\linebuf2_DOL_181_G[0]_1 ),
    .I0(dout2_7_366),
    .I1(dout2_7_494),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s27  (
    .F(\linebuf2_DOL_182_G[0]_1 ),
    .I0(dout2_7_286),
    .I1(dout2_7_414),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s28  (
    .F(\linebuf2_DOL_183_G[0]_1 ),
    .I0(dout2_7_350),
    .I1(dout2_7_478),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s29  (
    .F(\linebuf2_DOL_184_G[0]_1 ),
    .I0(dout2_7_318),
    .I1(dout2_7_446),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_155_G[0]_s30  (
    .F(\linebuf2_DOL_185_G[0]_1 ),
    .I0(dout2_7_382),
    .I1(dout2_7_510),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_155_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s15  (
    .F(\linebuf2_DOL_201_G[0]_1 ),
    .I0(dout2_7_263),
    .I1(dout2_7_391),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s16  (
    .F(\linebuf2_DOL_202_G[0]_1 ),
    .I0(dout2_7_327),
    .I1(dout2_7_455),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s17  (
    .F(\linebuf2_DOL_203_G[0]_1 ),
    .I0(dout2_7_295),
    .I1(dout2_7_423),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s18  (
    .F(\linebuf2_DOL_204_G[0]_1 ),
    .I0(dout2_7_359),
    .I1(dout2_7_487),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s19  (
    .F(\linebuf2_DOL_205_G[0]_1 ),
    .I0(dout2_7_279),
    .I1(dout2_7_407),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s20  (
    .F(\linebuf2_DOL_206_G[0]_1 ),
    .I0(dout2_7_343),
    .I1(dout2_7_471),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s21  (
    .F(\linebuf2_DOL_207_G[0]_1 ),
    .I0(dout2_7_311),
    .I1(dout2_7_439),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s22  (
    .F(\linebuf2_DOL_208_G[0]_1 ),
    .I0(dout2_7_375),
    .I1(dout2_7_503),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s23  (
    .F(\linebuf2_DOL_209_G[0]_1 ),
    .I0(dout2_7_271),
    .I1(dout2_7_399),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s24  (
    .F(\linebuf2_DOL_210_G[0]_1 ),
    .I0(dout2_7_335),
    .I1(dout2_7_463),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s25  (
    .F(\linebuf2_DOL_211_G[0]_1 ),
    .I0(dout2_7_303),
    .I1(dout2_7_431),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s26  (
    .F(\linebuf2_DOL_212_G[0]_1 ),
    .I0(dout2_7_367),
    .I1(dout2_7_495),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s27  (
    .F(\linebuf2_DOL_213_G[0]_1 ),
    .I0(dout2_7_287),
    .I1(dout2_7_415),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s28  (
    .F(\linebuf2_DOL_214_G[0]_1 ),
    .I0(dout2_7_351),
    .I1(dout2_7_479),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s29  (
    .F(\linebuf2_DOL_215_G[0]_1 ),
    .I0(dout2_7_319),
    .I1(dout2_7_447),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_186_G[0]_s30  (
    .F(\linebuf2_DOL_216_G[0]_1 ),
    .I0(dout2_7_383),
    .I1(dout2_7_511),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_186_G[0]_s30 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s15  (
    .F(\linebuf2_DOL_232_G[0]_1 ),
    .I0(dout2_7_264),
    .I1(dout2_7_392),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s15 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s16  (
    .F(\linebuf2_DOL_233_G[0]_1 ),
    .I0(dout2_7_328),
    .I1(dout2_7_456),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s16 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s17  (
    .F(\linebuf2_DOL_234_G[0]_1 ),
    .I0(dout2_7_296),
    .I1(dout2_7_424),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s17 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s18  (
    .F(\linebuf2_DOL_235_G[0]_1 ),
    .I0(dout2_7_360),
    .I1(dout2_7_488),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s18 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s19  (
    .F(\linebuf2_DOL_236_G[0]_1 ),
    .I0(dout2_7_280),
    .I1(dout2_7_408),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s19 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s20  (
    .F(\linebuf2_DOL_237_G[0]_1 ),
    .I0(dout2_7_344),
    .I1(dout2_7_472),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s20 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s21  (
    .F(\linebuf2_DOL_238_G[0]_1 ),
    .I0(dout2_7_312),
    .I1(dout2_7_440),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s21 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s22  (
    .F(\linebuf2_DOL_239_G[0]_1 ),
    .I0(dout2_7_376),
    .I1(dout2_7_504),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s22 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s23  (
    .F(\linebuf2_DOL_240_G[0]_1 ),
    .I0(dout2_7_272),
    .I1(dout2_7_400),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s23 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s24  (
    .F(\linebuf2_DOL_241_G[0]_1 ),
    .I0(dout2_7_336),
    .I1(dout2_7_464),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s24 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s25  (
    .F(\linebuf2_DOL_242_G[0]_1 ),
    .I0(dout2_7_304),
    .I1(dout2_7_432),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s25 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s26  (
    .F(\linebuf2_DOL_243_G[0]_1 ),
    .I0(dout2_7_368),
    .I1(dout2_7_496),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s26 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s27  (
    .F(\linebuf2_DOL_244_G[0]_1 ),
    .I0(dout2_7_288),
    .I1(dout2_7_416),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s27 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s28  (
    .F(\linebuf2_DOL_245_G[0]_1 ),
    .I0(dout2_7_352),
    .I1(dout2_7_480),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s28 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s29  (
    .F(\linebuf2_DOL_246_G[0]_1 ),
    .I0(dout2_7_320),
    .I1(dout2_7_448),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s29 .INIT=8'hCA;
  LUT3 \linebuf2_DOL_217_G[0]_s30  (
    .F(\linebuf2_DOL_247_G[0]_1 ),
    .I0(dout2_7_384),
    .I1(dout2_7_512),
    .I2(addr2[0]) 
);
defparam \linebuf2_DOL_217_G[0]_s30 .INIT=8'hCA;
  RAM16S4 linebuf1_linebuf1_0_0_s (
    .DO({dout1_7_260,dout1_7_259,dout1_7_258,dout1_7_257}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1[4]),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_0_1_s (
    .DO({dout1_7_264,dout1_7_263,dout1_7_262,dout1_7_261}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1[4]),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_1_0_s (
    .DO({dout1_7_268,dout1_7_267,dout1_7_266,dout1_7_265}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_257),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_1_1_s (
    .DO({dout1_7_272,dout1_7_271,dout1_7_270,dout1_7_269}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_257),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_2_0_s (
    .DO({dout1_7_276,dout1_7_275,dout1_7_274,dout1_7_273}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_255),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_2_1_s (
    .DO({dout1_7_280,dout1_7_279,dout1_7_278,dout1_7_277}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_255),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_3_0_s (
    .DO({dout1_7_284,dout1_7_283,dout1_7_282,dout1_7_281}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_143),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_3_1_s (
    .DO({dout1_7_288,dout1_7_287,dout1_7_286,dout1_7_285}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_143),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_4_0_s (
    .DO({dout1_7_292,dout1_7_291,dout1_7_290,dout1_7_289}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_145),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_4_1_s (
    .DO({dout1_7_296,dout1_7_295,dout1_7_294,dout1_7_293}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_145),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_5_0_s (
    .DO({dout1_7_300,dout1_7_299,dout1_7_298,dout1_7_297}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_253),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_5_1_s (
    .DO({dout1_7_304,dout1_7_303,dout1_7_302,dout1_7_301}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_253),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_6_0_s (
    .DO({dout1_7_308,dout1_7_307,dout1_7_306,dout1_7_305}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_251),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_6_1_s (
    .DO({dout1_7_312,dout1_7_311,dout1_7_310,dout1_7_309}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_251),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_7_0_s (
    .DO({dout1_7_316,dout1_7_315,dout1_7_314,dout1_7_313}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_249),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_7_1_s (
    .DO({dout1_7_320,dout1_7_319,dout1_7_318,dout1_7_317}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_249),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_8_0_s (
    .DO({dout1_7_324,dout1_7_323,dout1_7_322,dout1_7_321}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_153),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_8_1_s (
    .DO({dout1_7_328,dout1_7_327,dout1_7_326,dout1_7_325}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_153),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_9_0_s (
    .DO({dout1_7_332,dout1_7_331,dout1_7_330,dout1_7_329}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_155),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_9_1_s (
    .DO({dout1_7_336,dout1_7_335,dout1_7_334,dout1_7_333}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_155),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_10_0_s (
    .DO({dout1_7_340,dout1_7_339,dout1_7_338,dout1_7_337}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_157),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_10_1_s (
    .DO({dout1_7_344,dout1_7_343,dout1_7_342,dout1_7_341}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_157),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_11_0_s (
    .DO({dout1_7_348,dout1_7_347,dout1_7_346,dout1_7_345}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_159),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_11_1_s (
    .DO({dout1_7_352,dout1_7_351,dout1_7_350,dout1_7_349}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_159),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_12_0_s (
    .DO({dout1_7_356,dout1_7_355,dout1_7_354,dout1_7_353}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_161),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_12_1_s (
    .DO({dout1_7_360,dout1_7_359,dout1_7_358,dout1_7_357}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_161),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_13_0_s (
    .DO({dout1_7_364,dout1_7_363,dout1_7_362,dout1_7_361}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_163),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_13_1_s (
    .DO({dout1_7_368,dout1_7_367,dout1_7_366,dout1_7_365}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_163),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_14_0_s (
    .DO({dout1_7_372,dout1_7_371,dout1_7_370,dout1_7_369}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_165),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_14_1_s (
    .DO({dout1_7_376,dout1_7_375,dout1_7_374,dout1_7_373}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_165),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_15_0_s (
    .DO({dout1_7_380,dout1_7_379,dout1_7_378,dout1_7_377}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_167),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_15_1_s (
    .DO({dout1_7_384,dout1_7_383,dout1_7_382,dout1_7_381}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_167),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_16_0_s (
    .DO({dout1_7_388,dout1_7_387,dout1_7_386,dout1_7_385}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_217),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_16_1_s (
    .DO({dout1_7_392,dout1_7_391,dout1_7_390,dout1_7_389}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_217),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_17_0_s (
    .DO({dout1_7_396,dout1_7_395,dout1_7_394,dout1_7_393}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_221),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_17_1_s (
    .DO({dout1_7_400,dout1_7_399,dout1_7_398,dout1_7_397}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_221),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_18_0_s (
    .DO({dout1_7_404,dout1_7_403,dout1_7_402,dout1_7_401}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_225),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_18_1_s (
    .DO({dout1_7_408,dout1_7_407,dout1_7_406,dout1_7_405}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_225),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_19_0_s (
    .DO({dout1_7_412,dout1_7_411,dout1_7_410,dout1_7_409}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_229),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_19_1_s (
    .DO({dout1_7_416,dout1_7_415,dout1_7_414,dout1_7_413}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_229),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_20_0_s (
    .DO({dout1_7_420,dout1_7_419,dout1_7_418,dout1_7_417}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_233),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_20_1_s (
    .DO({dout1_7_424,dout1_7_423,dout1_7_422,dout1_7_421}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_233),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_21_0_s (
    .DO({dout1_7_428,dout1_7_427,dout1_7_426,dout1_7_425}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_237),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_21_1_s (
    .DO({dout1_7_432,dout1_7_431,dout1_7_430,dout1_7_429}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_237),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_22_0_s (
    .DO({dout1_7_436,dout1_7_435,dout1_7_434,dout1_7_433}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_241),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_22_1_s (
    .DO({dout1_7_440,dout1_7_439,dout1_7_438,dout1_7_437}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_241),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_23_0_s (
    .DO({dout1_7_444,dout1_7_443,dout1_7_442,dout1_7_441}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_245),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_23_1_s (
    .DO({dout1_7_448,dout1_7_447,dout1_7_446,dout1_7_445}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_245),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_24_0_s (
    .DO({dout1_7_452,dout1_7_451,dout1_7_450,dout1_7_449}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_215),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_24_1_s (
    .DO({dout1_7_456,dout1_7_455,dout1_7_454,dout1_7_453}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_215),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_25_0_s (
    .DO({dout1_7_460,dout1_7_459,dout1_7_458,dout1_7_457}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_219),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_25_1_s (
    .DO({dout1_7_464,dout1_7_463,dout1_7_462,dout1_7_461}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_219),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_26_0_s (
    .DO({dout1_7_468,dout1_7_467,dout1_7_466,dout1_7_465}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_223),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_26_1_s (
    .DO({dout1_7_472,dout1_7_471,dout1_7_470,dout1_7_469}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_223),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_27_0_s (
    .DO({dout1_7_476,dout1_7_475,dout1_7_474,dout1_7_473}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_227),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_27_1_s (
    .DO({dout1_7_480,dout1_7_479,dout1_7_478,dout1_7_477}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_227),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_28_0_s (
    .DO({dout1_7_484,dout1_7_483,dout1_7_482,dout1_7_481}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_231),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_28_1_s (
    .DO({dout1_7_488,dout1_7_487,dout1_7_486,dout1_7_485}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_231),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_29_0_s (
    .DO({dout1_7_492,dout1_7_491,dout1_7_490,dout1_7_489}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_235),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_29_1_s (
    .DO({dout1_7_496,dout1_7_495,dout1_7_494,dout1_7_493}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_235),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_30_0_s (
    .DO({dout1_7_500,dout1_7_499,dout1_7_498,dout1_7_497}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_239),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_30_1_s (
    .DO({dout1_7_504,dout1_7_503,dout1_7_502,dout1_7_501}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_239),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_31_0_s (
    .DO({dout1_7_508,dout1_7_507,dout1_7_506,dout1_7_505}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_243),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf1_linebuf1_31_1_s (
    .DO({dout1_7_512,dout1_7_511,dout1_7_510,dout1_7_509}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr1[5],addr1[6],addr1[7],addr1[8]}),
    .WRE(addr1_4_243),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_0_0_s (
    .DO({dout2_7_260,dout2_7_259,dout2_7_258,dout2_7_257}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2[4]),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_0_1_s (
    .DO({dout2_7_264,dout2_7_263,dout2_7_262,dout2_7_261}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2[4]),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_1_0_s (
    .DO({dout2_7_268,dout2_7_267,dout2_7_266,dout2_7_265}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_139),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_1_1_s (
    .DO({dout2_7_272,dout2_7_271,dout2_7_270,dout2_7_269}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_139),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_2_0_s (
    .DO({dout2_7_276,dout2_7_275,dout2_7_274,dout2_7_273}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_141),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_2_1_s (
    .DO({dout2_7_280,dout2_7_279,dout2_7_278,dout2_7_277}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_141),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_3_0_s (
    .DO({dout2_7_284,dout2_7_283,dout2_7_282,dout2_7_281}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_143),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_3_1_s (
    .DO({dout2_7_288,dout2_7_287,dout2_7_286,dout2_7_285}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_143),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_4_0_s (
    .DO({dout2_7_292,dout2_7_291,dout2_7_290,dout2_7_289}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_145),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_4_1_s (
    .DO({dout2_7_296,dout2_7_295,dout2_7_294,dout2_7_293}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_145),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_5_0_s (
    .DO({dout2_7_300,dout2_7_299,dout2_7_298,dout2_7_297}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_147),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_5_1_s (
    .DO({dout2_7_304,dout2_7_303,dout2_7_302,dout2_7_301}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_147),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_6_0_s (
    .DO({dout2_7_308,dout2_7_307,dout2_7_306,dout2_7_305}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_149),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_6_1_s (
    .DO({dout2_7_312,dout2_7_311,dout2_7_310,dout2_7_309}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_149),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_7_0_s (
    .DO({dout2_7_316,dout2_7_315,dout2_7_314,dout2_7_313}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_151),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_7_1_s (
    .DO({dout2_7_320,dout2_7_319,dout2_7_318,dout2_7_317}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_151),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_8_0_s (
    .DO({dout2_7_324,dout2_7_323,dout2_7_322,dout2_7_321}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_153),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_8_1_s (
    .DO({dout2_7_328,dout2_7_327,dout2_7_326,dout2_7_325}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_153),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_9_0_s (
    .DO({dout2_7_332,dout2_7_331,dout2_7_330,dout2_7_329}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_155),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_9_1_s (
    .DO({dout2_7_336,dout2_7_335,dout2_7_334,dout2_7_333}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_155),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_10_0_s (
    .DO({dout2_7_340,dout2_7_339,dout2_7_338,dout2_7_337}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_157),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_10_1_s (
    .DO({dout2_7_344,dout2_7_343,dout2_7_342,dout2_7_341}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_157),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_11_0_s (
    .DO({dout2_7_348,dout2_7_347,dout2_7_346,dout2_7_345}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_159),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_11_1_s (
    .DO({dout2_7_352,dout2_7_351,dout2_7_350,dout2_7_349}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_159),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_12_0_s (
    .DO({dout2_7_356,dout2_7_355,dout2_7_354,dout2_7_353}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_161),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_12_1_s (
    .DO({dout2_7_360,dout2_7_359,dout2_7_358,dout2_7_357}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_161),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_13_0_s (
    .DO({dout2_7_364,dout2_7_363,dout2_7_362,dout2_7_361}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_163),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_13_1_s (
    .DO({dout2_7_368,dout2_7_367,dout2_7_366,dout2_7_365}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_163),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_14_0_s (
    .DO({dout2_7_372,dout2_7_371,dout2_7_370,dout2_7_369}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_165),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_14_1_s (
    .DO({dout2_7_376,dout2_7_375,dout2_7_374,dout2_7_373}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_165),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_15_0_s (
    .DO({dout2_7_380,dout2_7_379,dout2_7_378,dout2_7_377}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_167),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_15_1_s (
    .DO({dout2_7_384,dout2_7_383,dout2_7_382,dout2_7_381}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_167),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_16_0_s (
    .DO({dout2_7_388,dout2_7_387,dout2_7_386,dout2_7_385}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_169),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_16_1_s (
    .DO({dout2_7_392,dout2_7_391,dout2_7_390,dout2_7_389}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_169),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_17_0_s (
    .DO({dout2_7_396,dout2_7_395,dout2_7_394,dout2_7_393}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_171),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_17_1_s (
    .DO({dout2_7_400,dout2_7_399,dout2_7_398,dout2_7_397}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_171),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_18_0_s (
    .DO({dout2_7_404,dout2_7_403,dout2_7_402,dout2_7_401}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_173),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_18_1_s (
    .DO({dout2_7_408,dout2_7_407,dout2_7_406,dout2_7_405}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_173),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_19_0_s (
    .DO({dout2_7_412,dout2_7_411,dout2_7_410,dout2_7_409}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_175),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_19_1_s (
    .DO({dout2_7_416,dout2_7_415,dout2_7_414,dout2_7_413}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_175),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_20_0_s (
    .DO({dout2_7_420,dout2_7_419,dout2_7_418,dout2_7_417}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_177),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_20_1_s (
    .DO({dout2_7_424,dout2_7_423,dout2_7_422,dout2_7_421}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_177),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_21_0_s (
    .DO({dout2_7_428,dout2_7_427,dout2_7_426,dout2_7_425}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_179),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_21_1_s (
    .DO({dout2_7_432,dout2_7_431,dout2_7_430,dout2_7_429}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_179),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_22_0_s (
    .DO({dout2_7_436,dout2_7_435,dout2_7_434,dout2_7_433}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_181),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_22_1_s (
    .DO({dout2_7_440,dout2_7_439,dout2_7_438,dout2_7_437}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_181),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_23_0_s (
    .DO({dout2_7_444,dout2_7_443,dout2_7_442,dout2_7_441}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_183),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_23_1_s (
    .DO({dout2_7_448,dout2_7_447,dout2_7_446,dout2_7_445}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_183),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_24_0_s (
    .DO({dout2_7_452,dout2_7_451,dout2_7_450,dout2_7_449}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_185),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_24_1_s (
    .DO({dout2_7_456,dout2_7_455,dout2_7_454,dout2_7_453}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_185),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_25_0_s (
    .DO({dout2_7_460,dout2_7_459,dout2_7_458,dout2_7_457}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_187),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_25_1_s (
    .DO({dout2_7_464,dout2_7_463,dout2_7_462,dout2_7_461}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_187),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_26_0_s (
    .DO({dout2_7_468,dout2_7_467,dout2_7_466,dout2_7_465}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_189),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_26_1_s (
    .DO({dout2_7_472,dout2_7_471,dout2_7_470,dout2_7_469}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_189),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_27_0_s (
    .DO({dout2_7_476,dout2_7_475,dout2_7_474,dout2_7_473}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_191),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_27_1_s (
    .DO({dout2_7_480,dout2_7_479,dout2_7_478,dout2_7_477}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_191),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_28_0_s (
    .DO({dout2_7_484,dout2_7_483,dout2_7_482,dout2_7_481}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_193),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_28_1_s (
    .DO({dout2_7_488,dout2_7_487,dout2_7_486,dout2_7_485}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_193),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_29_0_s (
    .DO({dout2_7_492,dout2_7_491,dout2_7_490,dout2_7_489}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_195),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_29_1_s (
    .DO({dout2_7_496,dout2_7_495,dout2_7_494,dout2_7_493}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_195),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_30_0_s (
    .DO({dout2_7_500,dout2_7_499,dout2_7_498,dout2_7_497}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_197),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_30_1_s (
    .DO({dout2_7_504,dout2_7_503,dout2_7_502,dout2_7_501}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_197),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_31_0_s (
    .DO({dout2_7_508,dout2_7_507,dout2_7_506,dout2_7_505}),
    .DI({din[4],din[5],din[6],din[7]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_199),
    .CLK(clk_50_w) 
);
  RAM16S4 linebuf2_linebuf2_31_1_s (
    .DO({dout2_7_512,dout2_7_511,dout2_7_510,dout2_7_509}),
    .DI({din[0],din[1],din[2],din[3]}),
    .AD({addr2[5],addr2[6],addr2[7],addr2[8]}),
    .WRE(addr2_4_199),
    .CLK(clk_50_w) 
);
  MUX2_LUT5 \linebuf1_DOL_0_G[0]_s7  (
    .O(\linebuf1_DOL_7_G[3]_2 ),
    .I0(\linebuf1_DOL_15_G[0]_1 ),
    .I1(\linebuf1_DOL_16_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_0_G[0]_s8  (
    .O(\linebuf1_DOL_8_G[3]_2 ),
    .I0(\linebuf1_DOL_17_G[0]_1 ),
    .I1(\linebuf1_DOL_18_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_0_G[0]_s9  (
    .O(\linebuf1_DOL_9_G[3]_2 ),
    .I0(\linebuf1_DOL_19_G[0]_1 ),
    .I1(\linebuf1_DOL_20_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_0_G[0]_s10  (
    .O(\linebuf1_DOL_10_G[3]_2 ),
    .I0(\linebuf1_DOL_21_G[0]_1 ),
    .I1(\linebuf1_DOL_22_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_0_G[0]_s11  (
    .O(\linebuf1_DOL_11_G[3]_2 ),
    .I0(\linebuf1_DOL_23_G[0]_1 ),
    .I1(\linebuf1_DOL_24_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_0_G[0]_s12  (
    .O(\linebuf1_DOL_12_G[3]_2 ),
    .I0(\linebuf1_DOL_25_G[0]_1 ),
    .I1(\linebuf1_DOL_26_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_0_G[0]_s13  (
    .O(\linebuf1_DOL_13_G[3]_2 ),
    .I0(\linebuf1_DOL_27_G[0]_1 ),
    .I1(\linebuf1_DOL_28_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_0_G[0]_s14  (
    .O(\linebuf1_DOL_14_G[3]_2 ),
    .I0(\linebuf1_DOL_29_G[0]_1 ),
    .I1(\linebuf1_DOL_30_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_31_G[0]_s7  (
    .O(\linebuf1_DOL_38_G[3]_2 ),
    .I0(\linebuf1_DOL_46_G[0]_1 ),
    .I1(\linebuf1_DOL_47_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_31_G[0]_s8  (
    .O(\linebuf1_DOL_39_G[3]_2 ),
    .I0(\linebuf1_DOL_48_G[0]_1 ),
    .I1(\linebuf1_DOL_49_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_31_G[0]_s9  (
    .O(\linebuf1_DOL_40_G[3]_2 ),
    .I0(\linebuf1_DOL_50_G[0]_1 ),
    .I1(\linebuf1_DOL_51_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_31_G[0]_s10  (
    .O(\linebuf1_DOL_41_G[3]_2 ),
    .I0(\linebuf1_DOL_52_G[0]_1 ),
    .I1(\linebuf1_DOL_53_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_31_G[0]_s11  (
    .O(\linebuf1_DOL_42_G[3]_2 ),
    .I0(\linebuf1_DOL_54_G[0]_1 ),
    .I1(\linebuf1_DOL_55_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_31_G[0]_s12  (
    .O(\linebuf1_DOL_43_G[3]_2 ),
    .I0(\linebuf1_DOL_56_G[0]_1 ),
    .I1(\linebuf1_DOL_57_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_31_G[0]_s13  (
    .O(\linebuf1_DOL_44_G[3]_2 ),
    .I0(\linebuf1_DOL_58_G[0]_1 ),
    .I1(\linebuf1_DOL_59_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_31_G[0]_s14  (
    .O(\linebuf1_DOL_45_G[3]_2 ),
    .I0(\linebuf1_DOL_60_G[0]_1 ),
    .I1(\linebuf1_DOL_61_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_62_G[0]_s7  (
    .O(\linebuf1_DOL_69_G[3]_2 ),
    .I0(\linebuf1_DOL_77_G[0]_1 ),
    .I1(\linebuf1_DOL_78_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_62_G[0]_s8  (
    .O(\linebuf1_DOL_70_G[3]_2 ),
    .I0(\linebuf1_DOL_79_G[0]_1 ),
    .I1(\linebuf1_DOL_80_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_62_G[0]_s9  (
    .O(\linebuf1_DOL_71_G[3]_2 ),
    .I0(\linebuf1_DOL_81_G[0]_1 ),
    .I1(\linebuf1_DOL_82_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_62_G[0]_s10  (
    .O(\linebuf1_DOL_72_G[3]_2 ),
    .I0(\linebuf1_DOL_83_G[0]_1 ),
    .I1(\linebuf1_DOL_84_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_62_G[0]_s11  (
    .O(\linebuf1_DOL_73_G[3]_2 ),
    .I0(\linebuf1_DOL_85_G[0]_1 ),
    .I1(\linebuf1_DOL_86_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_62_G[0]_s12  (
    .O(\linebuf1_DOL_74_G[3]_2 ),
    .I0(\linebuf1_DOL_87_G[0]_1 ),
    .I1(\linebuf1_DOL_88_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_62_G[0]_s13  (
    .O(\linebuf1_DOL_75_G[3]_2 ),
    .I0(\linebuf1_DOL_89_G[0]_1 ),
    .I1(\linebuf1_DOL_90_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_62_G[0]_s14  (
    .O(\linebuf1_DOL_76_G[3]_2 ),
    .I0(\linebuf1_DOL_91_G[0]_1 ),
    .I1(\linebuf1_DOL_92_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_93_G[0]_s7  (
    .O(\linebuf1_DOL_100_G[3]_2 ),
    .I0(\linebuf1_DOL_108_G[0]_1 ),
    .I1(\linebuf1_DOL_109_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_93_G[0]_s8  (
    .O(\linebuf1_DOL_101_G[3]_2 ),
    .I0(\linebuf1_DOL_110_G[0]_1 ),
    .I1(\linebuf1_DOL_111_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_93_G[0]_s9  (
    .O(\linebuf1_DOL_102_G[3]_2 ),
    .I0(\linebuf1_DOL_112_G[0]_1 ),
    .I1(\linebuf1_DOL_113_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_93_G[0]_s10  (
    .O(\linebuf1_DOL_103_G[3]_2 ),
    .I0(\linebuf1_DOL_114_G[0]_1 ),
    .I1(\linebuf1_DOL_115_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_93_G[0]_s11  (
    .O(\linebuf1_DOL_104_G[3]_2 ),
    .I0(\linebuf1_DOL_116_G[0]_1 ),
    .I1(\linebuf1_DOL_117_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_93_G[0]_s12  (
    .O(\linebuf1_DOL_105_G[3]_2 ),
    .I0(\linebuf1_DOL_118_G[0]_1 ),
    .I1(\linebuf1_DOL_119_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_93_G[0]_s13  (
    .O(\linebuf1_DOL_106_G[3]_2 ),
    .I0(\linebuf1_DOL_120_G[0]_1 ),
    .I1(\linebuf1_DOL_121_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_93_G[0]_s14  (
    .O(\linebuf1_DOL_107_G[3]_2 ),
    .I0(\linebuf1_DOL_122_G[0]_1 ),
    .I1(\linebuf1_DOL_123_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_124_G[0]_s7  (
    .O(\linebuf1_DOL_131_G[3]_2 ),
    .I0(\linebuf1_DOL_139_G[0]_1 ),
    .I1(\linebuf1_DOL_140_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_124_G[0]_s8  (
    .O(\linebuf1_DOL_132_G[3]_2 ),
    .I0(\linebuf1_DOL_141_G[0]_1 ),
    .I1(\linebuf1_DOL_142_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_124_G[0]_s9  (
    .O(\linebuf1_DOL_133_G[3]_2 ),
    .I0(\linebuf1_DOL_143_G[0]_1 ),
    .I1(\linebuf1_DOL_144_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_124_G[0]_s10  (
    .O(\linebuf1_DOL_134_G[3]_2 ),
    .I0(\linebuf1_DOL_145_G[0]_1 ),
    .I1(\linebuf1_DOL_146_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_124_G[0]_s11  (
    .O(\linebuf1_DOL_135_G[3]_2 ),
    .I0(\linebuf1_DOL_147_G[0]_1 ),
    .I1(\linebuf1_DOL_148_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_124_G[0]_s12  (
    .O(\linebuf1_DOL_136_G[3]_2 ),
    .I0(\linebuf1_DOL_149_G[0]_1 ),
    .I1(\linebuf1_DOL_150_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_124_G[0]_s13  (
    .O(\linebuf1_DOL_137_G[3]_2 ),
    .I0(\linebuf1_DOL_151_G[0]_1 ),
    .I1(\linebuf1_DOL_152_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_124_G[0]_s14  (
    .O(\linebuf1_DOL_138_G[3]_2 ),
    .I0(\linebuf1_DOL_153_G[0]_1 ),
    .I1(\linebuf1_DOL_154_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_155_G[0]_s7  (
    .O(\linebuf1_DOL_162_G[3]_2 ),
    .I0(\linebuf1_DOL_170_G[0]_1 ),
    .I1(\linebuf1_DOL_171_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_155_G[0]_s8  (
    .O(\linebuf1_DOL_163_G[3]_2 ),
    .I0(\linebuf1_DOL_172_G[0]_1 ),
    .I1(\linebuf1_DOL_173_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_155_G[0]_s9  (
    .O(\linebuf1_DOL_164_G[3]_2 ),
    .I0(\linebuf1_DOL_174_G[0]_1 ),
    .I1(\linebuf1_DOL_175_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_155_G[0]_s10  (
    .O(\linebuf1_DOL_165_G[3]_2 ),
    .I0(\linebuf1_DOL_176_G[0]_1 ),
    .I1(\linebuf1_DOL_177_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_155_G[0]_s11  (
    .O(\linebuf1_DOL_166_G[3]_2 ),
    .I0(\linebuf1_DOL_178_G[0]_1 ),
    .I1(\linebuf1_DOL_179_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_155_G[0]_s12  (
    .O(\linebuf1_DOL_167_G[3]_2 ),
    .I0(\linebuf1_DOL_180_G[0]_1 ),
    .I1(\linebuf1_DOL_181_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_155_G[0]_s13  (
    .O(\linebuf1_DOL_168_G[3]_2 ),
    .I0(\linebuf1_DOL_182_G[0]_1 ),
    .I1(\linebuf1_DOL_183_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_155_G[0]_s14  (
    .O(\linebuf1_DOL_169_G[3]_2 ),
    .I0(\linebuf1_DOL_184_G[0]_1 ),
    .I1(\linebuf1_DOL_185_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_186_G[0]_s7  (
    .O(\linebuf1_DOL_193_G[3]_2 ),
    .I0(\linebuf1_DOL_201_G[0]_1 ),
    .I1(\linebuf1_DOL_202_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_186_G[0]_s8  (
    .O(\linebuf1_DOL_194_G[3]_2 ),
    .I0(\linebuf1_DOL_203_G[0]_1 ),
    .I1(\linebuf1_DOL_204_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_186_G[0]_s9  (
    .O(\linebuf1_DOL_195_G[3]_2 ),
    .I0(\linebuf1_DOL_205_G[0]_1 ),
    .I1(\linebuf1_DOL_206_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_186_G[0]_s10  (
    .O(\linebuf1_DOL_196_G[3]_2 ),
    .I0(\linebuf1_DOL_207_G[0]_1 ),
    .I1(\linebuf1_DOL_208_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_186_G[0]_s11  (
    .O(\linebuf1_DOL_197_G[3]_2 ),
    .I0(\linebuf1_DOL_209_G[0]_1 ),
    .I1(\linebuf1_DOL_210_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_186_G[0]_s12  (
    .O(\linebuf1_DOL_198_G[3]_2 ),
    .I0(\linebuf1_DOL_211_G[0]_1 ),
    .I1(\linebuf1_DOL_212_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_186_G[0]_s13  (
    .O(\linebuf1_DOL_199_G[3]_2 ),
    .I0(\linebuf1_DOL_213_G[0]_1 ),
    .I1(\linebuf1_DOL_214_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_186_G[0]_s14  (
    .O(\linebuf1_DOL_200_G[3]_2 ),
    .I0(\linebuf1_DOL_215_G[0]_1 ),
    .I1(\linebuf1_DOL_216_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_217_G[0]_s7  (
    .O(\linebuf1_DOL_224_G[3]_2 ),
    .I0(\linebuf1_DOL_232_G[0]_1 ),
    .I1(\linebuf1_DOL_233_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_217_G[0]_s8  (
    .O(\linebuf1_DOL_225_G[3]_2 ),
    .I0(\linebuf1_DOL_234_G[0]_1 ),
    .I1(\linebuf1_DOL_235_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_217_G[0]_s9  (
    .O(\linebuf1_DOL_226_G[3]_2 ),
    .I0(\linebuf1_DOL_236_G[0]_1 ),
    .I1(\linebuf1_DOL_237_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_217_G[0]_s10  (
    .O(\linebuf1_DOL_227_G[3]_2 ),
    .I0(\linebuf1_DOL_238_G[0]_1 ),
    .I1(\linebuf1_DOL_239_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_217_G[0]_s11  (
    .O(\linebuf1_DOL_228_G[3]_2 ),
    .I0(\linebuf1_DOL_240_G[0]_1 ),
    .I1(\linebuf1_DOL_241_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_217_G[0]_s12  (
    .O(\linebuf1_DOL_229_G[3]_2 ),
    .I0(\linebuf1_DOL_242_G[0]_1 ),
    .I1(\linebuf1_DOL_243_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_217_G[0]_s13  (
    .O(\linebuf1_DOL_230_G[3]_2 ),
    .I0(\linebuf1_DOL_244_G[0]_1 ),
    .I1(\linebuf1_DOL_245_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf1_DOL_217_G[0]_s14  (
    .O(\linebuf1_DOL_231_G[3]_2 ),
    .I0(\linebuf1_DOL_246_G[0]_1 ),
    .I1(\linebuf1_DOL_247_G[0]_1 ),
    .S0(addr1[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_0_G[0]_s7  (
    .O(\linebuf2_DOL_7_G[3]_2 ),
    .I0(\linebuf2_DOL_15_G[0]_1 ),
    .I1(\linebuf2_DOL_16_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_0_G[0]_s8  (
    .O(\linebuf2_DOL_8_G[3]_2 ),
    .I0(\linebuf2_DOL_17_G[0]_1 ),
    .I1(\linebuf2_DOL_18_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_0_G[0]_s9  (
    .O(\linebuf2_DOL_9_G[3]_2 ),
    .I0(\linebuf2_DOL_19_G[0]_1 ),
    .I1(\linebuf2_DOL_20_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_0_G[0]_s10  (
    .O(\linebuf2_DOL_10_G[3]_2 ),
    .I0(\linebuf2_DOL_21_G[0]_1 ),
    .I1(\linebuf2_DOL_22_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_0_G[0]_s11  (
    .O(\linebuf2_DOL_11_G[3]_2 ),
    .I0(\linebuf2_DOL_23_G[0]_1 ),
    .I1(\linebuf2_DOL_24_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_0_G[0]_s12  (
    .O(\linebuf2_DOL_12_G[3]_2 ),
    .I0(\linebuf2_DOL_25_G[0]_1 ),
    .I1(\linebuf2_DOL_26_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_0_G[0]_s13  (
    .O(\linebuf2_DOL_13_G[3]_2 ),
    .I0(\linebuf2_DOL_27_G[0]_1 ),
    .I1(\linebuf2_DOL_28_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_0_G[0]_s14  (
    .O(\linebuf2_DOL_14_G[3]_2 ),
    .I0(\linebuf2_DOL_29_G[0]_1 ),
    .I1(\linebuf2_DOL_30_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_31_G[0]_s7  (
    .O(\linebuf2_DOL_38_G[3]_2 ),
    .I0(\linebuf2_DOL_46_G[0]_1 ),
    .I1(\linebuf2_DOL_47_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_31_G[0]_s8  (
    .O(\linebuf2_DOL_39_G[3]_2 ),
    .I0(\linebuf2_DOL_48_G[0]_1 ),
    .I1(\linebuf2_DOL_49_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_31_G[0]_s9  (
    .O(\linebuf2_DOL_40_G[3]_2 ),
    .I0(\linebuf2_DOL_50_G[0]_1 ),
    .I1(\linebuf2_DOL_51_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_31_G[0]_s10  (
    .O(\linebuf2_DOL_41_G[3]_2 ),
    .I0(\linebuf2_DOL_52_G[0]_1 ),
    .I1(\linebuf2_DOL_53_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_31_G[0]_s11  (
    .O(\linebuf2_DOL_42_G[3]_2 ),
    .I0(\linebuf2_DOL_54_G[0]_1 ),
    .I1(\linebuf2_DOL_55_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_31_G[0]_s12  (
    .O(\linebuf2_DOL_43_G[3]_2 ),
    .I0(\linebuf2_DOL_56_G[0]_1 ),
    .I1(\linebuf2_DOL_57_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_31_G[0]_s13  (
    .O(\linebuf2_DOL_44_G[3]_2 ),
    .I0(\linebuf2_DOL_58_G[0]_1 ),
    .I1(\linebuf2_DOL_59_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_31_G[0]_s14  (
    .O(\linebuf2_DOL_45_G[3]_2 ),
    .I0(\linebuf2_DOL_60_G[0]_1 ),
    .I1(\linebuf2_DOL_61_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_62_G[0]_s7  (
    .O(\linebuf2_DOL_69_G[3]_2 ),
    .I0(\linebuf2_DOL_77_G[0]_1 ),
    .I1(\linebuf2_DOL_78_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_62_G[0]_s8  (
    .O(\linebuf2_DOL_70_G[3]_2 ),
    .I0(\linebuf2_DOL_79_G[0]_1 ),
    .I1(\linebuf2_DOL_80_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_62_G[0]_s9  (
    .O(\linebuf2_DOL_71_G[3]_2 ),
    .I0(\linebuf2_DOL_81_G[0]_1 ),
    .I1(\linebuf2_DOL_82_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_62_G[0]_s10  (
    .O(\linebuf2_DOL_72_G[3]_2 ),
    .I0(\linebuf2_DOL_83_G[0]_1 ),
    .I1(\linebuf2_DOL_84_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_62_G[0]_s11  (
    .O(\linebuf2_DOL_73_G[3]_2 ),
    .I0(\linebuf2_DOL_85_G[0]_1 ),
    .I1(\linebuf2_DOL_86_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_62_G[0]_s12  (
    .O(\linebuf2_DOL_74_G[3]_2 ),
    .I0(\linebuf2_DOL_87_G[0]_1 ),
    .I1(\linebuf2_DOL_88_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_62_G[0]_s13  (
    .O(\linebuf2_DOL_75_G[3]_2 ),
    .I0(\linebuf2_DOL_89_G[0]_1 ),
    .I1(\linebuf2_DOL_90_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_62_G[0]_s14  (
    .O(\linebuf2_DOL_76_G[3]_2 ),
    .I0(\linebuf2_DOL_91_G[0]_1 ),
    .I1(\linebuf2_DOL_92_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_93_G[0]_s7  (
    .O(\linebuf2_DOL_100_G[3]_2 ),
    .I0(\linebuf2_DOL_108_G[0]_1 ),
    .I1(\linebuf2_DOL_109_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_93_G[0]_s8  (
    .O(\linebuf2_DOL_101_G[3]_2 ),
    .I0(\linebuf2_DOL_110_G[0]_1 ),
    .I1(\linebuf2_DOL_111_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_93_G[0]_s9  (
    .O(\linebuf2_DOL_102_G[3]_2 ),
    .I0(\linebuf2_DOL_112_G[0]_1 ),
    .I1(\linebuf2_DOL_113_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_93_G[0]_s10  (
    .O(\linebuf2_DOL_103_G[3]_2 ),
    .I0(\linebuf2_DOL_114_G[0]_1 ),
    .I1(\linebuf2_DOL_115_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_93_G[0]_s11  (
    .O(\linebuf2_DOL_104_G[3]_2 ),
    .I0(\linebuf2_DOL_116_G[0]_1 ),
    .I1(\linebuf2_DOL_117_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_93_G[0]_s12  (
    .O(\linebuf2_DOL_105_G[3]_2 ),
    .I0(\linebuf2_DOL_118_G[0]_1 ),
    .I1(\linebuf2_DOL_119_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_93_G[0]_s13  (
    .O(\linebuf2_DOL_106_G[3]_2 ),
    .I0(\linebuf2_DOL_120_G[0]_1 ),
    .I1(\linebuf2_DOL_121_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_93_G[0]_s14  (
    .O(\linebuf2_DOL_107_G[3]_2 ),
    .I0(\linebuf2_DOL_122_G[0]_1 ),
    .I1(\linebuf2_DOL_123_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_124_G[0]_s7  (
    .O(\linebuf2_DOL_131_G[3]_2 ),
    .I0(\linebuf2_DOL_139_G[0]_1 ),
    .I1(\linebuf2_DOL_140_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_124_G[0]_s8  (
    .O(\linebuf2_DOL_132_G[3]_2 ),
    .I0(\linebuf2_DOL_141_G[0]_1 ),
    .I1(\linebuf2_DOL_142_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_124_G[0]_s9  (
    .O(\linebuf2_DOL_133_G[3]_2 ),
    .I0(\linebuf2_DOL_143_G[0]_1 ),
    .I1(\linebuf2_DOL_144_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_124_G[0]_s10  (
    .O(\linebuf2_DOL_134_G[3]_2 ),
    .I0(\linebuf2_DOL_145_G[0]_1 ),
    .I1(\linebuf2_DOL_146_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_124_G[0]_s11  (
    .O(\linebuf2_DOL_135_G[3]_2 ),
    .I0(\linebuf2_DOL_147_G[0]_1 ),
    .I1(\linebuf2_DOL_148_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_124_G[0]_s12  (
    .O(\linebuf2_DOL_136_G[3]_2 ),
    .I0(\linebuf2_DOL_149_G[0]_1 ),
    .I1(\linebuf2_DOL_150_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_124_G[0]_s13  (
    .O(\linebuf2_DOL_137_G[3]_2 ),
    .I0(\linebuf2_DOL_151_G[0]_1 ),
    .I1(\linebuf2_DOL_152_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_124_G[0]_s14  (
    .O(\linebuf2_DOL_138_G[3]_2 ),
    .I0(\linebuf2_DOL_153_G[0]_1 ),
    .I1(\linebuf2_DOL_154_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_155_G[0]_s7  (
    .O(\linebuf2_DOL_162_G[3]_2 ),
    .I0(\linebuf2_DOL_170_G[0]_1 ),
    .I1(\linebuf2_DOL_171_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_155_G[0]_s8  (
    .O(\linebuf2_DOL_163_G[3]_2 ),
    .I0(\linebuf2_DOL_172_G[0]_1 ),
    .I1(\linebuf2_DOL_173_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_155_G[0]_s9  (
    .O(\linebuf2_DOL_164_G[3]_2 ),
    .I0(\linebuf2_DOL_174_G[0]_1 ),
    .I1(\linebuf2_DOL_175_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_155_G[0]_s10  (
    .O(\linebuf2_DOL_165_G[3]_2 ),
    .I0(\linebuf2_DOL_176_G[0]_1 ),
    .I1(\linebuf2_DOL_177_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_155_G[0]_s11  (
    .O(\linebuf2_DOL_166_G[3]_2 ),
    .I0(\linebuf2_DOL_178_G[0]_1 ),
    .I1(\linebuf2_DOL_179_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_155_G[0]_s12  (
    .O(\linebuf2_DOL_167_G[3]_2 ),
    .I0(\linebuf2_DOL_180_G[0]_1 ),
    .I1(\linebuf2_DOL_181_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_155_G[0]_s13  (
    .O(\linebuf2_DOL_168_G[3]_2 ),
    .I0(\linebuf2_DOL_182_G[0]_1 ),
    .I1(\linebuf2_DOL_183_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_155_G[0]_s14  (
    .O(\linebuf2_DOL_169_G[3]_2 ),
    .I0(\linebuf2_DOL_184_G[0]_1 ),
    .I1(\linebuf2_DOL_185_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_186_G[0]_s7  (
    .O(\linebuf2_DOL_193_G[3]_2 ),
    .I0(\linebuf2_DOL_201_G[0]_1 ),
    .I1(\linebuf2_DOL_202_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_186_G[0]_s8  (
    .O(\linebuf2_DOL_194_G[3]_2 ),
    .I0(\linebuf2_DOL_203_G[0]_1 ),
    .I1(\linebuf2_DOL_204_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_186_G[0]_s9  (
    .O(\linebuf2_DOL_195_G[3]_2 ),
    .I0(\linebuf2_DOL_205_G[0]_1 ),
    .I1(\linebuf2_DOL_206_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_186_G[0]_s10  (
    .O(\linebuf2_DOL_196_G[3]_2 ),
    .I0(\linebuf2_DOL_207_G[0]_1 ),
    .I1(\linebuf2_DOL_208_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_186_G[0]_s11  (
    .O(\linebuf2_DOL_197_G[3]_2 ),
    .I0(\linebuf2_DOL_209_G[0]_1 ),
    .I1(\linebuf2_DOL_210_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_186_G[0]_s12  (
    .O(\linebuf2_DOL_198_G[3]_2 ),
    .I0(\linebuf2_DOL_211_G[0]_1 ),
    .I1(\linebuf2_DOL_212_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_186_G[0]_s13  (
    .O(\linebuf2_DOL_199_G[3]_2 ),
    .I0(\linebuf2_DOL_213_G[0]_1 ),
    .I1(\linebuf2_DOL_214_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_186_G[0]_s14  (
    .O(\linebuf2_DOL_200_G[3]_2 ),
    .I0(\linebuf2_DOL_215_G[0]_1 ),
    .I1(\linebuf2_DOL_216_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_217_G[0]_s7  (
    .O(\linebuf2_DOL_224_G[3]_2 ),
    .I0(\linebuf2_DOL_232_G[0]_1 ),
    .I1(\linebuf2_DOL_233_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_217_G[0]_s8  (
    .O(\linebuf2_DOL_225_G[3]_2 ),
    .I0(\linebuf2_DOL_234_G[0]_1 ),
    .I1(\linebuf2_DOL_235_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_217_G[0]_s9  (
    .O(\linebuf2_DOL_226_G[3]_2 ),
    .I0(\linebuf2_DOL_236_G[0]_1 ),
    .I1(\linebuf2_DOL_237_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_217_G[0]_s10  (
    .O(\linebuf2_DOL_227_G[3]_2 ),
    .I0(\linebuf2_DOL_238_G[0]_1 ),
    .I1(\linebuf2_DOL_239_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_217_G[0]_s11  (
    .O(\linebuf2_DOL_228_G[3]_2 ),
    .I0(\linebuf2_DOL_240_G[0]_1 ),
    .I1(\linebuf2_DOL_241_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_217_G[0]_s12  (
    .O(\linebuf2_DOL_229_G[3]_2 ),
    .I0(\linebuf2_DOL_242_G[0]_1 ),
    .I1(\linebuf2_DOL_243_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_217_G[0]_s13  (
    .O(\linebuf2_DOL_230_G[3]_2 ),
    .I0(\linebuf2_DOL_244_G[0]_1 ),
    .I1(\linebuf2_DOL_245_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT5 \linebuf2_DOL_217_G[0]_s14  (
    .O(\linebuf2_DOL_231_G[3]_2 ),
    .I0(\linebuf2_DOL_246_G[0]_1 ),
    .I1(\linebuf2_DOL_247_G[0]_1 ),
    .S0(addr2[1]) 
);
  MUX2_LUT6 \linebuf1_DOL_0_G[0]_s3  (
    .O(\linebuf1_DOL_3_G[2]_2 ),
    .I0(\linebuf1_DOL_7_G[3]_2 ),
    .I1(\linebuf1_DOL_8_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_0_G[0]_s4  (
    .O(\linebuf1_DOL_4_G[2]_2 ),
    .I0(\linebuf1_DOL_9_G[3]_2 ),
    .I1(\linebuf1_DOL_10_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_0_G[0]_s5  (
    .O(\linebuf1_DOL_5_G[2]_2 ),
    .I0(\linebuf1_DOL_11_G[3]_2 ),
    .I1(\linebuf1_DOL_12_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_0_G[0]_s6  (
    .O(\linebuf1_DOL_6_G[2]_2 ),
    .I0(\linebuf1_DOL_13_G[3]_2 ),
    .I1(\linebuf1_DOL_14_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_31_G[0]_s3  (
    .O(\linebuf1_DOL_34_G[2]_2 ),
    .I0(\linebuf1_DOL_38_G[3]_2 ),
    .I1(\linebuf1_DOL_39_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_31_G[0]_s4  (
    .O(\linebuf1_DOL_35_G[2]_2 ),
    .I0(\linebuf1_DOL_40_G[3]_2 ),
    .I1(\linebuf1_DOL_41_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_31_G[0]_s5  (
    .O(\linebuf1_DOL_36_G[2]_2 ),
    .I0(\linebuf1_DOL_42_G[3]_2 ),
    .I1(\linebuf1_DOL_43_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_31_G[0]_s6  (
    .O(\linebuf1_DOL_37_G[2]_2 ),
    .I0(\linebuf1_DOL_44_G[3]_2 ),
    .I1(\linebuf1_DOL_45_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_62_G[0]_s3  (
    .O(\linebuf1_DOL_65_G[2]_2 ),
    .I0(\linebuf1_DOL_69_G[3]_2 ),
    .I1(\linebuf1_DOL_70_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_62_G[0]_s4  (
    .O(\linebuf1_DOL_66_G[2]_2 ),
    .I0(\linebuf1_DOL_71_G[3]_2 ),
    .I1(\linebuf1_DOL_72_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_62_G[0]_s5  (
    .O(\linebuf1_DOL_67_G[2]_2 ),
    .I0(\linebuf1_DOL_73_G[3]_2 ),
    .I1(\linebuf1_DOL_74_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_62_G[0]_s6  (
    .O(\linebuf1_DOL_68_G[2]_2 ),
    .I0(\linebuf1_DOL_75_G[3]_2 ),
    .I1(\linebuf1_DOL_76_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_93_G[0]_s3  (
    .O(\linebuf1_DOL_96_G[2]_2 ),
    .I0(\linebuf1_DOL_100_G[3]_2 ),
    .I1(\linebuf1_DOL_101_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_93_G[0]_s4  (
    .O(\linebuf1_DOL_97_G[2]_2 ),
    .I0(\linebuf1_DOL_102_G[3]_2 ),
    .I1(\linebuf1_DOL_103_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_93_G[0]_s5  (
    .O(\linebuf1_DOL_98_G[2]_2 ),
    .I0(\linebuf1_DOL_104_G[3]_2 ),
    .I1(\linebuf1_DOL_105_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_93_G[0]_s6  (
    .O(\linebuf1_DOL_99_G[2]_2 ),
    .I0(\linebuf1_DOL_106_G[3]_2 ),
    .I1(\linebuf1_DOL_107_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_124_G[0]_s3  (
    .O(\linebuf1_DOL_127_G[2]_2 ),
    .I0(\linebuf1_DOL_131_G[3]_2 ),
    .I1(\linebuf1_DOL_132_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_124_G[0]_s4  (
    .O(\linebuf1_DOL_128_G[2]_2 ),
    .I0(\linebuf1_DOL_133_G[3]_2 ),
    .I1(\linebuf1_DOL_134_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_124_G[0]_s5  (
    .O(\linebuf1_DOL_129_G[2]_2 ),
    .I0(\linebuf1_DOL_135_G[3]_2 ),
    .I1(\linebuf1_DOL_136_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_124_G[0]_s6  (
    .O(\linebuf1_DOL_130_G[2]_2 ),
    .I0(\linebuf1_DOL_137_G[3]_2 ),
    .I1(\linebuf1_DOL_138_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_155_G[0]_s3  (
    .O(\linebuf1_DOL_158_G[2]_2 ),
    .I0(\linebuf1_DOL_162_G[3]_2 ),
    .I1(\linebuf1_DOL_163_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_155_G[0]_s4  (
    .O(\linebuf1_DOL_159_G[2]_2 ),
    .I0(\linebuf1_DOL_164_G[3]_2 ),
    .I1(\linebuf1_DOL_165_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_155_G[0]_s5  (
    .O(\linebuf1_DOL_160_G[2]_2 ),
    .I0(\linebuf1_DOL_166_G[3]_2 ),
    .I1(\linebuf1_DOL_167_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_155_G[0]_s6  (
    .O(\linebuf1_DOL_161_G[2]_2 ),
    .I0(\linebuf1_DOL_168_G[3]_2 ),
    .I1(\linebuf1_DOL_169_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_186_G[0]_s3  (
    .O(\linebuf1_DOL_189_G[2]_2 ),
    .I0(\linebuf1_DOL_193_G[3]_2 ),
    .I1(\linebuf1_DOL_194_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_186_G[0]_s4  (
    .O(\linebuf1_DOL_190_G[2]_2 ),
    .I0(\linebuf1_DOL_195_G[3]_2 ),
    .I1(\linebuf1_DOL_196_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_186_G[0]_s5  (
    .O(\linebuf1_DOL_191_G[2]_2 ),
    .I0(\linebuf1_DOL_197_G[3]_2 ),
    .I1(\linebuf1_DOL_198_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_186_G[0]_s6  (
    .O(\linebuf1_DOL_192_G[2]_2 ),
    .I0(\linebuf1_DOL_199_G[3]_2 ),
    .I1(\linebuf1_DOL_200_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_217_G[0]_s3  (
    .O(\linebuf1_DOL_220_G[2]_2 ),
    .I0(\linebuf1_DOL_224_G[3]_2 ),
    .I1(\linebuf1_DOL_225_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_217_G[0]_s4  (
    .O(\linebuf1_DOL_221_G[2]_2 ),
    .I0(\linebuf1_DOL_226_G[3]_2 ),
    .I1(\linebuf1_DOL_227_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_217_G[0]_s5  (
    .O(\linebuf1_DOL_222_G[2]_2 ),
    .I0(\linebuf1_DOL_228_G[3]_2 ),
    .I1(\linebuf1_DOL_229_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf1_DOL_217_G[0]_s6  (
    .O(\linebuf1_DOL_223_G[2]_2 ),
    .I0(\linebuf1_DOL_230_G[3]_2 ),
    .I1(\linebuf1_DOL_231_G[3]_2 ),
    .S0(addr1[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_0_G[0]_s3  (
    .O(\linebuf2_DOL_3_G[2]_2 ),
    .I0(\linebuf2_DOL_7_G[3]_2 ),
    .I1(\linebuf2_DOL_8_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_0_G[0]_s4  (
    .O(\linebuf2_DOL_4_G[2]_2 ),
    .I0(\linebuf2_DOL_9_G[3]_2 ),
    .I1(\linebuf2_DOL_10_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_0_G[0]_s5  (
    .O(\linebuf2_DOL_5_G[2]_2 ),
    .I0(\linebuf2_DOL_11_G[3]_2 ),
    .I1(\linebuf2_DOL_12_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_0_G[0]_s6  (
    .O(\linebuf2_DOL_6_G[2]_2 ),
    .I0(\linebuf2_DOL_13_G[3]_2 ),
    .I1(\linebuf2_DOL_14_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_31_G[0]_s3  (
    .O(\linebuf2_DOL_34_G[2]_2 ),
    .I0(\linebuf2_DOL_38_G[3]_2 ),
    .I1(\linebuf2_DOL_39_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_31_G[0]_s4  (
    .O(\linebuf2_DOL_35_G[2]_2 ),
    .I0(\linebuf2_DOL_40_G[3]_2 ),
    .I1(\linebuf2_DOL_41_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_31_G[0]_s5  (
    .O(\linebuf2_DOL_36_G[2]_2 ),
    .I0(\linebuf2_DOL_42_G[3]_2 ),
    .I1(\linebuf2_DOL_43_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_31_G[0]_s6  (
    .O(\linebuf2_DOL_37_G[2]_2 ),
    .I0(\linebuf2_DOL_44_G[3]_2 ),
    .I1(\linebuf2_DOL_45_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_62_G[0]_s3  (
    .O(\linebuf2_DOL_65_G[2]_2 ),
    .I0(\linebuf2_DOL_69_G[3]_2 ),
    .I1(\linebuf2_DOL_70_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_62_G[0]_s4  (
    .O(\linebuf2_DOL_66_G[2]_2 ),
    .I0(\linebuf2_DOL_71_G[3]_2 ),
    .I1(\linebuf2_DOL_72_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_62_G[0]_s5  (
    .O(\linebuf2_DOL_67_G[2]_2 ),
    .I0(\linebuf2_DOL_73_G[3]_2 ),
    .I1(\linebuf2_DOL_74_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_62_G[0]_s6  (
    .O(\linebuf2_DOL_68_G[2]_2 ),
    .I0(\linebuf2_DOL_75_G[3]_2 ),
    .I1(\linebuf2_DOL_76_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_93_G[0]_s3  (
    .O(\linebuf2_DOL_96_G[2]_2 ),
    .I0(\linebuf2_DOL_100_G[3]_2 ),
    .I1(\linebuf2_DOL_101_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_93_G[0]_s4  (
    .O(\linebuf2_DOL_97_G[2]_2 ),
    .I0(\linebuf2_DOL_102_G[3]_2 ),
    .I1(\linebuf2_DOL_103_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_93_G[0]_s5  (
    .O(\linebuf2_DOL_98_G[2]_2 ),
    .I0(\linebuf2_DOL_104_G[3]_2 ),
    .I1(\linebuf2_DOL_105_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_93_G[0]_s6  (
    .O(\linebuf2_DOL_99_G[2]_2 ),
    .I0(\linebuf2_DOL_106_G[3]_2 ),
    .I1(\linebuf2_DOL_107_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_124_G[0]_s3  (
    .O(\linebuf2_DOL_127_G[2]_2 ),
    .I0(\linebuf2_DOL_131_G[3]_2 ),
    .I1(\linebuf2_DOL_132_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_124_G[0]_s4  (
    .O(\linebuf2_DOL_128_G[2]_2 ),
    .I0(\linebuf2_DOL_133_G[3]_2 ),
    .I1(\linebuf2_DOL_134_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_124_G[0]_s5  (
    .O(\linebuf2_DOL_129_G[2]_2 ),
    .I0(\linebuf2_DOL_135_G[3]_2 ),
    .I1(\linebuf2_DOL_136_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_124_G[0]_s6  (
    .O(\linebuf2_DOL_130_G[2]_2 ),
    .I0(\linebuf2_DOL_137_G[3]_2 ),
    .I1(\linebuf2_DOL_138_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_155_G[0]_s3  (
    .O(\linebuf2_DOL_158_G[2]_2 ),
    .I0(\linebuf2_DOL_162_G[3]_2 ),
    .I1(\linebuf2_DOL_163_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_155_G[0]_s4  (
    .O(\linebuf2_DOL_159_G[2]_2 ),
    .I0(\linebuf2_DOL_164_G[3]_2 ),
    .I1(\linebuf2_DOL_165_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_155_G[0]_s5  (
    .O(\linebuf2_DOL_160_G[2]_2 ),
    .I0(\linebuf2_DOL_166_G[3]_2 ),
    .I1(\linebuf2_DOL_167_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_155_G[0]_s6  (
    .O(\linebuf2_DOL_161_G[2]_2 ),
    .I0(\linebuf2_DOL_168_G[3]_2 ),
    .I1(\linebuf2_DOL_169_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_186_G[0]_s3  (
    .O(\linebuf2_DOL_189_G[2]_2 ),
    .I0(\linebuf2_DOL_193_G[3]_2 ),
    .I1(\linebuf2_DOL_194_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_186_G[0]_s4  (
    .O(\linebuf2_DOL_190_G[2]_2 ),
    .I0(\linebuf2_DOL_195_G[3]_2 ),
    .I1(\linebuf2_DOL_196_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_186_G[0]_s5  (
    .O(\linebuf2_DOL_191_G[2]_2 ),
    .I0(\linebuf2_DOL_197_G[3]_2 ),
    .I1(\linebuf2_DOL_198_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_186_G[0]_s6  (
    .O(\linebuf2_DOL_192_G[2]_2 ),
    .I0(\linebuf2_DOL_199_G[3]_2 ),
    .I1(\linebuf2_DOL_200_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_217_G[0]_s3  (
    .O(\linebuf2_DOL_220_G[2]_2 ),
    .I0(\linebuf2_DOL_224_G[3]_2 ),
    .I1(\linebuf2_DOL_225_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_217_G[0]_s4  (
    .O(\linebuf2_DOL_221_G[2]_2 ),
    .I0(\linebuf2_DOL_226_G[3]_2 ),
    .I1(\linebuf2_DOL_227_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_217_G[0]_s5  (
    .O(\linebuf2_DOL_222_G[2]_2 ),
    .I0(\linebuf2_DOL_228_G[3]_2 ),
    .I1(\linebuf2_DOL_229_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT6 \linebuf2_DOL_217_G[0]_s6  (
    .O(\linebuf2_DOL_223_G[2]_2 ),
    .I0(\linebuf2_DOL_230_G[3]_2 ),
    .I1(\linebuf2_DOL_231_G[3]_2 ),
    .S0(addr2[2]) 
);
  MUX2_LUT7 \linebuf1_DOL_0_G[0]_s1  (
    .O(\linebuf1_DOL_1_G[1]_2 ),
    .I0(\linebuf1_DOL_3_G[2]_2 ),
    .I1(\linebuf1_DOL_4_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_0_G[0]_s2  (
    .O(\linebuf1_DOL_2_G[1]_2 ),
    .I0(\linebuf1_DOL_5_G[2]_2 ),
    .I1(\linebuf1_DOL_6_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_31_G[0]_s1  (
    .O(\linebuf1_DOL_32_G[1]_2 ),
    .I0(\linebuf1_DOL_34_G[2]_2 ),
    .I1(\linebuf1_DOL_35_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_31_G[0]_s2  (
    .O(\linebuf1_DOL_33_G[1]_2 ),
    .I0(\linebuf1_DOL_36_G[2]_2 ),
    .I1(\linebuf1_DOL_37_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_62_G[0]_s1  (
    .O(\linebuf1_DOL_63_G[1]_2 ),
    .I0(\linebuf1_DOL_65_G[2]_2 ),
    .I1(\linebuf1_DOL_66_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_62_G[0]_s2  (
    .O(\linebuf1_DOL_64_G[1]_2 ),
    .I0(\linebuf1_DOL_67_G[2]_2 ),
    .I1(\linebuf1_DOL_68_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_93_G[0]_s1  (
    .O(\linebuf1_DOL_94_G[1]_2 ),
    .I0(\linebuf1_DOL_96_G[2]_2 ),
    .I1(\linebuf1_DOL_97_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_93_G[0]_s2  (
    .O(\linebuf1_DOL_95_G[1]_2 ),
    .I0(\linebuf1_DOL_98_G[2]_2 ),
    .I1(\linebuf1_DOL_99_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_124_G[0]_s1  (
    .O(\linebuf1_DOL_125_G[1]_2 ),
    .I0(\linebuf1_DOL_127_G[2]_2 ),
    .I1(\linebuf1_DOL_128_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_124_G[0]_s2  (
    .O(\linebuf1_DOL_126_G[1]_2 ),
    .I0(\linebuf1_DOL_129_G[2]_2 ),
    .I1(\linebuf1_DOL_130_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_155_G[0]_s1  (
    .O(\linebuf1_DOL_156_G[1]_2 ),
    .I0(\linebuf1_DOL_158_G[2]_2 ),
    .I1(\linebuf1_DOL_159_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_155_G[0]_s2  (
    .O(\linebuf1_DOL_157_G[1]_2 ),
    .I0(\linebuf1_DOL_160_G[2]_2 ),
    .I1(\linebuf1_DOL_161_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_186_G[0]_s1  (
    .O(\linebuf1_DOL_187_G[1]_2 ),
    .I0(\linebuf1_DOL_189_G[2]_2 ),
    .I1(\linebuf1_DOL_190_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_186_G[0]_s2  (
    .O(\linebuf1_DOL_188_G[1]_2 ),
    .I0(\linebuf1_DOL_191_G[2]_2 ),
    .I1(\linebuf1_DOL_192_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_217_G[0]_s1  (
    .O(\linebuf1_DOL_218_G[1]_2 ),
    .I0(\linebuf1_DOL_220_G[2]_2 ),
    .I1(\linebuf1_DOL_221_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf1_DOL_217_G[0]_s2  (
    .O(\linebuf1_DOL_219_G[1]_2 ),
    .I0(\linebuf1_DOL_222_G[2]_2 ),
    .I1(\linebuf1_DOL_223_G[2]_2 ),
    .S0(addr1[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_0_G[0]_s1  (
    .O(\linebuf2_DOL_1_G[1]_2 ),
    .I0(\linebuf2_DOL_3_G[2]_2 ),
    .I1(\linebuf2_DOL_4_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_0_G[0]_s2  (
    .O(\linebuf2_DOL_2_G[1]_2 ),
    .I0(\linebuf2_DOL_5_G[2]_2 ),
    .I1(\linebuf2_DOL_6_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_31_G[0]_s1  (
    .O(\linebuf2_DOL_32_G[1]_2 ),
    .I0(\linebuf2_DOL_34_G[2]_2 ),
    .I1(\linebuf2_DOL_35_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_31_G[0]_s2  (
    .O(\linebuf2_DOL_33_G[1]_2 ),
    .I0(\linebuf2_DOL_36_G[2]_2 ),
    .I1(\linebuf2_DOL_37_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_62_G[0]_s1  (
    .O(\linebuf2_DOL_63_G[1]_2 ),
    .I0(\linebuf2_DOL_65_G[2]_2 ),
    .I1(\linebuf2_DOL_66_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_62_G[0]_s2  (
    .O(\linebuf2_DOL_64_G[1]_2 ),
    .I0(\linebuf2_DOL_67_G[2]_2 ),
    .I1(\linebuf2_DOL_68_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_93_G[0]_s1  (
    .O(\linebuf2_DOL_94_G[1]_2 ),
    .I0(\linebuf2_DOL_96_G[2]_2 ),
    .I1(\linebuf2_DOL_97_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_93_G[0]_s2  (
    .O(\linebuf2_DOL_95_G[1]_2 ),
    .I0(\linebuf2_DOL_98_G[2]_2 ),
    .I1(\linebuf2_DOL_99_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_124_G[0]_s1  (
    .O(\linebuf2_DOL_125_G[1]_2 ),
    .I0(\linebuf2_DOL_127_G[2]_2 ),
    .I1(\linebuf2_DOL_128_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_124_G[0]_s2  (
    .O(\linebuf2_DOL_126_G[1]_2 ),
    .I0(\linebuf2_DOL_129_G[2]_2 ),
    .I1(\linebuf2_DOL_130_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_155_G[0]_s1  (
    .O(\linebuf2_DOL_156_G[1]_2 ),
    .I0(\linebuf2_DOL_158_G[2]_2 ),
    .I1(\linebuf2_DOL_159_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_155_G[0]_s2  (
    .O(\linebuf2_DOL_157_G[1]_2 ),
    .I0(\linebuf2_DOL_160_G[2]_2 ),
    .I1(\linebuf2_DOL_161_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_186_G[0]_s1  (
    .O(\linebuf2_DOL_187_G[1]_2 ),
    .I0(\linebuf2_DOL_189_G[2]_2 ),
    .I1(\linebuf2_DOL_190_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_186_G[0]_s2  (
    .O(\linebuf2_DOL_188_G[1]_2 ),
    .I0(\linebuf2_DOL_191_G[2]_2 ),
    .I1(\linebuf2_DOL_192_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_217_G[0]_s1  (
    .O(\linebuf2_DOL_218_G[1]_2 ),
    .I0(\linebuf2_DOL_220_G[2]_2 ),
    .I1(\linebuf2_DOL_221_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT7 \linebuf2_DOL_217_G[0]_s2  (
    .O(\linebuf2_DOL_219_G[1]_2 ),
    .I0(\linebuf2_DOL_222_G[2]_2 ),
    .I1(\linebuf2_DOL_223_G[2]_2 ),
    .S0(addr2[3]) 
);
  MUX2_LUT8 \linebuf1_DOL_0_G[0]_s0  (
    .O(\linebuf1_DOL_0_G[0]_2 ),
    .I0(\linebuf1_DOL_1_G[1]_2 ),
    .I1(\linebuf1_DOL_2_G[1]_2 ),
    .S0(addr1_4) 
);
  MUX2_LUT8 \linebuf1_DOL_31_G[0]_s0  (
    .O(\linebuf1_DOL_31_G[0]_2 ),
    .I0(\linebuf1_DOL_32_G[1]_2 ),
    .I1(\linebuf1_DOL_33_G[1]_2 ),
    .S0(addr1_4) 
);
  MUX2_LUT8 \linebuf1_DOL_62_G[0]_s0  (
    .O(\linebuf1_DOL_62_G[0]_2 ),
    .I0(\linebuf1_DOL_63_G[1]_2 ),
    .I1(\linebuf1_DOL_64_G[1]_2 ),
    .S0(addr1_4) 
);
  MUX2_LUT8 \linebuf1_DOL_93_G[0]_s0  (
    .O(\linebuf1_DOL_93_G[0]_2 ),
    .I0(\linebuf1_DOL_94_G[1]_2 ),
    .I1(\linebuf1_DOL_95_G[1]_2 ),
    .S0(addr1_4) 
);
  MUX2_LUT8 \linebuf1_DOL_124_G[0]_s0  (
    .O(\linebuf1_DOL_124_G[0]_2 ),
    .I0(\linebuf1_DOL_125_G[1]_2 ),
    .I1(\linebuf1_DOL_126_G[1]_2 ),
    .S0(addr1_4) 
);
  MUX2_LUT8 \linebuf1_DOL_155_G[0]_s0  (
    .O(\linebuf1_DOL_155_G[0]_2 ),
    .I0(\linebuf1_DOL_156_G[1]_2 ),
    .I1(\linebuf1_DOL_157_G[1]_2 ),
    .S0(addr1_4) 
);
  MUX2_LUT8 \linebuf1_DOL_186_G[0]_s0  (
    .O(\linebuf1_DOL_186_G[0]_2 ),
    .I0(\linebuf1_DOL_187_G[1]_2 ),
    .I1(\linebuf1_DOL_188_G[1]_2 ),
    .S0(addr1_4) 
);
  MUX2_LUT8 \linebuf1_DOL_217_G[0]_s0  (
    .O(\linebuf1_DOL_217_G[0]_2 ),
    .I0(\linebuf1_DOL_218_G[1]_2 ),
    .I1(\linebuf1_DOL_219_G[1]_2 ),
    .S0(addr1_4) 
);
  MUX2_LUT8 \linebuf2_DOL_0_G[0]_s0  (
    .O(\linebuf2_DOL_0_G[0]_2 ),
    .I0(\linebuf2_DOL_1_G[1]_2 ),
    .I1(\linebuf2_DOL_2_G[1]_2 ),
    .S0(addr2_4) 
);
  MUX2_LUT8 \linebuf2_DOL_31_G[0]_s0  (
    .O(\linebuf2_DOL_31_G[0]_2 ),
    .I0(\linebuf2_DOL_32_G[1]_2 ),
    .I1(\linebuf2_DOL_33_G[1]_2 ),
    .S0(addr2_4) 
);
  MUX2_LUT8 \linebuf2_DOL_62_G[0]_s0  (
    .O(\linebuf2_DOL_62_G[0]_2 ),
    .I0(\linebuf2_DOL_63_G[1]_2 ),
    .I1(\linebuf2_DOL_64_G[1]_2 ),
    .S0(addr2_4) 
);
  MUX2_LUT8 \linebuf2_DOL_93_G[0]_s0  (
    .O(\linebuf2_DOL_93_G[0]_2 ),
    .I0(\linebuf2_DOL_94_G[1]_2 ),
    .I1(\linebuf2_DOL_95_G[1]_2 ),
    .S0(addr2_4) 
);
  MUX2_LUT8 \linebuf2_DOL_124_G[0]_s0  (
    .O(\linebuf2_DOL_124_G[0]_2 ),
    .I0(\linebuf2_DOL_125_G[1]_2 ),
    .I1(\linebuf2_DOL_126_G[1]_2 ),
    .S0(addr2_4) 
);
  MUX2_LUT8 \linebuf2_DOL_155_G[0]_s0  (
    .O(\linebuf2_DOL_155_G[0]_2 ),
    .I0(\linebuf2_DOL_156_G[1]_2 ),
    .I1(\linebuf2_DOL_157_G[1]_2 ),
    .S0(addr2_4) 
);
  MUX2_LUT8 \linebuf2_DOL_186_G[0]_s0  (
    .O(\linebuf2_DOL_186_G[0]_2 ),
    .I0(\linebuf2_DOL_187_G[1]_2 ),
    .I1(\linebuf2_DOL_188_G[1]_2 ),
    .S0(addr2_4) 
);
  MUX2_LUT8 \linebuf2_DOL_217_G[0]_s0  (
    .O(\linebuf2_DOL_217_G[0]_2 ),
    .I0(\linebuf2_DOL_218_G[1]_2 ),
    .I1(\linebuf2_DOL_219_G[1]_2 ),
    .S0(addr2_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_tile_linebuf */
module f18a_tiles (
  clk_50_w,
  n219_20,
  row30_s,
  reset_n_r,
  prescan_start_4,
  n9_5,
  pos_attr_s,
  t2_pri_en_s,
  t2_en_s,
  bml_en_s,
  bml_pri_s,
  bml_fat_s,
  y_tick_s_6,
  t1hsize_s,
  t2hsize_s,
  unlocked_s,
  bml_trans_s,
  y_count_en,
  t1vsize_s,
  t2vsize_s,
  tl1_off_s,
  tile_ps_s,
  y_next_s,
  y_count,
  pgba_s,
  gmode_s,
  tile_dout_s,
  bml_w_s,
  bml_y_s,
  bml_h_s,
  wmul9bit,
  wmul9bit_s,
  bmlba_s,
  textfg_s,
  textbg_s,
  x_pixel_pos_s,
  bml_ps_s,
  t1ntba_s,
  t2ntba_s,
  t1ctba_s,
  t2ctba_s,
  t1horz_s,
  t2horz_s,
  t1vert_s,
  t2vert_s,
  bml_x_s,
  tile_ecm_s,
  tpgsize_s,
  raster_x_s_0,
  raster_x_s_1,
  raster_x_s_4,
  raster_x_s_5,
  raster_x_s_6,
  raster_x_s_7,
  raster_x_s_8,
  raster_x_s_9,
  x_pixel_pos_next_0_8,
  x_pixel_pos_next_2_9,
  textmode_r,
  trig_start_r,
  sprite_en_r,
  n1060_3,
  sprite_en_x_13,
  sprite_en_x_15,
  \linebuf1_DOL_0_G[0]_2 ,
  \linebuf1_DOL_31_G[0]_2 ,
  \linebuf1_DOL_62_G[0]_2 ,
  \linebuf1_DOL_93_G[0]_2 ,
  \linebuf1_DOL_124_G[0]_2 ,
  \linebuf1_DOL_155_G[0]_2 ,
  \linebuf1_DOL_186_G[0]_2 ,
  \linebuf1_DOL_217_G[0]_2 ,
  \linebuf2_DOL_0_G[0]_2 ,
  \linebuf2_DOL_31_G[0]_2 ,
  \linebuf2_DOL_62_G[0]_2 ,
  \linebuf2_DOL_93_G[0]_2 ,
  \linebuf2_DOL_124_G[0]_2 ,
  \linebuf2_DOL_155_G[0]_2 ,
  \linebuf2_DOL_186_G[0]_2 ,
  \linebuf2_DOL_217_G[0]_2 ,
  y_next_r,
  y_pos_r_4,
  y_pos_r_6,
  vto_r,
  attr_addr_r,
  ptrn_addr_r,
  state_r,
  vpo_r,
  name_r,
  textpos_r,
  hto_r,
  bml_addr_r,
  ptrn2ba_s,
  ptrn3ba_s,
  ntba_s,
  ctba_s,
  ptrn_addr_s_1_4,
  ptrn_addr_s_3,
  ptrn_addr_s_4,
  ptrn_addr_s_5,
  ptrn_addr_s_6,
  ptrn_addr_s_12,
  state_x_1,
  state_x_2,
  state_x_3,
  state_x_4,
  state_x_5,
  state_x_8,
  state_x_10_16,
  state_r_9_10
)
;
input clk_50_w;
input n219_20;
input row30_s;
input reset_n_r;
input prescan_start_4;
input n9_5;
input pos_attr_s;
input t2_pri_en_s;
input t2_en_s;
input bml_en_s;
input bml_pri_s;
input bml_fat_s;
input y_tick_s_6;
input t1hsize_s;
input t2hsize_s;
input unlocked_s;
input bml_trans_s;
input y_count_en;
input t1vsize_s;
input t2vsize_s;
input tl1_off_s;
input [3:0] tile_ps_s;
input [8:0] y_next_s;
input [0:0] y_count;
input [2:0] pgba_s;
input [3:0] gmode_s;
input [7:0] tile_dout_s;
input [7:0] bml_w_s;
input [7:0] bml_y_s;
input [7:0] bml_h_s;
input [6:0] wmul9bit;
input [0:0] wmul9bit_s;
input [7:0] bmlba_s;
input [3:0] textfg_s;
input [3:0] textbg_s;
input [8:0] x_pixel_pos_s;
input [3:0] bml_ps_s;
input [3:0] t1ntba_s;
input [3:0] t2ntba_s;
input [7:0] t1ctba_s;
input [7:0] t2ctba_s;
input [7:0] t1horz_s;
input [7:0] t2horz_s;
input [7:0] t1vert_s;
input [7:0] t2vert_s;
input [7:0] bml_x_s;
input [1:0] tile_ecm_s;
input [1:0] tpgsize_s;
input raster_x_s_0;
input raster_x_s_1;
input raster_x_s_4;
input raster_x_s_5;
input raster_x_s_6;
input raster_x_s_7;
input raster_x_s_8;
input raster_x_s_9;
input x_pixel_pos_next_0_8;
input x_pixel_pos_next_2_9;
output textmode_r;
output trig_start_r;
output sprite_en_r;
output n1060_3;
output sprite_en_x_13;
output sprite_en_x_15;
output \linebuf1_DOL_0_G[0]_2 ;
output \linebuf1_DOL_31_G[0]_2 ;
output \linebuf1_DOL_62_G[0]_2 ;
output \linebuf1_DOL_93_G[0]_2 ;
output \linebuf1_DOL_124_G[0]_2 ;
output \linebuf1_DOL_155_G[0]_2 ;
output \linebuf1_DOL_186_G[0]_2 ;
output \linebuf1_DOL_217_G[0]_2 ;
output \linebuf2_DOL_0_G[0]_2 ;
output \linebuf2_DOL_31_G[0]_2 ;
output \linebuf2_DOL_62_G[0]_2 ;
output \linebuf2_DOL_93_G[0]_2 ;
output \linebuf2_DOL_124_G[0]_2 ;
output \linebuf2_DOL_155_G[0]_2 ;
output \linebuf2_DOL_186_G[0]_2 ;
output \linebuf2_DOL_217_G[0]_2 ;
output [8:8] y_next_r;
output y_pos_r_4;
output y_pos_r_6;
output [5:0] vto_r;
output [13:0] attr_addr_r;
output [13:5] ptrn_addr_r;
output [10:1] state_r;
output [2:0] vpo_r;
output [7:0] name_r;
output [13:0] textpos_r;
output [5:0] hto_r;
output [13:0] bml_addr_r;
output [5:0] ptrn2ba_s;
output [4:0] ptrn3ba_s;
output [1:0] ntba_s;
output [7:0] ctba_s;
output ptrn_addr_s_1_4;
output ptrn_addr_s_3;
output ptrn_addr_s_4;
output ptrn_addr_s_5;
output ptrn_addr_s_6;
output ptrn_addr_s_12;
output state_x_1;
output state_x_2;
output state_x_3;
output state_x_4;
output state_x_5;
output state_x_8;
output state_x_10_16;
output state_r_9_10;
wire pix_colr_s_0_2;
wire pix_colr_s_2_2;
wire tileps_s_1_2;
wire n1051_2;
wire n1052_2;
wire n1053_2;
wire n1054_2;
wire n1055_2;
wire n1056_2;
wire n1057_2;
wire n1058_2;
wire n1061_2;
wire n1062_2;
wire n1063_2;
wire n1064_2;
wire n1069_2;
wire n1070_2;
wire n1071_2;
wire n1072_2;
wire n2761_3;
wire n2757_3;
wire n2741_3;
wire n2725_3;
wire n537_3;
wire n804_3;
wire n805_3;
wire n806_3;
wire n807_3;
wire n808_3;
wire n809_3;
wire n810_3;
wire n811_3;
wire n812_3;
wire n813_3;
wire n814_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n2699_3;
wire n1083_3;
wire n2679_3;
wire sprite_en_x;
wire p1_x_0_11;
wire p1_x_1_11;
wire p1_x_2_11;
wire p1_x_3_11;
wire p1_x_4_11;
wire p1_x_5_11;
wire p1_x_6_11;
wire p1_x_7_11;
wire p2_x_0_11;
wire p2_x_1_11;
wire p2_x_2_11;
wire p2_x_3_11;
wire p2_x_4_11;
wire p2_x_5_11;
wire p2_x_6_11;
wire p2_x_7_11;
wire p3_x_0_11;
wire p3_x_1_11;
wire p3_x_2_11;
wire p3_x_3_11;
wire p3_x_4_11;
wire p3_x_5_11;
wire p3_x_6_11;
wire p3_x_7_11;
wire bml_xcnt_x_1_9;
wire bml_xcnt_x_2_9;
wire bml_xcnt_x_3_9;
wire bml_xcnt_x_4_9;
wire bml_xcnt_x_5_9;
wire bml_xcnt_x_6_9;
wire bml_xcnt_x_7_9;
wire bml_xcnt_x_8_10;
wire bml_cnt_en_x;
wire n110_16;
wire p1_r_0_6;
wire bml_xcnt_r_1_5;
wire addr1_4_143;
wire addr1_4_145;
wire addr1_4_153;
wire addr1_4_155;
wire addr1_4_157;
wire addr1_4_159;
wire addr1_4_161;
wire addr1_4_163;
wire addr1_4_165;
wire addr1_4_167;
wire addr2_4_137;
wire addr2_4_139;
wire addr2_4_141;
wire addr2_4_143;
wire addr2_4_145;
wire addr2_4_147;
wire addr2_4_149;
wire addr2_4_151;
wire addr2_4_153;
wire addr2_4_155;
wire addr2_4_157;
wire addr2_4_159;
wire addr2_4_161;
wire addr2_4_163;
wire addr2_4_165;
wire addr2_4_167;
wire addr2_4_169;
wire addr2_4_171;
wire addr2_4_173;
wire addr2_4_175;
wire addr2_4_177;
wire addr2_4_179;
wire addr2_4_181;
wire addr2_4_183;
wire addr2_4_185;
wire addr2_4_187;
wire addr2_4_189;
wire addr2_4_191;
wire addr2_4_193;
wire addr2_4_195;
wire addr2_4_197;
wire addr2_4_199;
wire bml_en_r_6;
wire pixcnt_r_2_6;
wire bml_xloc_r_0_6;
wire sprite_en_r_7;
wire textpos_r_0_7;
wire hpo_r_0_7;
wire bml_shift_r_0_7;
wire bml_cnt_en_r_7;
wire bml_fat_r_0_8;
wire bml_en_x;
wire fifo_re_x_11;
wire bml_xloc_x_4_11;
wire bml_xloc_x_1_11;
wire x_linebuf_x_6_11;
wire x_linebuf_x_3_11;
wire x_linebuf_x_0_11;
wire pixcnt_x_0_11;
wire pixcnt_x_1_11;
wire pixcnt_x_2_11;
wire trig_start_x_9;
wire layer_sel_x_12;
wire done_x_12;
wire state_r_9_9;
wire state_r_7_9;
wire state_r_6_9;
wire state_r_0_9;
wire n928_4;
wire n927_4;
wire n949_4;
wire n948_4;
wire din_0_4;
wire din_0_5;
wire din_2_4;
wire din_4_4;
wire din_5_4;
wire din_5_5;
wire din_6_4;
wire din_7_4;
wire din_7_5;
wire vdin_s_0_4;
wire vdin_s_0_5;
wire vdin_s_1_4;
wire vdin_s_2_4;
wire vdin_s_3_4;
wire vdin_s_4_4;
wire vdin_s_5_4;
wire vto_x_0_4;
wire vto_x_0_5;
wire attr_name_vs_pos_s_1_4;
wire attr_name_vs_pos_s_2_4;
wire attr_name_vs_pos_s_3_4;
wire attr_name_vs_pos_s_4_4;
wire attr_name_vs_pos_s_5_4;
wire attr_name_vs_pos_s_6_4;
wire attr_name_vs_pos_s_7_4;
wire attr_name_vs_pos_s_8_4;
wire attr_name_vs_pos_s_9_4;
wire attr_name_vs_pos_s_10_4;
wire attr_name_vs_pos_s_11_4;
wire attr_name_vs_pos_s_12_4;
wire attr_name_vs_pos_s_13_4;
wire n804_4;
wire n805_4;
wire n806_4;
wire n807_4;
wire n808_4;
wire n809_4;
wire n810_4;
wire n811_4;
wire n812_4;
wire n813_4;
wire n814_4;
wire n815_4;
wire fifo_we_s_7;
wire hpo_x_0_13;
wire hpo_x_0_14;
wire hpo_x_1_13;
wire hpo_x_1_14;
wire hpo_x_2_13;
wire shift_x_1_12;
wire shift_x_1_13;
wire shift_x_0_12;
wire bml_xcnt_x_1_11;
wire bml_xcnt_x_1_12;
wire bml_xcnt_x_2_10;
wire bml_xcnt_x_3_10;
wire bml_xcnt_x_4_10;
wire bml_xcnt_x_5_10;
wire bml_xcnt_x_6_10;
wire bml_xcnt_x_7_10;
wire bml_shift_x_6_13;
wire bml_xcnt_r_0_7;
wire state_x_10_14;
wire addr1_4_200;
wire addr1_4_201;
wire addr1_4_203;
wire addr1_4_204;
wire addr1_4_205;
wire addr1_4_206;
wire addr1_4_207;
wire addr1_4_208;
wire addr1_4_209;
wire addr1_4_210;
wire addr1_4_211;
wire addr1_4_212;
wire addr2_4_202;
wire addr2_4_209;
wire layer_sel_r_7;
wire done_r_7;
wire x_linebuf_r_0_7;
wire bml_xloc_r_0_7;
wire hpo_r_0_8;
wire bml_shift_r_0_8;
wire bml_shift_r_0_9;
wire trig_r_1_9;
wire bml_state_r_1_9;
wire hto_x_4_13;
wire hto_x_1_13;
wire hto_x_0_14;
wire hto_x_0_15;
wire hto_x_0_16;
wire texttile_x_5_13;
wire texttile_x_4_13;
wire texttile_x_3_14;
wire texttile_x_1_13;
wire texttile_x_0_13;
wire textattr_x_13_13;
wire textattr_x_12_13;
wire textattr_x_11_13;
wire textattr_x_10_13;
wire textattr_x_9_13;
wire textattr_x_8_13;
wire textattr_x_7_13;
wire textattr_x_6_13;
wire textattr_x_5_13;
wire textattr_x_4_13;
wire textattr_x_3_13;
wire textattr_x_2_13;
wire textattr_x_1_13;
wire textattr_x_0_13;
wire textpos_x_13_13;
wire textpos_x_12_13;
wire textpos_x_11_13;
wire textpos_x_10_13;
wire textpos_x_9_13;
wire textpos_x_8_13;
wire textpos_x_7_13;
wire textpos_x_6_13;
wire textpos_x_5_13;
wire textpos_x_4_13;
wire textpos_x_3_13;
wire textpos_x_2_13;
wire textpos_x_1_13;
wire textpos_x_0_13;
wire bml_xloc_x_2_12;
wire bml_xloc_x_0_12;
wire x_linebuf_x_5_12;
wire x_linebuf_x_4_12;
wire x_linebuf_x_2_12;
wire x_linebuf_x_1_12;
wire text_ntba_s_3_7;
wire trig_start_x_10;
wire din_0_6;
wire din_0_7;
wire din_0_8;
wire din_2_5;
wire din_5_6;
wire din_5_7;
wire vto_x_0_6;
wire fifo_we_s_8;
wire sprite_en_x_14;
wire hpo_x_0_15;
wire hpo_x_1_15;
wire hpo_x_2_14;
wire bml_xcnt_x_1_13;
wire addr1_4_213;
wire done_r_8;
wire done_r_9;
wire texttile_x_3_16;
wire texttile_x_3_17;
wire texttile_x_0_14;
wire textattr_x_11_14;
wire textattr_x_10_14;
wire textattr_x_9_14;
wire textattr_x_8_14;
wire textattr_x_7_14;
wire textattr_x_5_14;
wire textattr_x_3_14;
wire textattr_x_2_14;
wire textattr_x_1_14;
wire textpos_x_11_14;
wire textpos_x_10_14;
wire textpos_x_9_14;
wire textpos_x_8_14;
wire textpos_x_7_14;
wire textpos_x_6_14;
wire textpos_x_5_14;
wire textpos_x_3_14;
wire textpos_x_2_14;
wire textpos_x_1_14;
wire din_0_9;
wire din_0_10;
wire din_0_11;
wire hpo_x_0_16;
wire texttile_x_3_18;
wire textattr_x_4_15;
wire textpos_x_4_15;
wire din_0_12;
wire bml_xcnt_x_1_15;
wire hto_x_1_16;
wire hto_x_2_15;
wire hto_x_3_16;
wire n119_4;
wire n120_4;
wire n122_4;
wire state_x_9_19;
wire texttile_x_2_16;
wire texttile_x_3_20;
wire texttile_x_2_18;
wire addr1_4_215;
wire addr1_4_217;
wire addr1_4_219;
wire addr1_4_221;
wire addr1_4_223;
wire addr1_4_225;
wire addr1_4_227;
wire addr1_4_229;
wire addr1_4_231;
wire addr1_4_233;
wire addr1_4_235;
wire addr1_4_237;
wire addr1_4_239;
wire addr1_4_241;
wire addr1_4_243;
wire addr1_4_245;
wire textattr_x_1_17;
wire textattr_x_4_17;
wire textpos_x_1_17;
wire textpos_x_4_17;
wire textpos_x_0_16;
wire textattr_x_0_16;
wire texttile_x_3_22;
wire bml_addr_r_0_10;
wire textattr_x_6_16;
wire addr2_4_212;
wire bml_cnt_en_r_10;
wire bml_xloc_x_0_14;
wire bml_xloc_x_2_14;
wire bml_xloc_x_3_14;
wire bml_xloc_x_5_13;
wire bml_xloc_x_6_13;
wire bml_xloc_x_7_13;
wire addr1_4_247;
wire bml_xloc_x_3_16;
wire bml_shift_x_4_15;
wire bml_shift_x_0_15;
wire addr2_4_214;
wire addr2_4_216;
wire addr2_4_218;
wire addr2_4_220;
wire x_linebuf_x_1_14;
wire x_linebuf_x_2_14;
wire x_linebuf_x_4_14;
wire x_linebuf_x_5_14;
wire x_linebuf_x_7_13;
wire x_linebuf_x_8_13;
wire x_linebuf_r_0_9;
wire done_r_11;
wire n1040_6;
wire n1049_5;
wire n1035_5;
wire n1034_5;
wire n1033_5;
wire n1026_8;
wire text_cols_s_3_9;
wire addr1_4_249;
wire addr1_4_251;
wire addr1_4_253;
wire addr1_4_255;
wire addr1_4_257;
wire addr1_4_259;
wire addr2_4_222;
wire addr2_4_224;
wire addr2_4_226;
wire addr2_4_228;
wire n929_8;
wire fifo_we_s;
wire trig_x_0_18;
wire trig_r_1_11;
wire bml_state_x_0_18;
wire n254_4;
wire n257_4;
wire n783_43;
wire bml_in_y_r_10;
wire attr_name_vs_pos_s_0_7;
wire attr_name_vs_pos_s_0_8;
wire attr_name_vs_pos_s_0_9;
wire bml_state_x_1_24;
wire state_r_10_10;
wire mode256_r;
wire prescan_r;
wire layer_sel_r;
wire bml_en_r;
wire tile_pri_r;
wire flip_x_r;
wire trans_r;
wire done_r;
wire fifo_re_r;
wire bml_cnt_en_r;
wire tile_en_r;
wire bml_in_y_r;
wire n759_17_SUM;
wire n759_20;
wire n759_18_SUM;
wire n759_22;
wire n759_19_SUM;
wire n759_24;
wire n759_20_SUM;
wire n759_26;
wire n759_21_SUM;
wire n759_28;
wire n759_22_SUM;
wire n759_30;
wire n759_23_SUM;
wire n759_32;
wire n759_24_SUM;
wire n759_34;
wire n783_20_SUM;
wire n783_24;
wire n783_21_SUM;
wire n783_26;
wire n783_22_SUM;
wire n783_28;
wire n783_23_SUM;
wire n783_30;
wire n783_24_SUM;
wire n783_32;
wire n783_25_SUM;
wire n783_34;
wire n783_26_SUM;
wire n783_36;
wire n784_17_SUM;
wire n784_20;
wire n784_18_SUM;
wire n784_22;
wire n784_19_SUM;
wire n784_24;
wire n784_20_SUM;
wire n784_26;
wire n784_21_SUM;
wire n784_28;
wire n784_22_SUM;
wire n784_30;
wire n784_23_SUM;
wire n784_32;
wire n302_1;
wire n302_2;
wire n301_1;
wire n301_2;
wire n300_1;
wire n300_2;
wire n299_1;
wire n299_2;
wire n298_1;
wire n298_2;
wire n297_1;
wire n297_2;
wire n296_1;
wire n296_2;
wire n295_1;
wire n295_2;
wire n294_1;
wire n294_0_COUT;
wire n407_1;
wire n407_2;
wire n406_1;
wire n406_2;
wire n405_1;
wire n405_2;
wire n404_1;
wire n404_2;
wire n403_1;
wire n403_2;
wire n402_1;
wire n402_2;
wire n401_1;
wire n401_2;
wire n416_1;
wire n416_2;
wire n415_1;
wire n415_2;
wire n414_1;
wire n414_2;
wire n413_1;
wire n413_2;
wire n412_1;
wire n412_2;
wire n411_1;
wire n411_2;
wire n410_1;
wire n410_2;
wire ptrn2ba_s_5_2;
wire ptrn2ba_s_4_2;
wire ptrn2ba_s_3_2;
wire ptrn2ba_s_2_2;
wire ptrn2ba_s_1_2;
wire ptrn2ba_s_0_0_COUT;
wire ptrn3ba_s_4_2;
wire ptrn3ba_s_3_2;
wire ptrn3ba_s_2_2;
wire ptrn3ba_s_1_2;
wire ptrn3ba_s_0_0_COUT;
wire n651_1;
wire n651_2;
wire n650_1;
wire n650_2;
wire n649_1;
wire n649_2;
wire n648_1;
wire n648_0_COUT;
wire n660_1;
wire n660_2;
wire n659_1;
wire n659_2;
wire n658_1;
wire n658_2;
wire n657_1;
wire n657_2;
wire n656_1;
wire n656_2;
wire n655_1;
wire n655_2;
wire n654_1;
wire n654_2;
wire n653_1;
wire n653_0_COUT;
wire n826_1;
wire n826_2;
wire n825_1;
wire n825_2;
wire n824_1;
wire n824_2;
wire n823_1;
wire n823_2;
wire n822_1;
wire n822_2;
wire n821_1;
wire n821_2;
wire n820_1;
wire n820_2;
wire n819_1;
wire n819_0_COUT;
wire n1451_1;
wire n1451_2;
wire n1450_1;
wire n1450_2;
wire n1449_1;
wire n1449_2;
wire n1448_1;
wire n1448_2;
wire n1447_1;
wire n1447_2;
wire n1446_1;
wire n1446_2;
wire n1445_1;
wire n1445_2;
wire n1444_1;
wire n1444_2;
wire n1443_1;
wire n1443_2;
wire n1442_1;
wire n1442_2;
wire n1441_1;
wire n1441_2;
wire n1440_1;
wire n1440_2;
wire n1439_1;
wire n1439_2;
wire n1438_1;
wire n1438_0_COUT;
wire n1466_1;
wire n1466_2;
wire n1465_1;
wire n1465_2;
wire n1464_1;
wire n1464_2;
wire n1463_1;
wire n1463_2;
wire n1462_1;
wire n1462_2;
wire n1461_1;
wire n1461_2;
wire n1460_1;
wire n1460_2;
wire n1459_1;
wire n1459_2;
wire n1458_1;
wire n1458_2;
wire n1457_1;
wire n1457_2;
wire n1456_1;
wire n1456_2;
wire n1455_1;
wire n1455_2;
wire n1454_1;
wire n1454_2;
wire n1453_1;
wire n1453_0_COUT;
wire bml_yline_x_7_3;
wire bml_yline_x_6_3;
wire bml_yline_x_5_3;
wire bml_yline_x_4_3;
wire bml_yline_x_3_3;
wire bml_yline_x_2_3;
wire bml_yline_x_1_3;
wire bml_yline_x_0_0_COUT;
wire y_tile_dif_s_2_4;
wire y_tile_dif_s_4_7;
wire y_tile_dif_s_3_7;
wire vsize_s;
wire n1065_3;
wire n1066_3;
wire n1067_3;
wire n1068_3;
wire n1073_3;
wire n1074_3;
wire n1075_3;
wire n1076_3;
wire n228_6;
wire n539_6;
wire n191_5;
wire n950_6;
wire [8:0] addr1;
wire [8:0] addr2;
wire [7:0] din;
wire [7:0] vdin_s;
wire [7:0] hscroll_s;
wire [7:0] vscroll_s;
wire [4:0] vto_x;
wire [13:0] attr_name_vs_pos_s;
wire [13:1] ptrn_addr_s_0;
wire [2:2] text_cols_s;
wire [6:0] t_horz_off_s;
wire [2:0] hpo_x;
wire [1:0] shift_x;
wire [7:0] bml_shift_x;
wire [5:0] bml_fat_x;
wire [5:0] hto_x;
wire [6:0] texttile_x;
wire [13:0] textattr_x;
wire [13:0] textpos_x;
wire [0:0] bml_xcnt_x;
wire [3:0] tpgoffset_s;
wire [3:2] text_ntba_s;
wire [1:1] trig_x;
wire [1:0] t1ps_r;
wire [1:0] t2ps_r;
wire [7:0] y_pos_r_0;
wire [8:0] y_pix_row_r;
wire [3:3] y_max_rows_r;
wire [4:0] ptrn_addr_r_0;
wire [3:0] gmode_r;
wire [13:0] t_ntba_pos_r;
wire [7:0] t_ctba_pos_r;
wire [7:0] bml_yline_r;
wire [2:0] fifo_wr_cnt_r;
wire [2:0] fifo_rd_cnt_r;
wire [7:0] attr_r;
wire [3:0] pal_sel_r;
wire [7:0] ptrn1_r;
wire [7:0] ptrn2_r;
wire [7:0] ptrn3_r;
wire [3:0] colr_fg_r;
wire [3:0] colr_bg_r;
wire [3:0] mcm_fg_r;
wire [3:0] mcm_bg_r;
wire [1:0] shift_r;
wire [13:0] textattr_r;
wire [6:0] texttile_r;
wire [8:0] x_linebuf_r;
wire [2:0] pixcnt_r;
wire [2:0] hpo_r;
wire [7:0] p1_r;
wire [7:0] p2_r;
wire [7:0] p3_r;
wire [7:0] bml_shift_r;
wire [7:0] bml_fat_r;
wire [7:0] bml_xloc_r;
wire [8:0] bml_xcnt_r;
wire [1:1] x_expand_max_r;
wire [1:0] trig_r;
wire [0:0] state_r_0;
wire [1:0] bml_state_r;
wire [7:0] fifo_dout_s;
wire [8:0] t80_div6_r;
wire [9:1] t40_div6_r;
wire [15:2] bml_yoff_r;
wire [13:2] textstart_r;
wire [7:0] bml_yline_x;
wire [4:2] y_tile_dif_s;
wire [6:3] tile_din_s;
wire [8:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:14] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:12] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT3 tile_din_s_4_s1 (
    .F(pix_colr_s_0_2),
    .I0(colr_bg_r[0]),
    .I1(colr_fg_r[0]),
    .I2(p1_r[0]) 
);
defparam tile_din_s_4_s1.INIT=8'hCA;
  LUT3 tile_din_s_6_s1 (
    .F(pix_colr_s_2_2),
    .I0(colr_bg_r[2]),
    .I1(colr_fg_r[2]),
    .I2(p1_r[0]) 
);
defparam tile_din_s_6_s1.INIT=8'hCA;
  LUT3 tile_din_s_3_s1 (
    .F(tileps_s_1_2),
    .I0(t1ps_r[1]),
    .I1(t2ps_r[1]),
    .I2(layer_sel_r) 
);
defparam tile_din_s_3_s1.INIT=8'hCA;
  LUT3 n1065_s2 (
    .F(n1051_2),
    .I0(textfg_s[0]),
    .I1(attr_r[0]),
    .I2(pos_attr_s) 
);
defparam n1065_s2.INIT=8'hCA;
  LUT3 n1066_s2 (
    .F(n1052_2),
    .I0(textfg_s[1]),
    .I1(attr_r[1]),
    .I2(pos_attr_s) 
);
defparam n1066_s2.INIT=8'hCA;
  LUT3 n1067_s2 (
    .F(n1053_2),
    .I0(textfg_s[2]),
    .I1(attr_r[2]),
    .I2(pos_attr_s) 
);
defparam n1067_s2.INIT=8'hCA;
  LUT3 n1068_s2 (
    .F(n1054_2),
    .I0(textfg_s[3]),
    .I1(attr_r[3]),
    .I2(pos_attr_s) 
);
defparam n1068_s2.INIT=8'hCA;
  LUT3 n1073_s2 (
    .F(n1055_2),
    .I0(textbg_s[0]),
    .I1(attr_r[4]),
    .I2(pos_attr_s) 
);
defparam n1073_s2.INIT=8'hCA;
  LUT3 n1074_s2 (
    .F(n1056_2),
    .I0(textbg_s[1]),
    .I1(attr_r[5]),
    .I2(pos_attr_s) 
);
defparam n1074_s2.INIT=8'hCA;
  LUT3 n1075_s2 (
    .F(n1057_2),
    .I0(textbg_s[2]),
    .I1(attr_r[6]),
    .I2(pos_attr_s) 
);
defparam n1075_s2.INIT=8'hCA;
  LUT3 n1076_s2 (
    .F(n1058_2),
    .I0(textbg_s[3]),
    .I1(attr_r[7]),
    .I2(pos_attr_s) 
);
defparam n1076_s2.INIT=8'hCA;
  LUT3 n1065_s1 (
    .F(n1061_2),
    .I0(tile_dout_s[0]),
    .I1(mcm_fg_r[0]),
    .I2(n1060_3) 
);
defparam n1065_s1.INIT=8'hCA;
  LUT3 n1066_s1 (
    .F(n1062_2),
    .I0(tile_dout_s[1]),
    .I1(mcm_fg_r[1]),
    .I2(n1060_3) 
);
defparam n1066_s1.INIT=8'hCA;
  LUT3 n1067_s1 (
    .F(n1063_2),
    .I0(tile_dout_s[2]),
    .I1(mcm_fg_r[2]),
    .I2(n1060_3) 
);
defparam n1067_s1.INIT=8'hCA;
  LUT3 n1068_s1 (
    .F(n1064_2),
    .I0(tile_dout_s[3]),
    .I1(mcm_fg_r[3]),
    .I2(n1060_3) 
);
defparam n1068_s1.INIT=8'hCA;
  LUT3 n1073_s1 (
    .F(n1069_2),
    .I0(tile_dout_s[4]),
    .I1(mcm_bg_r[0]),
    .I2(n1060_3) 
);
defparam n1073_s1.INIT=8'hCA;
  LUT3 n1074_s1 (
    .F(n1070_2),
    .I0(tile_dout_s[5]),
    .I1(mcm_bg_r[1]),
    .I2(n1060_3) 
);
defparam n1074_s1.INIT=8'hCA;
  LUT3 n1075_s1 (
    .F(n1071_2),
    .I0(tile_dout_s[6]),
    .I1(mcm_bg_r[2]),
    .I2(n1060_3) 
);
defparam n1075_s1.INIT=8'hCA;
  LUT3 n1076_s1 (
    .F(n1072_2),
    .I0(tile_dout_s[7]),
    .I1(mcm_bg_r[3]),
    .I2(n1060_3) 
);
defparam n1076_s1.INIT=8'hCA;
  LUT3 addr1_0_s0 (
    .F(addr1[0]),
    .I0(x_linebuf_r[0]),
    .I1(x_pixel_pos_s[0]),
    .I2(y_next_r[8]) 
);
defparam addr1_0_s0.INIT=8'hCA;
  LUT3 addr1_1_s0 (
    .F(addr1[1]),
    .I0(x_linebuf_r[1]),
    .I1(x_pixel_pos_s[1]),
    .I2(y_next_r[8]) 
);
defparam addr1_1_s0.INIT=8'hCA;
  LUT3 addr1_2_s0 (
    .F(addr1[2]),
    .I0(x_linebuf_r[2]),
    .I1(x_pixel_pos_s[2]),
    .I2(y_next_r[8]) 
);
defparam addr1_2_s0.INIT=8'hCA;
  LUT3 addr1_3_s0 (
    .F(addr1[3]),
    .I0(x_linebuf_r[3]),
    .I1(x_pixel_pos_s[3]),
    .I2(y_next_r[8]) 
);
defparam addr1_3_s0.INIT=8'hCA;
  LUT3 addr1_4_s132 (
    .F(addr1[4]),
    .I0(x_linebuf_r[4]),
    .I1(x_pixel_pos_s[4]),
    .I2(y_next_r[8]) 
);
defparam addr1_4_s132.INIT=8'hCA;
  LUT3 addr1_5_s0 (
    .F(addr1[5]),
    .I0(x_linebuf_r[5]),
    .I1(x_pixel_pos_s[5]),
    .I2(y_next_r[8]) 
);
defparam addr1_5_s0.INIT=8'hCA;
  LUT3 addr1_6_s0 (
    .F(addr1[6]),
    .I0(x_linebuf_r[6]),
    .I1(x_pixel_pos_s[6]),
    .I2(y_next_r[8]) 
);
defparam addr1_6_s0.INIT=8'hCA;
  LUT3 addr1_7_s0 (
    .F(addr1[7]),
    .I0(x_linebuf_r[7]),
    .I1(x_pixel_pos_s[7]),
    .I2(y_next_r[8]) 
);
defparam addr1_7_s0.INIT=8'hCA;
  LUT3 addr1_8_s0 (
    .F(addr1[8]),
    .I0(x_linebuf_r[8]),
    .I1(x_pixel_pos_s[8]),
    .I2(y_next_r[8]) 
);
defparam addr1_8_s0.INIT=8'hCA;
  LUT3 addr2_0_s0 (
    .F(addr2[0]),
    .I0(x_pixel_pos_s[0]),
    .I1(x_linebuf_r[0]),
    .I2(y_next_r[8]) 
);
defparam addr2_0_s0.INIT=8'hCA;
  LUT3 addr2_1_s0 (
    .F(addr2[1]),
    .I0(x_pixel_pos_s[1]),
    .I1(x_linebuf_r[1]),
    .I2(y_next_r[8]) 
);
defparam addr2_1_s0.INIT=8'hCA;
  LUT3 addr2_2_s0 (
    .F(addr2[2]),
    .I0(x_pixel_pos_s[2]),
    .I1(x_linebuf_r[2]),
    .I2(y_next_r[8]) 
);
defparam addr2_2_s0.INIT=8'hCA;
  LUT3 addr2_3_s0 (
    .F(addr2[3]),
    .I0(x_pixel_pos_s[3]),
    .I1(x_linebuf_r[3]),
    .I2(y_next_r[8]) 
);
defparam addr2_3_s0.INIT=8'hCA;
  LUT3 addr2_4_s132 (
    .F(addr2[4]),
    .I0(x_pixel_pos_s[4]),
    .I1(x_linebuf_r[4]),
    .I2(y_next_r[8]) 
);
defparam addr2_4_s132.INIT=8'hCA;
  LUT3 addr2_5_s0 (
    .F(addr2[5]),
    .I0(x_pixel_pos_s[5]),
    .I1(x_linebuf_r[5]),
    .I2(y_next_r[8]) 
);
defparam addr2_5_s0.INIT=8'hCA;
  LUT3 addr2_6_s0 (
    .F(addr2[6]),
    .I0(x_pixel_pos_s[6]),
    .I1(x_linebuf_r[6]),
    .I2(y_next_r[8]) 
);
defparam addr2_6_s0.INIT=8'hCA;
  LUT3 addr2_7_s0 (
    .F(addr2[7]),
    .I0(x_pixel_pos_s[7]),
    .I1(x_linebuf_r[7]),
    .I2(y_next_r[8]) 
);
defparam addr2_7_s0.INIT=8'hCA;
  LUT3 addr2_8_s0 (
    .F(addr2[8]),
    .I0(x_pixel_pos_s[8]),
    .I1(x_linebuf_r[8]),
    .I2(y_next_r[8]) 
);
defparam addr2_8_s0.INIT=8'hCA;
  LUT3 din_0_s0 (
    .F(din[0]),
    .I0(din_0_4),
    .I1(tile_en_r),
    .I2(din_0_5) 
);
defparam din_0_s0.INIT=8'hF8;
  LUT3 din_2_s0 (
    .F(din[2]),
    .I0(din_2_4),
    .I1(bml_ps_s[0]),
    .I2(din_0_5) 
);
defparam din_2_s0.INIT=8'hCA;
  LUT4 din_3_s0 (
    .F(din[3]),
    .I0(tile_en_r),
    .I1(tile_din_s[3]),
    .I2(bml_ps_s[1]),
    .I3(din_0_5) 
);
defparam din_3_s0.INIT=16'hF088;
  LUT4 din_4_s0 (
    .F(din[4]),
    .I0(tile_en_r),
    .I1(tile_din_s[4]),
    .I2(din_4_4),
    .I3(din_0_5) 
);
defparam din_4_s0.INIT=16'h0F88;
  LUT4 din_5_s0 (
    .F(din[5]),
    .I0(din_5_4),
    .I1(tile_en_r),
    .I2(din_5_5),
    .I3(din_0_5) 
);
defparam din_5_s0.INIT=16'h0F88;
  LUT4 din_6_s0 (
    .F(din[6]),
    .I0(tile_en_r),
    .I1(tile_din_s[6]),
    .I2(din_6_4),
    .I3(din_0_5) 
);
defparam din_6_s0.INIT=16'h0F88;
  LUT4 din_7_s0 (
    .F(din[7]),
    .I0(tile_en_r),
    .I1(din_7_4),
    .I2(din_7_5),
    .I3(din_0_5) 
);
defparam din_7_s0.INIT=16'h0F22;
  LUT2 n2761_s0 (
    .F(n2761_3),
    .I0(reset_n_r),
    .I1(state_r[1]) 
);
defparam n2761_s0.INIT=4'h8;
  LUT2 n2757_s0 (
    .F(n2757_3),
    .I0(reset_n_r),
    .I1(state_r[2]) 
);
defparam n2757_s0.INIT=4'h8;
  LUT3 vdin_s_0_s0 (
    .F(vdin_s[0]),
    .I0(tile_dout_s[0]),
    .I1(vdin_s_0_4),
    .I2(vdin_s_0_5) 
);
defparam vdin_s_0_s0.INIT=8'h3A;
  LUT3 vdin_s_1_s0 (
    .F(vdin_s[1]),
    .I0(tile_dout_s[1]),
    .I1(vdin_s_1_4),
    .I2(vdin_s_0_5) 
);
defparam vdin_s_1_s0.INIT=8'h3A;
  LUT3 vdin_s_2_s0 (
    .F(vdin_s[2]),
    .I0(tile_dout_s[2]),
    .I1(vdin_s_2_4),
    .I2(vdin_s_0_5) 
);
defparam vdin_s_2_s0.INIT=8'h3A;
  LUT3 vdin_s_3_s0 (
    .F(vdin_s[3]),
    .I0(tile_dout_s[3]),
    .I1(vdin_s_3_4),
    .I2(vdin_s_0_5) 
);
defparam vdin_s_3_s0.INIT=8'h3A;
  LUT3 vdin_s_4_s0 (
    .F(vdin_s[4]),
    .I0(tile_dout_s[4]),
    .I1(vdin_s_4_4),
    .I2(vdin_s_0_5) 
);
defparam vdin_s_4_s0.INIT=8'h3A;
  LUT3 vdin_s_5_s0 (
    .F(vdin_s[5]),
    .I0(tile_dout_s[5]),
    .I1(vdin_s_5_4),
    .I2(vdin_s_0_5) 
);
defparam vdin_s_5_s0.INIT=8'h3A;
  LUT4 vdin_s_6_s0 (
    .F(vdin_s[6]),
    .I0(textmode_r),
    .I1(tile_dout_s[1]),
    .I2(tile_dout_s[6]),
    .I3(vdin_s_0_5) 
);
defparam vdin_s_6_s0.INIT=16'h44F0;
  LUT4 vdin_s_7_s0 (
    .F(vdin_s[7]),
    .I0(textmode_r),
    .I1(tile_dout_s[0]),
    .I2(tile_dout_s[7]),
    .I3(vdin_s_0_5) 
);
defparam vdin_s_7_s0.INIT=16'h44F0;
  LUT3 ntba_s_0_s0 (
    .F(ntba_s[0]),
    .I0(t1ntba_s[0]),
    .I1(t2ntba_s[0]),
    .I2(layer_sel_r) 
);
defparam ntba_s_0_s0.INIT=8'hCA;
  LUT3 ntba_s_1_s0 (
    .F(ntba_s[1]),
    .I0(t1ntba_s[1]),
    .I1(t2ntba_s[1]),
    .I2(layer_sel_r) 
);
defparam ntba_s_1_s0.INIT=8'hCA;
  LUT3 ctba_s_0_s0 (
    .F(ctba_s[0]),
    .I0(t1ctba_s[0]),
    .I1(t2ctba_s[0]),
    .I2(layer_sel_r) 
);
defparam ctba_s_0_s0.INIT=8'hCA;
  LUT3 ctba_s_1_s0 (
    .F(ctba_s[1]),
    .I0(t1ctba_s[1]),
    .I1(t2ctba_s[1]),
    .I2(layer_sel_r) 
);
defparam ctba_s_1_s0.INIT=8'hCA;
  LUT3 ctba_s_2_s0 (
    .F(ctba_s[2]),
    .I0(t1ctba_s[2]),
    .I1(t2ctba_s[2]),
    .I2(layer_sel_r) 
);
defparam ctba_s_2_s0.INIT=8'hCA;
  LUT3 ctba_s_3_s0 (
    .F(ctba_s[3]),
    .I0(t1ctba_s[3]),
    .I1(t2ctba_s[3]),
    .I2(layer_sel_r) 
);
defparam ctba_s_3_s0.INIT=8'hCA;
  LUT3 ctba_s_4_s0 (
    .F(ctba_s[4]),
    .I0(t1ctba_s[4]),
    .I1(t2ctba_s[4]),
    .I2(layer_sel_r) 
);
defparam ctba_s_4_s0.INIT=8'hCA;
  LUT3 ctba_s_5_s0 (
    .F(ctba_s[5]),
    .I0(t1ctba_s[5]),
    .I1(t2ctba_s[5]),
    .I2(layer_sel_r) 
);
defparam ctba_s_5_s0.INIT=8'hCA;
  LUT3 ctba_s_6_s0 (
    .F(ctba_s[6]),
    .I0(t1ctba_s[6]),
    .I1(t2ctba_s[6]),
    .I2(layer_sel_r) 
);
defparam ctba_s_6_s0.INIT=8'hCA;
  LUT3 ctba_s_7_s0 (
    .F(ctba_s[7]),
    .I0(t1ctba_s[7]),
    .I1(t2ctba_s[7]),
    .I2(layer_sel_r) 
);
defparam ctba_s_7_s0.INIT=8'hCA;
  LUT3 hscroll_s_0_s0 (
    .F(hscroll_s[0]),
    .I0(t1horz_s[0]),
    .I1(t2horz_s[0]),
    .I2(layer_sel_r) 
);
defparam hscroll_s_0_s0.INIT=8'hCA;
  LUT3 hscroll_s_1_s0 (
    .F(hscroll_s[1]),
    .I0(t1horz_s[1]),
    .I1(t2horz_s[1]),
    .I2(layer_sel_r) 
);
defparam hscroll_s_1_s0.INIT=8'hCA;
  LUT3 hscroll_s_2_s0 (
    .F(hscroll_s[2]),
    .I0(t1horz_s[2]),
    .I1(t2horz_s[2]),
    .I2(layer_sel_r) 
);
defparam hscroll_s_2_s0.INIT=8'hCA;
  LUT3 hscroll_s_3_s0 (
    .F(hscroll_s[3]),
    .I0(t1horz_s[3]),
    .I1(t2horz_s[3]),
    .I2(layer_sel_r) 
);
defparam hscroll_s_3_s0.INIT=8'hCA;
  LUT3 hscroll_s_4_s0 (
    .F(hscroll_s[4]),
    .I0(t1horz_s[4]),
    .I1(t2horz_s[4]),
    .I2(layer_sel_r) 
);
defparam hscroll_s_4_s0.INIT=8'hCA;
  LUT3 hscroll_s_5_s0 (
    .F(hscroll_s[5]),
    .I0(t1horz_s[5]),
    .I1(t2horz_s[5]),
    .I2(layer_sel_r) 
);
defparam hscroll_s_5_s0.INIT=8'hCA;
  LUT3 hscroll_s_6_s0 (
    .F(hscroll_s[6]),
    .I0(t1horz_s[6]),
    .I1(t2horz_s[6]),
    .I2(layer_sel_r) 
);
defparam hscroll_s_6_s0.INIT=8'hCA;
  LUT3 hscroll_s_7_s0 (
    .F(hscroll_s[7]),
    .I0(t1horz_s[7]),
    .I1(t2horz_s[7]),
    .I2(layer_sel_r) 
);
defparam hscroll_s_7_s0.INIT=8'hCA;
  LUT3 vscroll_s_0_s0 (
    .F(vscroll_s[0]),
    .I0(t1vert_s[0]),
    .I1(t2vert_s[0]),
    .I2(layer_sel_r) 
);
defparam vscroll_s_0_s0.INIT=8'hCA;
  LUT3 vscroll_s_1_s0 (
    .F(vscroll_s[1]),
    .I0(t1vert_s[1]),
    .I1(t2vert_s[1]),
    .I2(layer_sel_r) 
);
defparam vscroll_s_1_s0.INIT=8'hCA;
  LUT3 vscroll_s_2_s0 (
    .F(vscroll_s[2]),
    .I0(t1vert_s[2]),
    .I1(t2vert_s[2]),
    .I2(layer_sel_r) 
);
defparam vscroll_s_2_s0.INIT=8'hCA;
  LUT3 vscroll_s_3_s0 (
    .F(vscroll_s[3]),
    .I0(t1vert_s[3]),
    .I1(t2vert_s[3]),
    .I2(layer_sel_r) 
);
defparam vscroll_s_3_s0.INIT=8'hCA;
  LUT3 vscroll_s_4_s0 (
    .F(vscroll_s[4]),
    .I0(t1vert_s[4]),
    .I1(t2vert_s[4]),
    .I2(layer_sel_r) 
);
defparam vscroll_s_4_s0.INIT=8'hCA;
  LUT3 vscroll_s_5_s0 (
    .F(vscroll_s[5]),
    .I0(t1vert_s[5]),
    .I1(t2vert_s[5]),
    .I2(layer_sel_r) 
);
defparam vscroll_s_5_s0.INIT=8'hCA;
  LUT3 vscroll_s_6_s0 (
    .F(vscroll_s[6]),
    .I0(t1vert_s[6]),
    .I1(t2vert_s[6]),
    .I2(layer_sel_r) 
);
defparam vscroll_s_6_s0.INIT=8'hCA;
  LUT3 vscroll_s_7_s0 (
    .F(vscroll_s[7]),
    .I0(t1vert_s[7]),
    .I1(t2vert_s[7]),
    .I2(layer_sel_r) 
);
defparam vscroll_s_7_s0.INIT=8'hCA;
  LUT2 n2741_s0 (
    .F(n2741_3),
    .I0(reset_n_r),
    .I1(state_r[3]) 
);
defparam n2741_s0.INIT=4'h8;
  LUT3 vto_x_0_s0 (
    .F(vto_x[0]),
    .I0(vsize_s),
    .I1(vto_x_0_4),
    .I2(vto_x_0_5) 
);
defparam vto_x_0_s0.INIT=8'h3A;
  LUT3 vto_x_2_s0 (
    .F(vto_x[2]),
    .I0(y_pix_row_r[2]),
    .I1(y_tile_dif_s[2]),
    .I2(vto_x_0_5) 
);
defparam vto_x_2_s0.INIT=8'hAC;
  LUT3 vto_x_3_s0 (
    .F(vto_x[3]),
    .I0(y_pix_row_r[3]),
    .I1(y_tile_dif_s[3]),
    .I2(vto_x_0_5) 
);
defparam vto_x_3_s0.INIT=8'hAC;
  LUT3 vto_x_4_s0 (
    .F(vto_x[4]),
    .I0(y_pix_row_r[4]),
    .I1(y_tile_dif_s[4]),
    .I2(vto_x_0_5) 
);
defparam vto_x_4_s0.INIT=8'hAC;
  LUT3 attr_name_vs_pos_s_1_s0 (
    .F(attr_name_vs_pos_s[1]),
    .I0(n401_1),
    .I1(attr_name_vs_pos_s_1_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_1_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_2_s0 (
    .F(attr_name_vs_pos_s[2]),
    .I0(n402_1),
    .I1(attr_name_vs_pos_s_2_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_2_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_3_s0 (
    .F(attr_name_vs_pos_s[3]),
    .I0(n403_1),
    .I1(attr_name_vs_pos_s_3_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_3_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_4_s0 (
    .F(attr_name_vs_pos_s[4]),
    .I0(n404_1),
    .I1(attr_name_vs_pos_s_4_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_4_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_5_s0 (
    .F(attr_name_vs_pos_s[5]),
    .I0(n405_1),
    .I1(attr_name_vs_pos_s_5_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_5_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_6_s0 (
    .F(attr_name_vs_pos_s[6]),
    .I0(n406_1),
    .I1(attr_name_vs_pos_s_6_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_6_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_7_s0 (
    .F(attr_name_vs_pos_s[7]),
    .I0(n407_1),
    .I1(attr_name_vs_pos_s_7_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_7_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_8_s0 (
    .F(attr_name_vs_pos_s[8]),
    .I0(tile_dout_s[2]),
    .I1(attr_name_vs_pos_s_8_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_8_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_9_s0 (
    .F(attr_name_vs_pos_s[9]),
    .I0(tile_dout_s[3]),
    .I1(attr_name_vs_pos_s_9_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_9_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_10_s0 (
    .F(attr_name_vs_pos_s[10]),
    .I0(tile_dout_s[4]),
    .I1(attr_name_vs_pos_s_10_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_10_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_11_s0 (
    .F(attr_name_vs_pos_s[11]),
    .I0(tile_dout_s[5]),
    .I1(attr_name_vs_pos_s_11_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_11_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_12_s0 (
    .F(attr_name_vs_pos_s[12]),
    .I0(tile_dout_s[6]),
    .I1(attr_name_vs_pos_s_12_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_12_s0.INIT=8'h3A;
  LUT3 attr_name_vs_pos_s_13_s0 (
    .F(attr_name_vs_pos_s[13]),
    .I0(tile_dout_s[7]),
    .I1(attr_name_vs_pos_s_13_4),
    .I2(pos_attr_s) 
);
defparam attr_name_vs_pos_s_13_s0.INIT=8'h3A;
  LUT4 n1060_s0 (
    .F(n1060_3),
    .I0(gmode_r[3]),
    .I1(gmode_r[1]),
    .I2(gmode_r[0]),
    .I3(gmode_r[2]) 
);
defparam n1060_s0.INIT=16'h0100;
  LUT3 ptrn_addr_s_1_s0 (
    .F(ptrn_addr_s_0[1]),
    .I0(ptrn_addr_s_1_4),
    .I1(vto_r[1]),
    .I2(pgba_s[1]) 
);
defparam ptrn_addr_s_1_s0.INIT=8'hD0;
  LUT3 ptrn_addr_s_2_s0 (
    .F(ptrn_addr_s_0[2]),
    .I0(ptrn_addr_s_1_4),
    .I1(vto_r[2]),
    .I2(pgba_s[2]) 
);
defparam ptrn_addr_s_2_s0.INIT=8'hD0;
  LUT3 ptrn_addr_s_3_s0 (
    .F(ptrn_addr_s_3),
    .I0(ctba_s[3]),
    .I1(ptrn_addr_s_1_4),
    .I2(name_r[0]) 
);
defparam ptrn_addr_s_3_s0.INIT=8'hB0;
  LUT3 ptrn_addr_s_4_s0 (
    .F(ptrn_addr_s_4),
    .I0(ctba_s[4]),
    .I1(ptrn_addr_s_1_4),
    .I2(name_r[1]) 
);
defparam ptrn_addr_s_4_s0.INIT=8'hB0;
  LUT3 ptrn_addr_s_5_s0 (
    .F(ptrn_addr_s_5),
    .I0(ctba_s[5]),
    .I1(ptrn_addr_s_1_4),
    .I2(name_r[2]) 
);
defparam ptrn_addr_s_5_s0.INIT=8'hB0;
  LUT3 ptrn_addr_s_6_s0 (
    .F(ptrn_addr_s_6),
    .I0(ctba_s[6]),
    .I1(ptrn_addr_s_1_4),
    .I2(name_r[3]) 
);
defparam ptrn_addr_s_6_s0.INIT=8'hB0;
  LUT3 ptrn_addr_s_7_s0 (
    .F(ptrn_addr_s_0[7]),
    .I0(ctba_s[7]),
    .I1(ptrn_addr_s_1_4),
    .I2(name_r[4]) 
);
defparam ptrn_addr_s_7_s0.INIT=8'hB0;
  LUT3 ptrn_addr_s_11_s1 (
    .F(ptrn_addr_s_0[11]),
    .I0(vpo_r[0]),
    .I1(y_pos_r_4),
    .I2(n1060_3) 
);
defparam ptrn_addr_s_11_s1.INIT=8'hCA;
  LUT3 ptrn_addr_s_12_s1 (
    .F(ptrn_addr_s_12),
    .I0(vpo_r[1]),
    .I1(y_pos_r_0[5]),
    .I2(n1060_3) 
);
defparam ptrn_addr_s_12_s1.INIT=8'hCA;
  LUT3 ptrn_addr_s_13_s1 (
    .F(ptrn_addr_s_0[13]),
    .I0(vpo_r[2]),
    .I1(y_pos_r_6),
    .I2(n1060_3) 
);
defparam ptrn_addr_s_13_s1.INIT=8'hCA;
  LUT2 n2725_s0 (
    .F(n2725_3),
    .I0(reset_n_r),
    .I1(state_r[4]) 
);
defparam n2725_s0.INIT=4'h8;
  LUT4 n537_s0 (
    .F(n537_3),
    .I0(gmode_r[2]),
    .I1(gmode_r[1]),
    .I2(gmode_r[0]),
    .I3(gmode_r[3]) 
);
defparam n537_s0.INIT=16'h0100;
  LUT4 text_cols_s_2_s1 (
    .F(text_cols_s[2]),
    .I0(gmode_r[2]),
    .I1(gmode_r[1]),
    .I2(gmode_r[3]),
    .I3(gmode_r[0]) 
);
defparam text_cols_s_2_s1.INIT=16'h1000;
  LUT3 t_horz_off_s_1_s0 (
    .F(t_horz_off_s[1]),
    .I0(t80_div6_r[1]),
    .I1(t40_div6_r[1]),
    .I2(text_cols_s[2]) 
);
defparam t_horz_off_s_1_s0.INIT=8'hAC;
  LUT3 t_horz_off_s_2_s0 (
    .F(t_horz_off_s[2]),
    .I0(t80_div6_r[2]),
    .I1(t40_div6_r[2]),
    .I2(text_cols_s[2]) 
);
defparam t_horz_off_s_2_s0.INIT=8'hAC;
  LUT3 t_horz_off_s_3_s0 (
    .F(t_horz_off_s[3]),
    .I0(t80_div6_r[3]),
    .I1(t40_div6_r[3]),
    .I2(text_cols_s[2]) 
);
defparam t_horz_off_s_3_s0.INIT=8'hAC;
  LUT3 t_horz_off_s_4_s0 (
    .F(t_horz_off_s[4]),
    .I0(t80_div6_r[4]),
    .I1(t40_div6_r[4]),
    .I2(text_cols_s[2]) 
);
defparam t_horz_off_s_4_s0.INIT=8'hAC;
  LUT3 t_horz_off_s_5_s0 (
    .F(t_horz_off_s[5]),
    .I0(t80_div6_r[5]),
    .I1(t40_div6_r[5]),
    .I2(text_cols_s[2]) 
);
defparam t_horz_off_s_5_s0.INIT=8'hAC;
  LUT3 t_horz_off_s_6_s0 (
    .F(t_horz_off_s[6]),
    .I0(t80_div6_r[6]),
    .I1(t40_div6_r[6]),
    .I2(text_cols_s[2]) 
);
defparam t_horz_off_s_6_s0.INIT=8'hAC;
  LUT4 n804_s0 (
    .F(n804_3),
    .I0(n819_1),
    .I1(n804_4),
    .I2(bml_addr_r[0]),
    .I3(state_r[10]) 
);
defparam n804_s0.INIT=16'hAA3C;
  LUT4 n805_s0 (
    .F(n805_3),
    .I0(n820_1),
    .I1(n805_4),
    .I2(bml_addr_r[1]),
    .I3(state_r[10]) 
);
defparam n805_s0.INIT=16'hAA3C;
  LUT4 n806_s0 (
    .F(n806_3),
    .I0(n821_1),
    .I1(n806_4),
    .I2(bml_addr_r[2]),
    .I3(state_r[10]) 
);
defparam n806_s0.INIT=16'hAA3C;
  LUT4 n807_s0 (
    .F(n807_3),
    .I0(n822_1),
    .I1(bml_addr_r[3]),
    .I2(n807_4),
    .I3(state_r[10]) 
);
defparam n807_s0.INIT=16'hAA3C;
  LUT4 n808_s0 (
    .F(n808_3),
    .I0(n823_1),
    .I1(n808_4),
    .I2(bml_addr_r[4]),
    .I3(state_r[10]) 
);
defparam n808_s0.INIT=16'hAA3C;
  LUT4 n809_s0 (
    .F(n809_3),
    .I0(n824_1),
    .I1(n809_4),
    .I2(bml_addr_r[5]),
    .I3(state_r[10]) 
);
defparam n809_s0.INIT=16'hAA3C;
  LUT4 n810_s0 (
    .F(n810_3),
    .I0(n825_1),
    .I1(bml_addr_r[6]),
    .I2(n810_4),
    .I3(state_r[10]) 
);
defparam n810_s0.INIT=16'hAA3C;
  LUT4 n811_s0 (
    .F(n811_3),
    .I0(n826_1),
    .I1(n811_4),
    .I2(bml_addr_r[7]),
    .I3(state_r[10]) 
);
defparam n811_s0.INIT=16'hAA3C;
  LUT4 n812_s0 (
    .F(n812_3),
    .I0(bml_yoff_r[10]),
    .I1(n812_4),
    .I2(bml_addr_r[8]),
    .I3(state_r[10]) 
);
defparam n812_s0.INIT=16'hAA3C;
  LUT4 n813_s0 (
    .F(n813_3),
    .I0(bml_yoff_r[11]),
    .I1(bml_addr_r[9]),
    .I2(n813_4),
    .I3(state_r[10]) 
);
defparam n813_s0.INIT=16'hAA3C;
  LUT4 n814_s0 (
    .F(n814_3),
    .I0(bml_yoff_r[12]),
    .I1(n814_4),
    .I2(bml_addr_r[10]),
    .I3(state_r[10]) 
);
defparam n814_s0.INIT=16'hAA3C;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(bml_yoff_r[13]),
    .I1(n815_4),
    .I2(bml_addr_r[11]),
    .I3(state_r[10]) 
);
defparam n815_s0.INIT=16'hAA3C;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(bml_yoff_r[14]),
    .I1(bml_addr_r[13]),
    .I2(bml_addr_r[12]),
    .I3(state_r[10]) 
);
defparam n816_s0.INIT=16'hAA3C;
  LUT3 n817_s0 (
    .F(n817_3),
    .I0(bml_addr_r[13]),
    .I1(bml_yoff_r[15]),
    .I2(state_r[10]) 
);
defparam n817_s0.INIT=8'hC5;
  LUT2 n2699_s0 (
    .F(n2699_3),
    .I0(reset_n_r),
    .I1(state_r[5]) 
);
defparam n2699_s0.INIT=4'h8;
  LUT4 n1083_s0 (
    .F(n1083_3),
    .I0(attr_r[0]),
    .I1(n110_16),
    .I2(t2_pri_en_s),
    .I3(layer_sel_r) 
);
defparam n1083_s0.INIT=16'h8F88;
  LUT2 n2679_s0 (
    .F(n2679_3),
    .I0(reset_n_r),
    .I1(state_r[8]) 
);
defparam n2679_s0.INIT=4'h8;
  LUT4 sprite_en_x_s7 (
    .F(sprite_en_x),
    .I0(t2_en_s),
    .I1(sprite_en_x_13),
    .I2(trig_r[0]),
    .I3(trig_r[1]) 
);
defparam sprite_en_x_s7.INIT=16'h0F77;
  LUT4 hpo_x_0_s7 (
    .F(hpo_x[0]),
    .I0(shift_r[0]),
    .I1(hpo_x_0_13),
    .I2(hpo_x_0_14),
    .I3(shift_r[1]) 
);
defparam hpo_x_0_s7.INIT=16'h110F;
  LUT4 hpo_x_1_s7 (
    .F(hpo_x[1]),
    .I0(shift_r[0]),
    .I1(hpo_x_1_13),
    .I2(hpo_x_1_14),
    .I3(shift_r[1]) 
);
defparam hpo_x_1_s7.INIT=16'h440F;
  LUT4 hpo_x_2_s7 (
    .F(hpo_x[2]),
    .I0(shift_r[0]),
    .I1(hpo_r[2]),
    .I2(hpo_x_2_13),
    .I3(shift_r[1]) 
);
defparam hpo_x_2_s7.INIT=16'h110F;
  LUT4 shift_x_1_s5 (
    .F(shift_x[1]),
    .I0(done_r),
    .I1(shift_x_1_12),
    .I2(shift_x_1_13),
    .I3(shift_r[0]) 
);
defparam shift_x_1_s5.INIT=16'hF001;
  LUT4 shift_x_0_s5 (
    .F(shift_x[0]),
    .I0(done_r),
    .I1(shift_x_1_12),
    .I2(shift_x_0_12),
    .I3(shift_r[1]) 
);
defparam shift_x_0_s5.INIT=16'h04F0;
  LUT4 p1_x_0_s6 (
    .F(p1_x_0_11),
    .I0(shift_r[0]),
    .I1(p1_r[1]),
    .I2(ptrn1_r[0]),
    .I3(shift_r[1]) 
);
defparam p1_x_0_s6.INIT=16'h44F0;
  LUT4 p1_x_1_s6 (
    .F(p1_x_1_11),
    .I0(shift_r[0]),
    .I1(p1_r[2]),
    .I2(ptrn1_r[1]),
    .I3(shift_r[1]) 
);
defparam p1_x_1_s6.INIT=16'h44F0;
  LUT4 p1_x_2_s6 (
    .F(p1_x_2_11),
    .I0(shift_r[0]),
    .I1(p1_r[3]),
    .I2(ptrn1_r[2]),
    .I3(shift_r[1]) 
);
defparam p1_x_2_s6.INIT=16'h44F0;
  LUT4 p1_x_3_s6 (
    .F(p1_x_3_11),
    .I0(shift_r[0]),
    .I1(p1_r[4]),
    .I2(ptrn1_r[3]),
    .I3(shift_r[1]) 
);
defparam p1_x_3_s6.INIT=16'h44F0;
  LUT4 p1_x_4_s6 (
    .F(p1_x_4_11),
    .I0(shift_r[0]),
    .I1(p1_r[5]),
    .I2(ptrn1_r[4]),
    .I3(shift_r[1]) 
);
defparam p1_x_4_s6.INIT=16'h44F0;
  LUT4 p1_x_5_s6 (
    .F(p1_x_5_11),
    .I0(shift_r[0]),
    .I1(p1_r[6]),
    .I2(ptrn1_r[5]),
    .I3(shift_r[1]) 
);
defparam p1_x_5_s6.INIT=16'h44F0;
  LUT4 p1_x_6_s6 (
    .F(p1_x_6_11),
    .I0(shift_r[0]),
    .I1(p1_r[7]),
    .I2(ptrn1_r[6]),
    .I3(shift_r[1]) 
);
defparam p1_x_6_s6.INIT=16'h44F0;
  LUT3 p1_x_7_s6 (
    .F(p1_x_7_11),
    .I0(ptrn1_r[7]),
    .I1(shift_r[0]),
    .I2(shift_r[1]) 
);
defparam p1_x_7_s6.INIT=8'h3A;
  LUT4 p2_x_0_s6 (
    .F(p2_x_0_11),
    .I0(shift_r[0]),
    .I1(p2_r[1]),
    .I2(ptrn2_r[0]),
    .I3(shift_r[1]) 
);
defparam p2_x_0_s6.INIT=16'h44F0;
  LUT4 p2_x_1_s6 (
    .F(p2_x_1_11),
    .I0(shift_r[0]),
    .I1(p2_r[2]),
    .I2(ptrn2_r[1]),
    .I3(shift_r[1]) 
);
defparam p2_x_1_s6.INIT=16'h44F0;
  LUT4 p2_x_2_s6 (
    .F(p2_x_2_11),
    .I0(shift_r[0]),
    .I1(p2_r[3]),
    .I2(ptrn2_r[2]),
    .I3(shift_r[1]) 
);
defparam p2_x_2_s6.INIT=16'h44F0;
  LUT4 p2_x_3_s6 (
    .F(p2_x_3_11),
    .I0(shift_r[0]),
    .I1(p2_r[4]),
    .I2(ptrn2_r[3]),
    .I3(shift_r[1]) 
);
defparam p2_x_3_s6.INIT=16'h44F0;
  LUT4 p2_x_4_s6 (
    .F(p2_x_4_11),
    .I0(shift_r[0]),
    .I1(p2_r[5]),
    .I2(ptrn2_r[4]),
    .I3(shift_r[1]) 
);
defparam p2_x_4_s6.INIT=16'h44F0;
  LUT4 p2_x_5_s6 (
    .F(p2_x_5_11),
    .I0(shift_r[0]),
    .I1(p2_r[6]),
    .I2(ptrn2_r[5]),
    .I3(shift_r[1]) 
);
defparam p2_x_5_s6.INIT=16'h44F0;
  LUT4 p2_x_6_s6 (
    .F(p2_x_6_11),
    .I0(shift_r[0]),
    .I1(p2_r[7]),
    .I2(ptrn2_r[6]),
    .I3(shift_r[1]) 
);
defparam p2_x_6_s6.INIT=16'h44F0;
  LUT3 p2_x_7_s6 (
    .F(p2_x_7_11),
    .I0(ptrn2_r[7]),
    .I1(shift_r[0]),
    .I2(shift_r[1]) 
);
defparam p2_x_7_s6.INIT=8'h3A;
  LUT4 p3_x_0_s6 (
    .F(p3_x_0_11),
    .I0(shift_r[0]),
    .I1(p3_r[1]),
    .I2(ptrn3_r[0]),
    .I3(shift_r[1]) 
);
defparam p3_x_0_s6.INIT=16'h44F0;
  LUT4 p3_x_1_s6 (
    .F(p3_x_1_11),
    .I0(shift_r[0]),
    .I1(p3_r[2]),
    .I2(ptrn3_r[1]),
    .I3(shift_r[1]) 
);
defparam p3_x_1_s6.INIT=16'h44F0;
  LUT4 p3_x_2_s6 (
    .F(p3_x_2_11),
    .I0(shift_r[0]),
    .I1(p3_r[3]),
    .I2(ptrn3_r[2]),
    .I3(shift_r[1]) 
);
defparam p3_x_2_s6.INIT=16'h44F0;
  LUT4 p3_x_3_s6 (
    .F(p3_x_3_11),
    .I0(shift_r[0]),
    .I1(p3_r[4]),
    .I2(ptrn3_r[3]),
    .I3(shift_r[1]) 
);
defparam p3_x_3_s6.INIT=16'h44F0;
  LUT4 p3_x_4_s6 (
    .F(p3_x_4_11),
    .I0(shift_r[0]),
    .I1(p3_r[5]),
    .I2(ptrn3_r[4]),
    .I3(shift_r[1]) 
);
defparam p3_x_4_s6.INIT=16'h44F0;
  LUT4 p3_x_5_s6 (
    .F(p3_x_5_11),
    .I0(shift_r[0]),
    .I1(p3_r[6]),
    .I2(ptrn3_r[5]),
    .I3(shift_r[1]) 
);
defparam p3_x_5_s6.INIT=16'h44F0;
  LUT4 p3_x_6_s6 (
    .F(p3_x_6_11),
    .I0(shift_r[0]),
    .I1(p3_r[7]),
    .I2(ptrn3_r[6]),
    .I3(shift_r[1]) 
);
defparam p3_x_6_s6.INIT=16'h44F0;
  LUT3 p3_x_7_s6 (
    .F(p3_x_7_11),
    .I0(ptrn3_r[7]),
    .I1(shift_r[0]),
    .I2(shift_r[1]) 
);
defparam p3_x_7_s6.INIT=8'h3A;
  LUT4 bml_xcnt_x_1_s5 (
    .F(bml_xcnt_x_1_9),
    .I0(bml_xcnt_x_1_15),
    .I1(bml_xcnt_r[1]),
    .I2(bml_xcnt_x_1_11),
    .I3(bml_xcnt_x_1_12) 
);
defparam bml_xcnt_x_1_s5.INIT=16'hAABE;
  LUT4 bml_xcnt_x_2_s5 (
    .F(bml_xcnt_x_2_9),
    .I0(bml_x_s[1]),
    .I1(bml_xcnt_x_2_10),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xcnt_x_2_s5.INIT=16'h0CCA;
  LUT4 bml_xcnt_x_3_s5 (
    .F(bml_xcnt_x_3_9),
    .I0(bml_x_s[2]),
    .I1(bml_xcnt_x_3_10),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xcnt_x_3_s5.INIT=16'h0CCA;
  LUT4 bml_xcnt_x_4_s5 (
    .F(bml_xcnt_x_4_9),
    .I0(bml_x_s[3]),
    .I1(bml_xcnt_x_4_10),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xcnt_x_4_s5.INIT=16'h0CCA;
  LUT4 bml_xcnt_x_5_s5 (
    .F(bml_xcnt_x_5_9),
    .I0(bml_x_s[4]),
    .I1(bml_xcnt_x_5_10),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xcnt_x_5_s5.INIT=16'h033A;
  LUT4 bml_xcnt_x_6_s5 (
    .F(bml_xcnt_x_6_9),
    .I0(bml_x_s[5]),
    .I1(bml_xcnt_x_6_10),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xcnt_x_6_s5.INIT=16'h033A;
  LUT4 bml_xcnt_x_7_s5 (
    .F(bml_xcnt_x_7_9),
    .I0(bml_x_s[6]),
    .I1(bml_xcnt_x_7_10),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xcnt_x_7_s5.INIT=16'h033A;
  LUT4 bml_xcnt_x_8_s6 (
    .F(bml_xcnt_x_8_10),
    .I0(bml_x_s[7]),
    .I1(bml_xcnt_r[8]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xcnt_x_8_s6.INIT=16'h033A;
  LUT4 bml_cnt_en_x_s7 (
    .F(bml_cnt_en_x),
    .I0(bml_cnt_en_r),
    .I1(mode256_r),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_cnt_en_x_s7.INIT=16'h0DCC;
  LUT4 bml_shift_x_0_s7 (
    .F(bml_shift_x[0]),
    .I0(bml_state_r[0]),
    .I1(bml_shift_r[2]),
    .I2(fifo_dout_s[0]),
    .I3(bml_shift_x_0_15) 
);
defparam bml_shift_x_0_s7.INIT=16'h44F0;
  LUT4 bml_shift_x_1_s7 (
    .F(bml_shift_x[1]),
    .I0(bml_state_r[0]),
    .I1(bml_shift_r[3]),
    .I2(fifo_dout_s[1]),
    .I3(bml_shift_x_0_15) 
);
defparam bml_shift_x_1_s7.INIT=16'h44F0;
  LUT4 bml_shift_x_2_s7 (
    .F(bml_shift_x[2]),
    .I0(bml_state_r[0]),
    .I1(bml_shift_r[4]),
    .I2(fifo_dout_s[2]),
    .I3(bml_shift_x_0_15) 
);
defparam bml_shift_x_2_s7.INIT=16'h44F0;
  LUT4 bml_shift_x_3_s7 (
    .F(bml_shift_x[3]),
    .I0(bml_state_r[0]),
    .I1(bml_shift_r[5]),
    .I2(fifo_dout_s[3]),
    .I3(bml_shift_x_0_15) 
);
defparam bml_shift_x_3_s7.INIT=16'h44F0;
  LUT4 bml_shift_x_4_s7 (
    .F(bml_shift_x[4]),
    .I0(bml_shift_r[6]),
    .I1(bml_shift_x_4_15),
    .I2(bml_shift_x_0_15),
    .I3(fifo_dout_s[4]) 
);
defparam bml_shift_x_4_s7.INIT=16'h8F88;
  LUT4 bml_shift_x_5_s7 (
    .F(bml_shift_x[5]),
    .I0(bml_shift_r[7]),
    .I1(bml_shift_x_4_15),
    .I2(bml_shift_x_0_15),
    .I3(fifo_dout_s[5]) 
);
defparam bml_shift_x_5_s7.INIT=16'h8F88;
  LUT4 bml_shift_x_6_s7 (
    .F(bml_shift_x[6]),
    .I0(bml_shift_x_6_13),
    .I1(fifo_dout_s[6]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_shift_x_6_s7.INIT=16'h0DCC;
  LUT4 bml_shift_x_7_s7 (
    .F(bml_shift_x[7]),
    .I0(bml_shift_x_6_13),
    .I1(fifo_dout_s[7]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_shift_x_7_s7.INIT=16'h0DCC;
  LUT4 bml_fat_x_0_s9 (
    .F(bml_fat_x[0]),
    .I0(bml_state_r[0]),
    .I1(bml_fat_r[4]),
    .I2(fifo_dout_s[0]),
    .I3(bml_shift_x_0_15) 
);
defparam bml_fat_x_0_s9.INIT=16'h44F0;
  LUT4 bml_fat_x_1_s9 (
    .F(bml_fat_x[1]),
    .I0(bml_state_r[0]),
    .I1(bml_fat_r[5]),
    .I2(fifo_dout_s[1]),
    .I3(bml_shift_x_0_15) 
);
defparam bml_fat_x_1_s9.INIT=16'h44F0;
  LUT4 bml_fat_x_2_s9 (
    .F(bml_fat_x[2]),
    .I0(bml_state_r[0]),
    .I1(bml_fat_r[6]),
    .I2(fifo_dout_s[2]),
    .I3(bml_shift_x_0_15) 
);
defparam bml_fat_x_2_s9.INIT=16'h44F0;
  LUT4 bml_fat_x_3_s9 (
    .F(bml_fat_x[3]),
    .I0(bml_state_r[0]),
    .I1(bml_fat_r[7]),
    .I2(fifo_dout_s[3]),
    .I3(bml_shift_x_0_15) 
);
defparam bml_fat_x_3_s9.INIT=16'h44F0;
  LUT4 bml_fat_x_4_s9 (
    .F(bml_fat_x[4]),
    .I0(bml_shift_x_6_13),
    .I1(fifo_dout_s[4]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_fat_x_4_s9.INIT=16'h0DCC;
  LUT4 bml_fat_x_5_s9 (
    .F(bml_fat_x[5]),
    .I0(bml_shift_x_6_13),
    .I1(fifo_dout_s[5]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_fat_x_5_s9.INIT=16'h0DCC;
  LUT2 n110_s12 (
    .F(n110_16),
    .I0(tile_ecm_s[1]),
    .I1(tile_ecm_s[0]) 
);
defparam n110_s12.INIT=4'hE;
  LUT4 p1_r_0_s2 (
    .F(p1_r_0_6),
    .I0(shift_r[0]),
    .I1(state_r_0[0]),
    .I2(shift_r[1]),
    .I3(reset_n_r) 
);
defparam p1_r_0_s2.INIT=16'hF800;
  LUT4 bml_xcnt_r_0_s2 (
    .F(bml_xcnt_r_1_5),
    .I0(bml_xcnt_r_0_7),
    .I1(bml_state_r[0]),
    .I2(bml_state_r[1]),
    .I3(reset_n_r) 
);
defparam bml_xcnt_r_0_s2.INIT=16'hEF00;
  LUT4 state_x_8_s6 (
    .F(state_x_8),
    .I0(trig_start_r),
    .I1(state_r[10]),
    .I2(state_r[8]),
    .I3(state_r[9]) 
);
defparam state_x_8_s6.INIT=16'hFF40;
  LUT4 state_x_5_s6 (
    .F(state_x_5),
    .I0(trig_start_r),
    .I1(state_r[5]),
    .I2(state_r[10]),
    .I3(state_r[7]) 
);
defparam state_x_5_s6.INIT=16'hFF40;
  LUT4 state_x_4_s6 (
    .F(state_x_4),
    .I0(trig_start_r),
    .I1(state_r[4]),
    .I2(state_r[10]),
    .I3(state_r[6]) 
);
defparam state_x_4_s6.INIT=16'hFF40;
  LUT4 state_x_3_s6 (
    .F(state_x_3),
    .I0(trig_start_r),
    .I1(state_r[10]),
    .I2(state_r[3]),
    .I3(state_r[4]) 
);
defparam state_x_3_s6.INIT=16'hFF40;
  LUT4 state_x_2_s6 (
    .F(state_x_2),
    .I0(trig_start_r),
    .I1(state_r[10]),
    .I2(state_r[2]),
    .I3(state_r[3]) 
);
defparam state_x_2_s6.INIT=16'hFF40;
  LUT4 state_x_1_s6 (
    .F(state_x_1),
    .I0(trig_start_r),
    .I1(state_r[10]),
    .I2(state_r[1]),
    .I3(state_r[2]) 
);
defparam state_x_1_s6.INIT=16'hFF40;
  LUT4 addr1_4_s136 (
    .F(addr1_4_143),
    .I0(x_linebuf_r[1]),
    .I1(addr1_4_200),
    .I2(addr1_4_205),
    .I3(addr1_4_206) 
);
defparam addr1_4_s136.INIT=16'h1000;
  LUT4 addr1_4_s137 (
    .F(addr1_4_145),
    .I0(x_linebuf_r[1]),
    .I1(addr1_4_200),
    .I2(addr1_4_205),
    .I3(addr1_4_207) 
);
defparam addr1_4_s137.INIT=16'h1000;
  LUT4 addr1_4_s141 (
    .F(addr1_4_153),
    .I0(addr1_4_200),
    .I1(addr1_4_201),
    .I2(addr1_4_205),
    .I3(x_linebuf_r[1]) 
);
defparam addr1_4_s141.INIT=16'h4000;
  LUT4 addr1_4_s142 (
    .F(addr1_4_155),
    .I0(addr1_4_200),
    .I1(addr1_4_205),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_203) 
);
defparam addr1_4_s142.INIT=16'h4000;
  LUT4 addr1_4_s143 (
    .F(addr1_4_157),
    .I0(addr1_4_200),
    .I1(addr1_4_205),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_204) 
);
defparam addr1_4_s143.INIT=16'h4000;
  LUT4 addr1_4_s144 (
    .F(addr1_4_159),
    .I0(addr1_4_200),
    .I1(addr1_4_205),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_206) 
);
defparam addr1_4_s144.INIT=16'h4000;
  LUT4 addr1_4_s145 (
    .F(addr1_4_161),
    .I0(addr1_4_200),
    .I1(addr1_4_205),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_207) 
);
defparam addr1_4_s145.INIT=16'h4000;
  LUT4 addr1_4_s146 (
    .F(addr1_4_163),
    .I0(addr1_4_200),
    .I1(addr1_4_205),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_208) 
);
defparam addr1_4_s146.INIT=16'h4000;
  LUT4 addr1_4_s147 (
    .F(addr1_4_165),
    .I0(addr1_4_200),
    .I1(addr1_4_205),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_209) 
);
defparam addr1_4_s147.INIT=16'h4000;
  LUT4 addr1_4_s148 (
    .F(addr1_4_167),
    .I0(addr1_4_200),
    .I1(addr1_4_205),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_210) 
);
defparam addr1_4_s148.INIT=16'h4000;
  LUT3 addr2_4_s133 (
    .F(addr2_4_137),
    .I0(addr2_4_228),
    .I1(addr2_4_220),
    .I2(addr2_4_202) 
);
defparam addr2_4_s133.INIT=8'h80;
  LUT3 addr2_4_s134 (
    .F(addr2_4_139),
    .I0(addr2_4_228),
    .I1(addr2_4_202),
    .I2(addr2_4_218) 
);
defparam addr2_4_s134.INIT=8'h80;
  LUT3 addr2_4_s135 (
    .F(addr2_4_141),
    .I0(addr2_4_228),
    .I1(addr2_4_202),
    .I2(addr2_4_216) 
);
defparam addr2_4_s135.INIT=8'h80;
  LUT3 addr2_4_s136 (
    .F(addr2_4_143),
    .I0(addr2_4_228),
    .I1(addr2_4_202),
    .I2(addr2_4_214) 
);
defparam addr2_4_s136.INIT=8'h80;
  LUT3 addr2_4_s137 (
    .F(addr2_4_145),
    .I0(addr2_4_220),
    .I1(addr2_4_202),
    .I2(addr2_4_226) 
);
defparam addr2_4_s137.INIT=8'h80;
  LUT3 addr2_4_s138 (
    .F(addr2_4_147),
    .I0(addr2_4_202),
    .I1(addr2_4_218),
    .I2(addr2_4_226) 
);
defparam addr2_4_s138.INIT=8'h80;
  LUT3 addr2_4_s139 (
    .F(addr2_4_149),
    .I0(addr2_4_202),
    .I1(addr2_4_216),
    .I2(addr2_4_226) 
);
defparam addr2_4_s139.INIT=8'h80;
  LUT3 addr2_4_s140 (
    .F(addr2_4_151),
    .I0(addr2_4_202),
    .I1(addr2_4_214),
    .I2(addr2_4_226) 
);
defparam addr2_4_s140.INIT=8'h80;
  LUT3 addr2_4_s141 (
    .F(addr2_4_153),
    .I0(addr2_4_220),
    .I1(addr2_4_202),
    .I2(addr2_4_224) 
);
defparam addr2_4_s141.INIT=8'h80;
  LUT3 addr2_4_s142 (
    .F(addr2_4_155),
    .I0(addr2_4_202),
    .I1(addr2_4_218),
    .I2(addr2_4_224) 
);
defparam addr2_4_s142.INIT=8'h80;
  LUT3 addr2_4_s143 (
    .F(addr2_4_157),
    .I0(addr2_4_202),
    .I1(addr2_4_216),
    .I2(addr2_4_224) 
);
defparam addr2_4_s143.INIT=8'h80;
  LUT3 addr2_4_s144 (
    .F(addr2_4_159),
    .I0(addr2_4_202),
    .I1(addr2_4_214),
    .I2(addr2_4_224) 
);
defparam addr2_4_s144.INIT=8'h80;
  LUT3 addr2_4_s145 (
    .F(addr2_4_161),
    .I0(addr2_4_220),
    .I1(addr2_4_202),
    .I2(addr2_4_222) 
);
defparam addr2_4_s145.INIT=8'h80;
  LUT3 addr2_4_s146 (
    .F(addr2_4_163),
    .I0(addr2_4_202),
    .I1(addr2_4_218),
    .I2(addr2_4_222) 
);
defparam addr2_4_s146.INIT=8'h80;
  LUT3 addr2_4_s147 (
    .F(addr2_4_165),
    .I0(addr2_4_202),
    .I1(addr2_4_216),
    .I2(addr2_4_222) 
);
defparam addr2_4_s147.INIT=8'h80;
  LUT3 addr2_4_s148 (
    .F(addr2_4_167),
    .I0(addr2_4_202),
    .I1(addr2_4_214),
    .I2(addr2_4_222) 
);
defparam addr2_4_s148.INIT=8'h80;
  LUT4 addr2_4_s149 (
    .F(addr2_4_169),
    .I0(addr1_4_200),
    .I1(addr2_4_228),
    .I2(addr2_4_220),
    .I3(addr2_4_209) 
);
defparam addr2_4_s149.INIT=16'h4000;
  LUT4 addr2_4_s150 (
    .F(addr2_4_171),
    .I0(addr1_4_200),
    .I1(addr2_4_228),
    .I2(addr2_4_218),
    .I3(addr2_4_209) 
);
defparam addr2_4_s150.INIT=16'h4000;
  LUT4 addr2_4_s151 (
    .F(addr2_4_173),
    .I0(addr1_4_200),
    .I1(addr2_4_228),
    .I2(addr2_4_216),
    .I3(addr2_4_209) 
);
defparam addr2_4_s151.INIT=16'h4000;
  LUT4 addr2_4_s152 (
    .F(addr2_4_175),
    .I0(addr1_4_200),
    .I1(addr2_4_228),
    .I2(addr2_4_214),
    .I3(addr2_4_209) 
);
defparam addr2_4_s152.INIT=16'h4000;
  LUT4 addr2_4_s153 (
    .F(addr2_4_177),
    .I0(addr1_4_200),
    .I1(addr2_4_220),
    .I2(addr2_4_226),
    .I3(addr2_4_209) 
);
defparam addr2_4_s153.INIT=16'h4000;
  LUT4 addr2_4_s154 (
    .F(addr2_4_179),
    .I0(addr1_4_200),
    .I1(addr2_4_218),
    .I2(addr2_4_226),
    .I3(addr2_4_209) 
);
defparam addr2_4_s154.INIT=16'h4000;
  LUT4 addr2_4_s155 (
    .F(addr2_4_181),
    .I0(addr1_4_200),
    .I1(addr2_4_216),
    .I2(addr2_4_226),
    .I3(addr2_4_209) 
);
defparam addr2_4_s155.INIT=16'h4000;
  LUT4 addr2_4_s156 (
    .F(addr2_4_183),
    .I0(addr1_4_200),
    .I1(addr2_4_214),
    .I2(addr2_4_226),
    .I3(addr2_4_209) 
);
defparam addr2_4_s156.INIT=16'h4000;
  LUT4 addr2_4_s157 (
    .F(addr2_4_185),
    .I0(addr1_4_200),
    .I1(addr2_4_220),
    .I2(addr2_4_224),
    .I3(addr2_4_209) 
);
defparam addr2_4_s157.INIT=16'h4000;
  LUT4 addr2_4_s158 (
    .F(addr2_4_187),
    .I0(addr1_4_200),
    .I1(addr2_4_218),
    .I2(addr2_4_224),
    .I3(addr2_4_209) 
);
defparam addr2_4_s158.INIT=16'h4000;
  LUT4 addr2_4_s159 (
    .F(addr2_4_189),
    .I0(addr1_4_200),
    .I1(addr2_4_216),
    .I2(addr2_4_224),
    .I3(addr2_4_209) 
);
defparam addr2_4_s159.INIT=16'h4000;
  LUT4 addr2_4_s160 (
    .F(addr2_4_191),
    .I0(addr1_4_200),
    .I1(addr2_4_214),
    .I2(addr2_4_224),
    .I3(addr2_4_209) 
);
defparam addr2_4_s160.INIT=16'h4000;
  LUT4 addr2_4_s161 (
    .F(addr2_4_193),
    .I0(addr1_4_200),
    .I1(addr2_4_220),
    .I2(addr2_4_222),
    .I3(addr2_4_209) 
);
defparam addr2_4_s161.INIT=16'h4000;
  LUT4 addr2_4_s162 (
    .F(addr2_4_195),
    .I0(addr1_4_200),
    .I1(addr2_4_218),
    .I2(addr2_4_222),
    .I3(addr2_4_209) 
);
defparam addr2_4_s162.INIT=16'h4000;
  LUT4 addr2_4_s163 (
    .F(addr2_4_197),
    .I0(addr1_4_200),
    .I1(addr2_4_216),
    .I2(addr2_4_222),
    .I3(addr2_4_209) 
);
defparam addr2_4_s163.INIT=16'h4000;
  LUT4 addr2_4_s164 (
    .F(addr2_4_199),
    .I0(addr1_4_200),
    .I1(addr2_4_214),
    .I2(addr2_4_222),
    .I3(addr2_4_209) 
);
defparam addr2_4_s164.INIT=16'h4000;
  LUT4 layer_sel_r_s2 (
    .F(bml_en_r_6),
    .I0(layer_sel_r_7),
    .I1(trig_r[0]),
    .I2(trig_r[1]),
    .I3(reset_n_r) 
);
defparam layer_sel_r_s2.INIT=16'hCB00;
  LUT4 pixcnt_r_2_s2 (
    .F(pixcnt_r_2_6),
    .I0(done_r),
    .I1(shift_r[1]),
    .I2(shift_r[0]),
    .I3(reset_n_r) 
);
defparam pixcnt_r_2_s2.INIT=16'hF400;
  LUT4 bml_xloc_r_0_s2 (
    .F(bml_xloc_r_0_6),
    .I0(bml_xloc_r_0_7),
    .I1(bml_state_r[0]),
    .I2(bml_state_r[1]),
    .I3(reset_n_r) 
);
defparam bml_xloc_r_0_s2.INIT=16'hE300;
  LUT4 sprite_en_r_s3 (
    .F(sprite_en_r_7),
    .I0(state_r[10]),
    .I1(trig_r[0]),
    .I2(trig_r[1]),
    .I3(reset_n_r) 
);
defparam sprite_en_r_s3.INIT=16'hE300;
  LUT4 textpos_r_0_s3 (
    .F(textpos_r_0_7),
    .I0(state_r_0[0]),
    .I1(shift_r[1]),
    .I2(shift_r[0]),
    .I3(reset_n_r) 
);
defparam textpos_r_0_s3.INIT=16'hE300;
  LUT4 hpo_r_0_s3 (
    .F(hpo_r_0_7),
    .I0(hpo_r_0_8),
    .I1(shift_r[1]),
    .I2(shift_r[0]),
    .I3(reset_n_r) 
);
defparam hpo_r_0_s3.INIT=16'hCB00;
  LUT4 bml_shift_r_0_s3 (
    .F(bml_shift_r_0_7),
    .I0(bml_shift_r_0_8),
    .I1(bml_shift_r_0_9),
    .I2(bml_state_r[0]),
    .I3(reset_n_r) 
);
defparam bml_shift_r_0_s3.INIT=16'hF800;
  LUT4 bml_cnt_en_r_s3 (
    .F(bml_cnt_en_r_7),
    .I0(bml_cnt_en_r_10),
    .I1(bml_state_r[0]),
    .I2(bml_state_r[1]),
    .I3(reset_n_r) 
);
defparam bml_cnt_en_r_s3.INIT=16'hE300;
  LUT3 bml_fat_r_0_s4 (
    .F(bml_fat_r_0_8),
    .I0(bml_xloc_r[7]),
    .I1(bml_state_r[0]),
    .I2(bml_shift_r_0_7) 
);
defparam bml_fat_r_0_s4.INIT=8'hE0;
  LUT4 hto_x_5_s7 (
    .F(hto_x[5]),
    .I0(hscroll_s[4]),
    .I1(hto_r[5]),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam hto_x_5_s7.INIT=16'h030A;
  LUT4 hto_x_4_s7 (
    .F(hto_x[4]),
    .I0(hscroll_s[3]),
    .I1(hto_x_4_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam hto_x_4_s7.INIT=16'h030A;
  LUT4 hto_x_3_s7 (
    .F(hto_x[3]),
    .I0(hscroll_s[2]),
    .I1(hto_x_3_16),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam hto_x_3_s7.INIT=16'h030A;
  LUT4 hto_x_2_s7 (
    .F(hto_x[2]),
    .I0(hscroll_s[1]),
    .I1(hto_x_2_15),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam hto_x_2_s7.INIT=16'h030A;
  LUT4 hto_x_1_s7 (
    .F(hto_x[1]),
    .I0(hscroll_s[0]),
    .I1(hto_x_1_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam hto_x_1_s7.INIT=16'h030A;
  LUT4 hto_x_0_s8 (
    .F(hto_x[0]),
    .I0(hto_x_0_14),
    .I1(hto_x_0_15),
    .I2(shift_r[1]),
    .I3(hto_x_0_16) 
);
defparam hto_x_0_s8.INIT=16'h050C;
  LUT4 texttile_x_6_s7 (
    .F(texttile_x[6]),
    .I0(t_horz_off_s[6]),
    .I1(texttile_r[6]),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam texttile_x_6_s7.INIT=16'h030A;
  LUT4 texttile_x_5_s7 (
    .F(texttile_x[5]),
    .I0(t_horz_off_s[5]),
    .I1(texttile_x_5_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam texttile_x_5_s7.INIT=16'h0C0A;
  LUT4 texttile_x_4_s7 (
    .F(texttile_x[4]),
    .I0(t_horz_off_s[4]),
    .I1(texttile_x_4_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam texttile_x_4_s7.INIT=16'h0C0A;
  LUT4 texttile_x_3_s7 (
    .F(texttile_x[3]),
    .I0(texttile_x_3_20),
    .I1(texttile_r[3]),
    .I2(texttile_x_3_14),
    .I3(texttile_x_3_22) 
);
defparam texttile_x_3_s7.INIT=16'hBEAA;
  LUT4 texttile_x_2_s7 (
    .F(texttile_x[2]),
    .I0(texttile_x_2_16),
    .I1(texttile_r[2]),
    .I2(texttile_x_2_18),
    .I3(texttile_x_3_22) 
);
defparam texttile_x_2_s7.INIT=16'hBEAA;
  LUT4 texttile_x_1_s7 (
    .F(texttile_x[1]),
    .I0(t_horz_off_s[1]),
    .I1(state_x_10_14),
    .I2(texttile_x_1_13),
    .I3(texttile_x_3_22) 
);
defparam texttile_x_1_s7.INIT=16'h8F88;
  LUT4 textattr_x_13_s7 (
    .F(textattr_x[13]),
    .I0(n1466_1),
    .I1(textattr_x_13_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_13_s7.INIT=16'h0C0A;
  LUT4 textattr_x_12_s7 (
    .F(textattr_x[12]),
    .I0(n1465_1),
    .I1(textattr_x_12_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_12_s7.INIT=16'h030A;
  LUT4 textattr_x_11_s7 (
    .F(textattr_x[11]),
    .I0(n1464_1),
    .I1(textattr_x_11_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_11_s7.INIT=16'h030A;
  LUT4 textattr_x_10_s7 (
    .F(textattr_x[10]),
    .I0(n1463_1),
    .I1(textattr_x_10_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_10_s7.INIT=16'h030A;
  LUT4 textattr_x_9_s7 (
    .F(textattr_x[9]),
    .I0(n1462_1),
    .I1(textattr_x_9_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_9_s7.INIT=16'h0C0A;
  LUT4 textattr_x_8_s7 (
    .F(textattr_x[8]),
    .I0(n1461_1),
    .I1(textattr_x_8_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_8_s7.INIT=16'h030A;
  LUT4 textattr_x_7_s7 (
    .F(textattr_x[7]),
    .I0(n1460_1),
    .I1(textattr_x_7_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_7_s7.INIT=16'h0C0A;
  LUT4 textattr_x_6_s7 (
    .F(textattr_x[6]),
    .I0(n1459_1),
    .I1(textattr_x_6_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_6_s7.INIT=16'h030A;
  LUT4 textattr_x_5_s7 (
    .F(textattr_x[5]),
    .I0(n1458_1),
    .I1(textattr_x_5_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_5_s7.INIT=16'h030A;
  LUT4 textattr_x_4_s7 (
    .F(textattr_x[4]),
    .I0(n1457_1),
    .I1(textattr_x_4_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_4_s7.INIT=16'h030A;
  LUT4 textattr_x_3_s7 (
    .F(textattr_x[3]),
    .I0(n1456_1),
    .I1(textattr_x_3_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_3_s7.INIT=16'h030A;
  LUT4 textattr_x_2_s7 (
    .F(textattr_x[2]),
    .I0(n1455_1),
    .I1(textattr_x_2_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_2_s7.INIT=16'h030A;
  LUT4 textattr_x_1_s7 (
    .F(textattr_x[1]),
    .I0(n1454_1),
    .I1(textattr_x_1_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_1_s7.INIT=16'h0C0A;
  LUT4 textattr_x_0_s7 (
    .F(textattr_x[0]),
    .I0(state_x_10_14),
    .I1(n1453_1),
    .I2(textattr_x_0_13),
    .I3(textattr_x_0_16) 
);
defparam textattr_x_0_s7.INIT=16'h8F88;
  LUT4 textpos_x_13_s7 (
    .F(textpos_x[13]),
    .I0(n1451_1),
    .I1(textpos_x_13_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_13_s7.INIT=16'h030A;
  LUT4 textpos_x_12_s7 (
    .F(textpos_x[12]),
    .I0(n1450_1),
    .I1(textpos_x_12_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_12_s7.INIT=16'h0C0A;
  LUT4 textpos_x_11_s7 (
    .F(textpos_x[11]),
    .I0(n1449_1),
    .I1(textpos_x_11_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_11_s7.INIT=16'h030A;
  LUT4 textpos_x_10_s7 (
    .F(textpos_x[10]),
    .I0(n1448_1),
    .I1(textpos_x_10_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_10_s7.INIT=16'h030A;
  LUT4 textpos_x_9_s7 (
    .F(textpos_x[9]),
    .I0(n1447_1),
    .I1(textpos_x_9_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_9_s7.INIT=16'h0C0A;
  LUT4 textpos_x_8_s7 (
    .F(textpos_x[8]),
    .I0(n1446_1),
    .I1(textpos_x_8_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_8_s7.INIT=16'h030A;
  LUT4 textpos_x_7_s7 (
    .F(textpos_x[7]),
    .I0(n1445_1),
    .I1(textpos_x_7_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_7_s7.INIT=16'h0C0A;
  LUT4 textpos_x_6_s7 (
    .F(textpos_x[6]),
    .I0(n1444_1),
    .I1(textpos_x_6_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_6_s7.INIT=16'h0C0A;
  LUT4 textpos_x_5_s7 (
    .F(textpos_x[5]),
    .I0(n1443_1),
    .I1(textpos_x_5_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_5_s7.INIT=16'h030A;
  LUT4 textpos_x_4_s7 (
    .F(textpos_x[4]),
    .I0(n1442_1),
    .I1(textpos_x_4_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_4_s7.INIT=16'h030A;
  LUT4 textpos_x_3_s7 (
    .F(textpos_x[3]),
    .I0(n1441_1),
    .I1(textpos_x_3_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_3_s7.INIT=16'h030A;
  LUT4 textpos_x_2_s7 (
    .F(textpos_x[2]),
    .I0(n1440_1),
    .I1(textpos_x_2_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_2_s7.INIT=16'h030A;
  LUT4 textpos_x_1_s7 (
    .F(textpos_x[1]),
    .I0(n1439_1),
    .I1(textpos_x_1_13),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_1_s7.INIT=16'h0C0A;
  LUT4 textpos_x_0_s7 (
    .F(textpos_x[0]),
    .I0(state_x_10_14),
    .I1(n1438_1),
    .I2(textpos_x_0_13),
    .I3(textpos_x_0_16) 
);
defparam textpos_x_0_s7.INIT=16'h8F88;
  LUT3 bml_en_x_s8 (
    .F(bml_en_x),
    .I0(trig_r[0]),
    .I1(trig_r[1]),
    .I2(bml_en_s) 
);
defparam bml_en_x_s8.INIT=8'h10;
  LUT4 bml_xcnt_x_0_s6 (
    .F(bml_xcnt_x[0]),
    .I0(bml_xcnt_r[1]),
    .I1(bml_xcnt_x_1_11),
    .I2(bml_xcnt_r[0]),
    .I3(bml_xcnt_x_1_12) 
);
defparam bml_xcnt_x_0_s6.INIT=16'h00B4;
  LUT4 fifo_re_x_s5 (
    .F(fifo_re_x_11),
    .I0(bml_shift_x_6_13),
    .I1(bml_xloc_r_0_7),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam fifo_re_x_s5.INIT=16'h08F0;
  LUT4 bml_xloc_x_4_s6 (
    .F(bml_xloc_x_4_11),
    .I0(bml_xloc_r[5]),
    .I1(bml_shift_x_6_13),
    .I2(bml_xloc_r[4]),
    .I3(bml_xcnt_x_1_12) 
);
defparam bml_xloc_x_4_s6.INIT=16'h0078;
  LUT4 bml_xloc_x_1_s6 (
    .F(bml_xloc_x_1_11),
    .I0(bml_xloc_r[2]),
    .I1(bml_xloc_x_2_12),
    .I2(bml_xloc_r[1]),
    .I3(bml_xcnt_x_1_12) 
);
defparam bml_xloc_x_1_s6.INIT=16'h0078;
  LUT4 x_linebuf_x_6_s6 (
    .F(x_linebuf_x_6_11),
    .I0(x_linebuf_r[7]),
    .I1(x_linebuf_r[8]),
    .I2(x_linebuf_r[6]),
    .I3(done_x_12) 
);
defparam x_linebuf_x_6_s6.INIT=16'h7800;
  LUT4 x_linebuf_x_3_s6 (
    .F(x_linebuf_x_3_11),
    .I0(x_linebuf_r[4]),
    .I1(x_linebuf_x_4_12),
    .I2(x_linebuf_r[3]),
    .I3(done_x_12) 
);
defparam x_linebuf_x_3_s6.INIT=16'h7800;
  LUT4 x_linebuf_x_0_s6 (
    .F(x_linebuf_x_0_11),
    .I0(x_linebuf_r[1]),
    .I1(x_linebuf_x_1_12),
    .I2(x_linebuf_r[0]),
    .I3(done_x_12) 
);
defparam x_linebuf_x_0_s6.INIT=16'h7800;
  LUT2 tpgoffset_s_3_s5 (
    .F(tpgoffset_s[3]),
    .I0(tpgsize_s[0]),
    .I1(tpgsize_s[1]) 
);
defparam tpgoffset_s_3_s5.INIT=4'h8;
  LUT2 tpgoffset_s_2_s5 (
    .F(tpgoffset_s[2]),
    .I0(tpgsize_s[1]),
    .I1(tpgsize_s[0]) 
);
defparam tpgoffset_s_2_s5.INIT=4'h4;
  LUT2 tpgoffset_s_1_s4 (
    .F(tpgoffset_s[1]),
    .I0(tpgsize_s[0]),
    .I1(tpgsize_s[1]) 
);
defparam tpgoffset_s_1_s4.INIT=4'h4;
  LUT2 tpgoffset_s_0_s4 (
    .F(tpgoffset_s[0]),
    .I0(tpgsize_s[0]),
    .I1(tpgsize_s[1]) 
);
defparam tpgoffset_s_0_s4.INIT=4'h1;
  LUT3 din_1_s1 (
    .F(din[1]),
    .I0(din_0_5),
    .I1(tile_pri_r),
    .I2(tile_en_r) 
);
defparam din_1_s1.INIT=8'h40;
  LUT4 text_ntba_s_3_s2 (
    .F(text_ntba_s[3]),
    .I0(t1ntba_s[3]),
    .I1(t2ntba_s[3]),
    .I2(text_ntba_s_3_7),
    .I3(layer_sel_r) 
);
defparam text_ntba_s_3_s2.INIT=16'h0C0A;
  LUT4 text_ntba_s_2_s2 (
    .F(text_ntba_s[2]),
    .I0(t1ntba_s[2]),
    .I1(t2ntba_s[2]),
    .I2(text_ntba_s_3_7),
    .I3(layer_sel_r) 
);
defparam text_ntba_s_2_s2.INIT=16'h0C0A;
  LUT2 pixcnt_x_0_s6 (
    .F(pixcnt_x_0_11),
    .I0(shift_r[0]),
    .I1(pixcnt_r[0]) 
);
defparam pixcnt_x_0_s6.INIT=4'h1;
  LUT3 pixcnt_x_1_s6 (
    .F(pixcnt_x_1_11),
    .I0(shift_r[0]),
    .I1(pixcnt_r[1]),
    .I2(pixcnt_r[0]) 
);
defparam pixcnt_x_1_s6.INIT=8'h14;
  LUT4 pixcnt_x_2_s6 (
    .F(pixcnt_x_2_11),
    .I0(pixcnt_r[1]),
    .I1(pixcnt_r[0]),
    .I2(shift_r[0]),
    .I3(pixcnt_r[2]) 
);
defparam pixcnt_x_2_s6.INIT=16'h0708;
  LUT4 trig_start_x_s4 (
    .F(trig_start_x_9),
    .I0(state_r[10]),
    .I1(trig_start_x_10),
    .I2(trig_r[0]),
    .I3(trig_r[1]) 
);
defparam trig_start_x_s4.INIT=16'h0A0C;
  LUT2 t_horz_off_s_0_s1 (
    .F(t_horz_off_s[0]),
    .I0(t80_div6_r[0]),
    .I1(text_cols_s[2]) 
);
defparam t_horz_off_s_0_s1.INIT=4'h8;
  LUT3 trig_x_1_s9 (
    .F(trig_x[1]),
    .I0(layer_sel_r),
    .I1(trig_r[1]),
    .I2(trig_r[0]) 
);
defparam trig_x_1_s9.INIT=8'h10;
  LUT2 layer_sel_x_s7 (
    .F(layer_sel_x_12),
    .I0(trig_r[0]),
    .I1(trig_r[1]) 
);
defparam layer_sel_x_s7.INIT=4'h6;
  LUT2 done_x_s7 (
    .F(done_x_12),
    .I0(shift_r[1]),
    .I1(shift_r[0]) 
);
defparam done_x_s7.INIT=4'h6;
  LUT3 state_r_9_s4 (
    .F(state_r_9_9),
    .I0(trig_start_r),
    .I1(state_r_9_10),
    .I2(state_r[10]) 
);
defparam state_r_9_s4.INIT=8'hEF;
  LUT3 state_r_7_s4 (
    .F(state_r_7_9),
    .I0(state_r[8]),
    .I1(trig_start_r),
    .I2(state_r[10]) 
);
defparam state_r_7_s4.INIT=8'hEF;
  LUT3 state_r_6_s4 (
    .F(state_r_6_9),
    .I0(state_r[5]),
    .I1(trig_start_r),
    .I2(state_r[10]) 
);
defparam state_r_6_s4.INIT=8'hEF;
  LUT3 state_r_0_s4 (
    .F(state_r_0_9),
    .I0(state_r[1]),
    .I1(trig_start_r),
    .I2(state_r[10]) 
);
defparam state_r_0_s4.INIT=8'hEF;
  LUT2 n928_s0 (
    .F(n928_4),
    .I0(fifo_wr_cnt_r[2]),
    .I1(fifo_wr_cnt_r[1]) 
);
defparam n928_s0.INIT=4'h6;
  LUT3 n927_s0 (
    .F(n927_4),
    .I0(fifo_wr_cnt_r[2]),
    .I1(fifo_wr_cnt_r[1]),
    .I2(fifo_wr_cnt_r[0]) 
);
defparam n927_s0.INIT=8'h78;
  LUT2 n949_s0 (
    .F(n949_4),
    .I0(fifo_rd_cnt_r[2]),
    .I1(fifo_rd_cnt_r[1]) 
);
defparam n949_s0.INIT=4'h6;
  LUT3 n948_s0 (
    .F(n948_4),
    .I0(fifo_rd_cnt_r[2]),
    .I1(fifo_rd_cnt_r[1]),
    .I2(fifo_rd_cnt_r[0]) 
);
defparam n948_s0.INIT=8'h78;
  LUT4 din_0_s1 (
    .F(din_0_4),
    .I0(p1_r[0]),
    .I1(trans_r),
    .I2(din_0_6),
    .I3(din_0_7) 
);
defparam din_0_s1.INIT=16'h00BF;
  LUT4 din_0_s2 (
    .F(din_0_5),
    .I0(din_0_4),
    .I1(bml_pri_s),
    .I2(din_0_8),
    .I3(bml_shift_r_0_9) 
);
defparam din_0_s2.INIT=16'hD000;
  LUT4 din_2_s1 (
    .F(din_2_4),
    .I0(pal_sel_r[0]),
    .I1(din_2_5),
    .I2(tile_ecm_s[0]),
    .I3(tile_en_r) 
);
defparam din_2_s1.INIT=16'hAC00;
  LUT3 din_4_s1 (
    .F(din_4_4),
    .I0(bml_ps_s[2]),
    .I1(bml_fat_r[0]),
    .I2(bml_fat_s) 
);
defparam din_4_s1.INIT=8'h35;
  LUT4 din_5_s1 (
    .F(din_5_4),
    .I0(pal_sel_r[3]),
    .I1(din_5_6),
    .I2(tile_ecm_s[1]),
    .I3(din_5_7) 
);
defparam din_5_s1.INIT=16'h03FA;
  LUT3 din_5_s2 (
    .F(din_5_5),
    .I0(bml_ps_s[3]),
    .I1(bml_fat_r[1]),
    .I2(bml_fat_s) 
);
defparam din_5_s2.INIT=8'h35;
  LUT3 din_6_s1 (
    .F(din_6_4),
    .I0(bml_fat_r[2]),
    .I1(bml_shift_r[0]),
    .I2(bml_fat_s) 
);
defparam din_6_s1.INIT=8'h53;
  LUT4 din_7_s1 (
    .F(din_7_4),
    .I0(colr_bg_r[3]),
    .I1(colr_fg_r[3]),
    .I2(n110_16),
    .I3(p1_r[0]) 
);
defparam din_7_s1.INIT=16'h03F5;
  LUT3 din_7_s2 (
    .F(din_7_5),
    .I0(bml_fat_r[3]),
    .I1(bml_shift_r[1]),
    .I2(bml_fat_s) 
);
defparam din_7_s2.INIT=8'h53;
  LUT3 vdin_s_0_s1 (
    .F(vdin_s_0_4),
    .I0(tile_dout_s[5]),
    .I1(tile_dout_s[7]),
    .I2(textmode_r) 
);
defparam vdin_s_0_s1.INIT=8'h53;
  LUT4 vdin_s_0_s2 (
    .F(vdin_s_0_5),
    .I0(state_r[3]),
    .I1(state_r[4]),
    .I2(state_r[2]),
    .I3(flip_x_r) 
);
defparam vdin_s_0_s2.INIT=16'hFE00;
  LUT3 vdin_s_1_s1 (
    .F(vdin_s_1_4),
    .I0(tile_dout_s[6]),
    .I1(tile_dout_s[4]),
    .I2(textmode_r) 
);
defparam vdin_s_1_s1.INIT=8'h35;
  LUT3 vdin_s_2_s1 (
    .F(vdin_s_2_4),
    .I0(tile_dout_s[3]),
    .I1(tile_dout_s[5]),
    .I2(textmode_r) 
);
defparam vdin_s_2_s1.INIT=8'h53;
  LUT3 vdin_s_3_s1 (
    .F(vdin_s_3_4),
    .I0(tile_dout_s[4]),
    .I1(tile_dout_s[2]),
    .I2(textmode_r) 
);
defparam vdin_s_3_s1.INIT=8'h35;
  LUT3 vdin_s_4_s1 (
    .F(vdin_s_4_4),
    .I0(tile_dout_s[3]),
    .I1(tile_dout_s[1]),
    .I2(textmode_r) 
);
defparam vdin_s_4_s1.INIT=8'h35;
  LUT3 vdin_s_5_s1 (
    .F(vdin_s_5_4),
    .I0(tile_dout_s[2]),
    .I1(tile_dout_s[0]),
    .I2(textmode_r) 
);
defparam vdin_s_5_s1.INIT=8'h35;
  LUT3 vto_x_0_s1 (
    .F(vto_x_0_4),
    .I0(t1ntba_s[2]),
    .I1(t2ntba_s[2]),
    .I2(layer_sel_r) 
);
defparam vto_x_0_s1.INIT=8'h35;
  LUT4 vto_x_0_s2 (
    .F(vto_x_0_5),
    .I0(vto_x_0_6),
    .I1(y_pix_row_r[2]),
    .I2(y_pix_row_r[1]),
    .I3(y_pix_row_r[0]) 
);
defparam vto_x_0_s2.INIT=16'h00BF;
  LUT3 attr_name_vs_pos_s_1_s1 (
    .F(attr_name_vs_pos_s_1_4),
    .I0(n410_1),
    .I1(textattr_r[1]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_1_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_2_s1 (
    .F(attr_name_vs_pos_s_2_4),
    .I0(n411_1),
    .I1(textattr_r[2]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_2_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_3_s1 (
    .F(attr_name_vs_pos_s_3_4),
    .I0(n412_1),
    .I1(textattr_r[3]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_3_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_4_s1 (
    .F(attr_name_vs_pos_s_4_4),
    .I0(n413_1),
    .I1(textattr_r[4]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_4_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_5_s1 (
    .F(attr_name_vs_pos_s_5_4),
    .I0(n414_1),
    .I1(textattr_r[5]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_5_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_6_s1 (
    .F(attr_name_vs_pos_s_6_4),
    .I0(n415_1),
    .I1(textattr_r[6]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_6_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_7_s1 (
    .F(attr_name_vs_pos_s_7_4),
    .I0(n416_1),
    .I1(textattr_r[7]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_7_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_8_s1 (
    .F(attr_name_vs_pos_s_8_4),
    .I0(vto_r[5]),
    .I1(textattr_r[8]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_8_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_9_s1 (
    .F(attr_name_vs_pos_s_9_4),
    .I0(hto_r[1]),
    .I1(textattr_r[9]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_9_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_10_s1 (
    .F(attr_name_vs_pos_s_10_4),
    .I0(hto_r[2]),
    .I1(textattr_r[10]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_10_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_11_s1 (
    .F(attr_name_vs_pos_s_11_4),
    .I0(hto_r[3]),
    .I1(textattr_r[11]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_11_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_12_s1 (
    .F(attr_name_vs_pos_s_12_4),
    .I0(hto_r[4]),
    .I1(textattr_r[12]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_12_s1.INIT=8'h35;
  LUT3 attr_name_vs_pos_s_13_s1 (
    .F(attr_name_vs_pos_s_13_4),
    .I0(hto_r[5]),
    .I1(textattr_r[13]),
    .I2(textmode_r) 
);
defparam attr_name_vs_pos_s_13_s1.INIT=8'h35;
  LUT4 ptrn_addr_s_1_s1 (
    .F(ptrn_addr_s_1_4),
    .I0(gmode_r[3]),
    .I1(gmode_r[2]),
    .I2(gmode_r[0]),
    .I3(gmode_r[1]) 
);
defparam ptrn_addr_s_1_s1.INIT=16'h0100;
  LUT4 n804_s1 (
    .F(n804_4),
    .I0(bml_addr_r[1]),
    .I1(bml_addr_r[2]),
    .I2(bml_addr_r[3]),
    .I3(n807_4) 
);
defparam n804_s1.INIT=16'h8000;
  LUT3 n805_s1 (
    .F(n805_4),
    .I0(bml_addr_r[2]),
    .I1(bml_addr_r[3]),
    .I2(n807_4) 
);
defparam n805_s1.INIT=8'h80;
  LUT2 n806_s1 (
    .F(n806_4),
    .I0(bml_addr_r[3]),
    .I1(n807_4) 
);
defparam n806_s1.INIT=4'h8;
  LUT4 n807_s1 (
    .F(n807_4),
    .I0(bml_addr_r[4]),
    .I1(bml_addr_r[5]),
    .I2(bml_addr_r[6]),
    .I3(n810_4) 
);
defparam n807_s1.INIT=16'h8000;
  LUT3 n808_s1 (
    .F(n808_4),
    .I0(bml_addr_r[5]),
    .I1(bml_addr_r[6]),
    .I2(n810_4) 
);
defparam n808_s1.INIT=8'h80;
  LUT2 n809_s1 (
    .F(n809_4),
    .I0(bml_addr_r[6]),
    .I1(n810_4) 
);
defparam n809_s1.INIT=4'h8;
  LUT4 n810_s1 (
    .F(n810_4),
    .I0(bml_addr_r[7]),
    .I1(bml_addr_r[8]),
    .I2(bml_addr_r[9]),
    .I3(n813_4) 
);
defparam n810_s1.INIT=16'h8000;
  LUT3 n811_s1 (
    .F(n811_4),
    .I0(bml_addr_r[8]),
    .I1(bml_addr_r[9]),
    .I2(n813_4) 
);
defparam n811_s1.INIT=8'h80;
  LUT2 n812_s1 (
    .F(n812_4),
    .I0(bml_addr_r[9]),
    .I1(n813_4) 
);
defparam n812_s1.INIT=4'h8;
  LUT4 n813_s1 (
    .F(n813_4),
    .I0(bml_addr_r[13]),
    .I1(bml_addr_r[10]),
    .I2(bml_addr_r[11]),
    .I3(bml_addr_r[12]) 
);
defparam n813_s1.INIT=16'h8000;
  LUT3 n814_s1 (
    .F(n814_4),
    .I0(bml_addr_r[13]),
    .I1(bml_addr_r[11]),
    .I2(bml_addr_r[12]) 
);
defparam n814_s1.INIT=8'h80;
  LUT2 n815_s1 (
    .F(n815_4),
    .I0(bml_addr_r[13]),
    .I1(bml_addr_r[12]) 
);
defparam n815_s1.INIT=4'h8;
  LUT3 fifo_we_s_s2 (
    .F(fifo_we_s_7),
    .I0(fifo_rd_cnt_r[0]),
    .I1(fifo_wr_cnt_r[0]),
    .I2(fifo_we_s_8) 
);
defparam fifo_we_s_s2.INIT=8'h60;
  LUT4 sprite_en_x_s8 (
    .F(sprite_en_x_13),
    .I0(sprite_en_x_14),
    .I1(raster_x_s_9),
    .I2(y_tick_s_6),
    .I3(sprite_en_x_15) 
);
defparam sprite_en_x_s8.INIT=16'h8000;
  LUT3 hpo_x_0_s8 (
    .F(hpo_x_0_13),
    .I0(hpo_r[2]),
    .I1(hpo_r[1]),
    .I2(hpo_r[0]) 
);
defparam hpo_x_0_s8.INIT=8'h1E;
  LUT3 hpo_x_0_s9 (
    .F(hpo_x_0_14),
    .I0(hscroll_s[5]),
    .I1(hpo_x_0_15),
    .I2(textmode_r) 
);
defparam hpo_x_0_s9.INIT=8'hC5;
  LUT2 hpo_x_1_s8 (
    .F(hpo_x_1_13),
    .I0(hpo_r[2]),
    .I1(hpo_r[1]) 
);
defparam hpo_x_1_s8.INIT=4'h9;
  LUT3 hpo_x_1_s9 (
    .F(hpo_x_1_14),
    .I0(hscroll_s[6]),
    .I1(hpo_x_1_15),
    .I2(textmode_r) 
);
defparam hpo_x_1_s9.INIT=8'hC5;
  LUT4 hpo_x_2_s8 (
    .F(hpo_x_2_13),
    .I0(text_cols_s[2]),
    .I1(hpo_x_2_14),
    .I2(hscroll_s[7]),
    .I3(textmode_r) 
);
defparam hpo_x_2_s8.INIT=16'hEE0F;
  LUT4 shift_x_1_s6 (
    .F(shift_x_1_12),
    .I0(x_expand_max_r[1]),
    .I1(pixcnt_r[1]),
    .I2(pixcnt_r[0]),
    .I3(pixcnt_r[2]) 
);
defparam shift_x_1_s6.INIT=16'h9000;
  LUT3 shift_x_1_s7 (
    .F(shift_x_1_13),
    .I0(state_r_0[0]),
    .I1(shift_r[0]),
    .I2(shift_r[1]) 
);
defparam shift_x_1_s7.INIT=8'h0B;
  LUT4 shift_x_0_s6 (
    .F(shift_x_0_12),
    .I0(state_r_0[0]),
    .I1(trig_start_r),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam shift_x_0_s6.INIT=16'hF50C;
  LUT4 bml_xcnt_x_1_s7 (
    .F(bml_xcnt_x_1_11),
    .I0(bml_xcnt_r[4]),
    .I1(bml_xcnt_r[3]),
    .I2(bml_xcnt_r[2]),
    .I3(bml_xcnt_x_1_13) 
);
defparam bml_xcnt_x_1_s7.INIT=16'h0100;
  LUT2 bml_xcnt_x_1_s8 (
    .F(bml_xcnt_x_1_12),
    .I0(bml_state_r[0]),
    .I1(bml_state_r[1]) 
);
defparam bml_xcnt_x_1_s8.INIT=4'h9;
  LUT4 bml_xcnt_x_2_s6 (
    .F(bml_xcnt_x_2_10),
    .I0(bml_xcnt_r[4]),
    .I1(bml_xcnt_r[3]),
    .I2(bml_xcnt_x_1_13),
    .I3(bml_xcnt_r[2]) 
);
defparam bml_xcnt_x_2_s6.INIT=16'hEF10;
  LUT3 bml_xcnt_x_3_s6 (
    .F(bml_xcnt_x_3_10),
    .I0(bml_xcnt_r[4]),
    .I1(bml_xcnt_x_1_13),
    .I2(bml_xcnt_r[3]) 
);
defparam bml_xcnt_x_3_s6.INIT=8'hB4;
  LUT2 bml_xcnt_x_4_s6 (
    .F(bml_xcnt_x_4_10),
    .I0(bml_xcnt_r[4]),
    .I1(bml_xcnt_x_1_13) 
);
defparam bml_xcnt_x_4_s6.INIT=4'h6;
  LUT4 bml_xcnt_x_5_s6 (
    .F(bml_xcnt_x_5_10),
    .I0(bml_xcnt_r[8]),
    .I1(bml_xcnt_r[7]),
    .I2(bml_xcnt_r[6]),
    .I3(bml_xcnt_r[5]) 
);
defparam bml_xcnt_x_5_s6.INIT=16'h01FE;
  LUT3 bml_xcnt_x_6_s6 (
    .F(bml_xcnt_x_6_10),
    .I0(bml_xcnt_r[8]),
    .I1(bml_xcnt_r[7]),
    .I2(bml_xcnt_r[6]) 
);
defparam bml_xcnt_x_6_s6.INIT=8'h1E;
  LUT2 bml_xcnt_x_7_s6 (
    .F(bml_xcnt_x_7_10),
    .I0(bml_xcnt_r[8]),
    .I1(bml_xcnt_r[7]) 
);
defparam bml_xcnt_x_7_s6.INIT=4'h6;
  LUT2 bml_shift_x_6_s8 (
    .F(bml_shift_x_6_13),
    .I0(bml_xloc_r[7]),
    .I1(bml_xloc_r[6]) 
);
defparam bml_shift_x_6_s8.INIT=4'h8;
  LUT3 bml_xcnt_r_0_s3 (
    .F(bml_xcnt_r_0_7),
    .I0(shift_r[0]),
    .I1(bml_cnt_en_r),
    .I2(x_linebuf_r_0_7) 
);
defparam bml_xcnt_r_0_s3.INIT=8'h40;
  LUT2 state_x_10_s9 (
    .F(state_x_10_14),
    .I0(shift_r[1]),
    .I1(shift_r[0]) 
);
defparam state_x_10_s9.INIT=4'h1;
  LUT2 addr1_4_s165 (
    .F(addr1_4_200),
    .I0(din_0_4),
    .I1(layer_sel_r) 
);
defparam addr1_4_s165.INIT=4'h4;
  LUT3 addr1_4_s166 (
    .F(addr1_4_201),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]) 
);
defparam addr1_4_s166.INIT=8'h01;
  LUT3 addr1_4_s168 (
    .F(addr1_4_203),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]) 
);
defparam addr1_4_s168.INIT=8'h10;
  LUT3 addr1_4_s169 (
    .F(addr1_4_204),
    .I0(addr1[2]),
    .I1(addr1[4]),
    .I2(addr1[3]) 
);
defparam addr1_4_s169.INIT=8'h10;
  LUT3 addr1_4_s170 (
    .F(addr1_4_205),
    .I0(y_next_r[8]),
    .I1(x_linebuf_r[0]),
    .I2(x_linebuf_r_0_7) 
);
defparam addr1_4_s170.INIT=8'h10;
  LUT3 addr1_4_s171 (
    .F(addr1_4_206),
    .I0(x_linebuf_r[2]),
    .I1(x_linebuf_r[3]),
    .I2(x_linebuf_r[4]) 
);
defparam addr1_4_s171.INIT=8'h40;
  LUT3 addr1_4_s172 (
    .F(addr1_4_207),
    .I0(x_linebuf_r[3]),
    .I1(x_linebuf_r[4]),
    .I2(x_linebuf_r[2]) 
);
defparam addr1_4_s172.INIT=8'h10;
  LUT3 addr1_4_s173 (
    .F(addr1_4_208),
    .I0(addr1[3]),
    .I1(addr1[2]),
    .I2(addr1[4]) 
);
defparam addr1_4_s173.INIT=8'h40;
  LUT3 addr1_4_s174 (
    .F(addr1_4_209),
    .I0(addr1[4]),
    .I1(addr1[3]),
    .I2(addr1[2]) 
);
defparam addr1_4_s174.INIT=8'h40;
  LUT3 addr1_4_s175 (
    .F(addr1_4_210),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]) 
);
defparam addr1_4_s175.INIT=8'h80;
  LUT4 addr1_4_s176 (
    .F(addr1_4_211),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_213) 
);
defparam addr1_4_s176.INIT=16'h0B00;
  LUT4 addr1_4_s177 (
    .F(addr1_4_212),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(x_linebuf_r[1]),
    .I3(addr1_4_213) 
);
defparam addr1_4_s177.INIT=16'hB000;
  LUT4 addr2_4_s167 (
    .F(addr2_4_202),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(addr2_4_212),
    .I3(y_next_r[8]) 
);
defparam addr2_4_s167.INIT=16'hB000;
  LUT3 addr2_4_s174 (
    .F(addr2_4_209),
    .I0(y_next_r[8]),
    .I1(x_linebuf_r[0]),
    .I2(x_linebuf_r_0_7) 
);
defparam addr2_4_s174.INIT=8'h80;
  LUT2 layer_sel_r_s3 (
    .F(layer_sel_r_7),
    .I0(layer_sel_r),
    .I1(done_r) 
);
defparam layer_sel_r_s3.INIT=4'h4;
  LUT4 done_r_s3 (
    .F(done_r_7),
    .I0(done_r_8),
    .I1(x_linebuf_r[0]),
    .I2(x_pixel_pos_next_0_8),
    .I3(done_r_9) 
);
defparam done_r_s3.INIT=16'h4100;
  LUT3 x_linebuf_r_0_s3 (
    .F(x_linebuf_r_0_7),
    .I0(done_r),
    .I1(shift_r[1]),
    .I2(hpo_r_0_8) 
);
defparam x_linebuf_r_0_s3.INIT=8'h04;
  LUT4 bml_xloc_r_0_s3 (
    .F(bml_xloc_r_0_7),
    .I0(shift_r[0]),
    .I1(bml_cnt_en_r),
    .I2(bml_shift_r_0_9),
    .I3(x_linebuf_r_0_7) 
);
defparam bml_xloc_r_0_s3.INIT=16'h4000;
  LUT4 hpo_r_0_s4 (
    .F(hpo_r_0_8),
    .I0(hpo_r[2]),
    .I1(hpo_r[1]),
    .I2(hpo_r[0]),
    .I3(done_r) 
);
defparam hpo_r_0_s4.INIT=16'h00FE;
  LUT4 bml_shift_r_0_s4 (
    .F(bml_shift_r_0_8),
    .I0(shift_r[0]),
    .I1(bml_cnt_en_r),
    .I2(bml_state_r[1]),
    .I3(x_linebuf_r_0_7) 
);
defparam bml_shift_r_0_s4.INIT=16'h4000;
  LUT4 bml_shift_r_0_s5 (
    .F(bml_shift_r_0_9),
    .I0(wmul9bit[0]),
    .I1(n759_34),
    .I2(bml_xcnt_r[0]),
    .I3(bml_in_y_r) 
);
defparam bml_shift_r_0_s5.INIT=16'hE000;
  LUT4 trig_r_1_s4 (
    .F(trig_r_1_9),
    .I0(t2_en_s),
    .I1(sprite_en_x_13),
    .I2(state_r[10]),
    .I3(trig_r[1]) 
);
defparam trig_r_1_s4.INIT=16'h0F77;
  LUT2 bml_state_r_1_s4 (
    .F(bml_state_r_1_9),
    .I0(shift_x[1]),
    .I1(shift_x[0]) 
);
defparam bml_state_r_1_s4.INIT=4'h1;
  LUT2 hto_x_4_s8 (
    .F(hto_x_4_13),
    .I0(hto_r[4]),
    .I1(hto_r[5]) 
);
defparam hto_x_4_s8.INIT=4'h9;
  LUT2 hto_x_1_s8 (
    .F(hto_x_1_13),
    .I0(hto_r[1]),
    .I1(hto_x_1_16) 
);
defparam hto_x_1_s8.INIT=4'h9;
  LUT3 hto_x_0_s9 (
    .F(hto_x_0_14),
    .I0(hto_r[1]),
    .I1(hto_x_1_16),
    .I2(hto_r[0]) 
);
defparam hto_x_0_s9.INIT=8'h87;
  LUT3 hto_x_0_s10 (
    .F(hto_x_0_15),
    .I0(t1ntba_s[3]),
    .I1(t2ntba_s[3]),
    .I2(layer_sel_r) 
);
defparam hto_x_0_s10.INIT=8'hCA;
  LUT4 hto_x_0_s11 (
    .F(hto_x_0_16),
    .I0(t1hsize_s),
    .I1(t2hsize_s),
    .I2(layer_sel_r),
    .I3(shift_r[0]) 
);
defparam hto_x_0_s11.INIT=16'hCA00;
  LUT2 texttile_x_5_s8 (
    .F(texttile_x_5_13),
    .I0(texttile_r[6]),
    .I1(texttile_r[5]) 
);
defparam texttile_x_5_s8.INIT=4'h6;
  LUT3 texttile_x_4_s8 (
    .F(texttile_x_4_13),
    .I0(texttile_r[6]),
    .I1(texttile_r[5]),
    .I2(texttile_r[4]) 
);
defparam texttile_x_4_s8.INIT=8'h78;
  LUT3 texttile_x_3_s9 (
    .F(texttile_x_3_14),
    .I0(texttile_r[6]),
    .I1(texttile_r[5]),
    .I2(texttile_r[4]) 
);
defparam texttile_x_3_s9.INIT=8'h80;
  LUT3 texttile_x_1_s8 (
    .F(texttile_x_1_13),
    .I0(texttile_r[2]),
    .I1(texttile_x_2_18),
    .I2(texttile_r[1]) 
);
defparam texttile_x_1_s8.INIT=8'h87;
  LUT4 texttile_x_0_s8 (
    .F(texttile_x_0_13),
    .I0(texttile_x_3_16),
    .I1(texttile_x_0_14),
    .I2(texttile_r[0]),
    .I3(texttile_x_3_17) 
);
defparam texttile_x_0_s8.INIT=16'h1400;
  LUT3 textattr_x_13_s8 (
    .F(textattr_x_13_13),
    .I0(t_ntba_pos_r[13]),
    .I1(textattr_r[13]),
    .I2(texttile_x_3_16) 
);
defparam textattr_x_13_s8.INIT=8'hA3;
  LUT4 textattr_x_12_s8 (
    .F(textattr_x_12_13),
    .I0(t_ntba_pos_r[12]),
    .I1(textattr_r[12]),
    .I2(textattr_r[13]),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_12_s8.INIT=16'h55C3;
  LUT4 textattr_x_11_s8 (
    .F(textattr_x_11_13),
    .I0(t_ntba_pos_r[11]),
    .I1(textattr_x_11_14),
    .I2(textattr_r[11]),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_11_s8.INIT=16'h55C3;
  LUT3 textattr_x_10_s8 (
    .F(textattr_x_10_13),
    .I0(textattr_x_10_14),
    .I1(t_ntba_pos_r[10]),
    .I2(texttile_x_3_16) 
);
defparam textattr_x_10_s8.INIT=8'h3A;
  LUT4 textattr_x_9_s8 (
    .F(textattr_x_9_13),
    .I0(t_ntba_pos_r[9]),
    .I1(textattr_r[9]),
    .I2(textattr_x_9_14),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_9_s8.INIT=16'hAA3C;
  LUT3 textattr_x_8_s8 (
    .F(textattr_x_8_13),
    .I0(textattr_x_8_14),
    .I1(t_ntba_pos_r[8]),
    .I2(texttile_x_3_16) 
);
defparam textattr_x_8_s8.INIT=8'h3A;
  LUT4 textattr_x_7_s8 (
    .F(textattr_x_7_13),
    .I0(t_ctba_pos_r[7]),
    .I1(textattr_r[7]),
    .I2(textattr_x_7_14),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_7_s8.INIT=16'hAA3C;
  LUT4 textattr_x_6_s8 (
    .F(textattr_x_6_13),
    .I0(t_ctba_pos_r[6]),
    .I1(textattr_x_6_16),
    .I2(textattr_r[6]),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_6_s8.INIT=16'h55C3;
  LUT4 textattr_x_5_s8 (
    .F(textattr_x_5_13),
    .I0(t_ctba_pos_r[5]),
    .I1(textattr_x_5_14),
    .I2(textattr_r[5]),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_5_s8.INIT=16'h55C3;
  LUT4 textattr_x_4_s8 (
    .F(textattr_x_4_13),
    .I0(t_ctba_pos_r[4]),
    .I1(textattr_x_4_17),
    .I2(textattr_r[4]),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_4_s8.INIT=16'h55C3;
  LUT3 textattr_x_3_s8 (
    .F(textattr_x_3_13),
    .I0(textattr_x_3_14),
    .I1(t_ctba_pos_r[3]),
    .I2(texttile_x_3_16) 
);
defparam textattr_x_3_s8.INIT=8'h3A;
  LUT4 textattr_x_2_s8 (
    .F(textattr_x_2_13),
    .I0(t_ctba_pos_r[2]),
    .I1(textattr_x_2_14),
    .I2(textattr_r[2]),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_2_s8.INIT=16'h55C3;
  LUT4 textattr_x_1_s8 (
    .F(textattr_x_1_13),
    .I0(t_ctba_pos_r[1]),
    .I1(textattr_r[1]),
    .I2(textattr_x_1_14),
    .I3(texttile_x_3_16) 
);
defparam textattr_x_1_s8.INIT=16'hAA3C;
  LUT4 textattr_x_0_s8 (
    .F(textattr_x_0_13),
    .I0(textattr_r[1]),
    .I1(textattr_x_1_14),
    .I2(texttile_x_3_16),
    .I3(textattr_r[0]) 
);
defparam textattr_x_0_s8.INIT=16'h0807;
  LUT3 textpos_x_13_s8 (
    .F(textpos_x_13_13),
    .I0(t_ntba_pos_r[13]),
    .I1(textpos_r[13]),
    .I2(texttile_x_3_16) 
);
defparam textpos_x_13_s8.INIT=8'h5C;
  LUT4 textpos_x_12_s8 (
    .F(textpos_x_12_13),
    .I0(t_ntba_pos_r[12]),
    .I1(textpos_r[13]),
    .I2(textpos_r[12]),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_12_s8.INIT=16'hAA3C;
  LUT4 textpos_x_11_s8 (
    .F(textpos_x_11_13),
    .I0(t_ntba_pos_r[11]),
    .I1(textpos_x_11_14),
    .I2(textpos_r[11]),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_11_s8.INIT=16'h55C3;
  LUT3 textpos_x_10_s8 (
    .F(textpos_x_10_13),
    .I0(textpos_x_10_14),
    .I1(t_ntba_pos_r[10]),
    .I2(texttile_x_3_16) 
);
defparam textpos_x_10_s8.INIT=8'h3A;
  LUT4 textpos_x_9_s8 (
    .F(textpos_x_9_13),
    .I0(t_ntba_pos_r[9]),
    .I1(textpos_r[9]),
    .I2(textpos_x_9_14),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_9_s8.INIT=16'hAA3C;
  LUT3 textpos_x_8_s8 (
    .F(textpos_x_8_13),
    .I0(textpos_x_8_14),
    .I1(t_ntba_pos_r[8]),
    .I2(texttile_x_3_16) 
);
defparam textpos_x_8_s8.INIT=8'h3A;
  LUT4 textpos_x_7_s8 (
    .F(textpos_x_7_13),
    .I0(t_ntba_pos_r[7]),
    .I1(textpos_r[7]),
    .I2(textpos_x_7_14),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_7_s8.INIT=16'hAA3C;
  LUT4 textpos_x_6_s8 (
    .F(textpos_x_6_13),
    .I0(t_ntba_pos_r[6]),
    .I1(textpos_r[6]),
    .I2(textpos_x_6_14),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_6_s8.INIT=16'hAA3C;
  LUT4 textpos_x_5_s8 (
    .F(textpos_x_5_13),
    .I0(t_ntba_pos_r[5]),
    .I1(textpos_x_5_14),
    .I2(textpos_r[5]),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_5_s8.INIT=16'h55C3;
  LUT4 textpos_x_4_s8 (
    .F(textpos_x_4_13),
    .I0(t_ntba_pos_r[4]),
    .I1(textpos_x_4_17),
    .I2(textpos_r[4]),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_4_s8.INIT=16'h55C3;
  LUT3 textpos_x_3_s8 (
    .F(textpos_x_3_13),
    .I0(textpos_x_3_14),
    .I1(t_ntba_pos_r[3]),
    .I2(texttile_x_3_16) 
);
defparam textpos_x_3_s8.INIT=8'h3A;
  LUT4 textpos_x_2_s8 (
    .F(textpos_x_2_13),
    .I0(t_ntba_pos_r[2]),
    .I1(textpos_x_2_14),
    .I2(textpos_r[2]),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_2_s8.INIT=16'h55C3;
  LUT4 textpos_x_1_s8 (
    .F(textpos_x_1_13),
    .I0(t_ntba_pos_r[1]),
    .I1(textpos_r[1]),
    .I2(textpos_x_1_14),
    .I3(texttile_x_3_16) 
);
defparam textpos_x_1_s8.INIT=16'hAA3C;
  LUT4 textpos_x_0_s8 (
    .F(textpos_x_0_13),
    .I0(textpos_r[1]),
    .I1(textpos_x_1_14),
    .I2(texttile_x_3_16),
    .I3(textpos_r[0]) 
);
defparam textpos_x_0_s8.INIT=16'h0807;
  LUT4 bml_xloc_x_2_s7 (
    .F(bml_xloc_x_2_12),
    .I0(bml_xloc_r[5]),
    .I1(bml_xloc_r[4]),
    .I2(bml_xloc_r[3]),
    .I3(bml_shift_x_6_13) 
);
defparam bml_xloc_x_2_s7.INIT=16'h8000;
  LUT3 bml_xloc_x_0_s7 (
    .F(bml_xloc_x_0_12),
    .I0(bml_xloc_r[2]),
    .I1(bml_xloc_r[1]),
    .I2(bml_xloc_x_2_12) 
);
defparam bml_xloc_x_0_s7.INIT=8'h80;
  LUT3 x_linebuf_x_5_s7 (
    .F(x_linebuf_x_5_12),
    .I0(x_linebuf_r[6]),
    .I1(x_linebuf_r[7]),
    .I2(x_linebuf_r[8]) 
);
defparam x_linebuf_x_5_s7.INIT=8'h80;
  LUT4 x_linebuf_x_4_s7 (
    .F(x_linebuf_x_4_12),
    .I0(x_linebuf_r[5]),
    .I1(x_linebuf_r[6]),
    .I2(x_linebuf_r[7]),
    .I3(x_linebuf_r[8]) 
);
defparam x_linebuf_x_4_s7.INIT=16'h8000;
  LUT3 x_linebuf_x_2_s7 (
    .F(x_linebuf_x_2_12),
    .I0(x_linebuf_r[3]),
    .I1(x_linebuf_r[4]),
    .I2(x_linebuf_x_4_12) 
);
defparam x_linebuf_x_2_s7.INIT=8'h80;
  LUT4 x_linebuf_x_1_s7 (
    .F(x_linebuf_x_1_12),
    .I0(x_linebuf_r[2]),
    .I1(x_linebuf_r[3]),
    .I2(x_linebuf_r[4]),
    .I3(x_linebuf_x_4_12) 
);
defparam x_linebuf_x_1_s7.INIT=16'h8000;
  LUT2 text_ntba_s_3_s3 (
    .F(text_ntba_s_3_7),
    .I0(unlocked_s),
    .I1(text_cols_s[2]) 
);
defparam text_ntba_s_3_s3.INIT=4'h4;
  LUT2 trig_start_x_s5 (
    .F(trig_start_x_10),
    .I0(prescan_r),
    .I1(sprite_en_x_13) 
);
defparam trig_start_x_s5.INIT=4'h4;
  LUT3 state_r_9_s5 (
    .F(state_r_9_10),
    .I0(shift_r[0]),
    .I1(shift_r[1]),
    .I2(state_r_0[0]) 
);
defparam state_r_9_s5.INIT=8'hE0;
  LUT4 din_0_s3 (
    .F(din_0_6),
    .I0(p3_r[0]),
    .I1(tile_ecm_s[1]),
    .I2(p2_r[0]),
    .I3(tile_ecm_s[0]) 
);
defparam din_0_s3.INIT=16'h07CC;
  LUT4 din_0_s4 (
    .F(din_0_7),
    .I0(din_0_9),
    .I1(din_0_10),
    .I2(n110_16),
    .I3(p1_r[0]) 
);
defparam din_0_s4.INIT=16'h0C0A;
  LUT3 din_0_s5 (
    .F(din_0_8),
    .I0(din_0_11),
    .I1(bml_trans_s),
    .I2(bml_en_r) 
);
defparam din_0_s5.INIT=8'hB0;
  LUT3 din_2_s2 (
    .F(din_2_5),
    .I0(t1ps_r[0]),
    .I1(t2ps_r[0]),
    .I2(layer_sel_r) 
);
defparam din_2_s2.INIT=8'hCA;
  LUT3 din_5_s3 (
    .F(din_5_6),
    .I0(colr_fg_r[1]),
    .I1(colr_bg_r[1]),
    .I2(p1_r[0]) 
);
defparam din_5_s3.INIT=8'h53;
  LUT4 din_5_s4 (
    .F(din_5_7),
    .I0(pal_sel_r[2]),
    .I1(p3_r[0]),
    .I2(tile_ecm_s[1]),
    .I3(tile_ecm_s[0]) 
);
defparam din_5_s4.INIT=16'h305F;
  LUT3 vto_x_0_s3 (
    .F(vto_x_0_6),
    .I0(y_pix_row_r[4]),
    .I1(y_pix_row_r[3]),
    .I2(y_max_rows_r[3]) 
);
defparam vto_x_0_s3.INIT=8'h70;
  LUT4 fifo_we_s_s3 (
    .F(fifo_we_s_8),
    .I0(fifo_rd_cnt_r[2]),
    .I1(fifo_wr_cnt_r[2]),
    .I2(fifo_rd_cnt_r[1]),
    .I3(fifo_wr_cnt_r[1]) 
);
defparam fifo_we_s_s3.INIT=16'h9009;
  LUT4 sprite_en_x_s9 (
    .F(sprite_en_x_14),
    .I0(raster_x_s_6),
    .I1(raster_x_s_1),
    .I2(raster_x_s_0),
    .I3(y_count_en) 
);
defparam sprite_en_x_s9.INIT=16'h0100;
  LUT4 sprite_en_x_s10 (
    .F(sprite_en_x_15),
    .I0(raster_x_s_8),
    .I1(raster_x_s_7),
    .I2(raster_x_s_5),
    .I3(raster_x_s_4) 
);
defparam sprite_en_x_s10.INIT=16'h0001;
  LUT4 hpo_x_0_s10 (
    .F(hpo_x_0_15),
    .I0(t40_div6_r[7]),
    .I1(t80_div6_r[7]),
    .I2(text_cols_s[2]),
    .I3(hpo_x_0_16) 
);
defparam hpo_x_0_s10.INIT=16'h353F;
  LUT4 hpo_x_1_s10 (
    .F(hpo_x_1_15),
    .I0(t80_div6_r[7]),
    .I1(t80_div6_r[8]),
    .I2(hpo_x_0_16),
    .I3(text_cols_s[2]) 
);
defparam hpo_x_1_s10.INIT=16'hBBF0;
  LUT3 hpo_x_2_s9 (
    .F(hpo_x_2_14),
    .I0(t40_div6_r[8]),
    .I1(t40_div6_r[9]),
    .I2(t40_div6_r[7]) 
);
defparam hpo_x_2_s9.INIT=8'h4B;
  LUT4 bml_xcnt_x_1_s9 (
    .F(bml_xcnt_x_1_13),
    .I0(bml_xcnt_r[8]),
    .I1(bml_xcnt_r[7]),
    .I2(bml_xcnt_r[6]),
    .I3(bml_xcnt_r[5]) 
);
defparam bml_xcnt_x_1_s9.INIT=16'h0001;
  LUT3 addr1_4_s178 (
    .F(addr1_4_213),
    .I0(y_next_r[8]),
    .I1(x_linebuf_r[0]),
    .I2(x_linebuf_r_0_7) 
);
defparam addr1_4_s178.INIT=8'h40;
  LUT4 done_r_s4 (
    .F(done_r_8),
    .I0(gmode_s[0]),
    .I1(x_linebuf_r[4]),
    .I2(x_linebuf_r[3]),
    .I3(x_pixel_pos_next_2_9) 
);
defparam done_r_s4.INIT=16'hE73F;
  LUT4 done_r_s5 (
    .F(done_r_9),
    .I0(x_linebuf_r[1]),
    .I1(x_linebuf_r[2]),
    .I2(shift_r[1]),
    .I3(x_linebuf_x_4_12) 
);
defparam done_r_s5.INIT=16'h8000;
  LUT3 texttile_x_3_s11 (
    .F(texttile_x_3_16),
    .I0(texttile_x_3_18),
    .I1(texttile_r[2]),
    .I2(texttile_x_3_14) 
);
defparam texttile_x_3_s11.INIT=8'h10;
  LUT2 texttile_x_3_s12 (
    .F(texttile_x_3_17),
    .I0(shift_r[1]),
    .I1(shift_r[0]) 
);
defparam texttile_x_3_s12.INIT=4'h4;
  LUT3 texttile_x_0_s9 (
    .F(texttile_x_0_14),
    .I0(texttile_r[2]),
    .I1(texttile_r[1]),
    .I2(texttile_x_2_18) 
);
defparam texttile_x_0_s9.INIT=8'h80;
  LUT2 textattr_x_11_s9 (
    .F(textattr_x_11_14),
    .I0(textattr_r[12]),
    .I1(textattr_r[13]) 
);
defparam textattr_x_11_s9.INIT=4'h8;
  LUT4 textattr_x_10_s9 (
    .F(textattr_x_10_14),
    .I0(textattr_r[11]),
    .I1(textattr_r[12]),
    .I2(textattr_r[13]),
    .I3(textattr_r[10]) 
);
defparam textattr_x_10_s9.INIT=16'h807F;
  LUT4 textattr_x_9_s9 (
    .F(textattr_x_9_14),
    .I0(textattr_r[10]),
    .I1(textattr_r[11]),
    .I2(textattr_r[12]),
    .I3(textattr_r[13]) 
);
defparam textattr_x_9_s9.INIT=16'h8000;
  LUT3 textattr_x_8_s9 (
    .F(textattr_x_8_14),
    .I0(textattr_r[9]),
    .I1(textattr_x_9_14),
    .I2(textattr_r[8]) 
);
defparam textattr_x_8_s9.INIT=8'h87;
  LUT3 textattr_x_7_s9 (
    .F(textattr_x_7_14),
    .I0(textattr_r[8]),
    .I1(textattr_r[9]),
    .I2(textattr_x_9_14) 
);
defparam textattr_x_7_s9.INIT=8'h80;
  LUT3 textattr_x_5_s9 (
    .F(textattr_x_5_14),
    .I0(textattr_r[6]),
    .I1(textattr_r[7]),
    .I2(textattr_x_7_14) 
);
defparam textattr_x_5_s9.INIT=8'h80;
  LUT4 textattr_x_3_s9 (
    .F(textattr_x_3_14),
    .I0(textattr_r[4]),
    .I1(textattr_x_7_14),
    .I2(textattr_x_4_15),
    .I3(textattr_r[3]) 
);
defparam textattr_x_3_s9.INIT=16'h807F;
  LUT4 textattr_x_2_s9 (
    .F(textattr_x_2_14),
    .I0(textattr_r[3]),
    .I1(textattr_r[4]),
    .I2(textattr_x_7_14),
    .I3(textattr_x_4_15) 
);
defparam textattr_x_2_s9.INIT=16'h8000;
  LUT4 textattr_x_1_s9 (
    .F(textattr_x_1_14),
    .I0(textattr_x_1_17),
    .I1(textattr_r[2]),
    .I2(textattr_r[3]),
    .I3(textattr_x_7_14) 
);
defparam textattr_x_1_s9.INIT=16'h8000;
  LUT2 textpos_x_11_s9 (
    .F(textpos_x_11_14),
    .I0(textpos_r[12]),
    .I1(textpos_r[13]) 
);
defparam textpos_x_11_s9.INIT=4'h8;
  LUT4 textpos_x_10_s9 (
    .F(textpos_x_10_14),
    .I0(textpos_r[11]),
    .I1(textpos_r[12]),
    .I2(textpos_r[13]),
    .I3(textpos_r[10]) 
);
defparam textpos_x_10_s9.INIT=16'h807F;
  LUT4 textpos_x_9_s9 (
    .F(textpos_x_9_14),
    .I0(textpos_r[10]),
    .I1(textpos_r[11]),
    .I2(textpos_r[12]),
    .I3(textpos_r[13]) 
);
defparam textpos_x_9_s9.INIT=16'h8000;
  LUT3 textpos_x_8_s9 (
    .F(textpos_x_8_14),
    .I0(textpos_r[9]),
    .I1(textpos_x_9_14),
    .I2(textpos_r[8]) 
);
defparam textpos_x_8_s9.INIT=8'h87;
  LUT3 textpos_x_7_s9 (
    .F(textpos_x_7_14),
    .I0(textpos_r[8]),
    .I1(textpos_r[9]),
    .I2(textpos_x_9_14) 
);
defparam textpos_x_7_s9.INIT=8'h80;
  LUT4 textpos_x_6_s9 (
    .F(textpos_x_6_14),
    .I0(textpos_r[7]),
    .I1(textpos_r[8]),
    .I2(textpos_r[9]),
    .I3(textpos_x_9_14) 
);
defparam textpos_x_6_s9.INIT=16'h8000;
  LUT2 textpos_x_5_s9 (
    .F(textpos_x_5_14),
    .I0(textpos_r[6]),
    .I1(textpos_x_6_14) 
);
defparam textpos_x_5_s9.INIT=4'h8;
  LUT4 textpos_x_3_s9 (
    .F(textpos_x_3_14),
    .I0(textpos_r[4]),
    .I1(textpos_x_7_14),
    .I2(textpos_x_4_15),
    .I3(textpos_r[3]) 
);
defparam textpos_x_3_s9.INIT=16'h807F;
  LUT4 textpos_x_2_s9 (
    .F(textpos_x_2_14),
    .I0(textpos_r[3]),
    .I1(textpos_r[4]),
    .I2(textpos_x_7_14),
    .I3(textpos_x_4_15) 
);
defparam textpos_x_2_s9.INIT=16'h8000;
  LUT4 textpos_x_1_s9 (
    .F(textpos_x_1_14),
    .I0(textpos_x_1_17),
    .I1(textpos_r[2]),
    .I2(textpos_r[3]),
    .I3(textpos_x_7_14) 
);
defparam textpos_x_1_s9.INIT=16'h8000;
  LUT4 din_0_s6 (
    .F(din_0_9),
    .I0(colr_bg_r[1]),
    .I1(colr_bg_r[3]),
    .I2(colr_bg_r[2]),
    .I3(colr_bg_r[0]) 
);
defparam din_0_s6.INIT=16'h0001;
  LUT4 din_0_s7 (
    .F(din_0_10),
    .I0(colr_fg_r[1]),
    .I1(colr_fg_r[3]),
    .I2(colr_fg_r[2]),
    .I3(colr_fg_r[0]) 
);
defparam din_0_s7.INIT=16'h0001;
  LUT4 din_0_s8 (
    .F(din_0_11),
    .I0(bml_shift_r[0]),
    .I1(bml_shift_r[1]),
    .I2(din_0_12),
    .I3(bml_fat_s) 
);
defparam din_0_s8.INIT=16'h0FEE;
  LUT3 hpo_x_0_s11 (
    .F(hpo_x_0_16),
    .I0(t40_div6_r[9]),
    .I1(t40_div6_r[8]),
    .I2(t40_div6_r[7]) 
);
defparam hpo_x_0_s11.INIT=8'hE3;
  LUT4 texttile_x_3_s13 (
    .F(texttile_x_3_18),
    .I0(texttile_r[3]),
    .I1(texttile_r[0]),
    .I2(text_cols_s[2]),
    .I3(texttile_r[1]) 
);
defparam texttile_x_3_s13.INIT=16'hFE7F;
  LUT3 textattr_x_4_s10 (
    .F(textattr_x_4_15),
    .I0(textattr_r[5]),
    .I1(textattr_r[6]),
    .I2(textattr_r[7]) 
);
defparam textattr_x_4_s10.INIT=8'h80;
  LUT3 textpos_x_4_s10 (
    .F(textpos_x_4_15),
    .I0(textpos_r[5]),
    .I1(textpos_r[6]),
    .I2(textpos_r[7]) 
);
defparam textpos_x_4_s10.INIT=8'h80;
  LUT4 din_0_s9 (
    .F(din_0_12),
    .I0(bml_fat_r[0]),
    .I1(bml_fat_r[1]),
    .I2(bml_fat_r[2]),
    .I3(bml_fat_r[3]) 
);
defparam din_0_s9.INIT=16'h0001;
  LUT3 bml_xcnt_x_1_s10 (
    .F(bml_xcnt_x_1_15),
    .I0(bml_x_s[0]),
    .I1(bml_state_r[0]),
    .I2(bml_state_r[1]) 
);
defparam bml_xcnt_x_1_s10.INIT=8'h02;
  LUT4 hto_x_1_s10 (
    .F(hto_x_1_16),
    .I0(hto_r[2]),
    .I1(hto_r[3]),
    .I2(hto_r[4]),
    .I3(hto_r[5]) 
);
defparam hto_x_1_s10.INIT=16'h8000;
  LUT4 hto_x_2_s9 (
    .F(hto_x_2_15),
    .I0(hto_r[3]),
    .I1(hto_r[4]),
    .I2(hto_r[5]),
    .I3(hto_r[2]) 
);
defparam hto_x_2_s9.INIT=16'h807F;
  LUT3 hto_x_3_s10 (
    .F(hto_x_3_16),
    .I0(hto_r[3]),
    .I1(hto_r[4]),
    .I2(hto_r[5]) 
);
defparam hto_x_3_s10.INIT=8'h95;
  LUT4 tile_din_s_3_s2 (
    .F(n119_4),
    .I0(pal_sel_r[0]),
    .I1(pal_sel_r[1]),
    .I2(tile_ecm_s[0]),
    .I3(tile_ecm_s[1]) 
);
defparam tile_din_s_3_s2.INIT=16'hCACC;
  LUT4 tile_din_s_4_s2 (
    .F(n120_4),
    .I0(pal_sel_r[1]),
    .I1(pal_sel_r[2]),
    .I2(tile_ecm_s[0]),
    .I3(tile_ecm_s[1]) 
);
defparam tile_din_s_4_s2.INIT=16'hCACC;
  LUT4 tile_din_s_6_s2 (
    .F(n122_4),
    .I0(pal_sel_r[3]),
    .I1(p2_r[0]),
    .I2(tile_ecm_s[0]),
    .I3(tile_ecm_s[1]) 
);
defparam tile_din_s_6_s2.INIT=16'hCACC;
  LUT4 state_x_9_s12 (
    .F(state_x_9_19),
    .I0(state_r[10]),
    .I1(shift_r[0]),
    .I2(shift_r[1]),
    .I3(state_r_0[0]) 
);
defparam state_x_9_s12.INIT=16'hFEAA;
  LUT4 texttile_x_0_s10 (
    .F(texttile_x[0]),
    .I0(t80_div6_r[0]),
    .I1(text_cols_s[2]),
    .I2(state_x_10_14),
    .I3(texttile_x_0_13) 
);
defparam texttile_x_0_s10.INIT=16'hFF80;
  LUT4 texttile_x_2_s10 (
    .F(texttile_x_2_16),
    .I0(state_x_10_14),
    .I1(t80_div6_r[2]),
    .I2(t40_div6_r[2]),
    .I3(text_cols_s[2]) 
);
defparam texttile_x_2_s10.INIT=16'h88A0;
  LUT4 texttile_x_3_s14 (
    .F(texttile_x_3_20),
    .I0(state_x_10_14),
    .I1(t80_div6_r[3]),
    .I2(t40_div6_r[3]),
    .I3(text_cols_s[2]) 
);
defparam texttile_x_3_s14.INIT=16'h88A0;
  LUT4 texttile_x_2_s11 (
    .F(texttile_x_2_18),
    .I0(texttile_r[3]),
    .I1(texttile_r[6]),
    .I2(texttile_r[5]),
    .I3(texttile_r[4]) 
);
defparam texttile_x_2_s11.INIT=16'h8000;
  LUT4 addr1_4_s179 (
    .F(addr1_4_215),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]),
    .I3(addr1_4_212) 
);
defparam addr1_4_s179.INIT=16'h0100;
  LUT4 addr1_4_s180 (
    .F(addr1_4_217),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]),
    .I3(addr1_4_211) 
);
defparam addr1_4_s180.INIT=16'h0100;
  LUT4 addr1_4_s181 (
    .F(addr1_4_219),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]),
    .I3(addr1_4_212) 
);
defparam addr1_4_s181.INIT=16'h1000;
  LUT4 addr1_4_s182 (
    .F(addr1_4_221),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]),
    .I3(addr1_4_211) 
);
defparam addr1_4_s182.INIT=16'h1000;
  LUT4 addr1_4_s183 (
    .F(addr1_4_223),
    .I0(addr1[2]),
    .I1(addr1[4]),
    .I2(addr1[3]),
    .I3(addr1_4_212) 
);
defparam addr1_4_s183.INIT=16'h1000;
  LUT4 addr1_4_s184 (
    .F(addr1_4_225),
    .I0(addr1[2]),
    .I1(addr1[4]),
    .I2(addr1[3]),
    .I3(addr1_4_211) 
);
defparam addr1_4_s184.INIT=16'h1000;
  LUT4 addr1_4_s185 (
    .F(addr1_4_227),
    .I0(x_linebuf_r[2]),
    .I1(x_linebuf_r[3]),
    .I2(x_linebuf_r[4]),
    .I3(addr1_4_212) 
);
defparam addr1_4_s185.INIT=16'h4000;
  LUT4 addr1_4_s186 (
    .F(addr1_4_229),
    .I0(x_linebuf_r[2]),
    .I1(x_linebuf_r[3]),
    .I2(x_linebuf_r[4]),
    .I3(addr1_4_211) 
);
defparam addr1_4_s186.INIT=16'h4000;
  LUT4 addr1_4_s187 (
    .F(addr1_4_231),
    .I0(x_linebuf_r[3]),
    .I1(x_linebuf_r[4]),
    .I2(x_linebuf_r[2]),
    .I3(addr1_4_212) 
);
defparam addr1_4_s187.INIT=16'h1000;
  LUT4 addr1_4_s188 (
    .F(addr1_4_233),
    .I0(x_linebuf_r[3]),
    .I1(x_linebuf_r[4]),
    .I2(x_linebuf_r[2]),
    .I3(addr1_4_211) 
);
defparam addr1_4_s188.INIT=16'h1000;
  LUT4 addr1_4_s189 (
    .F(addr1_4_235),
    .I0(addr1[3]),
    .I1(addr1[2]),
    .I2(addr1[4]),
    .I3(addr1_4_212) 
);
defparam addr1_4_s189.INIT=16'h4000;
  LUT4 addr1_4_s190 (
    .F(addr1_4_237),
    .I0(addr1[3]),
    .I1(addr1[2]),
    .I2(addr1[4]),
    .I3(addr1_4_211) 
);
defparam addr1_4_s190.INIT=16'h4000;
  LUT4 addr1_4_s191 (
    .F(addr1_4_239),
    .I0(addr1[4]),
    .I1(addr1[3]),
    .I2(addr1[2]),
    .I3(addr1_4_212) 
);
defparam addr1_4_s191.INIT=16'h4000;
  LUT4 addr1_4_s192 (
    .F(addr1_4_241),
    .I0(addr1[4]),
    .I1(addr1[3]),
    .I2(addr1[2]),
    .I3(addr1_4_211) 
);
defparam addr1_4_s192.INIT=16'h4000;
  LUT4 addr1_4_s193 (
    .F(addr1_4_243),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]),
    .I3(addr1_4_212) 
);
defparam addr1_4_s193.INIT=16'h8000;
  LUT4 addr1_4_s194 (
    .F(addr1_4_245),
    .I0(addr1[2]),
    .I1(addr1[3]),
    .I2(addr1[4]),
    .I3(addr1_4_211) 
);
defparam addr1_4_s194.INIT=16'h8000;
  LUT4 textattr_x_1_s11 (
    .F(textattr_x_1_17),
    .I0(textattr_r[4]),
    .I1(textattr_r[5]),
    .I2(textattr_r[6]),
    .I3(textattr_r[7]) 
);
defparam textattr_x_1_s11.INIT=16'h8000;
  LUT4 textattr_x_4_s11 (
    .F(textattr_x_4_17),
    .I0(textattr_x_7_14),
    .I1(textattr_r[5]),
    .I2(textattr_r[6]),
    .I3(textattr_r[7]) 
);
defparam textattr_x_4_s11.INIT=16'h8000;
  LUT4 textpos_x_1_s11 (
    .F(textpos_x_1_17),
    .I0(textpos_r[4]),
    .I1(textpos_r[5]),
    .I2(textpos_r[6]),
    .I3(textpos_r[7]) 
);
defparam textpos_x_1_s11.INIT=16'h8000;
  LUT4 textpos_x_4_s11 (
    .F(textpos_x_4_17),
    .I0(textpos_x_7_14),
    .I1(textpos_r[5]),
    .I2(textpos_r[6]),
    .I3(textpos_r[7]) 
);
defparam textpos_x_4_s11.INIT=16'h8000;
  LUT4 textpos_x_0_s10 (
    .F(textpos_x_0_16),
    .I0(texttile_x_3_16),
    .I1(t_ntba_pos_r[0]),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textpos_x_0_s10.INIT=16'h0D00;
  LUT4 textattr_x_0_s10 (
    .F(textattr_x_0_16),
    .I0(texttile_x_3_16),
    .I1(t_ctba_pos_r[0]),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam textattr_x_0_s10.INIT=16'h0D00;
  LUT3 texttile_x_3_s15 (
    .F(texttile_x_3_22),
    .I0(texttile_x_3_16),
    .I1(shift_r[1]),
    .I2(shift_r[0]) 
);
defparam texttile_x_3_s15.INIT=8'h10;
  LUT4 bml_addr_r_0_s4 (
    .F(bml_addr_r_0_10),
    .I0(state_r[10]),
    .I1(state_r[6]),
    .I2(state_r[7]),
    .I3(fifo_we_s_7) 
);
defparam bml_addr_r_0_s4.INIT=16'hAAFE;
  LUT3 state_x_10_s10 (
    .F(state_x_10_16),
    .I0(state_r_0[0]),
    .I1(shift_r[1]),
    .I2(shift_r[0]) 
);
defparam state_x_10_s10.INIT=8'h02;
  LUT4 textattr_x_6_s10 (
    .F(textattr_x_6_16),
    .I0(textattr_r[7]),
    .I1(textattr_r[8]),
    .I2(textattr_r[9]),
    .I3(textattr_x_9_14) 
);
defparam textattr_x_6_s10.INIT=16'h8000;
  LUT4 addr2_4_s176 (
    .F(addr2_4_212),
    .I0(x_linebuf_r[0]),
    .I1(done_r),
    .I2(shift_r[1]),
    .I3(hpo_r_0_8) 
);
defparam addr2_4_s176.INIT=16'h0010;
  LUT4 bml_cnt_en_r_s5 (
    .F(bml_cnt_en_r_10),
    .I0(shift_r[0]),
    .I1(done_r),
    .I2(shift_r[1]),
    .I3(hpo_r_0_8) 
);
defparam bml_cnt_en_r_s5.INIT=16'h0010;
  LUT4 bml_xloc_x_0_s8 (
    .F(bml_xloc_x_0_14),
    .I0(bml_xloc_x_0_12),
    .I1(bml_xloc_r[0]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xloc_x_0_s8.INIT=16'h0660;
  LUT4 bml_xloc_x_2_s8 (
    .F(bml_xloc_x_2_14),
    .I0(bml_xloc_r[2]),
    .I1(bml_xloc_x_2_12),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xloc_x_2_s8.INIT=16'h0660;
  LUT4 bml_xloc_x_3_s8 (
    .F(bml_xloc_x_3_14),
    .I0(bml_xloc_x_3_16),
    .I1(bml_xloc_r[3]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xloc_x_3_s8.INIT=16'h0660;
  LUT4 bml_xloc_x_5_s7 (
    .F(bml_xloc_x_5_13),
    .I0(bml_xloc_r[5]),
    .I1(bml_shift_x_6_13),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xloc_x_5_s7.INIT=16'h0660;
  LUT4 bml_xloc_x_6_s7 (
    .F(bml_xloc_x_6_13),
    .I0(bml_xloc_r[7]),
    .I1(bml_xloc_r[6]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_xloc_x_6_s7.INIT=16'h0660;
  LUT3 bml_xloc_x_7_s7 (
    .F(bml_xloc_x_7_13),
    .I0(bml_xloc_r[7]),
    .I1(bml_state_r[0]),
    .I2(bml_state_r[1]) 
);
defparam bml_xloc_x_7_s7.INIT=8'h14;
  LUT4 addr1_4_s195 (
    .F(addr1_4_247),
    .I0(x_linebuf_r[1]),
    .I1(y_next_r[8]),
    .I2(x_linebuf_r[0]),
    .I3(x_linebuf_r_0_7) 
);
defparam addr1_4_s195.INIT=16'h0100;
  LUT4 bml_xloc_x_3_s9 (
    .F(bml_xloc_x_3_16),
    .I0(bml_xloc_r[5]),
    .I1(bml_xloc_r[4]),
    .I2(bml_xloc_r[7]),
    .I3(bml_xloc_r[6]) 
);
defparam bml_xloc_x_3_s9.INIT=16'h8000;
  LUT4 bml_shift_x_4_s9 (
    .F(bml_shift_x_4_15),
    .I0(bml_state_r[0]),
    .I1(bml_xloc_r[7]),
    .I2(bml_xloc_r[6]),
    .I3(bml_state_r[1]) 
);
defparam bml_shift_x_4_s9.INIT=16'h1500;
  LUT4 bml_shift_x_0_s9 (
    .F(bml_shift_x_0_15),
    .I0(bml_xloc_r[7]),
    .I1(bml_xloc_r[6]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r[1]) 
);
defparam bml_shift_x_0_s9.INIT=16'hF700;
  LUT4 addr2_4_s177 (
    .F(addr2_4_214),
    .I0(addr2[3]),
    .I1(x_pixel_pos_s[4]),
    .I2(x_linebuf_r[4]),
    .I3(y_next_r[8]) 
);
defparam addr2_4_s177.INIT=16'hA088;
  LUT4 addr2_4_s178 (
    .F(addr2_4_216),
    .I0(x_pixel_pos_s[4]),
    .I1(x_linebuf_r[4]),
    .I2(y_next_r[8]),
    .I3(addr2[3]) 
);
defparam addr2_4_s178.INIT=16'h3500;
  LUT4 addr2_4_s179 (
    .F(addr2_4_218),
    .I0(addr2[3]),
    .I1(x_pixel_pos_s[4]),
    .I2(x_linebuf_r[4]),
    .I3(y_next_r[8]) 
);
defparam addr2_4_s179.INIT=16'h5044;
  LUT4 addr2_4_s180 (
    .F(addr2_4_220),
    .I0(addr2[3]),
    .I1(x_pixel_pos_s[4]),
    .I2(x_linebuf_r[4]),
    .I3(y_next_r[8]) 
);
defparam addr2_4_s180.INIT=16'h0511;
  LUT4 x_linebuf_x_1_s8 (
    .F(x_linebuf_x_1_14),
    .I0(x_linebuf_r[1]),
    .I1(x_linebuf_x_1_12),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam x_linebuf_x_1_s8.INIT=16'h0660;
  LUT4 x_linebuf_x_2_s8 (
    .F(x_linebuf_x_2_14),
    .I0(x_linebuf_x_2_12),
    .I1(x_linebuf_r[2]),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam x_linebuf_x_2_s8.INIT=16'h0660;
  LUT4 x_linebuf_x_4_s8 (
    .F(x_linebuf_x_4_14),
    .I0(x_linebuf_r[4]),
    .I1(x_linebuf_x_4_12),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam x_linebuf_x_4_s8.INIT=16'h0660;
  LUT4 x_linebuf_x_5_s8 (
    .F(x_linebuf_x_5_14),
    .I0(x_linebuf_x_5_12),
    .I1(x_linebuf_r[5]),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam x_linebuf_x_5_s8.INIT=16'h0660;
  LUT4 x_linebuf_x_7_s7 (
    .F(x_linebuf_x_7_13),
    .I0(x_linebuf_r[7]),
    .I1(x_linebuf_r[8]),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam x_linebuf_x_7_s7.INIT=16'h0660;
  LUT3 x_linebuf_x_8_s7 (
    .F(x_linebuf_x_8_13),
    .I0(x_linebuf_r[8]),
    .I1(shift_r[1]),
    .I2(shift_r[0]) 
);
defparam x_linebuf_x_8_s7.INIT=8'h14;
  LUT4 x_linebuf_r_0_s4 (
    .F(x_linebuf_r_0_9),
    .I0(shift_r[1]),
    .I1(shift_r[0]),
    .I2(x_linebuf_r_0_7),
    .I3(reset_n_r) 
);
defparam x_linebuf_r_0_s4.INIT=16'hF900;
  LUT4 done_r_s6 (
    .F(done_r_11),
    .I0(done_r_7),
    .I1(shift_r[1]),
    .I2(shift_r[0]),
    .I3(reset_n_r) 
);
defparam done_r_s6.INIT=16'hEB00;
  LUT4 n1040_s2 (
    .F(n1040_6),
    .I0(tile_ecm_s[1]),
    .I1(tile_ecm_s[0]),
    .I2(n1060_3),
    .I3(n2725_3) 
);
defparam n1040_s2.INIT=16'h1000;
  LUT3 n1049_s1 (
    .F(n1049_5),
    .I0(tile_ecm_s[1]),
    .I1(tile_ecm_s[0]),
    .I2(textmode_r) 
);
defparam n1049_s1.INIT=8'h10;
  LUT4 n1035_s1 (
    .F(n1035_5),
    .I0(tile_dout_s[2]),
    .I1(tile_ecm_s[1]),
    .I2(tile_ecm_s[0]),
    .I3(y_pix_row_r[8]) 
);
defparam n1035_s1.INIT=16'h57A8;
  LUT4 n1034_s1 (
    .F(n1034_5),
    .I0(tile_dout_s[2]),
    .I1(tile_ecm_s[1]),
    .I2(tile_ecm_s[0]),
    .I3(y_pix_row_r[7]) 
);
defparam n1034_s1.INIT=16'h57A8;
  LUT4 n1033_s1 (
    .F(n1033_5),
    .I0(tile_dout_s[2]),
    .I1(tile_ecm_s[1]),
    .I2(tile_ecm_s[0]),
    .I3(y_pix_row_r[6]) 
);
defparam n1033_s1.INIT=16'h57A8;
  LUT4 n1026_s3 (
    .F(n1026_8),
    .I0(tile_ecm_s[1]),
    .I1(tile_ecm_s[0]),
    .I2(reset_n_r),
    .I3(state_r[5]) 
);
defparam n1026_s3.INIT=16'h1000;
  LUT4 text_cols_s_3_s4 (
    .F(text_cols_s_3_9),
    .I0(gmode_r[2]),
    .I1(gmode_r[1]),
    .I2(gmode_r[3]),
    .I3(gmode_r[0]) 
);
defparam text_cols_s_3_s4.INIT=16'hEFFF;
  LUT4 addr1_4_s196 (
    .F(addr1_4_249),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(addr1_4_247),
    .I3(addr1_4_210) 
);
defparam addr1_4_s196.INIT=16'hB000;
  LUT4 addr1_4_s197 (
    .F(addr1_4_251),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(addr1_4_247),
    .I3(addr1_4_209) 
);
defparam addr1_4_s197.INIT=16'hB000;
  LUT4 addr1_4_s198 (
    .F(addr1_4_253),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(addr1_4_247),
    .I3(addr1_4_208) 
);
defparam addr1_4_s198.INIT=16'hB000;
  LUT4 addr1_4_s199 (
    .F(addr1_4_255),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(addr1_4_247),
    .I3(addr1_4_204) 
);
defparam addr1_4_s199.INIT=16'hB000;
  LUT4 addr1_4_s200 (
    .F(addr1_4_257),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(addr1_4_247),
    .I3(addr1_4_203) 
);
defparam addr1_4_s200.INIT=16'hB000;
  LUT4 addr1_4_s201 (
    .F(addr1_4_259),
    .I0(din_0_4),
    .I1(layer_sel_r),
    .I2(addr1_4_201),
    .I3(addr1_4_247) 
);
defparam addr1_4_s201.INIT=16'hB000;
  LUT4 addr2_4_s181 (
    .F(addr2_4_222),
    .I0(x_linebuf_r[1]),
    .I1(x_pixel_pos_s[2]),
    .I2(x_linebuf_r[2]),
    .I3(y_next_r[8]) 
);
defparam addr2_4_s181.INIT=16'hA088;
  LUT4 addr2_4_s182 (
    .F(addr2_4_224),
    .I0(x_pixel_pos_s[2]),
    .I1(x_linebuf_r[2]),
    .I2(y_next_r[8]),
    .I3(x_linebuf_r[1]) 
);
defparam addr2_4_s182.INIT=16'h3500;
  LUT4 addr2_4_s183 (
    .F(addr2_4_226),
    .I0(x_linebuf_r[1]),
    .I1(x_pixel_pos_s[2]),
    .I2(x_linebuf_r[2]),
    .I3(y_next_r[8]) 
);
defparam addr2_4_s183.INIT=16'h5044;
  LUT4 addr2_4_s184 (
    .F(addr2_4_228),
    .I0(x_linebuf_r[1]),
    .I1(x_pixel_pos_s[2]),
    .I2(x_linebuf_r[2]),
    .I3(y_next_r[8]) 
);
defparam addr2_4_s184.INIT=16'h0511;
  LUT4 n929_s3 (
    .F(n929_8),
    .I0(fifo_wr_cnt_r[2]),
    .I1(state_r[6]),
    .I2(state_r[7]),
    .I3(fifo_we_s_7) 
);
defparam n929_s3.INIT=16'hAA56;
  LUT3 fifo_we_s_s4 (
    .F(fifo_we_s),
    .I0(state_r[6]),
    .I1(state_r[7]),
    .I2(fifo_we_s_7) 
);
defparam fifo_we_s_s4.INIT=8'h0E;
  LUT4 trig_x_0_s11 (
    .F(trig_x_0_18),
    .I0(trig_r[0]),
    .I1(trig_r[1]),
    .I2(done_r),
    .I3(trig_r_1_9) 
);
defparam trig_x_0_s11.INIT=16'h0257;
  LUT4 trig_r_1_s5 (
    .F(trig_r_1_11),
    .I0(trig_r[0]),
    .I1(trig_r[1]),
    .I2(done_r),
    .I3(trig_r_1_9) 
);
defparam trig_r_1_s5.INIT=16'hA8FD;
  LUT4 bml_state_x_0_s11 (
    .F(bml_state_x_0_18),
    .I0(state_r[6]),
    .I1(bml_state_r[1]),
    .I2(bml_state_r[0]),
    .I3(bml_state_r_1_9) 
);
defparam bml_state_x_0_s11.INIT=16'h0002;
  LUT2 vsize_s_s1 (
    .F(n254_4),
    .I0(t1ntba_s[2]),
    .I1(t1vsize_s) 
);
defparam vsize_s_s1.INIT=4'h6;
  LUT2 vsize_s_s2 (
    .F(n257_4),
    .I0(t2ntba_s[2]),
    .I1(t2vsize_s) 
);
defparam vsize_s_s2.INIT=4'h6;
  LUT4 n783_s28 (
    .F(n783_43),
    .I0(y_pos_r_0[1]),
    .I1(bml_y_s[0]),
    .I2(n783_36),
    .I3(y_pos_r_0[0]) 
);
defparam n783_s28.INIT=16'hFFB2;
  LUT3 bml_in_y_r_s4 (
    .F(bml_in_y_r_10),
    .I0(bml_h_s[0]),
    .I1(bml_yline_r[0]),
    .I2(n784_32) 
);
defparam bml_in_y_r_s4.INIT=8'h4D;
  LUT4 attr_name_vs_pos_s_0_s2 (
    .F(attr_name_vs_pos_s[0]),
    .I0(attr_name_vs_pos_s_0_7),
    .I1(attr_name_vs_pos_s_0_8),
    .I2(attr_name_vs_pos_s_0_9),
    .I3(pos_attr_s) 
);
defparam attr_name_vs_pos_s_0_s2.INIT=16'hEEF0;
  LUT4 vto_x_1_s1 (
    .F(vto_x[1]),
    .I0(GND),
    .I1(y_pix_row_r[1]),
    .I2(y_tile_dif_s_2_4),
    .I3(vto_x_0_5) 
);
defparam vto_x_1_s1.INIT=16'hCC96;
  LUT4 attr_name_vs_pos_s_0_s3 (
    .F(attr_name_vs_pos_s_0_7),
    .I0(GND),
    .I1(ctba_s[0]),
    .I2(n410_2),
    .I3(textmode_r) 
);
defparam attr_name_vs_pos_s_0_s3.INIT=16'h0096;
  LUT2 attr_name_vs_pos_s_0_s4 (
    .F(attr_name_vs_pos_s_0_8),
    .I0(textattr_r[0]),
    .I1(textmode_r) 
);
defparam attr_name_vs_pos_s_0_s4.INIT=4'h8;
  LUT3 attr_name_vs_pos_s_0_s5 (
    .F(attr_name_vs_pos_s_0_9),
    .I0(GND),
    .I1(ctba_s[0]),
    .I2(n401_2) 
);
defparam attr_name_vs_pos_s_0_s5.INIT=8'h96;
  LUT4 bml_state_x_1_s14 (
    .F(bml_state_x_1_24),
    .I0(bml_state_r[1]),
    .I1(bml_state_r[0]),
    .I2(shift_x[1]),
    .I3(shift_x[0]) 
);
defparam bml_state_x_1_s14.INIT=16'h6664;
  LUT4 state_r_10_s4 (
    .F(state_r_10_10),
    .I0(trig_start_r),
    .I1(state_r_0[0]),
    .I2(shift_r[1]),
    .I3(shift_r[0]) 
);
defparam state_r_10_s4.INIT=16'hAAAE;
  DFF t1ps_r_0_s0 (
    .Q(t1ps_r[0]),
    .D(tile_ps_s[2]),
    .CLK(clk_50_w) 
);
  DFF t1ps_r_1_s0 (
    .Q(t1ps_r[1]),
    .D(tile_ps_s[3]),
    .CLK(clk_50_w) 
);
  DFF t2ps_r_0_s0 (
    .Q(t2ps_r[0]),
    .D(tile_ps_s[0]),
    .CLK(clk_50_w) 
);
  DFF t2ps_r_1_s0 (
    .Q(t2ps_r[1]),
    .D(tile_ps_s[1]),
    .CLK(clk_50_w) 
);
  DFF y_next_r_8_s0 (
    .Q(y_next_r[8]),
    .D(y_next_s[8]),
    .CLK(clk_50_w) 
);
  DFFR y_pos_r_0_s0 (
    .Q(y_pos_r_0[0]),
    .D(y_count[0]),
    .CLK(clk_50_w),
    .RESET(n219_20) 
);
  DFF y_pos_r_1_s0 (
    .Q(y_pos_r_0[1]),
    .D(y_next_s[1]),
    .CLK(clk_50_w) 
);
  DFF y_pos_r_2_s0 (
    .Q(y_pos_r_0[2]),
    .D(y_next_s[2]),
    .CLK(clk_50_w) 
);
  DFF y_pos_r_3_s0 (
    .Q(y_pos_r_0[3]),
    .D(y_next_s[3]),
    .CLK(clk_50_w) 
);
  DFF y_pos_r_4_s0 (
    .Q(y_pos_r_4),
    .D(y_next_s[4]),
    .CLK(clk_50_w) 
);
  DFF y_pos_r_5_s0 (
    .Q(y_pos_r_0[5]),
    .D(y_next_s[5]),
    .CLK(clk_50_w) 
);
  DFF y_pos_r_6_s0 (
    .Q(y_pos_r_6),
    .D(y_next_s[6]),
    .CLK(clk_50_w) 
);
  DFF y_pos_r_7_s0 (
    .Q(y_pos_r_0[7]),
    .D(y_next_s[7]),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_0_s0 (
    .Q(y_pix_row_r[0]),
    .D(n294_1),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_1_s0 (
    .Q(y_pix_row_r[1]),
    .D(n295_1),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_2_s0 (
    .Q(y_pix_row_r[2]),
    .D(n296_1),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_3_s0 (
    .Q(y_pix_row_r[3]),
    .D(n297_1),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_4_s0 (
    .Q(y_pix_row_r[4]),
    .D(n298_1),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_5_s0 (
    .Q(y_pix_row_r[5]),
    .D(n299_1),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_6_s0 (
    .Q(y_pix_row_r[6]),
    .D(n300_1),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_7_s0 (
    .Q(y_pix_row_r[7]),
    .D(n301_1),
    .CLK(clk_50_w) 
);
  DFF y_pix_row_r_8_s0 (
    .Q(y_pix_row_r[8]),
    .D(n302_1),
    .CLK(clk_50_w) 
);
  DFF y_max_rows_r_3_s0 (
    .Q(y_max_rows_r[3]),
    .D(row30_s),
    .CLK(clk_50_w) 
);
  DFF vto_r_0_s0 (
    .Q(vto_r[0]),
    .D(vto_x[0]),
    .CLK(clk_50_w) 
);
  DFF vto_r_1_s0 (
    .Q(vto_r[1]),
    .D(vto_x[1]),
    .CLK(clk_50_w) 
);
  DFF vto_r_2_s0 (
    .Q(vto_r[2]),
    .D(vto_x[2]),
    .CLK(clk_50_w) 
);
  DFF vto_r_3_s0 (
    .Q(vto_r[3]),
    .D(vto_x[3]),
    .CLK(clk_50_w) 
);
  DFF vto_r_4_s0 (
    .Q(vto_r[4]),
    .D(vto_x[4]),
    .CLK(clk_50_w) 
);
  DFF vto_r_5_s0 (
    .Q(vto_r[5]),
    .D(y_pix_row_r[5]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_0_s0 (
    .Q(attr_addr_r[0]),
    .D(attr_name_vs_pos_s[0]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_1_s0 (
    .Q(attr_addr_r[1]),
    .D(attr_name_vs_pos_s[1]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_2_s0 (
    .Q(attr_addr_r[2]),
    .D(attr_name_vs_pos_s[2]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_3_s0 (
    .Q(attr_addr_r[3]),
    .D(attr_name_vs_pos_s[3]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_4_s0 (
    .Q(attr_addr_r[4]),
    .D(attr_name_vs_pos_s[4]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_5_s0 (
    .Q(attr_addr_r[5]),
    .D(attr_name_vs_pos_s[5]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_6_s0 (
    .Q(attr_addr_r[6]),
    .D(attr_name_vs_pos_s[6]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_7_s0 (
    .Q(attr_addr_r[7]),
    .D(attr_name_vs_pos_s[7]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_8_s0 (
    .Q(attr_addr_r[8]),
    .D(attr_name_vs_pos_s[8]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_9_s0 (
    .Q(attr_addr_r[9]),
    .D(attr_name_vs_pos_s[9]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_10_s0 (
    .Q(attr_addr_r[10]),
    .D(attr_name_vs_pos_s[10]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_11_s0 (
    .Q(attr_addr_r[11]),
    .D(attr_name_vs_pos_s[11]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_12_s0 (
    .Q(attr_addr_r[12]),
    .D(attr_name_vs_pos_s[12]),
    .CLK(clk_50_w) 
);
  DFF attr_addr_r_13_s0 (
    .Q(attr_addr_r[13]),
    .D(attr_name_vs_pos_s[13]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_0_s0 (
    .Q(ptrn_addr_r_0[0]),
    .D(pgba_s[0]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_1_s0 (
    .Q(ptrn_addr_r_0[1]),
    .D(ptrn_addr_s_0[1]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_2_s0 (
    .Q(ptrn_addr_r_0[2]),
    .D(ptrn_addr_s_0[2]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_3_s0 (
    .Q(ptrn_addr_r_0[3]),
    .D(ptrn_addr_s_3),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_4_s0 (
    .Q(ptrn_addr_r_0[4]),
    .D(ptrn_addr_s_4),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_5_s0 (
    .Q(ptrn_addr_r[5]),
    .D(ptrn_addr_s_5),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_6_s0 (
    .Q(ptrn_addr_r[6]),
    .D(ptrn_addr_s_6),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_7_s0 (
    .Q(ptrn_addr_r[7]),
    .D(ptrn_addr_s_0[7]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_8_s0 (
    .Q(ptrn_addr_r[8]),
    .D(name_r[5]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_9_s0 (
    .Q(ptrn_addr_r[9]),
    .D(name_r[6]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_10_s0 (
    .Q(ptrn_addr_r[10]),
    .D(name_r[7]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_11_s0 (
    .Q(ptrn_addr_r[11]),
    .D(ptrn_addr_s_0[11]),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_12_s0 (
    .Q(ptrn_addr_r[12]),
    .D(ptrn_addr_s_12),
    .CLK(clk_50_w) 
);
  DFF ptrn_addr_r_13_s0 (
    .Q(ptrn_addr_r[13]),
    .D(ptrn_addr_s_0[13]),
    .CLK(clk_50_w) 
);
  DFF gmode_r_0_s0 (
    .Q(gmode_r[0]),
    .D(gmode_s[0]),
    .CLK(clk_50_w) 
);
  DFF gmode_r_1_s0 (
    .Q(gmode_r[1]),
    .D(gmode_s[1]),
    .CLK(clk_50_w) 
);
  DFF gmode_r_2_s0 (
    .Q(gmode_r[2]),
    .D(gmode_s[2]),
    .CLK(clk_50_w) 
);
  DFF gmode_r_3_s0 (
    .Q(gmode_r[3]),
    .D(gmode_s[3]),
    .CLK(clk_50_w) 
);
  DFFS textmode_r_s0 (
    .Q(textmode_r),
    .D(n537_3),
    .CLK(clk_50_w),
    .SET(text_cols_s[2]) 
);
  DFF mode256_r_s0 (
    .Q(mode256_r),
    .D(n539_6),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_0_s0 (
    .Q(t_ntba_pos_r[0]),
    .D(n648_1),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_1_s0 (
    .Q(t_ntba_pos_r[1]),
    .D(n649_1),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_2_s0 (
    .Q(t_ntba_pos_r[2]),
    .D(n650_1),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_3_s0 (
    .Q(t_ntba_pos_r[3]),
    .D(n651_1),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_4_s0 (
    .Q(t_ntba_pos_r[4]),
    .D(textstart_r[4]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_5_s0 (
    .Q(t_ntba_pos_r[5]),
    .D(textstart_r[5]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_6_s0 (
    .Q(t_ntba_pos_r[6]),
    .D(textstart_r[6]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_7_s0 (
    .Q(t_ntba_pos_r[7]),
    .D(textstart_r[7]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_8_s0 (
    .Q(t_ntba_pos_r[8]),
    .D(textstart_r[8]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_9_s0 (
    .Q(t_ntba_pos_r[9]),
    .D(textstart_r[9]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_10_s0 (
    .Q(t_ntba_pos_r[10]),
    .D(textstart_r[10]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_11_s0 (
    .Q(t_ntba_pos_r[11]),
    .D(textstart_r[11]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_12_s0 (
    .Q(t_ntba_pos_r[12]),
    .D(textstart_r[12]),
    .CLK(clk_50_w) 
);
  DFF t_ntba_pos_r_13_s0 (
    .Q(t_ntba_pos_r[13]),
    .D(textstart_r[13]),
    .CLK(clk_50_w) 
);
  DFF t_ctba_pos_r_0_s0 (
    .Q(t_ctba_pos_r[0]),
    .D(n653_1),
    .CLK(clk_50_w) 
);
  DFF t_ctba_pos_r_1_s0 (
    .Q(t_ctba_pos_r[1]),
    .D(n654_1),
    .CLK(clk_50_w) 
);
  DFF t_ctba_pos_r_2_s0 (
    .Q(t_ctba_pos_r[2]),
    .D(n655_1),
    .CLK(clk_50_w) 
);
  DFF t_ctba_pos_r_3_s0 (
    .Q(t_ctba_pos_r[3]),
    .D(n656_1),
    .CLK(clk_50_w) 
);
  DFF t_ctba_pos_r_4_s0 (
    .Q(t_ctba_pos_r[4]),
    .D(n657_1),
    .CLK(clk_50_w) 
);
  DFF t_ctba_pos_r_5_s0 (
    .Q(t_ctba_pos_r[5]),
    .D(n658_1),
    .CLK(clk_50_w) 
);
  DFF t_ctba_pos_r_6_s0 (
    .Q(t_ctba_pos_r[6]),
    .D(n659_1),
    .CLK(clk_50_w) 
);
  DFF t_ctba_pos_r_7_s0 (
    .Q(t_ctba_pos_r[7]),
    .D(n660_1),
    .CLK(clk_50_w) 
);
  DFF bml_yline_r_0_s0 (
    .Q(bml_yline_r[0]),
    .D(bml_yline_x[0]),
    .CLK(clk_50_w) 
);
  DFF bml_yline_r_1_s0 (
    .Q(bml_yline_r[1]),
    .D(bml_yline_x[1]),
    .CLK(clk_50_w) 
);
  DFF bml_yline_r_2_s0 (
    .Q(bml_yline_r[2]),
    .D(bml_yline_x[2]),
    .CLK(clk_50_w) 
);
  DFF bml_yline_r_3_s0 (
    .Q(bml_yline_r[3]),
    .D(bml_yline_x[3]),
    .CLK(clk_50_w) 
);
  DFF bml_yline_r_4_s0 (
    .Q(bml_yline_r[4]),
    .D(bml_yline_x[4]),
    .CLK(clk_50_w) 
);
  DFF bml_yline_r_5_s0 (
    .Q(bml_yline_r[5]),
    .D(bml_yline_x[5]),
    .CLK(clk_50_w) 
);
  DFF bml_yline_r_6_s0 (
    .Q(bml_yline_r[6]),
    .D(bml_yline_x[6]),
    .CLK(clk_50_w) 
);
  DFF bml_yline_r_7_s0 (
    .Q(bml_yline_r[7]),
    .D(bml_yline_x[7]),
    .CLK(clk_50_w) 
);
  DFFRE fifo_wr_cnt_r_0_s0 (
    .Q(fifo_wr_cnt_r[0]),
    .D(n927_4),
    .CLK(clk_50_w),
    .CE(fifo_we_s),
    .RESET(trig_start_r) 
);
  DFFRE fifo_wr_cnt_r_1_s0 (
    .Q(fifo_wr_cnt_r[1]),
    .D(n928_4),
    .CLK(clk_50_w),
    .CE(fifo_we_s),
    .RESET(trig_start_r) 
);
  DFFRE fifo_rd_cnt_r_0_s0 (
    .Q(fifo_rd_cnt_r[0]),
    .D(n948_4),
    .CLK(clk_50_w),
    .CE(fifo_re_r),
    .RESET(trig_start_r) 
);
  DFFRE fifo_rd_cnt_r_1_s0 (
    .Q(fifo_rd_cnt_r[1]),
    .D(n949_4),
    .CLK(clk_50_w),
    .CE(fifo_re_r),
    .RESET(trig_start_r) 
);
  DFFRE fifo_rd_cnt_r_2_s0 (
    .Q(fifo_rd_cnt_r[2]),
    .D(n950_6),
    .CLK(clk_50_w),
    .CE(fifo_re_r),
    .RESET(trig_start_r) 
);
  DFFE trig_start_r_s0 (
    .Q(trig_start_r),
    .D(trig_start_x_9),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFRE prescan_r_s0 (
    .Q(prescan_r),
    .D(VCC),
    .CLK(clk_50_w),
    .CE(reset_n_r),
    .RESET(prescan_start_4) 
);
  DFFE layer_sel_r_s0 (
    .Q(layer_sel_r),
    .D(layer_sel_x_12),
    .CLK(clk_50_w),
    .CE(bml_en_r_6) 
);
  DFFE bml_en_r_s0 (
    .Q(bml_en_r),
    .D(bml_en_x),
    .CLK(clk_50_w),
    .CE(bml_en_r_6) 
);
  DFFE sprite_en_r_s0 (
    .Q(sprite_en_r),
    .D(sprite_en_x),
    .CLK(clk_50_w),
    .CE(sprite_en_r_7) 
);
  DFFR state_r_8_s0 (
    .Q(state_r[8]),
    .D(state_x_8),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR state_r_5_s0 (
    .Q(state_r[5]),
    .D(state_x_5),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR state_r_4_s0 (
    .Q(state_r[4]),
    .D(state_x_4),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR state_r_3_s0 (
    .Q(state_r[3]),
    .D(state_x_3),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR state_r_2_s0 (
    .Q(state_r[2]),
    .D(state_x_2),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR state_r_1_s0 (
    .Q(state_r[1]),
    .D(state_x_1),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFE vpo_r_0_s0 (
    .Q(vpo_r[0]),
    .D(n1033_5),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE vpo_r_1_s0 (
    .Q(vpo_r[1]),
    .D(n1034_5),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE vpo_r_2_s0 (
    .Q(vpo_r[2]),
    .D(n1035_5),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE name_r_0_s0 (
    .Q(name_r[0]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n2679_3) 
);
  DFFE name_r_1_s0 (
    .Q(name_r[1]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n2679_3) 
);
  DFFE name_r_2_s0 (
    .Q(name_r[2]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n2679_3) 
);
  DFFE name_r_3_s0 (
    .Q(name_r[3]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n2679_3) 
);
  DFFE name_r_4_s0 (
    .Q(name_r[4]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n2679_3) 
);
  DFFE name_r_5_s0 (
    .Q(name_r[5]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n2679_3) 
);
  DFFE name_r_6_s0 (
    .Q(name_r[6]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n2679_3) 
);
  DFFE name_r_7_s0 (
    .Q(name_r[7]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n2679_3) 
);
  DFFE attr_r_0_s0 (
    .Q(attr_r[0]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE attr_r_1_s0 (
    .Q(attr_r[1]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE attr_r_2_s0 (
    .Q(attr_r[2]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE attr_r_3_s0 (
    .Q(attr_r[3]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE attr_r_4_s0 (
    .Q(attr_r[4]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE attr_r_5_s0 (
    .Q(attr_r[5]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE attr_r_6_s0 (
    .Q(attr_r[6]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE attr_r_7_s0 (
    .Q(attr_r[7]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n2699_3) 
);
  DFFE tile_pri_r_s0 (
    .Q(tile_pri_r),
    .D(n1083_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFRE flip_x_r_s0 (
    .Q(flip_x_r),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n2699_3),
    .RESET(n1026_8) 
);
  DFFE trans_r_s0 (
    .Q(trans_r),
    .D(attr_r[3]),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE pal_sel_r_0_s0 (
    .Q(pal_sel_r[0]),
    .D(attr_r[4]),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE pal_sel_r_1_s0 (
    .Q(pal_sel_r[1]),
    .D(attr_r[5]),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE pal_sel_r_2_s0 (
    .Q(pal_sel_r[2]),
    .D(attr_r[6]),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE pal_sel_r_3_s0 (
    .Q(pal_sel_r[3]),
    .D(attr_r[7]),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFSE ptrn1_r_0_s0 (
    .Q(ptrn1_r[0]),
    .D(vdin_s[0]),
    .CLK(clk_50_w),
    .CE(n2725_3),
    .SET(n1040_6) 
);
  DFFSE ptrn1_r_1_s0 (
    .Q(ptrn1_r[1]),
    .D(vdin_s[1]),
    .CLK(clk_50_w),
    .CE(n2725_3),
    .SET(n1040_6) 
);
  DFFSE ptrn1_r_2_s0 (
    .Q(ptrn1_r[2]),
    .D(vdin_s[2]),
    .CLK(clk_50_w),
    .CE(n2725_3),
    .SET(n1040_6) 
);
  DFFSE ptrn1_r_3_s0 (
    .Q(ptrn1_r[3]),
    .D(vdin_s[3]),
    .CLK(clk_50_w),
    .CE(n2725_3),
    .SET(n1040_6) 
);
  DFFRE ptrn1_r_4_s0 (
    .Q(ptrn1_r[4]),
    .D(vdin_s[4]),
    .CLK(clk_50_w),
    .CE(n2725_3),
    .RESET(n1040_6) 
);
  DFFRE ptrn1_r_5_s0 (
    .Q(ptrn1_r[5]),
    .D(vdin_s[5]),
    .CLK(clk_50_w),
    .CE(n2725_3),
    .RESET(n1040_6) 
);
  DFFRE ptrn1_r_6_s0 (
    .Q(ptrn1_r[6]),
    .D(vdin_s[6]),
    .CLK(clk_50_w),
    .CE(n2725_3),
    .RESET(n1040_6) 
);
  DFFRE ptrn1_r_7_s0 (
    .Q(ptrn1_r[7]),
    .D(vdin_s[7]),
    .CLK(clk_50_w),
    .CE(n2725_3),
    .RESET(n1040_6) 
);
  DFFE ptrn2_r_0_s0 (
    .Q(ptrn2_r[0]),
    .D(vdin_s[0]),
    .CLK(clk_50_w),
    .CE(n2741_3) 
);
  DFFE ptrn2_r_1_s0 (
    .Q(ptrn2_r[1]),
    .D(vdin_s[1]),
    .CLK(clk_50_w),
    .CE(n2741_3) 
);
  DFFE ptrn2_r_2_s0 (
    .Q(ptrn2_r[2]),
    .D(vdin_s[2]),
    .CLK(clk_50_w),
    .CE(n2741_3) 
);
  DFFE ptrn2_r_3_s0 (
    .Q(ptrn2_r[3]),
    .D(vdin_s[3]),
    .CLK(clk_50_w),
    .CE(n2741_3) 
);
  DFFE ptrn2_r_4_s0 (
    .Q(ptrn2_r[4]),
    .D(vdin_s[4]),
    .CLK(clk_50_w),
    .CE(n2741_3) 
);
  DFFE ptrn2_r_5_s0 (
    .Q(ptrn2_r[5]),
    .D(vdin_s[5]),
    .CLK(clk_50_w),
    .CE(n2741_3) 
);
  DFFE ptrn2_r_6_s0 (
    .Q(ptrn2_r[6]),
    .D(vdin_s[6]),
    .CLK(clk_50_w),
    .CE(n2741_3) 
);
  DFFE ptrn2_r_7_s0 (
    .Q(ptrn2_r[7]),
    .D(vdin_s[7]),
    .CLK(clk_50_w),
    .CE(n2741_3) 
);
  DFFE ptrn3_r_0_s0 (
    .Q(ptrn3_r[0]),
    .D(vdin_s[0]),
    .CLK(clk_50_w),
    .CE(n2757_3) 
);
  DFFE ptrn3_r_1_s0 (
    .Q(ptrn3_r[1]),
    .D(vdin_s[1]),
    .CLK(clk_50_w),
    .CE(n2757_3) 
);
  DFFE ptrn3_r_2_s0 (
    .Q(ptrn3_r[2]),
    .D(vdin_s[2]),
    .CLK(clk_50_w),
    .CE(n2757_3) 
);
  DFFE ptrn3_r_3_s0 (
    .Q(ptrn3_r[3]),
    .D(vdin_s[3]),
    .CLK(clk_50_w),
    .CE(n2757_3) 
);
  DFFE ptrn3_r_4_s0 (
    .Q(ptrn3_r[4]),
    .D(vdin_s[4]),
    .CLK(clk_50_w),
    .CE(n2757_3) 
);
  DFFE ptrn3_r_5_s0 (
    .Q(ptrn3_r[5]),
    .D(vdin_s[5]),
    .CLK(clk_50_w),
    .CE(n2757_3) 
);
  DFFE ptrn3_r_6_s0 (
    .Q(ptrn3_r[6]),
    .D(vdin_s[6]),
    .CLK(clk_50_w),
    .CE(n2757_3) 
);
  DFFE ptrn3_r_7_s0 (
    .Q(ptrn3_r[7]),
    .D(vdin_s[7]),
    .CLK(clk_50_w),
    .CE(n2757_3) 
);
  DFFE colr_fg_r_0_s0 (
    .Q(colr_fg_r[0]),
    .D(n1065_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE colr_fg_r_1_s0 (
    .Q(colr_fg_r[1]),
    .D(n1066_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE colr_fg_r_2_s0 (
    .Q(colr_fg_r[2]),
    .D(n1067_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE colr_fg_r_3_s0 (
    .Q(colr_fg_r[3]),
    .D(n1068_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE colr_bg_r_0_s0 (
    .Q(colr_bg_r[0]),
    .D(n1073_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE colr_bg_r_1_s0 (
    .Q(colr_bg_r[1]),
    .D(n1074_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE colr_bg_r_2_s0 (
    .Q(colr_bg_r[2]),
    .D(n1075_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE colr_bg_r_3_s0 (
    .Q(colr_bg_r[3]),
    .D(n1076_3),
    .CLK(clk_50_w),
    .CE(n2761_3) 
);
  DFFE mcm_fg_r_0_s0 (
    .Q(mcm_fg_r[0]),
    .D(vdin_s[0]),
    .CLK(clk_50_w),
    .CE(n2725_3) 
);
  DFFE mcm_fg_r_1_s0 (
    .Q(mcm_fg_r[1]),
    .D(vdin_s[1]),
    .CLK(clk_50_w),
    .CE(n2725_3) 
);
  DFFE mcm_fg_r_2_s0 (
    .Q(mcm_fg_r[2]),
    .D(vdin_s[2]),
    .CLK(clk_50_w),
    .CE(n2725_3) 
);
  DFFE mcm_fg_r_3_s0 (
    .Q(mcm_fg_r[3]),
    .D(vdin_s[3]),
    .CLK(clk_50_w),
    .CE(n2725_3) 
);
  DFFE mcm_bg_r_0_s0 (
    .Q(mcm_bg_r[0]),
    .D(vdin_s[4]),
    .CLK(clk_50_w),
    .CE(n2725_3) 
);
  DFFE mcm_bg_r_1_s0 (
    .Q(mcm_bg_r[1]),
    .D(vdin_s[5]),
    .CLK(clk_50_w),
    .CE(n2725_3) 
);
  DFFE mcm_bg_r_2_s0 (
    .Q(mcm_bg_r[2]),
    .D(vdin_s[6]),
    .CLK(clk_50_w),
    .CE(n2725_3) 
);
  DFFE mcm_bg_r_3_s0 (
    .Q(mcm_bg_r[3]),
    .D(vdin_s[7]),
    .CLK(clk_50_w),
    .CE(n2725_3) 
);
  DFFR shift_r_1_s0 (
    .Q(shift_r[1]),
    .D(shift_x[1]),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR shift_r_0_s0 (
    .Q(shift_r[0]),
    .D(shift_x[0]),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFE done_r_s0 (
    .Q(done_r),
    .D(done_x_12),
    .CLK(clk_50_w),
    .CE(done_r_11) 
);
  DFFE textpos_r_0_s0 (
    .Q(textpos_r[0]),
    .D(textpos_x[0]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_1_s0 (
    .Q(textpos_r[1]),
    .D(textpos_x[1]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_2_s0 (
    .Q(textpos_r[2]),
    .D(textpos_x[2]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_3_s0 (
    .Q(textpos_r[3]),
    .D(textpos_x[3]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_4_s0 (
    .Q(textpos_r[4]),
    .D(textpos_x[4]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_5_s0 (
    .Q(textpos_r[5]),
    .D(textpos_x[5]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_6_s0 (
    .Q(textpos_r[6]),
    .D(textpos_x[6]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_7_s0 (
    .Q(textpos_r[7]),
    .D(textpos_x[7]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_8_s0 (
    .Q(textpos_r[8]),
    .D(textpos_x[8]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_9_s0 (
    .Q(textpos_r[9]),
    .D(textpos_x[9]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_10_s0 (
    .Q(textpos_r[10]),
    .D(textpos_x[10]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_11_s0 (
    .Q(textpos_r[11]),
    .D(textpos_x[11]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_12_s0 (
    .Q(textpos_r[12]),
    .D(textpos_x[12]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textpos_r_13_s0 (
    .Q(textpos_r[13]),
    .D(textpos_x[13]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_0_s0 (
    .Q(textattr_r[0]),
    .D(textattr_x[0]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_1_s0 (
    .Q(textattr_r[1]),
    .D(textattr_x[1]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_2_s0 (
    .Q(textattr_r[2]),
    .D(textattr_x[2]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_3_s0 (
    .Q(textattr_r[3]),
    .D(textattr_x[3]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_4_s0 (
    .Q(textattr_r[4]),
    .D(textattr_x[4]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_5_s0 (
    .Q(textattr_r[5]),
    .D(textattr_x[5]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_6_s0 (
    .Q(textattr_r[6]),
    .D(textattr_x[6]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_7_s0 (
    .Q(textattr_r[7]),
    .D(textattr_x[7]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_8_s0 (
    .Q(textattr_r[8]),
    .D(textattr_x[8]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_9_s0 (
    .Q(textattr_r[9]),
    .D(textattr_x[9]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_10_s0 (
    .Q(textattr_r[10]),
    .D(textattr_x[10]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_11_s0 (
    .Q(textattr_r[11]),
    .D(textattr_x[11]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_12_s0 (
    .Q(textattr_r[12]),
    .D(textattr_x[12]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE textattr_r_13_s0 (
    .Q(textattr_r[13]),
    .D(textattr_x[13]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE texttile_r_0_s0 (
    .Q(texttile_r[0]),
    .D(texttile_x[0]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE texttile_r_1_s0 (
    .Q(texttile_r[1]),
    .D(texttile_x[1]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE texttile_r_2_s0 (
    .Q(texttile_r[2]),
    .D(texttile_x[2]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE texttile_r_3_s0 (
    .Q(texttile_r[3]),
    .D(texttile_x[3]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE texttile_r_4_s0 (
    .Q(texttile_r[4]),
    .D(texttile_x[4]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE texttile_r_5_s0 (
    .Q(texttile_r[5]),
    .D(texttile_x[5]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE texttile_r_6_s0 (
    .Q(texttile_r[6]),
    .D(texttile_x[6]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE x_linebuf_r_0_s0 (
    .Q(x_linebuf_r[0]),
    .D(x_linebuf_x_0_11),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE x_linebuf_r_1_s0 (
    .Q(x_linebuf_r[1]),
    .D(x_linebuf_x_1_14),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE x_linebuf_r_2_s0 (
    .Q(x_linebuf_r[2]),
    .D(x_linebuf_x_2_14),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE x_linebuf_r_3_s0 (
    .Q(x_linebuf_r[3]),
    .D(x_linebuf_x_3_11),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE x_linebuf_r_4_s0 (
    .Q(x_linebuf_r[4]),
    .D(x_linebuf_x_4_14),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE x_linebuf_r_5_s0 (
    .Q(x_linebuf_r[5]),
    .D(x_linebuf_x_5_14),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE x_linebuf_r_6_s0 (
    .Q(x_linebuf_r[6]),
    .D(x_linebuf_x_6_11),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE x_linebuf_r_7_s0 (
    .Q(x_linebuf_r[7]),
    .D(x_linebuf_x_7_13),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE x_linebuf_r_8_s0 (
    .Q(x_linebuf_r[8]),
    .D(x_linebuf_x_8_13),
    .CLK(clk_50_w),
    .CE(x_linebuf_r_0_9) 
);
  DFFE pixcnt_r_2_s0 (
    .Q(pixcnt_r[2]),
    .D(pixcnt_x_2_11),
    .CLK(clk_50_w),
    .CE(pixcnt_r_2_6) 
);
defparam pixcnt_r_2_s0.INIT=1'b0;
  DFFE pixcnt_r_1_s0 (
    .Q(pixcnt_r[1]),
    .D(pixcnt_x_1_11),
    .CLK(clk_50_w),
    .CE(pixcnt_r_2_6) 
);
defparam pixcnt_r_1_s0.INIT=1'b0;
  DFFE pixcnt_r_0_s0 (
    .Q(pixcnt_r[0]),
    .D(pixcnt_x_0_11),
    .CLK(clk_50_w),
    .CE(pixcnt_r_2_6) 
);
defparam pixcnt_r_0_s0.INIT=1'b0;
  DFFE hto_r_0_s0 (
    .Q(hto_r[0]),
    .D(hto_x[0]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE hto_r_1_s0 (
    .Q(hto_r[1]),
    .D(hto_x[1]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE hto_r_2_s0 (
    .Q(hto_r[2]),
    .D(hto_x[2]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE hto_r_3_s0 (
    .Q(hto_r[3]),
    .D(hto_x[3]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE hto_r_4_s0 (
    .Q(hto_r[4]),
    .D(hto_x[4]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE hto_r_5_s0 (
    .Q(hto_r[5]),
    .D(hto_x[5]),
    .CLK(clk_50_w),
    .CE(textpos_r_0_7) 
);
  DFFE hpo_r_0_s0 (
    .Q(hpo_r[0]),
    .D(hpo_x[0]),
    .CLK(clk_50_w),
    .CE(hpo_r_0_7) 
);
  DFFE hpo_r_1_s0 (
    .Q(hpo_r[1]),
    .D(hpo_x[1]),
    .CLK(clk_50_w),
    .CE(hpo_r_0_7) 
);
  DFFE hpo_r_2_s0 (
    .Q(hpo_r[2]),
    .D(hpo_x[2]),
    .CLK(clk_50_w),
    .CE(hpo_r_0_7) 
);
  DFFE p1_r_0_s0 (
    .Q(p1_r[0]),
    .D(p1_x_0_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p1_r_1_s0 (
    .Q(p1_r[1]),
    .D(p1_x_1_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p1_r_2_s0 (
    .Q(p1_r[2]),
    .D(p1_x_2_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p1_r_3_s0 (
    .Q(p1_r[3]),
    .D(p1_x_3_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p1_r_4_s0 (
    .Q(p1_r[4]),
    .D(p1_x_4_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p1_r_5_s0 (
    .Q(p1_r[5]),
    .D(p1_x_5_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p1_r_6_s0 (
    .Q(p1_r[6]),
    .D(p1_x_6_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p1_r_7_s0 (
    .Q(p1_r[7]),
    .D(p1_x_7_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p2_r_0_s0 (
    .Q(p2_r[0]),
    .D(p2_x_0_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p2_r_1_s0 (
    .Q(p2_r[1]),
    .D(p2_x_1_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p2_r_2_s0 (
    .Q(p2_r[2]),
    .D(p2_x_2_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p2_r_3_s0 (
    .Q(p2_r[3]),
    .D(p2_x_3_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p2_r_4_s0 (
    .Q(p2_r[4]),
    .D(p2_x_4_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p2_r_5_s0 (
    .Q(p2_r[5]),
    .D(p2_x_5_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p2_r_6_s0 (
    .Q(p2_r[6]),
    .D(p2_x_6_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p2_r_7_s0 (
    .Q(p2_r[7]),
    .D(p2_x_7_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p3_r_0_s0 (
    .Q(p3_r[0]),
    .D(p3_x_0_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p3_r_1_s0 (
    .Q(p3_r[1]),
    .D(p3_x_1_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p3_r_2_s0 (
    .Q(p3_r[2]),
    .D(p3_x_2_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p3_r_3_s0 (
    .Q(p3_r[3]),
    .D(p3_x_3_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p3_r_4_s0 (
    .Q(p3_r[4]),
    .D(p3_x_4_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p3_r_5_s0 (
    .Q(p3_r[5]),
    .D(p3_x_5_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p3_r_6_s0 (
    .Q(p3_r[6]),
    .D(p3_x_6_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE p3_r_7_s0 (
    .Q(p3_r[7]),
    .D(p3_x_7_11),
    .CLK(clk_50_w),
    .CE(p1_r_0_6) 
);
  DFFE fifo_re_r_s0 (
    .Q(fifo_re_r),
    .D(fifo_re_x_11),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE bml_shift_r_0_s0 (
    .Q(bml_shift_r[0]),
    .D(bml_shift_x[0]),
    .CLK(clk_50_w),
    .CE(bml_shift_r_0_7) 
);
  DFFE bml_shift_r_1_s0 (
    .Q(bml_shift_r[1]),
    .D(bml_shift_x[1]),
    .CLK(clk_50_w),
    .CE(bml_shift_r_0_7) 
);
  DFFE bml_shift_r_2_s0 (
    .Q(bml_shift_r[2]),
    .D(bml_shift_x[2]),
    .CLK(clk_50_w),
    .CE(bml_shift_r_0_7) 
);
  DFFE bml_shift_r_3_s0 (
    .Q(bml_shift_r[3]),
    .D(bml_shift_x[3]),
    .CLK(clk_50_w),
    .CE(bml_shift_r_0_7) 
);
  DFFE bml_shift_r_4_s0 (
    .Q(bml_shift_r[4]),
    .D(bml_shift_x[4]),
    .CLK(clk_50_w),
    .CE(bml_shift_r_0_7) 
);
  DFFE bml_shift_r_5_s0 (
    .Q(bml_shift_r[5]),
    .D(bml_shift_x[5]),
    .CLK(clk_50_w),
    .CE(bml_shift_r_0_7) 
);
  DFFE bml_shift_r_6_s0 (
    .Q(bml_shift_r[6]),
    .D(bml_shift_x[6]),
    .CLK(clk_50_w),
    .CE(bml_shift_r_0_7) 
);
  DFFE bml_shift_r_7_s0 (
    .Q(bml_shift_r[7]),
    .D(bml_shift_x[7]),
    .CLK(clk_50_w),
    .CE(bml_shift_r_0_7) 
);
  DFFE bml_fat_r_0_s0 (
    .Q(bml_fat_r[0]),
    .D(bml_fat_x[0]),
    .CLK(clk_50_w),
    .CE(bml_fat_r_0_8) 
);
  DFFE bml_fat_r_1_s0 (
    .Q(bml_fat_r[1]),
    .D(bml_fat_x[1]),
    .CLK(clk_50_w),
    .CE(bml_fat_r_0_8) 
);
  DFFE bml_fat_r_2_s0 (
    .Q(bml_fat_r[2]),
    .D(bml_fat_x[2]),
    .CLK(clk_50_w),
    .CE(bml_fat_r_0_8) 
);
  DFFE bml_fat_r_3_s0 (
    .Q(bml_fat_r[3]),
    .D(bml_fat_x[3]),
    .CLK(clk_50_w),
    .CE(bml_fat_r_0_8) 
);
  DFFE bml_fat_r_4_s0 (
    .Q(bml_fat_r[4]),
    .D(bml_fat_x[4]),
    .CLK(clk_50_w),
    .CE(bml_fat_r_0_8) 
);
  DFFE bml_fat_r_5_s0 (
    .Q(bml_fat_r[5]),
    .D(bml_fat_x[5]),
    .CLK(clk_50_w),
    .CE(bml_fat_r_0_8) 
);
  DFFE bml_fat_r_6_s0 (
    .Q(bml_fat_r[6]),
    .D(bml_shift_x[6]),
    .CLK(clk_50_w),
    .CE(bml_fat_r_0_8) 
);
  DFFE bml_fat_r_7_s0 (
    .Q(bml_fat_r[7]),
    .D(bml_shift_x[7]),
    .CLK(clk_50_w),
    .CE(bml_fat_r_0_8) 
);
  DFFE bml_xloc_r_0_s0 (
    .Q(bml_xloc_r[0]),
    .D(bml_xloc_x_0_14),
    .CLK(clk_50_w),
    .CE(bml_xloc_r_0_6) 
);
  DFFE bml_xloc_r_1_s0 (
    .Q(bml_xloc_r[1]),
    .D(bml_xloc_x_1_11),
    .CLK(clk_50_w),
    .CE(bml_xloc_r_0_6) 
);
  DFFE bml_xloc_r_2_s0 (
    .Q(bml_xloc_r[2]),
    .D(bml_xloc_x_2_14),
    .CLK(clk_50_w),
    .CE(bml_xloc_r_0_6) 
);
  DFFE bml_xloc_r_3_s0 (
    .Q(bml_xloc_r[3]),
    .D(bml_xloc_x_3_14),
    .CLK(clk_50_w),
    .CE(bml_xloc_r_0_6) 
);
  DFFE bml_xloc_r_4_s0 (
    .Q(bml_xloc_r[4]),
    .D(bml_xloc_x_4_11),
    .CLK(clk_50_w),
    .CE(bml_xloc_r_0_6) 
);
  DFFE bml_xloc_r_5_s0 (
    .Q(bml_xloc_r[5]),
    .D(bml_xloc_x_5_13),
    .CLK(clk_50_w),
    .CE(bml_xloc_r_0_6) 
);
  DFFE bml_xloc_r_6_s0 (
    .Q(bml_xloc_r[6]),
    .D(bml_xloc_x_6_13),
    .CLK(clk_50_w),
    .CE(bml_xloc_r_0_6) 
);
  DFFE bml_xloc_r_7_s0 (
    .Q(bml_xloc_r[7]),
    .D(bml_xloc_x_7_13),
    .CLK(clk_50_w),
    .CE(bml_xloc_r_0_6) 
);
  DFFE bml_xcnt_r_0_s0 (
    .Q(bml_xcnt_r[0]),
    .D(bml_xcnt_x[0]),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_xcnt_r_1_s0 (
    .Q(bml_xcnt_r[1]),
    .D(bml_xcnt_x_1_9),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_xcnt_r_2_s0 (
    .Q(bml_xcnt_r[2]),
    .D(bml_xcnt_x_2_9),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_xcnt_r_3_s0 (
    .Q(bml_xcnt_r[3]),
    .D(bml_xcnt_x_3_9),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_xcnt_r_4_s0 (
    .Q(bml_xcnt_r[4]),
    .D(bml_xcnt_x_4_9),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_xcnt_r_5_s0 (
    .Q(bml_xcnt_r[5]),
    .D(bml_xcnt_x_5_9),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_xcnt_r_6_s0 (
    .Q(bml_xcnt_r[6]),
    .D(bml_xcnt_x_6_9),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_xcnt_r_7_s0 (
    .Q(bml_xcnt_r[7]),
    .D(bml_xcnt_x_7_9),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_xcnt_r_8_s0 (
    .Q(bml_xcnt_r[8]),
    .D(bml_xcnt_x_8_10),
    .CLK(clk_50_w),
    .CE(bml_xcnt_r_1_5) 
);
  DFFE bml_cnt_en_r_s0 (
    .Q(bml_cnt_en_r),
    .D(bml_cnt_en_x),
    .CLK(clk_50_w),
    .CE(bml_cnt_en_r_7) 
);
  DFFS tile_en_r_s0 (
    .Q(tile_en_r),
    .D(n191_5),
    .CLK(clk_50_w),
    .SET(layer_sel_r) 
);
  DFFS x_expand_max_r_1_s1 (
    .Q(x_expand_max_r[1]),
    .D(n228_6),
    .CLK(clk_50_w),
    .SET(GND) 
);
defparam x_expand_max_r_1_s1.INIT=1'b1;
  DFFE bml_addr_r_0_s1 (
    .Q(bml_addr_r[0]),
    .D(n804_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_0_s1.INIT=1'b0;
  DFFE bml_addr_r_1_s1 (
    .Q(bml_addr_r[1]),
    .D(n805_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_1_s1.INIT=1'b0;
  DFFE bml_addr_r_2_s1 (
    .Q(bml_addr_r[2]),
    .D(n806_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_2_s1.INIT=1'b0;
  DFFE bml_addr_r_3_s1 (
    .Q(bml_addr_r[3]),
    .D(n807_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_3_s1.INIT=1'b0;
  DFFE bml_addr_r_4_s1 (
    .Q(bml_addr_r[4]),
    .D(n808_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_4_s1.INIT=1'b0;
  DFFE bml_addr_r_5_s1 (
    .Q(bml_addr_r[5]),
    .D(n809_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_5_s1.INIT=1'b0;
  DFFE bml_addr_r_6_s1 (
    .Q(bml_addr_r[6]),
    .D(n810_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_6_s1.INIT=1'b0;
  DFFE bml_addr_r_7_s1 (
    .Q(bml_addr_r[7]),
    .D(n811_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_7_s1.INIT=1'b0;
  DFFE bml_addr_r_8_s1 (
    .Q(bml_addr_r[8]),
    .D(n812_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_8_s1.INIT=1'b0;
  DFFE bml_addr_r_9_s1 (
    .Q(bml_addr_r[9]),
    .D(n813_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_9_s1.INIT=1'b0;
  DFFE bml_addr_r_10_s1 (
    .Q(bml_addr_r[10]),
    .D(n814_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_10_s1.INIT=1'b0;
  DFFE bml_addr_r_11_s1 (
    .Q(bml_addr_r[11]),
    .D(n815_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_11_s1.INIT=1'b0;
  DFFE bml_addr_r_12_s1 (
    .Q(bml_addr_r[12]),
    .D(n816_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_12_s1.INIT=1'b0;
  DFFE bml_addr_r_13_s1 (
    .Q(bml_addr_r[13]),
    .D(n817_3),
    .CLK(clk_50_w),
    .CE(bml_addr_r_0_10) 
);
defparam bml_addr_r_13_s1.INIT=1'b0;
  DFFRE trig_r_1_s1 (
    .Q(trig_r[1]),
    .D(trig_x[1]),
    .CLK(clk_50_w),
    .CE(trig_r_1_11),
    .RESET(n9_5) 
);
  DFFR bml_in_y_r_s1 (
    .Q(bml_in_y_r),
    .D(n783_43),
    .CLK(clk_50_w),
    .RESET(bml_in_y_r_10) 
);
  DFFSE state_r_10_s1 (
    .Q(state_r[10]),
    .D(state_x_10_16),
    .CLK(clk_50_w),
    .CE(state_r_10_10),
    .SET(n9_5) 
);
defparam state_r_10_s1.INIT=1'b1;
  DFFRE state_r_9_s2 (
    .Q(state_r[9]),
    .D(state_x_9_19),
    .CLK(clk_50_w),
    .CE(state_r_9_9),
    .RESET(n9_5) 
);
defparam state_r_9_s2.INIT=1'b0;
  DFFRE state_r_7_s2 (
    .Q(state_r[7]),
    .D(state_r[8]),
    .CLK(clk_50_w),
    .CE(state_r_7_9),
    .RESET(n9_5) 
);
defparam state_r_7_s2.INIT=1'b0;
  DFFRE state_r_6_s2 (
    .Q(state_r[6]),
    .D(state_r[5]),
    .CLK(clk_50_w),
    .CE(state_r_6_9),
    .RESET(n9_5) 
);
defparam state_r_6_s2.INIT=1'b0;
  DFFRE state_r_0_s2 (
    .Q(state_r_0[0]),
    .D(state_r[1]),
    .CLK(clk_50_w),
    .CE(state_r_0_9),
    .RESET(n9_5) 
);
defparam state_r_0_s2.INIT=1'b0;
  DFFR fifo_wr_cnt_r_2_s1 (
    .Q(fifo_wr_cnt_r[2]),
    .D(n929_8),
    .CLK(clk_50_w),
    .RESET(trig_start_r) 
);
defparam fifo_wr_cnt_r_2_s1.INIT=1'b0;
  DFFR trig_r_0_s3 (
    .Q(trig_r[0]),
    .D(trig_x_0_18),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
defparam trig_r_0_s3.INIT=1'b0;
  DFFR bml_state_r_1_s5 (
    .Q(bml_state_r[1]),
    .D(bml_state_x_1_24),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
defparam bml_state_r_1_s5.INIT=1'b0;
  DFFR bml_state_r_0_s3 (
    .Q(bml_state_r[0]),
    .D(bml_state_x_0_18),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
defparam bml_state_r_0_s3.INIT=1'b0;
  RAM16SDP4 fifo_fifo_0_0_s (
    .DO({fifo_dout_s[4],fifo_dout_s[5],fifo_dout_s[6],fifo_dout_s[7]}),
    .DI({tile_dout_s[4],tile_dout_s[5],tile_dout_s[6],tile_dout_s[7]}),
    .WAD({GND,GND,fifo_wr_cnt_r[1],fifo_wr_cnt_r[2]}),
    .RAD({GND,GND,fifo_rd_cnt_r[1],fifo_rd_cnt_r[2]}),
    .WRE(fifo_we_s),
    .CLK(clk_50_w) 
);
  RAM16SDP4 fifo_fifo_0_1_s (
    .DO({fifo_dout_s[0],fifo_dout_s[1],fifo_dout_s[2],fifo_dout_s[3]}),
    .DI({tile_dout_s[0],tile_dout_s[1],tile_dout_s[2],tile_dout_s[3]}),
    .WAD({GND,GND,fifo_wr_cnt_r[1],fifo_wr_cnt_r[2]}),
    .RAD({GND,GND,fifo_rd_cnt_r[1],fifo_rd_cnt_r[2]}),
    .WRE(fifo_we_s),
    .CLK(clk_50_w) 
);
  MULT9X9 n629_s1 (
    .DOUT({t80_div6_r[0],t80_div6_r[1],t80_div6_r[2],t80_div6_r[3],t80_div6_r[4],t80_div6_r[5],t80_div6_r[6],t80_div6_r[7],t80_div6_r[8],DOUT[8:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({VCC,GND,VCC,GND,VCC,GND,VCC,VCC,GND}),
    .B({hscroll_s[0],hscroll_s[1],hscroll_s[2],hscroll_s[3],hscroll_s[4],hscroll_s[5],hscroll_s[6],hscroll_s[7],GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_50_w),
    .CE(VCC),
    .RESET(GND) 
);
defparam n629_s1.AREG=1'b0;
defparam n629_s1.ASIGN_REG=1'b0;
defparam n629_s1.BREG=1'b0;
defparam n629_s1.BSIGN_REG=1'b0;
defparam n629_s1.MULT_RESET_MODE="SYNC";
defparam n629_s1.OUT_REG=1'b1;
defparam n629_s1.PIPE_REG=1'b0;
defparam n629_s1.SOA_REG=1'b0;
  MULT9X9 n612_s1 (
    .DOUT({DOUT_0[17],t40_div6_r[1],t40_div6_r[2],t40_div6_r[3],t40_div6_r[4],t40_div6_r[5],t40_div6_r[6],t40_div6_r[7],t40_div6_r[8],t40_div6_r[9],DOUT_0[7:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,hscroll_s[0],hscroll_s[1],hscroll_s[2],hscroll_s[3],hscroll_s[4],hscroll_s[5],hscroll_s[6],hscroll_s[7]}),
    .B({VCC,GND,VCC,GND,VCC,GND,VCC,VCC,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_50_w),
    .CE(VCC),
    .RESET(GND) 
);
defparam n612_s1.AREG=1'b0;
defparam n612_s1.ASIGN_REG=1'b0;
defparam n612_s1.BREG=1'b0;
defparam n612_s1.BSIGN_REG=1'b0;
defparam n612_s1.MULT_RESET_MODE="SYNC";
defparam n612_s1.OUT_REG=1'b1;
defparam n612_s1.PIPE_REG=1'b0;
defparam n612_s1.SOA_REG=1'b0;
  MULT9X9 n844_s2 (
    .DOUT({DOUT_1[17:14],bml_yoff_r[2],bml_yoff_r[3],bml_yoff_r[4],bml_yoff_r[5],bml_yoff_r[6],bml_yoff_r[7],bml_yoff_r[8],bml_yoff_r[9],bml_yoff_r[10],bml_yoff_r[11],bml_yoff_r[12],bml_yoff_r[13],bml_yoff_r[14],bml_yoff_r[15]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,bml_yline_x[0],bml_yline_x[1],bml_yline_x[2],bml_yline_x[3],bml_yline_x[4],bml_yline_x[5],bml_yline_x[6],bml_yline_x[7]}),
    .B({GND,GND,wmul9bit_s[0],wmul9bit[1],wmul9bit[2],wmul9bit[3],wmul9bit[4],wmul9bit[5],wmul9bit[6]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_50_w),
    .CE(VCC),
    .RESET(GND) 
);
defparam n844_s2.AREG=1'b1;
defparam n844_s2.ASIGN_REG=1'b0;
defparam n844_s2.BREG=1'b0;
defparam n844_s2.BSIGN_REG=1'b0;
defparam n844_s2.MULT_RESET_MODE="SYNC";
defparam n844_s2.OUT_REG=1'b1;
defparam n844_s2.PIPE_REG=1'b0;
defparam n844_s2.SOA_REG=1'b0;
  MULT9X9 n600_s1 (
    .DOUT({DOUT_2[17:12],textstart_r[2],textstart_r[3],textstart_r[4],textstart_r[5],textstart_r[6],textstart_r[7],textstart_r[8],textstart_r[9],textstart_r[10],textstart_r[11],textstart_r[12],textstart_r[13]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,GND,vto_x[1],vto_x[2],vto_x[3],vto_x[4],y_pix_row_r[5]}),
    .B({GND,GND,text_cols_s[2],text_cols_s_3_9,text_cols_s[2],text_cols_s_3_9,GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_50_w),
    .CE(VCC),
    .RESET(GND) 
);
defparam n600_s1.AREG=1'b1;
defparam n600_s1.ASIGN_REG=1'b0;
defparam n600_s1.BREG=1'b0;
defparam n600_s1.BSIGN_REG=1'b0;
defparam n600_s1.MULT_RESET_MODE="SYNC";
defparam n600_s1.OUT_REG=1'b1;
defparam n600_s1.PIPE_REG=1'b0;
defparam n600_s1.SOA_REG=1'b0;
  ALU n759_s16 (
    .SUM(n759_17_SUM),
    .COUT(n759_20),
    .I0(GND),
    .I1(bml_xloc_r[7]),
    .I3(GND),
    .CIN(bml_w_s[7]) 
);
defparam n759_s16.ALU_MODE=1;
  ALU n759_s17 (
    .SUM(n759_18_SUM),
    .COUT(n759_22),
    .I0(bml_w_s[6]),
    .I1(bml_xloc_r[6]),
    .I3(GND),
    .CIN(n759_20) 
);
defparam n759_s17.ALU_MODE=1;
  ALU n759_s18 (
    .SUM(n759_19_SUM),
    .COUT(n759_24),
    .I0(bml_w_s[5]),
    .I1(bml_xloc_r[5]),
    .I3(GND),
    .CIN(n759_22) 
);
defparam n759_s18.ALU_MODE=1;
  ALU n759_s19 (
    .SUM(n759_20_SUM),
    .COUT(n759_26),
    .I0(bml_w_s[4]),
    .I1(bml_xloc_r[4]),
    .I3(GND),
    .CIN(n759_24) 
);
defparam n759_s19.ALU_MODE=1;
  ALU n759_s20 (
    .SUM(n759_21_SUM),
    .COUT(n759_28),
    .I0(bml_w_s[3]),
    .I1(bml_xloc_r[3]),
    .I3(GND),
    .CIN(n759_26) 
);
defparam n759_s20.ALU_MODE=1;
  ALU n759_s21 (
    .SUM(n759_22_SUM),
    .COUT(n759_30),
    .I0(bml_w_s[2]),
    .I1(bml_xloc_r[2]),
    .I3(GND),
    .CIN(n759_28) 
);
defparam n759_s21.ALU_MODE=1;
  ALU n759_s22 (
    .SUM(n759_23_SUM),
    .COUT(n759_32),
    .I0(bml_w_s[1]),
    .I1(bml_xloc_r[1]),
    .I3(GND),
    .CIN(n759_30) 
);
defparam n759_s22.ALU_MODE=1;
  ALU n759_s23 (
    .SUM(n759_24_SUM),
    .COUT(n759_34),
    .I0(bml_w_s[0]),
    .I1(bml_xloc_r[0]),
    .I3(GND),
    .CIN(n759_32) 
);
defparam n759_s23.ALU_MODE=1;
  ALU n783_s19 (
    .SUM(n783_20_SUM),
    .COUT(n783_24),
    .I0(VCC),
    .I1(bml_y_s[7]),
    .I3(GND),
    .CIN(y_next_r[8]) 
);
defparam n783_s19.ALU_MODE=1;
  ALU n783_s20 (
    .SUM(n783_21_SUM),
    .COUT(n783_26),
    .I0(y_pos_r_0[7]),
    .I1(bml_y_s[6]),
    .I3(GND),
    .CIN(n783_24) 
);
defparam n783_s20.ALU_MODE=1;
  ALU n783_s21 (
    .SUM(n783_22_SUM),
    .COUT(n783_28),
    .I0(y_pos_r_6),
    .I1(bml_y_s[5]),
    .I3(GND),
    .CIN(n783_26) 
);
defparam n783_s21.ALU_MODE=1;
  ALU n783_s22 (
    .SUM(n783_23_SUM),
    .COUT(n783_30),
    .I0(y_pos_r_0[5]),
    .I1(bml_y_s[4]),
    .I3(GND),
    .CIN(n783_28) 
);
defparam n783_s22.ALU_MODE=1;
  ALU n783_s23 (
    .SUM(n783_24_SUM),
    .COUT(n783_32),
    .I0(y_pos_r_4),
    .I1(bml_y_s[3]),
    .I3(GND),
    .CIN(n783_30) 
);
defparam n783_s23.ALU_MODE=1;
  ALU n783_s24 (
    .SUM(n783_25_SUM),
    .COUT(n783_34),
    .I0(y_pos_r_0[3]),
    .I1(bml_y_s[2]),
    .I3(GND),
    .CIN(n783_32) 
);
defparam n783_s24.ALU_MODE=1;
  ALU n783_s25 (
    .SUM(n783_26_SUM),
    .COUT(n783_36),
    .I0(y_pos_r_0[2]),
    .I1(bml_y_s[1]),
    .I3(GND),
    .CIN(n783_34) 
);
defparam n783_s25.ALU_MODE=1;
  ALU n784_s16 (
    .SUM(n784_17_SUM),
    .COUT(n784_20),
    .I0(GND),
    .I1(bml_yline_r[7]),
    .I3(GND),
    .CIN(bml_h_s[7]) 
);
defparam n784_s16.ALU_MODE=1;
  ALU n784_s17 (
    .SUM(n784_18_SUM),
    .COUT(n784_22),
    .I0(bml_h_s[6]),
    .I1(bml_yline_r[6]),
    .I3(GND),
    .CIN(n784_20) 
);
defparam n784_s17.ALU_MODE=1;
  ALU n784_s18 (
    .SUM(n784_19_SUM),
    .COUT(n784_24),
    .I0(bml_h_s[5]),
    .I1(bml_yline_r[5]),
    .I3(GND),
    .CIN(n784_22) 
);
defparam n784_s18.ALU_MODE=1;
  ALU n784_s19 (
    .SUM(n784_20_SUM),
    .COUT(n784_26),
    .I0(bml_h_s[4]),
    .I1(bml_yline_r[4]),
    .I3(GND),
    .CIN(n784_24) 
);
defparam n784_s19.ALU_MODE=1;
  ALU n784_s20 (
    .SUM(n784_21_SUM),
    .COUT(n784_28),
    .I0(bml_h_s[3]),
    .I1(bml_yline_r[3]),
    .I3(GND),
    .CIN(n784_26) 
);
defparam n784_s20.ALU_MODE=1;
  ALU n784_s21 (
    .SUM(n784_22_SUM),
    .COUT(n784_30),
    .I0(bml_h_s[2]),
    .I1(bml_yline_r[2]),
    .I3(GND),
    .CIN(n784_28) 
);
defparam n784_s21.ALU_MODE=1;
  ALU n784_s22 (
    .SUM(n784_23_SUM),
    .COUT(n784_32),
    .I0(bml_h_s[1]),
    .I1(bml_yline_r[1]),
    .I3(GND),
    .CIN(n784_30) 
);
defparam n784_s22.ALU_MODE=1;
  ALU n302_s (
    .SUM(n302_1),
    .COUT(n302_2),
    .I0(vscroll_s[7]),
    .I1(y_next_s[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n302_s.ALU_MODE=0;
  ALU n301_s (
    .SUM(n301_1),
    .COUT(n301_2),
    .I0(vscroll_s[6]),
    .I1(y_next_s[7]),
    .I3(GND),
    .CIN(n302_2) 
);
defparam n301_s.ALU_MODE=0;
  ALU n300_s (
    .SUM(n300_1),
    .COUT(n300_2),
    .I0(vscroll_s[5]),
    .I1(y_next_s[6]),
    .I3(GND),
    .CIN(n301_2) 
);
defparam n300_s.ALU_MODE=0;
  ALU n299_s (
    .SUM(n299_1),
    .COUT(n299_2),
    .I0(vscroll_s[4]),
    .I1(y_next_s[5]),
    .I3(GND),
    .CIN(n300_2) 
);
defparam n299_s.ALU_MODE=0;
  ALU n298_s (
    .SUM(n298_1),
    .COUT(n298_2),
    .I0(vscroll_s[3]),
    .I1(y_next_s[4]),
    .I3(GND),
    .CIN(n299_2) 
);
defparam n298_s.ALU_MODE=0;
  ALU n297_s (
    .SUM(n297_1),
    .COUT(n297_2),
    .I0(vscroll_s[2]),
    .I1(y_next_s[3]),
    .I3(GND),
    .CIN(n298_2) 
);
defparam n297_s.ALU_MODE=0;
  ALU n296_s (
    .SUM(n296_1),
    .COUT(n296_2),
    .I0(vscroll_s[1]),
    .I1(y_next_s[2]),
    .I3(GND),
    .CIN(n297_2) 
);
defparam n296_s.ALU_MODE=0;
  ALU n295_s (
    .SUM(n295_1),
    .COUT(n295_2),
    .I0(vscroll_s[0]),
    .I1(y_next_s[1]),
    .I3(GND),
    .CIN(n296_2) 
);
defparam n295_s.ALU_MODE=0;
  ALU n294_s (
    .SUM(n294_1),
    .COUT(n294_0_COUT),
    .I0(GND),
    .I1(y_next_s[0]),
    .I3(GND),
    .CIN(n295_2) 
);
defparam n294_s.ALU_MODE=0;
  ALU n407_s (
    .SUM(n407_1),
    .COUT(n407_2),
    .I0(ctba_s[7]),
    .I1(tile_dout_s[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n407_s.ALU_MODE=0;
  ALU n406_s (
    .SUM(n406_1),
    .COUT(n406_2),
    .I0(ctba_s[6]),
    .I1(tile_dout_s[0]),
    .I3(GND),
    .CIN(n407_2) 
);
defparam n406_s.ALU_MODE=0;
  ALU n405_s (
    .SUM(n405_1),
    .COUT(n405_2),
    .I0(ctba_s[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n406_2) 
);
defparam n405_s.ALU_MODE=0;
  ALU n404_s (
    .SUM(n404_1),
    .COUT(n404_2),
    .I0(ctba_s[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n405_2) 
);
defparam n404_s.ALU_MODE=0;
  ALU n403_s (
    .SUM(n403_1),
    .COUT(n403_2),
    .I0(ctba_s[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n404_2) 
);
defparam n403_s.ALU_MODE=0;
  ALU n402_s (
    .SUM(n402_1),
    .COUT(n402_2),
    .I0(ctba_s[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n403_2) 
);
defparam n402_s.ALU_MODE=0;
  ALU n401_s (
    .SUM(n401_1),
    .COUT(n401_2),
    .I0(ctba_s[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n402_2) 
);
defparam n401_s.ALU_MODE=0;
  ALU n416_s (
    .SUM(n416_1),
    .COUT(n416_2),
    .I0(ctba_s[7]),
    .I1(vto_r[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n416_s.ALU_MODE=0;
  ALU n415_s (
    .SUM(n415_1),
    .COUT(n415_2),
    .I0(ctba_s[6]),
    .I1(vto_r[3]),
    .I3(GND),
    .CIN(n416_2) 
);
defparam n415_s.ALU_MODE=0;
  ALU n414_s (
    .SUM(n414_1),
    .COUT(n414_2),
    .I0(ctba_s[5]),
    .I1(vto_r[2]),
    .I3(GND),
    .CIN(n415_2) 
);
defparam n414_s.ALU_MODE=0;
  ALU n413_s (
    .SUM(n413_1),
    .COUT(n413_2),
    .I0(ctba_s[4]),
    .I1(vto_r[1]),
    .I3(GND),
    .CIN(n414_2) 
);
defparam n413_s.ALU_MODE=0;
  ALU n412_s (
    .SUM(n412_1),
    .COUT(n412_2),
    .I0(ctba_s[3]),
    .I1(hto_r[0]),
    .I3(GND),
    .CIN(n413_2) 
);
defparam n412_s.ALU_MODE=0;
  ALU n411_s (
    .SUM(n411_1),
    .COUT(n411_2),
    .I0(ctba_s[2]),
    .I1(vto_r[0]),
    .I3(GND),
    .CIN(n412_2) 
);
defparam n411_s.ALU_MODE=0;
  ALU n410_s (
    .SUM(n410_1),
    .COUT(n410_2),
    .I0(ctba_s[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n411_2) 
);
defparam n410_s.ALU_MODE=0;
  ALU ptrn2ba_s_5_s (
    .SUM(ptrn2ba_s[5]),
    .COUT(ptrn2ba_s_5_2),
    .I0(ptrn_addr_r[5]),
    .I1(tpgoffset_s[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam ptrn2ba_s_5_s.ALU_MODE=0;
  ALU ptrn2ba_s_4_s (
    .SUM(ptrn2ba_s[4]),
    .COUT(ptrn2ba_s_4_2),
    .I0(ptrn_addr_r_0[4]),
    .I1(tpgoffset_s[2]),
    .I3(GND),
    .CIN(ptrn2ba_s_5_2) 
);
defparam ptrn2ba_s_4_s.ALU_MODE=0;
  ALU ptrn2ba_s_3_s (
    .SUM(ptrn2ba_s[3]),
    .COUT(ptrn2ba_s_3_2),
    .I0(ptrn_addr_r_0[3]),
    .I1(tpgoffset_s[1]),
    .I3(GND),
    .CIN(ptrn2ba_s_4_2) 
);
defparam ptrn2ba_s_3_s.ALU_MODE=0;
  ALU ptrn2ba_s_2_s (
    .SUM(ptrn2ba_s[2]),
    .COUT(ptrn2ba_s_2_2),
    .I0(ptrn_addr_r_0[2]),
    .I1(tpgoffset_s[0]),
    .I3(GND),
    .CIN(ptrn2ba_s_3_2) 
);
defparam ptrn2ba_s_2_s.ALU_MODE=0;
  ALU ptrn2ba_s_1_s (
    .SUM(ptrn2ba_s[1]),
    .COUT(ptrn2ba_s_1_2),
    .I0(ptrn_addr_r_0[1]),
    .I1(GND),
    .I3(GND),
    .CIN(ptrn2ba_s_2_2) 
);
defparam ptrn2ba_s_1_s.ALU_MODE=0;
  ALU ptrn2ba_s_0_s (
    .SUM(ptrn2ba_s[0]),
    .COUT(ptrn2ba_s_0_0_COUT),
    .I0(ptrn_addr_r_0[0]),
    .I1(GND),
    .I3(GND),
    .CIN(ptrn2ba_s_1_2) 
);
defparam ptrn2ba_s_0_s.ALU_MODE=0;
  ALU ptrn3ba_s_4_s (
    .SUM(ptrn3ba_s[4]),
    .COUT(ptrn3ba_s_4_2),
    .I0(ptrn_addr_r_0[4]),
    .I1(tpgoffset_s[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam ptrn3ba_s_4_s.ALU_MODE=0;
  ALU ptrn3ba_s_3_s (
    .SUM(ptrn3ba_s[3]),
    .COUT(ptrn3ba_s_3_2),
    .I0(ptrn_addr_r_0[3]),
    .I1(tpgoffset_s[2]),
    .I3(GND),
    .CIN(ptrn3ba_s_4_2) 
);
defparam ptrn3ba_s_3_s.ALU_MODE=0;
  ALU ptrn3ba_s_2_s (
    .SUM(ptrn3ba_s[2]),
    .COUT(ptrn3ba_s_2_2),
    .I0(ptrn_addr_r_0[2]),
    .I1(tpgoffset_s[1]),
    .I3(GND),
    .CIN(ptrn3ba_s_3_2) 
);
defparam ptrn3ba_s_2_s.ALU_MODE=0;
  ALU ptrn3ba_s_1_s (
    .SUM(ptrn3ba_s[1]),
    .COUT(ptrn3ba_s_1_2),
    .I0(ptrn_addr_r_0[1]),
    .I1(tpgoffset_s[0]),
    .I3(GND),
    .CIN(ptrn3ba_s_2_2) 
);
defparam ptrn3ba_s_1_s.ALU_MODE=0;
  ALU ptrn3ba_s_0_s (
    .SUM(ptrn3ba_s[0]),
    .COUT(ptrn3ba_s_0_0_COUT),
    .I0(ptrn_addr_r_0[0]),
    .I1(GND),
    .I3(GND),
    .CIN(ptrn3ba_s_1_2) 
);
defparam ptrn3ba_s_0_s.ALU_MODE=0;
  ALU n651_s (
    .SUM(n651_1),
    .COUT(n651_2),
    .I0(text_ntba_s[3]),
    .I1(textstart_r[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam n651_s.ALU_MODE=0;
  ALU n650_s (
    .SUM(n650_1),
    .COUT(n650_2),
    .I0(text_ntba_s[2]),
    .I1(textstart_r[2]),
    .I3(GND),
    .CIN(n651_2) 
);
defparam n650_s.ALU_MODE=0;
  ALU n649_s (
    .SUM(n649_1),
    .COUT(n649_2),
    .I0(ntba_s[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n650_2) 
);
defparam n649_s.ALU_MODE=0;
  ALU n648_s (
    .SUM(n648_1),
    .COUT(n648_0_COUT),
    .I0(ntba_s[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n649_2) 
);
defparam n648_s.ALU_MODE=0;
  ALU n660_s (
    .SUM(n660_1),
    .COUT(n660_2),
    .I0(ctba_s[7]),
    .I1(textstart_r[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n660_s.ALU_MODE=0;
  ALU n659_s (
    .SUM(n659_1),
    .COUT(n659_2),
    .I0(ctba_s[6]),
    .I1(textstart_r[6]),
    .I3(GND),
    .CIN(n660_2) 
);
defparam n659_s.ALU_MODE=0;
  ALU n658_s (
    .SUM(n658_1),
    .COUT(n658_2),
    .I0(ctba_s[5]),
    .I1(textstart_r[5]),
    .I3(GND),
    .CIN(n659_2) 
);
defparam n658_s.ALU_MODE=0;
  ALU n657_s (
    .SUM(n657_1),
    .COUT(n657_2),
    .I0(ctba_s[4]),
    .I1(textstart_r[4]),
    .I3(GND),
    .CIN(n658_2) 
);
defparam n657_s.ALU_MODE=0;
  ALU n656_s (
    .SUM(n656_1),
    .COUT(n656_2),
    .I0(ctba_s[3]),
    .I1(textstart_r[3]),
    .I3(GND),
    .CIN(n657_2) 
);
defparam n656_s.ALU_MODE=0;
  ALU n655_s (
    .SUM(n655_1),
    .COUT(n655_2),
    .I0(ctba_s[2]),
    .I1(textstart_r[2]),
    .I3(GND),
    .CIN(n656_2) 
);
defparam n655_s.ALU_MODE=0;
  ALU n654_s (
    .SUM(n654_1),
    .COUT(n654_2),
    .I0(ctba_s[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n655_2) 
);
defparam n654_s.ALU_MODE=0;
  ALU n653_s (
    .SUM(n653_1),
    .COUT(n653_0_COUT),
    .I0(ctba_s[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n654_2) 
);
defparam n653_s.ALU_MODE=0;
  ALU n826_s (
    .SUM(n826_1),
    .COUT(n826_2),
    .I0(bmlba_s[7]),
    .I1(bml_yoff_r[9]),
    .I3(GND),
    .CIN(GND) 
);
defparam n826_s.ALU_MODE=0;
  ALU n825_s (
    .SUM(n825_1),
    .COUT(n825_2),
    .I0(bmlba_s[6]),
    .I1(bml_yoff_r[8]),
    .I3(GND),
    .CIN(n826_2) 
);
defparam n825_s.ALU_MODE=0;
  ALU n824_s (
    .SUM(n824_1),
    .COUT(n824_2),
    .I0(bmlba_s[5]),
    .I1(bml_yoff_r[7]),
    .I3(GND),
    .CIN(n825_2) 
);
defparam n824_s.ALU_MODE=0;
  ALU n823_s (
    .SUM(n823_1),
    .COUT(n823_2),
    .I0(bmlba_s[4]),
    .I1(bml_yoff_r[6]),
    .I3(GND),
    .CIN(n824_2) 
);
defparam n823_s.ALU_MODE=0;
  ALU n822_s (
    .SUM(n822_1),
    .COUT(n822_2),
    .I0(bmlba_s[3]),
    .I1(bml_yoff_r[5]),
    .I3(GND),
    .CIN(n823_2) 
);
defparam n822_s.ALU_MODE=0;
  ALU n821_s (
    .SUM(n821_1),
    .COUT(n821_2),
    .I0(bmlba_s[2]),
    .I1(bml_yoff_r[4]),
    .I3(GND),
    .CIN(n822_2) 
);
defparam n821_s.ALU_MODE=0;
  ALU n820_s (
    .SUM(n820_1),
    .COUT(n820_2),
    .I0(bmlba_s[1]),
    .I1(bml_yoff_r[3]),
    .I3(GND),
    .CIN(n821_2) 
);
defparam n820_s.ALU_MODE=0;
  ALU n819_s (
    .SUM(n819_1),
    .COUT(n819_0_COUT),
    .I0(bmlba_s[0]),
    .I1(bml_yoff_r[2]),
    .I3(GND),
    .CIN(n820_2) 
);
defparam n819_s.ALU_MODE=0;
  ALU n1451_s (
    .SUM(n1451_1),
    .COUT(n1451_2),
    .I0(t_ntba_pos_r[13]),
    .I1(t_horz_off_s[6]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1451_s.ALU_MODE=0;
  ALU n1450_s (
    .SUM(n1450_1),
    .COUT(n1450_2),
    .I0(t_ntba_pos_r[12]),
    .I1(t_horz_off_s[5]),
    .I3(GND),
    .CIN(n1451_2) 
);
defparam n1450_s.ALU_MODE=0;
  ALU n1449_s (
    .SUM(n1449_1),
    .COUT(n1449_2),
    .I0(t_ntba_pos_r[11]),
    .I1(t_horz_off_s[4]),
    .I3(GND),
    .CIN(n1450_2) 
);
defparam n1449_s.ALU_MODE=0;
  ALU n1448_s (
    .SUM(n1448_1),
    .COUT(n1448_2),
    .I0(t_ntba_pos_r[10]),
    .I1(t_horz_off_s[3]),
    .I3(GND),
    .CIN(n1449_2) 
);
defparam n1448_s.ALU_MODE=0;
  ALU n1447_s (
    .SUM(n1447_1),
    .COUT(n1447_2),
    .I0(t_ntba_pos_r[9]),
    .I1(t_horz_off_s[2]),
    .I3(GND),
    .CIN(n1448_2) 
);
defparam n1447_s.ALU_MODE=0;
  ALU n1446_s (
    .SUM(n1446_1),
    .COUT(n1446_2),
    .I0(t_ntba_pos_r[8]),
    .I1(t_horz_off_s[1]),
    .I3(GND),
    .CIN(n1447_2) 
);
defparam n1446_s.ALU_MODE=0;
  ALU n1445_s (
    .SUM(n1445_1),
    .COUT(n1445_2),
    .I0(t_ntba_pos_r[7]),
    .I1(t_horz_off_s[0]),
    .I3(GND),
    .CIN(n1446_2) 
);
defparam n1445_s.ALU_MODE=0;
  ALU n1444_s (
    .SUM(n1444_1),
    .COUT(n1444_2),
    .I0(t_ntba_pos_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1445_2) 
);
defparam n1444_s.ALU_MODE=0;
  ALU n1443_s (
    .SUM(n1443_1),
    .COUT(n1443_2),
    .I0(t_ntba_pos_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1444_2) 
);
defparam n1443_s.ALU_MODE=0;
  ALU n1442_s (
    .SUM(n1442_1),
    .COUT(n1442_2),
    .I0(t_ntba_pos_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1443_2) 
);
defparam n1442_s.ALU_MODE=0;
  ALU n1441_s (
    .SUM(n1441_1),
    .COUT(n1441_2),
    .I0(t_ntba_pos_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1442_2) 
);
defparam n1441_s.ALU_MODE=0;
  ALU n1440_s (
    .SUM(n1440_1),
    .COUT(n1440_2),
    .I0(t_ntba_pos_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n1441_2) 
);
defparam n1440_s.ALU_MODE=0;
  ALU n1439_s (
    .SUM(n1439_1),
    .COUT(n1439_2),
    .I0(t_ntba_pos_r[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n1440_2) 
);
defparam n1439_s.ALU_MODE=0;
  ALU n1438_s (
    .SUM(n1438_1),
    .COUT(n1438_0_COUT),
    .I0(t_ntba_pos_r[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n1439_2) 
);
defparam n1438_s.ALU_MODE=0;
  ALU n1466_s (
    .SUM(n1466_1),
    .COUT(n1466_2),
    .I0(t_ntba_pos_r[13]),
    .I1(t_horz_off_s[6]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1466_s.ALU_MODE=0;
  ALU n1465_s (
    .SUM(n1465_1),
    .COUT(n1465_2),
    .I0(t_ntba_pos_r[12]),
    .I1(t_horz_off_s[5]),
    .I3(GND),
    .CIN(n1466_2) 
);
defparam n1465_s.ALU_MODE=0;
  ALU n1464_s (
    .SUM(n1464_1),
    .COUT(n1464_2),
    .I0(t_ntba_pos_r[11]),
    .I1(t_horz_off_s[4]),
    .I3(GND),
    .CIN(n1465_2) 
);
defparam n1464_s.ALU_MODE=0;
  ALU n1463_s (
    .SUM(n1463_1),
    .COUT(n1463_2),
    .I0(t_ntba_pos_r[10]),
    .I1(t_horz_off_s[3]),
    .I3(GND),
    .CIN(n1464_2) 
);
defparam n1463_s.ALU_MODE=0;
  ALU n1462_s (
    .SUM(n1462_1),
    .COUT(n1462_2),
    .I0(t_ntba_pos_r[9]),
    .I1(t_horz_off_s[2]),
    .I3(GND),
    .CIN(n1463_2) 
);
defparam n1462_s.ALU_MODE=0;
  ALU n1461_s (
    .SUM(n1461_1),
    .COUT(n1461_2),
    .I0(t_ntba_pos_r[8]),
    .I1(t_horz_off_s[1]),
    .I3(GND),
    .CIN(n1462_2) 
);
defparam n1461_s.ALU_MODE=0;
  ALU n1460_s (
    .SUM(n1460_1),
    .COUT(n1460_2),
    .I0(t_ctba_pos_r[7]),
    .I1(t_horz_off_s[0]),
    .I3(GND),
    .CIN(n1461_2) 
);
defparam n1460_s.ALU_MODE=0;
  ALU n1459_s (
    .SUM(n1459_1),
    .COUT(n1459_2),
    .I0(t_ctba_pos_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1460_2) 
);
defparam n1459_s.ALU_MODE=0;
  ALU n1458_s (
    .SUM(n1458_1),
    .COUT(n1458_2),
    .I0(t_ctba_pos_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1459_2) 
);
defparam n1458_s.ALU_MODE=0;
  ALU n1457_s (
    .SUM(n1457_1),
    .COUT(n1457_2),
    .I0(t_ctba_pos_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1458_2) 
);
defparam n1457_s.ALU_MODE=0;
  ALU n1456_s (
    .SUM(n1456_1),
    .COUT(n1456_2),
    .I0(t_ctba_pos_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1457_2) 
);
defparam n1456_s.ALU_MODE=0;
  ALU n1455_s (
    .SUM(n1455_1),
    .COUT(n1455_2),
    .I0(t_ctba_pos_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n1456_2) 
);
defparam n1455_s.ALU_MODE=0;
  ALU n1454_s (
    .SUM(n1454_1),
    .COUT(n1454_2),
    .I0(t_ctba_pos_r[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n1455_2) 
);
defparam n1454_s.ALU_MODE=0;
  ALU n1453_s (
    .SUM(n1453_1),
    .COUT(n1453_0_COUT),
    .I0(t_ctba_pos_r[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n1454_2) 
);
defparam n1453_s.ALU_MODE=0;
  ALU bml_yline_x_7_s (
    .SUM(bml_yline_x[7]),
    .COUT(bml_yline_x_7_3),
    .I0(y_next_r[8]),
    .I1(bml_y_s[7]),
    .I3(GND),
    .CIN(VCC) 
);
defparam bml_yline_x_7_s.ALU_MODE=1;
  ALU bml_yline_x_6_s (
    .SUM(bml_yline_x[6]),
    .COUT(bml_yline_x_6_3),
    .I0(y_pos_r_0[7]),
    .I1(bml_y_s[6]),
    .I3(GND),
    .CIN(bml_yline_x_7_3) 
);
defparam bml_yline_x_6_s.ALU_MODE=1;
  ALU bml_yline_x_5_s (
    .SUM(bml_yline_x[5]),
    .COUT(bml_yline_x_5_3),
    .I0(y_pos_r_6),
    .I1(bml_y_s[5]),
    .I3(GND),
    .CIN(bml_yline_x_6_3) 
);
defparam bml_yline_x_5_s.ALU_MODE=1;
  ALU bml_yline_x_4_s (
    .SUM(bml_yline_x[4]),
    .COUT(bml_yline_x_4_3),
    .I0(y_pos_r_0[5]),
    .I1(bml_y_s[4]),
    .I3(GND),
    .CIN(bml_yline_x_5_3) 
);
defparam bml_yline_x_4_s.ALU_MODE=1;
  ALU bml_yline_x_3_s (
    .SUM(bml_yline_x[3]),
    .COUT(bml_yline_x_3_3),
    .I0(y_pos_r_4),
    .I1(bml_y_s[3]),
    .I3(GND),
    .CIN(bml_yline_x_4_3) 
);
defparam bml_yline_x_3_s.ALU_MODE=1;
  ALU bml_yline_x_2_s (
    .SUM(bml_yline_x[2]),
    .COUT(bml_yline_x_2_3),
    .I0(y_pos_r_0[3]),
    .I1(bml_y_s[2]),
    .I3(GND),
    .CIN(bml_yline_x_3_3) 
);
defparam bml_yline_x_2_s.ALU_MODE=1;
  ALU bml_yline_x_1_s (
    .SUM(bml_yline_x[1]),
    .COUT(bml_yline_x_1_3),
    .I0(y_pos_r_0[2]),
    .I1(bml_y_s[1]),
    .I3(GND),
    .CIN(bml_yline_x_2_3) 
);
defparam bml_yline_x_1_s.ALU_MODE=1;
  ALU bml_yline_x_0_s (
    .SUM(bml_yline_x[0]),
    .COUT(bml_yline_x_0_0_COUT),
    .I0(y_pos_r_0[1]),
    .I1(bml_y_s[0]),
    .I3(GND),
    .CIN(bml_yline_x_1_3) 
);
defparam bml_yline_x_0_s.ALU_MODE=1;
  ALU y_tile_dif_s_2_s (
    .SUM(y_tile_dif_s[2]),
    .COUT(y_tile_dif_s_2_4),
    .I0(y_pix_row_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(y_tile_dif_s_3_7) 
);
defparam y_tile_dif_s_2_s.ALU_MODE=0;
  ALU y_tile_dif_s_4_s1 (
    .SUM(y_tile_dif_s[4]),
    .COUT(y_tile_dif_s_4_7),
    .I0(y_pix_row_r[4]),
    .I1(y_max_rows_r[3]),
    .I3(GND),
    .CIN(VCC) 
);
defparam y_tile_dif_s_4_s1.ALU_MODE=1;
  ALU y_tile_dif_s_3_s1 (
    .SUM(y_tile_dif_s[3]),
    .COUT(y_tile_dif_s_3_7),
    .I0(y_pix_row_r[3]),
    .I1(y_max_rows_r[3]),
    .I3(GND),
    .CIN(y_tile_dif_s_4_7) 
);
defparam y_tile_dif_s_3_s1.ALU_MODE=1;
  MUX2_LUT5 tile_din_s_3_s0 (
    .O(tile_din_s[3]),
    .I0(tileps_s_1_2),
    .I1(n119_4),
    .S0(n110_16) 
);
  MUX2_LUT5 tile_din_s_4_s0 (
    .O(tile_din_s[4]),
    .I0(pix_colr_s_0_2),
    .I1(n120_4),
    .S0(n110_16) 
);
  MUX2_LUT5 tile_din_s_6_s0 (
    .O(tile_din_s[6]),
    .I0(pix_colr_s_2_2),
    .I1(n122_4),
    .S0(n110_16) 
);
  MUX2_LUT5 vsize_s_s0 (
    .O(vsize_s),
    .I0(n254_4),
    .I1(n257_4),
    .S0(layer_sel_r) 
);
  MUX2_LUT5 n1065_s0 (
    .O(n1065_3),
    .I0(n1061_2),
    .I1(n1051_2),
    .S0(n1049_5) 
);
  MUX2_LUT5 n1066_s0 (
    .O(n1066_3),
    .I0(n1062_2),
    .I1(n1052_2),
    .S0(n1049_5) 
);
  MUX2_LUT5 n1067_s0 (
    .O(n1067_3),
    .I0(n1063_2),
    .I1(n1053_2),
    .S0(n1049_5) 
);
  MUX2_LUT5 n1068_s0 (
    .O(n1068_3),
    .I0(n1064_2),
    .I1(n1054_2),
    .S0(n1049_5) 
);
  MUX2_LUT5 n1073_s0 (
    .O(n1073_3),
    .I0(n1069_2),
    .I1(n1055_2),
    .S0(n1049_5) 
);
  MUX2_LUT5 n1074_s0 (
    .O(n1074_3),
    .I0(n1070_2),
    .I1(n1056_2),
    .S0(n1049_5) 
);
  MUX2_LUT5 n1075_s0 (
    .O(n1075_3),
    .I0(n1071_2),
    .I1(n1057_2),
    .S0(n1049_5) 
);
  MUX2_LUT5 n1076_s0 (
    .O(n1076_3),
    .I0(n1072_2),
    .I1(n1058_2),
    .S0(n1049_5) 
);
  INV n228_s2 (
    .O(n228_6),
    .I(textmode_r) 
);
  INV n539_s2 (
    .O(n539_6),
    .I(gmode_r[0]) 
);
  INV n191_s2 (
    .O(n191_5),
    .I(tl1_off_s) 
);
  INV n950_s2 (
    .O(n950_6),
    .I(fifo_rd_cnt_r[2]) 
);
  f18a_tile_linebuf inst_linebuf (
    .clk_50_w(clk_50_w),
    .din(din[7:0]),
    .addr1({addr1[8:5],addr1_4_259,addr1[3:0]}),
    .addr2({addr2[8:5],addr2_4_137,addr2[3:0]}),
    .addr1_4_257(addr1_4_257),
    .addr1_4_255(addr1_4_255),
    .addr1_4_143(addr1_4_143),
    .addr1_4_145(addr1_4_145),
    .addr1_4_253(addr1_4_253),
    .addr1_4_251(addr1_4_251),
    .addr1_4_249(addr1_4_249),
    .addr1_4_153(addr1_4_153),
    .addr1_4_155(addr1_4_155),
    .addr1_4_157(addr1_4_157),
    .addr1_4_159(addr1_4_159),
    .addr1_4_161(addr1_4_161),
    .addr1_4_163(addr1_4_163),
    .addr1_4_165(addr1_4_165),
    .addr1_4_167(addr1_4_167),
    .addr1_4_217(addr1_4_217),
    .addr1_4_221(addr1_4_221),
    .addr1_4_225(addr1_4_225),
    .addr1_4_229(addr1_4_229),
    .addr1_4_233(addr1_4_233),
    .addr1_4_237(addr1_4_237),
    .addr1_4_241(addr1_4_241),
    .addr1_4_245(addr1_4_245),
    .addr1_4_215(addr1_4_215),
    .addr1_4_219(addr1_4_219),
    .addr1_4_223(addr1_4_223),
    .addr1_4_227(addr1_4_227),
    .addr1_4_231(addr1_4_231),
    .addr1_4_235(addr1_4_235),
    .addr1_4_239(addr1_4_239),
    .addr1_4_243(addr1_4_243),
    .addr1_4(addr1[4]),
    .addr2_4_139(addr2_4_139),
    .addr2_4_141(addr2_4_141),
    .addr2_4_143(addr2_4_143),
    .addr2_4_145(addr2_4_145),
    .addr2_4_147(addr2_4_147),
    .addr2_4_149(addr2_4_149),
    .addr2_4_151(addr2_4_151),
    .addr2_4_153(addr2_4_153),
    .addr2_4_155(addr2_4_155),
    .addr2_4_157(addr2_4_157),
    .addr2_4_159(addr2_4_159),
    .addr2_4_161(addr2_4_161),
    .addr2_4_163(addr2_4_163),
    .addr2_4_165(addr2_4_165),
    .addr2_4_167(addr2_4_167),
    .addr2_4_169(addr2_4_169),
    .addr2_4_171(addr2_4_171),
    .addr2_4_173(addr2_4_173),
    .addr2_4_175(addr2_4_175),
    .addr2_4_177(addr2_4_177),
    .addr2_4_179(addr2_4_179),
    .addr2_4_181(addr2_4_181),
    .addr2_4_183(addr2_4_183),
    .addr2_4_185(addr2_4_185),
    .addr2_4_187(addr2_4_187),
    .addr2_4_189(addr2_4_189),
    .addr2_4_191(addr2_4_191),
    .addr2_4_193(addr2_4_193),
    .addr2_4_195(addr2_4_195),
    .addr2_4_197(addr2_4_197),
    .addr2_4_199(addr2_4_199),
    .addr2_4(addr2[4]),
    .\linebuf1_DOL_0_G[0]_2 (\linebuf1_DOL_0_G[0]_2 ),
    .\linebuf1_DOL_31_G[0]_2 (\linebuf1_DOL_31_G[0]_2 ),
    .\linebuf1_DOL_62_G[0]_2 (\linebuf1_DOL_62_G[0]_2 ),
    .\linebuf1_DOL_93_G[0]_2 (\linebuf1_DOL_93_G[0]_2 ),
    .\linebuf1_DOL_124_G[0]_2 (\linebuf1_DOL_124_G[0]_2 ),
    .\linebuf1_DOL_155_G[0]_2 (\linebuf1_DOL_155_G[0]_2 ),
    .\linebuf1_DOL_186_G[0]_2 (\linebuf1_DOL_186_G[0]_2 ),
    .\linebuf1_DOL_217_G[0]_2 (\linebuf1_DOL_217_G[0]_2 ),
    .\linebuf2_DOL_0_G[0]_2 (\linebuf2_DOL_0_G[0]_2 ),
    .\linebuf2_DOL_31_G[0]_2 (\linebuf2_DOL_31_G[0]_2 ),
    .\linebuf2_DOL_62_G[0]_2 (\linebuf2_DOL_62_G[0]_2 ),
    .\linebuf2_DOL_93_G[0]_2 (\linebuf2_DOL_93_G[0]_2 ),
    .\linebuf2_DOL_124_G[0]_2 (\linebuf2_DOL_124_G[0]_2 ),
    .\linebuf2_DOL_155_G[0]_2 (\linebuf2_DOL_155_G[0]_2 ),
    .\linebuf2_DOL_186_G[0]_2 (\linebuf2_DOL_186_G[0]_2 ),
    .\linebuf2_DOL_217_G[0]_2 (\linebuf2_DOL_217_G[0]_2 )
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_tiles */
module f18a_sprites (
  clk_50_w,
  n9_5,
  reset_n_r,
  mag_bit_s,
  unlocked_s,
  sprite_en_x_13,
  sprite_en_r,
  size_bit_s,
  row30_s,
  reportmax_s,
  tile_dout_s,
  spgba_s,
  y_sprt_pos_s,
  sprite_max_s,
  stop_sprt_s,
  sprt_ps_s,
  sprt_ecm_s,
  y_next_r,
  x_sprt_pos_s,
  spgsize_s,
  x_pixel_pos_next,
  state_x,
  vram_mux_sel,
  ptrn_byte_sel,
  sprt_5s_flag,
  report5th_r,
  sp_flip_y,
  n809_12,
  sprt_state,
  sp_att_byte,
  sp_5th_s,
  sp_name,
  y_range,
  spgba_sel,
  dout1a_0,
  dout1a_1,
  dout1a_3,
  dout1a_4,
  dout1a_5,
  dout1a_6,
  dout1a_7,
  dout1a_8,
  dout2a_0,
  dout2a_1,
  dout2a_3,
  dout2a_4,
  dout2a_5,
  dout2a_6,
  dout2a_7,
  dout2a_8
)
;
input clk_50_w;
input n9_5;
input reset_n_r;
input mag_bit_s;
input unlocked_s;
input sprite_en_x_13;
input sprite_en_r;
input size_bit_s;
input row30_s;
input reportmax_s;
input [7:0] tile_dout_s;
input [2:0] spgba_s;
input [7:0] y_sprt_pos_s;
input [4:0] sprite_max_s;
input [5:0] stop_sprt_s;
input [1:0] sprt_ps_s;
input [1:0] sprt_ecm_s;
input [8:8] y_next_r;
input [7:0] x_sprt_pos_s;
input [1:0] spgsize_s;
input [2:2] x_pixel_pos_next;
input [10:10] state_x;
output vram_mux_sel;
output ptrn_byte_sel;
output sprt_5s_flag;
output report5th_r;
output sp_flip_y;
output n809_12;
output [0:0] sprt_state;
output [1:0] sp_att_byte;
output [4:0] sp_5th_s;
output [7:3] sp_name;
output [7:3] y_range;
output [5:0] spgba_sel;
output dout1a_0;
output dout1a_1;
output dout1a_3;
output dout1a_4;
output dout1a_5;
output dout1a_6;
output dout1a_7;
output dout1a_8;
output dout2a_0;
output dout2a_1;
output dout2a_3;
output dout2a_4;
output dout2a_5;
output dout2a_6;
output dout2a_7;
output dout2a_8;
wire n1155_2;
wire ra_data_2_2;
wire pix0_18;
wire pix0_19;
wire pix0_20;
wire pix0_21;
wire pix0_22;
wire pix0_23;
wire pix0_24;
wire pix0_25;
wire pix1_18;
wire pix1_19;
wire pix1_20;
wire pix1_21;
wire pix1_22;
wire pix1_23;
wire pix1_24;
wire pix1_25;
wire pix2_18;
wire pix2_19;
wire pix2_20;
wire pix2_21;
wire pix2_22;
wire pix2_23;
wire pix2_24;
wire pix2_25;
wire n1561_3;
wire n1559_3;
wire n1527_3;
wire n1511_3;
wire n1675_3;
wire n1673_3;
wire n672_3;
wire n687_3;
wire n1657_3;
wire n1641_3;
wire n1625_3;
wire n1609_3;
wire n1593_3;
wire ra_ispix;
wire we1;
wire we2;
wire n835_4;
wire n836_4;
wire n525_4;
wire n815_5;
wire sp_x_0_7;
wire spgba_sel_0_6;
wire n527_12;
wire n531_12;
wire n533_11;
wire n535_11;
wire n537_11;
wire n539_11;
wire n541_11;
wire n543_11;
wire n545_11;
wire n547_11;
wire n549_11;
wire n551_11;
wire n553_11;
wire n555_11;
wire n559_12;
wire n581_10;
wire n505_9;
wire n507_9;
wire n509_9;
wire n511_9;
wire n515_9;
wire n517_9;
wire n519_9;
wire n521_9;
wire n561_15;
wire n563_15;
wire n565_15;
wire n567_15;
wire n569_15;
wire n571_15;
wire n573_15;
wire n575_15;
wire n577_15;
wire n676_11;
wire n678_11;
wire n680_11;
wire n682_11;
wire n809_10;
wire n529_13;
wire n579_10;
wire n811_11;
wire n684_14;
wire n721_14;
wire n723_14;
wire n725_14;
wire n727_14;
wire n729_14;
wire n731_14;
wire n733_14;
wire n735_14;
wire n737_14;
wire in_range;
wire x_expand_0_10;
wire n438_5;
wire n437_5;
wire n436_5;
wire addr1a_0_4;
wire n525_5;
wire n815_8;
wire sp_x_0_8;
wire x_expand_0_11;
wire n527_14;
wire n531_13;
wire n531_14;
wire n537_12;
wire n559_13;
wire n505_10;
wire n507_10;
wire n515_10;
wire n561_16;
wire n561_17;
wire n561_18;
wire n563_16;
wire n563_17;
wire n563_18;
wire n565_16;
wire n565_17;
wire n565_18;
wire n567_16;
wire n567_17;
wire n569_16;
wire n569_17;
wire n571_16;
wire n571_17;
wire n573_16;
wire n573_17;
wire n573_18;
wire n575_16;
wire n577_16;
wire n674_12;
wire n676_12;
wire n678_12;
wire n680_12;
wire n682_12;
wire n809_11;
wire n529_14;
wire n529_15;
wire n529_16;
wire n811_12;
wire n684_15;
wire n721_15;
wire n721_16;
wire n723_15;
wire n725_15;
wire n727_15;
wire n729_15;
wire n729_16;
wire n731_15;
wire n733_15;
wire n735_15;
wire in_range_7;
wire din_8_6;
wire din_8_7;
wire din_7_6;
wire din_7_7;
wire din_6_6;
wire din_6_7;
wire din_5_6;
wire din_5_7;
wire din_4_6;
wire din_4_7;
wire din_2_6;
wire din_2_7;
wire din_1_6;
wire n436_6;
wire n525_6;
wire n527_15;
wire n527_16;
wire n537_13;
wire n537_14;
wire n581_12;
wire n561_19;
wire n561_20;
wire n563_19;
wire n565_19;
wire n571_18;
wire n575_18;
wire n577_17;
wire n529_17;
wire din_7_8;
wire din_6_8;
wire din_5_8;
wire din_4_8;
wire din_2_8;
wire din_1_7;
wire n815_12;
wire n537_15;
wire n557_15;
wire n815_14;
wire n815_16;
wire n581_14;
wire n569_21;
wire n569_23;
wire n527_18;
wire x_read_addr_0_13;
wire n575_20;
wire n557_17;
wire x_expand_0_13;
wire n513_12;
wire spnum_0_7;
wire n523_12;
wire active_cnt_0_8;
wire n674_14;
wire n674_15;
wire we;
wire clear_en;
wire sp_ecb;
wire sp_flip_x;
wire sp_tag_size;
wire shift_en;
wire mag_reg;
wire x_read_addr_8_9;
wire x_read_addr_7_9;
wire x_read_addr_6_9;
wire x_read_addr_5_9;
wire x_read_addr_4_9;
wire x_read_addr_3_9;
wire x_read_addr_2_9;
wire x_read_addr_1_9;
wire x_read_addr_0_9;
wire ptrn2ba_5_2;
wire ptrn2ba_4_2;
wire ptrn2ba_3_2;
wire ptrn2ba_2_2;
wire ptrn2ba_1_2;
wire ptrn3ba_4_2;
wire ptrn3ba_3_2;
wire ptrn3ba_2_2;
wire ptrn3ba_1_2;
wire ptrn3ba_0_0_COUT;
wire n383_2;
wire n383_3;
wire n382_2;
wire n382_3;
wire n381_2;
wire n381_3;
wire n380_2;
wire n380_3;
wire n379_2;
wire n379_3;
wire n378_2;
wire n378_3;
wire n377_2;
wire n377_3;
wire n376_2;
wire n376_0_COUT;
wire n155_1_SUM;
wire n155_3;
wire n156_1_SUM;
wire n156_3;
wire n157_1_SUM;
wire n157_3;
wire n158_1_SUM;
wire n158_3;
wire n159_1_SUM;
wire n159_3;
wire n181_1_SUM;
wire n181_3;
wire n182_1_SUM;
wire n182_3;
wire n183_1_SUM;
wire n183_3;
wire n184_1_SUM;
wire n184_3;
wire n185_1_SUM;
wire n185_3;
wire pix0_27;
wire pix0_29;
wire pix0_31;
wire pix0_33;
wire pix1_27;
wire pix1_29;
wire pix1_31;
wire pix1_33;
wire pix2_27;
wire pix2_29;
wire pix2_31;
wire pix2_33;
wire pix0_35;
wire pix0_37;
wire pix1_35;
wire pix1_37;
wire pix2_35;
wire pix2_37;
wire pix0;
wire pix1;
wire pix2;
wire n815_17;
wire [3:0] pixidx;
wire [8:0] addr1a;
wire [8:0] addr2a;
wire [3:0] spgoffset_s;
wire [8:0] din;
wire [16:1] sprt_state_0;
wire [4:0] active_cnt;
wire [8:0] sp_x;
wire [3:0] sp_color;
wire [7:0] sp_y;
wire [2:0] sp_name_0;
wire [2:0] y_range_0;
wire [8:1] sp_x_9bit;
wire [15:0] ptrn;
wire [15:0] ptrn2;
wire [15:0] ptrn3;
wire [3:0] x_expand;
wire [8:1] dout1b;
wire [8:1] dout2b;
wire [5:1] ptrn2ba;
wire [4:0] ptrn3ba;
wire [17:6] DOA;
wire [17:8] DOB;
wire [17:6] DOA_0;
wire [17:8] DOB_0;
wire VCC;
wire GND;
  LUT3 n1155_s0 (
    .F(n1155_2),
    .I0(sprt_ps_s[0]),
    .I1(sp_color[0]),
    .I2(sprt_ecm_s[0]) 
);
defparam n1155_s0.INIT=8'hCA;
  LUT3 ra_data_2_s0 (
    .F(ra_data_2_2),
    .I0(dout1b[3]),
    .I1(dout2b[3]),
    .I2(y_next_r[8]) 
);
defparam ra_data_2_s0.INIT=8'hCA;
  LUT3 pix0_s36 (
    .F(pix0_18),
    .I0(ptrn[0]),
    .I1(ptrn[1]),
    .I2(pixidx[3]) 
);
defparam pix0_s36.INIT=8'hCA;
  LUT3 pix0_s37 (
    .F(pix0_19),
    .I0(ptrn[2]),
    .I1(ptrn[3]),
    .I2(pixidx[3]) 
);
defparam pix0_s37.INIT=8'hCA;
  LUT3 pix0_s38 (
    .F(pix0_20),
    .I0(ptrn[4]),
    .I1(ptrn[5]),
    .I2(pixidx[3]) 
);
defparam pix0_s38.INIT=8'hCA;
  LUT3 pix0_s39 (
    .F(pix0_21),
    .I0(ptrn[6]),
    .I1(ptrn[7]),
    .I2(pixidx[3]) 
);
defparam pix0_s39.INIT=8'hCA;
  LUT3 pix0_s40 (
    .F(pix0_22),
    .I0(ptrn[8]),
    .I1(ptrn[9]),
    .I2(pixidx[3]) 
);
defparam pix0_s40.INIT=8'hCA;
  LUT3 pix0_s41 (
    .F(pix0_23),
    .I0(ptrn[10]),
    .I1(ptrn[11]),
    .I2(pixidx[3]) 
);
defparam pix0_s41.INIT=8'hCA;
  LUT3 pix0_s42 (
    .F(pix0_24),
    .I0(ptrn[12]),
    .I1(ptrn[13]),
    .I2(pixidx[3]) 
);
defparam pix0_s42.INIT=8'hCA;
  LUT3 pix0_s43 (
    .F(pix0_25),
    .I0(ptrn[14]),
    .I1(ptrn[15]),
    .I2(pixidx[3]) 
);
defparam pix0_s43.INIT=8'hCA;
  LUT3 pix1_s36 (
    .F(pix1_18),
    .I0(ptrn2[0]),
    .I1(ptrn2[1]),
    .I2(pixidx[3]) 
);
defparam pix1_s36.INIT=8'hCA;
  LUT3 pix1_s37 (
    .F(pix1_19),
    .I0(ptrn2[2]),
    .I1(ptrn2[3]),
    .I2(pixidx[3]) 
);
defparam pix1_s37.INIT=8'hCA;
  LUT3 pix1_s38 (
    .F(pix1_20),
    .I0(ptrn2[4]),
    .I1(ptrn2[5]),
    .I2(pixidx[3]) 
);
defparam pix1_s38.INIT=8'hCA;
  LUT3 pix1_s39 (
    .F(pix1_21),
    .I0(ptrn2[6]),
    .I1(ptrn2[7]),
    .I2(pixidx[3]) 
);
defparam pix1_s39.INIT=8'hCA;
  LUT3 pix1_s40 (
    .F(pix1_22),
    .I0(ptrn2[8]),
    .I1(ptrn2[9]),
    .I2(pixidx[3]) 
);
defparam pix1_s40.INIT=8'hCA;
  LUT3 pix1_s41 (
    .F(pix1_23),
    .I0(ptrn2[10]),
    .I1(ptrn2[11]),
    .I2(pixidx[3]) 
);
defparam pix1_s41.INIT=8'hCA;
  LUT3 pix1_s42 (
    .F(pix1_24),
    .I0(ptrn2[12]),
    .I1(ptrn2[13]),
    .I2(pixidx[3]) 
);
defparam pix1_s42.INIT=8'hCA;
  LUT3 pix1_s43 (
    .F(pix1_25),
    .I0(ptrn2[14]),
    .I1(ptrn2[15]),
    .I2(pixidx[3]) 
);
defparam pix1_s43.INIT=8'hCA;
  LUT3 pix2_s36 (
    .F(pix2_18),
    .I0(ptrn3[0]),
    .I1(ptrn3[1]),
    .I2(pixidx[3]) 
);
defparam pix2_s36.INIT=8'hCA;
  LUT3 pix2_s37 (
    .F(pix2_19),
    .I0(ptrn3[2]),
    .I1(ptrn3[3]),
    .I2(pixidx[3]) 
);
defparam pix2_s37.INIT=8'hCA;
  LUT3 pix2_s38 (
    .F(pix2_20),
    .I0(ptrn3[4]),
    .I1(ptrn3[5]),
    .I2(pixidx[3]) 
);
defparam pix2_s38.INIT=8'hCA;
  LUT3 pix2_s39 (
    .F(pix2_21),
    .I0(ptrn3[6]),
    .I1(ptrn3[7]),
    .I2(pixidx[3]) 
);
defparam pix2_s39.INIT=8'hCA;
  LUT3 pix2_s40 (
    .F(pix2_22),
    .I0(ptrn3[8]),
    .I1(ptrn3[9]),
    .I2(pixidx[3]) 
);
defparam pix2_s40.INIT=8'hCA;
  LUT3 pix2_s41 (
    .F(pix2_23),
    .I0(ptrn3[10]),
    .I1(ptrn3[11]),
    .I2(pixidx[3]) 
);
defparam pix2_s41.INIT=8'hCA;
  LUT3 pix2_s42 (
    .F(pix2_24),
    .I0(ptrn3[12]),
    .I1(ptrn3[13]),
    .I2(pixidx[3]) 
);
defparam pix2_s42.INIT=8'hCA;
  LUT3 pix2_s43 (
    .F(pix2_25),
    .I0(ptrn3[14]),
    .I1(ptrn3[15]),
    .I2(pixidx[3]) 
);
defparam pix2_s43.INIT=8'hCA;
  LUT2 n1561_s0 (
    .F(n1561_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[10]) 
);
defparam n1561_s0.INIT=4'h8;
  LUT2 n1559_s0 (
    .F(n1559_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[11]) 
);
defparam n1559_s0.INIT=4'h8;
  LUT2 n1527_s0 (
    .F(n1527_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[12]) 
);
defparam n1527_s0.INIT=4'h8;
  LUT2 n1511_s0 (
    .F(n1511_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[13]) 
);
defparam n1511_s0.INIT=4'h8;
  LUT2 n1675_s0 (
    .F(n1675_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[2]) 
);
defparam n1675_s0.INIT=4'h8;
  LUT2 n1673_s0 (
    .F(n1673_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[3]) 
);
defparam n1673_s0.INIT=4'h8;
  LUT4 n672_s0 (
    .F(n672_3),
    .I0(sprt_state_0[10]),
    .I1(sprt_state_0[6]),
    .I2(sprt_state_0[8]),
    .I3(n687_3) 
);
defparam n672_s0.INIT=16'hFFFE;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(sprt_state_0[5]),
    .I1(sprt_state_0[7]),
    .I2(sprt_state_0[9]) 
);
defparam n687_s0.INIT=8'hFE;
  LUT2 n1657_s0 (
    .F(n1657_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[4]) 
);
defparam n1657_s0.INIT=4'h8;
  LUT2 n1641_s0 (
    .F(n1641_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[5]) 
);
defparam n1641_s0.INIT=4'h8;
  LUT2 n1625_s0 (
    .F(n1625_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[6]) 
);
defparam n1625_s0.INIT=4'h8;
  LUT2 n1609_s0 (
    .F(n1609_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[7]) 
);
defparam n1609_s0.INIT=4'h8;
  LUT2 n1593_s0 (
    .F(n1593_3),
    .I0(reset_n_r),
    .I1(sprt_state_0[8]) 
);
defparam n1593_s0.INIT=4'h8;
  LUT3 pixidx_0_s0 (
    .F(pixidx[0]),
    .I0(unlocked_s),
    .I1(sp_flip_x),
    .I2(x_expand[0]) 
);
defparam pixidx_0_s0.INIT=8'h78;
  LUT3 pixidx_1_s0 (
    .F(pixidx[1]),
    .I0(unlocked_s),
    .I1(sp_flip_x),
    .I2(x_expand[1]) 
);
defparam pixidx_1_s0.INIT=8'h78;
  LUT3 pixidx_2_s0 (
    .F(pixidx[2]),
    .I0(unlocked_s),
    .I1(sp_flip_x),
    .I2(x_expand[2]) 
);
defparam pixidx_2_s0.INIT=8'h78;
  LUT3 pixidx_3_s0 (
    .F(pixidx[3]),
    .I0(unlocked_s),
    .I1(sp_flip_x),
    .I2(x_expand[3]) 
);
defparam pixidx_3_s0.INIT=8'h78;
  LUT3 ra_ispix_s0 (
    .F(ra_ispix),
    .I0(dout1b[1]),
    .I1(dout2b[1]),
    .I2(y_next_r[8]) 
);
defparam ra_ispix_s0.INIT=8'hCA;
  LUT2 we1_s0 (
    .F(we1),
    .I0(y_next_r[8]),
    .I1(we) 
);
defparam we1_s0.INIT=4'h4;
  LUT2 we2_s0 (
    .F(we2),
    .I0(y_next_r[8]),
    .I1(we) 
);
defparam we2_s0.INIT=4'h8;
  LUT4 addr1a_0_s0 (
    .F(addr1a[0]),
    .I0(x_sprt_pos_s[0]),
    .I1(addr1a_0_4),
    .I2(sp_x[0]),
    .I3(y_next_r[8]) 
);
defparam addr1a_0_s0.INIT=16'h88F0;
  LUT4 addr1a_1_s0 (
    .F(addr1a[1]),
    .I0(sp_x[1]),
    .I1(x_sprt_pos_s[0]),
    .I2(addr1a_0_4),
    .I3(y_next_r[8]) 
);
defparam addr1a_1_s0.INIT=16'h3CAA;
  LUT4 addr1a_2_s0 (
    .F(addr1a[2]),
    .I0(sp_x[2]),
    .I1(x_sprt_pos_s[2]),
    .I2(x_sprt_pos_s[1]),
    .I3(y_next_r[8]) 
);
defparam addr1a_2_s0.INIT=16'h3CAA;
  LUT3 addr1a_3_s0 (
    .F(addr1a[3]),
    .I0(sp_x[3]),
    .I1(x_sprt_pos_s[2]),
    .I2(y_next_r[8]) 
);
defparam addr1a_3_s0.INIT=8'h3A;
  LUT3 addr1a_4_s0 (
    .F(addr1a[4]),
    .I0(sp_x[4]),
    .I1(x_sprt_pos_s[3]),
    .I2(y_next_r[8]) 
);
defparam addr1a_4_s0.INIT=8'hCA;
  LUT3 addr1a_5_s0 (
    .F(addr1a[5]),
    .I0(sp_x[5]),
    .I1(x_sprt_pos_s[4]),
    .I2(y_next_r[8]) 
);
defparam addr1a_5_s0.INIT=8'hCA;
  LUT3 addr1a_6_s0 (
    .F(addr1a[6]),
    .I0(sp_x[6]),
    .I1(x_sprt_pos_s[5]),
    .I2(y_next_r[8]) 
);
defparam addr1a_6_s0.INIT=8'hCA;
  LUT3 addr1a_7_s0 (
    .F(addr1a[7]),
    .I0(sp_x[7]),
    .I1(x_sprt_pos_s[6]),
    .I2(y_next_r[8]) 
);
defparam addr1a_7_s0.INIT=8'hCA;
  LUT3 addr1a_8_s0 (
    .F(addr1a[8]),
    .I0(sp_x[8]),
    .I1(x_sprt_pos_s[7]),
    .I2(y_next_r[8]) 
);
defparam addr1a_8_s0.INIT=8'hCA;
  LUT4 addr2a_0_s0 (
    .F(addr2a[0]),
    .I0(x_sprt_pos_s[0]),
    .I1(addr1a_0_4),
    .I2(sp_x[0]),
    .I3(y_next_r[8]) 
);
defparam addr2a_0_s0.INIT=16'hF088;
  LUT4 addr2a_1_s0 (
    .F(addr2a[1]),
    .I0(sp_x[1]),
    .I1(x_sprt_pos_s[0]),
    .I2(addr1a_0_4),
    .I3(y_next_r[8]) 
);
defparam addr2a_1_s0.INIT=16'hAA3C;
  LUT4 addr2a_2_s0 (
    .F(addr2a[2]),
    .I0(sp_x[2]),
    .I1(x_sprt_pos_s[2]),
    .I2(x_sprt_pos_s[1]),
    .I3(y_next_r[8]) 
);
defparam addr2a_2_s0.INIT=16'hAA3C;
  LUT3 addr2a_3_s0 (
    .F(addr2a[3]),
    .I0(x_sprt_pos_s[2]),
    .I1(sp_x[3]),
    .I2(y_next_r[8]) 
);
defparam addr2a_3_s0.INIT=8'hC5;
  LUT3 addr2a_4_s0 (
    .F(addr2a[4]),
    .I0(x_sprt_pos_s[3]),
    .I1(sp_x[4]),
    .I2(y_next_r[8]) 
);
defparam addr2a_4_s0.INIT=8'hCA;
  LUT3 addr2a_5_s0 (
    .F(addr2a[5]),
    .I0(x_sprt_pos_s[4]),
    .I1(sp_x[5]),
    .I2(y_next_r[8]) 
);
defparam addr2a_5_s0.INIT=8'hCA;
  LUT3 addr2a_6_s0 (
    .F(addr2a[6]),
    .I0(x_sprt_pos_s[5]),
    .I1(sp_x[6]),
    .I2(y_next_r[8]) 
);
defparam addr2a_6_s0.INIT=8'hCA;
  LUT3 addr2a_7_s0 (
    .F(addr2a[7]),
    .I0(x_sprt_pos_s[6]),
    .I1(sp_x[7]),
    .I2(y_next_r[8]) 
);
defparam addr2a_7_s0.INIT=8'hCA;
  LUT3 addr2a_8_s0 (
    .F(addr2a[8]),
    .I0(x_sprt_pos_s[7]),
    .I1(sp_x[8]),
    .I2(y_next_r[8]) 
);
defparam addr2a_8_s0.INIT=8'hCA;
  LUT2 n835_s1 (
    .F(n835_4),
    .I0(sprt_state_0[12]),
    .I1(sprt_state_0[14]) 
);
defparam n835_s1.INIT=4'h1;
  LUT2 n836_s1 (
    .F(n836_4),
    .I0(sprt_state_0[13]),
    .I1(sprt_state_0[14]) 
);
defparam n836_s1.INIT=4'h1;
  LUT3 n525_s1 (
    .F(n525_4),
    .I0(n525_5),
    .I1(sprt_state_0[10]),
    .I2(reset_n_r) 
);
defparam n525_s1.INIT=8'hB0;
  LUT4 n815_s2 (
    .F(n815_5),
    .I0(n815_8),
    .I1(active_cnt[4]),
    .I2(n815_14),
    .I3(reset_n_r) 
);
defparam n815_s2.INIT=16'h7F00;
  LUT2 sp_x_0_s3 (
    .F(sp_x_0_7),
    .I0(sp_x_0_8),
    .I1(reset_n_r) 
);
defparam sp_x_0_s3.INIT=4'h4;
  LUT4 spgba_sel_0_s2 (
    .F(spgba_sel_0_6),
    .I0(sprt_state_0[10]),
    .I1(sprt_state_0[6]),
    .I2(sprt_state_0[8]),
    .I3(reset_n_r) 
);
defparam spgba_sel_0_s2.INIT=16'hFE00;
  LUT4 n527_s8 (
    .F(n527_12),
    .I0(sprt_state_0[15]),
    .I1(sprt_state_0[16]),
    .I2(n527_18),
    .I3(n527_14) 
);
defparam n527_s8.INIT=16'hACFF;
  LUT2 n531_s8 (
    .F(n531_12),
    .I0(n531_13),
    .I1(n531_14) 
);
defparam n531_s8.INIT=4'hE;
  LUT3 n533_s7 (
    .F(n533_11),
    .I0(n527_18),
    .I1(sprt_state_0[13]),
    .I2(sprt_state_0[14]) 
);
defparam n533_s7.INIT=8'hF4;
  LUT3 n535_s7 (
    .F(n535_11),
    .I0(n527_18),
    .I1(sprt_state_0[12]),
    .I2(sprt_state_0[13]) 
);
defparam n535_s7.INIT=8'hF4;
  LUT4 n537_s7 (
    .F(n537_11),
    .I0(sprt_state_0[12]),
    .I1(n537_12),
    .I2(n527_18),
    .I3(sprt_state_0[11]) 
);
defparam n537_s7.INIT=16'h8F88;
  LUT3 n539_s7 (
    .F(n539_11),
    .I0(n527_18),
    .I1(sprt_state_0[10]),
    .I2(sprt_state_0[11]) 
);
defparam n539_s7.INIT=8'hF4;
  LUT4 n541_s7 (
    .F(n541_11),
    .I0(n527_18),
    .I1(sprt_state_0[9]),
    .I2(sprt_state_0[10]),
    .I3(n525_5) 
);
defparam n541_s7.INIT=16'hF444;
  LUT3 n543_s7 (
    .F(n543_11),
    .I0(n527_18),
    .I1(sprt_state_0[8]),
    .I2(sprt_state_0[9]) 
);
defparam n543_s7.INIT=8'hF4;
  LUT3 n545_s7 (
    .F(n545_11),
    .I0(n527_18),
    .I1(sprt_state_0[7]),
    .I2(sprt_state_0[8]) 
);
defparam n545_s7.INIT=8'hF4;
  LUT3 n547_s7 (
    .F(n547_11),
    .I0(n527_18),
    .I1(sprt_state_0[6]),
    .I2(sprt_state_0[7]) 
);
defparam n547_s7.INIT=8'hF4;
  LUT3 n549_s7 (
    .F(n549_11),
    .I0(n527_18),
    .I1(sprt_state_0[5]),
    .I2(sprt_state_0[6]) 
);
defparam n549_s7.INIT=8'hF4;
  LUT3 n551_s7 (
    .F(n551_11),
    .I0(n527_18),
    .I1(sprt_state_0[4]),
    .I2(sprt_state_0[5]) 
);
defparam n551_s7.INIT=8'hF4;
  LUT3 n553_s7 (
    .F(n553_11),
    .I0(n527_18),
    .I1(sprt_state_0[3]),
    .I2(sprt_state_0[4]) 
);
defparam n553_s7.INIT=8'hF4;
  LUT3 n555_s7 (
    .F(n555_11),
    .I0(n527_18),
    .I1(sprt_state_0[2]),
    .I2(sprt_state_0[3]) 
);
defparam n555_s7.INIT=8'hF4;
  LUT4 n559_s8 (
    .F(n559_12),
    .I0(n525_5),
    .I1(sprt_state_0[10]),
    .I2(n559_13),
    .I3(n815_14) 
);
defparam n559_s8.INIT=16'hFFF4;
  LUT4 n581_s6 (
    .F(n581_10),
    .I0(x_expand_0_11),
    .I1(n557_15),
    .I2(n581_14),
    .I3(n579_10) 
);
defparam n581_s6.INIT=16'hFF01;
  LUT3 n505_s5 (
    .F(n505_9),
    .I0(sp_5th_s[0]),
    .I1(n505_10),
    .I2(sprt_state[0]) 
);
defparam n505_s5.INIT=8'h60;
  LUT3 n507_s5 (
    .F(n507_9),
    .I0(n507_10),
    .I1(sp_5th_s[1]),
    .I2(sprt_state[0]) 
);
defparam n507_s5.INIT=8'h60;
  LUT4 n509_s5 (
    .F(n509_9),
    .I0(sp_5th_s[3]),
    .I1(sp_5th_s[4]),
    .I2(sp_5th_s[2]),
    .I3(sprt_state[0]) 
);
defparam n509_s5.INIT=16'h7800;
  LUT3 n511_s5 (
    .F(n511_9),
    .I0(sp_5th_s[3]),
    .I1(sp_5th_s[4]),
    .I2(sprt_state[0]) 
);
defparam n511_s5.INIT=8'h60;
  LUT4 n515_s5 (
    .F(n515_9),
    .I0(active_cnt[1]),
    .I1(n515_10),
    .I2(active_cnt[0]),
    .I3(sprt_state_0[8]) 
);
defparam n515_s5.INIT=16'h7800;
  LUT3 n517_s5 (
    .F(n517_9),
    .I0(active_cnt[1]),
    .I1(n515_10),
    .I2(sprt_state_0[8]) 
);
defparam n517_s5.INIT=8'h60;
  LUT4 n519_s5 (
    .F(n519_9),
    .I0(active_cnt[4]),
    .I1(active_cnt[3]),
    .I2(active_cnt[2]),
    .I3(sprt_state_0[8]) 
);
defparam n519_s5.INIT=16'h7800;
  LUT3 n521_s5 (
    .F(n521_9),
    .I0(active_cnt[4]),
    .I1(active_cnt[3]),
    .I2(sprt_state_0[8]) 
);
defparam n521_s5.INIT=8'h60;
  LUT4 n561_s11 (
    .F(n561_15),
    .I0(n561_16),
    .I1(n561_17),
    .I2(n561_18),
    .I3(sp_x[0]) 
);
defparam n561_s11.INIT=16'hF3FA;
  LUT4 n563_s11 (
    .F(n563_15),
    .I0(sprt_state_0[1]),
    .I1(n563_16),
    .I2(n563_17),
    .I3(n563_18) 
);
defparam n563_s11.INIT=16'hF8FF;
  LUT4 n565_s11 (
    .F(n565_15),
    .I0(n565_16),
    .I1(n565_17),
    .I2(n565_18),
    .I3(sp_x[2]) 
);
defparam n565_s11.INIT=16'hF5FC;
  LUT4 n567_s11 (
    .F(n567_15),
    .I0(n565_16),
    .I1(n567_16),
    .I2(n567_17),
    .I3(sprt_state_0[7]) 
);
defparam n567_s11.INIT=16'h1F11;
  LUT4 n569_s11 (
    .F(n569_15),
    .I0(sp_x_9bit[4]),
    .I1(sprt_state_0[7]),
    .I2(n569_16),
    .I3(n569_17) 
);
defparam n569_s11.INIT=16'hF8FF;
  LUT4 n571_s11 (
    .F(n571_15),
    .I0(sp_x_9bit[5]),
    .I1(sprt_state_0[7]),
    .I2(n571_16),
    .I3(n571_17) 
);
defparam n571_s11.INIT=16'hF8FF;
  LUT4 n573_s11 (
    .F(n573_15),
    .I0(sprt_state_0[1]),
    .I1(n573_16),
    .I2(n573_17),
    .I3(n573_18) 
);
defparam n573_s11.INIT=16'h3BF3;
  LUT4 n575_s11 (
    .F(n575_15),
    .I0(sp_x_9bit[7]),
    .I1(sprt_state_0[7]),
    .I2(n575_16),
    .I3(n575_20) 
);
defparam n575_s11.INIT=16'hFFF8;
  LUT3 n577_s11 (
    .F(n577_15),
    .I0(sp_x_9bit[8]),
    .I1(sprt_state_0[7]),
    .I2(n577_16) 
);
defparam n577_s11.INIT=8'hF8;
  LUT3 n676_s7 (
    .F(n676_11),
    .I0(sprt_state_0[8]),
    .I1(ptrn2ba[1]),
    .I2(n676_12) 
);
defparam n676_s7.INIT=8'h8F;
  LUT3 n678_s7 (
    .F(n678_11),
    .I0(sprt_state_0[8]),
    .I1(ptrn2ba[2]),
    .I2(n678_12) 
);
defparam n678_s7.INIT=8'h8F;
  LUT3 n680_s7 (
    .F(n680_11),
    .I0(sprt_state_0[8]),
    .I1(ptrn2ba[3]),
    .I2(n680_12) 
);
defparam n680_s7.INIT=8'h8F;
  LUT3 n682_s7 (
    .F(n682_11),
    .I0(sprt_state_0[8]),
    .I1(ptrn2ba[4]),
    .I2(n682_12) 
);
defparam n682_s7.INIT=8'h8F;
  LUT3 n809_s6 (
    .F(n809_10),
    .I0(x_expand[3]),
    .I1(n809_11),
    .I2(sprt_state_0[1]) 
);
defparam n809_s6.INIT=8'h60;
  LUT4 n529_s8 (
    .F(n529_13),
    .I0(n529_14),
    .I1(sprite_en_x_13),
    .I2(n529_15),
    .I3(n529_16) 
);
defparam n529_s8.INIT=16'h03DC;
  LUT3 n579_s5 (
    .F(n579_10),
    .I0(sprt_state_0[16]),
    .I1(sprite_en_x_13),
    .I2(sprt_state_0[15]) 
);
defparam n579_s5.INIT=8'hF8;
  LUT4 n811_s6 (
    .F(n811_11),
    .I0(n811_12),
    .I1(shift_en),
    .I2(mag_reg),
    .I3(sprt_state_0[1]) 
);
defparam n811_s6.INIT=16'hBEAA;
  LUT4 n684_s9 (
    .F(n684_14),
    .I0(sprt_state_0[10]),
    .I1(sprt_state_0[6]),
    .I2(sp_name_0[2]),
    .I3(n684_15) 
);
defparam n684_s9.INIT=16'hFFE0;
  LUT4 n721_s9 (
    .F(n721_14),
    .I0(sp_x_9bit[1]),
    .I1(sprt_state_0[7]),
    .I2(n721_15),
    .I3(n721_16) 
);
defparam n721_s9.INIT=16'hFF80;
  LUT4 n723_s9 (
    .F(n723_14),
    .I0(n563_17),
    .I1(x_expand_0_11),
    .I2(x_read_addr_1_9),
    .I3(n723_15) 
);
defparam n723_s9.INIT=16'hABBA;
  LUT4 n725_s9 (
    .F(n725_14),
    .I0(n565_18),
    .I1(x_expand_0_11),
    .I2(n725_15),
    .I3(x_read_addr_2_9) 
);
defparam n725_s9.INIT=16'hABBA;
  LUT4 n727_s9 (
    .F(n727_14),
    .I0(n727_15),
    .I1(sp_ecb),
    .I2(sp_x_9bit[3]),
    .I3(sprt_state_0[7]) 
);
defparam n727_s9.INIT=16'hEBAA;
  LUT4 n729_s9 (
    .F(n729_14),
    .I0(n729_15),
    .I1(x_expand_0_11),
    .I2(x_read_addr_4_9),
    .I3(n729_16) 
);
defparam n729_s9.INIT=16'hABBA;
  LUT4 n731_s9 (
    .F(n731_14),
    .I0(sp_x_9bit[5]),
    .I1(sprt_state_0[7]),
    .I2(n731_15),
    .I3(x_expand_0_11) 
);
defparam n731_s9.INIT=16'h88F8;
  LUT4 n733_s9 (
    .F(n733_14),
    .I0(sp_x_9bit[6]),
    .I1(sprt_state_0[7]),
    .I2(n733_15),
    .I3(x_expand_0_11) 
);
defparam n733_s9.INIT=16'h88F8;
  LUT4 n735_s9 (
    .F(n735_14),
    .I0(n735_15),
    .I1(x_expand_0_11),
    .I2(x_read_addr_8_9),
    .I3(x_read_addr_7_9) 
);
defparam n735_s9.INIT=16'hABBA;
  LUT4 n737_s9 (
    .F(n737_14),
    .I0(x_read_addr_8_9),
    .I1(x_expand_0_11),
    .I2(sprt_state_0[7]),
    .I3(sp_x_9bit[8]) 
);
defparam n737_s9.INIT=16'hF111;
  LUT4 in_range_s1 (
    .F(in_range),
    .I0(y_range_0[0]),
    .I1(y_range_0[1]),
    .I2(y_range_0[2]),
    .I3(in_range_7) 
);
defparam in_range_s1.INIT=16'h0100;
  LUT2 spgoffset_s_3_s5 (
    .F(spgoffset_s[3]),
    .I0(spgsize_s[0]),
    .I1(spgsize_s[1]) 
);
defparam spgoffset_s_3_s5.INIT=4'h8;
  LUT2 spgoffset_s_2_s5 (
    .F(spgoffset_s[2]),
    .I0(spgsize_s[1]),
    .I1(spgsize_s[0]) 
);
defparam spgoffset_s_2_s5.INIT=4'h4;
  LUT2 spgoffset_s_1_s4 (
    .F(spgoffset_s[1]),
    .I0(spgsize_s[0]),
    .I1(spgsize_s[1]) 
);
defparam spgoffset_s_1_s4.INIT=4'h4;
  LUT2 spgoffset_s_0_s4 (
    .F(spgoffset_s[0]),
    .I0(spgsize_s[0]),
    .I1(spgsize_s[1]) 
);
defparam spgoffset_s_0_s4.INIT=4'h1;
  LUT4 din_8_s1 (
    .F(din[8]),
    .I0(din_8_6),
    .I1(din_8_7),
    .I2(clear_en),
    .I3(ra_ispix) 
);
defparam din_8_s1.INIT=16'h0305;
  LUT4 din_7_s1 (
    .F(din[7]),
    .I0(din_7_6),
    .I1(din_7_7),
    .I2(clear_en),
    .I3(ra_ispix) 
);
defparam din_7_s1.INIT=16'h0305;
  LUT4 din_6_s1 (
    .F(din[6]),
    .I0(din_6_6),
    .I1(din_6_7),
    .I2(clear_en),
    .I3(ra_ispix) 
);
defparam din_6_s1.INIT=16'h030A;
  LUT4 din_5_s1 (
    .F(din[5]),
    .I0(din_5_6),
    .I1(din_5_7),
    .I2(clear_en),
    .I3(ra_ispix) 
);
defparam din_5_s1.INIT=16'h0305;
  LUT4 din_4_s1 (
    .F(din[4]),
    .I0(din_4_6),
    .I1(din_4_7),
    .I2(clear_en),
    .I3(ra_ispix) 
);
defparam din_4_s1.INIT=16'h0305;
  LUT4 din_2_s1 (
    .F(din[2]),
    .I0(ra_ispix),
    .I1(clear_en),
    .I2(din_2_6),
    .I3(din_2_7) 
);
defparam din_2_s1.INIT=16'hFF01;
  LUT3 din_1_s1 (
    .F(din[1]),
    .I0(din_1_6),
    .I1(ra_ispix),
    .I2(clear_en) 
);
defparam din_1_s1.INIT=8'h0E;
  LUT2 din_0_s1 (
    .F(din[0]),
    .I0(din_2_6),
    .I1(din_2_7) 
);
defparam din_0_s1.INIT=4'h4;
  LUT3 x_expand_0_s5 (
    .F(x_expand_0_10),
    .I0(n809_11),
    .I1(sprt_state_0[1]),
    .I2(x_expand_0_13) 
);
defparam x_expand_0_s5.INIT=8'hB0;
  LUT3 n438_s1 (
    .F(n438_5),
    .I0(x_expand[3]),
    .I1(x_expand[2]),
    .I2(sprt_state_0[1]) 
);
defparam n438_s1.INIT=8'h60;
  LUT4 n437_s1 (
    .F(n437_5),
    .I0(x_expand[3]),
    .I1(x_expand[2]),
    .I2(x_expand[1]),
    .I3(sprt_state_0[1]) 
);
defparam n437_s1.INIT=16'h7800;
  LUT3 n436_s1 (
    .F(n436_5),
    .I0(x_expand[0]),
    .I1(n436_6),
    .I2(sprt_state_0[1]) 
);
defparam n436_s1.INIT=8'h60;
  LUT2 addr1a_0_s1 (
    .F(addr1a_0_4),
    .I0(x_sprt_pos_s[2]),
    .I1(x_sprt_pos_s[1]) 
);
defparam addr1a_0_s1.INIT=4'h8;
  LUT4 n525_s2 (
    .F(n525_5),
    .I0(sprite_max_s[4]),
    .I1(n525_6),
    .I2(n159_3),
    .I3(in_range) 
);
defparam n525_s2.INIT=16'hF800;
  LUT4 n815_s4 (
    .F(n815_8),
    .I0(active_cnt[3]),
    .I1(active_cnt[1]),
    .I2(active_cnt[0]),
    .I3(active_cnt[2]) 
);
defparam n815_s4.INIT=16'h0100;
  LUT4 sp_x_0_s4 (
    .F(sp_x_0_8),
    .I0(sprt_state_0[7]),
    .I1(sprt_state_0[1]),
    .I2(sprt_state_0[16]),
    .I3(sprt_state_0[15]) 
);
defparam sp_x_0_s4.INIT=16'h0001;
  LUT2 x_expand_0_s6 (
    .F(x_expand_0_11),
    .I0(sprt_state_0[2]),
    .I1(sprt_state_0[1]) 
);
defparam x_expand_0_s6.INIT=4'h1;
  LUT4 n527_s10 (
    .F(n527_14),
    .I0(n531_13),
    .I1(sprt_state[0]),
    .I2(n537_12),
    .I3(sprt_state_0[12]) 
);
defparam n527_s10.INIT=16'hB0BB;
  LUT4 n531_s9 (
    .F(n531_13),
    .I0(n505_10),
    .I1(sp_5th_s[0]),
    .I2(sprt_5s_flag),
    .I3(sprt_state[0]) 
);
defparam n531_s9.INIT=16'h0700;
  LUT4 n531_s10 (
    .F(n531_14),
    .I0(n527_16),
    .I1(n529_14),
    .I2(sprt_state_0[14]),
    .I3(n527_15) 
);
defparam n531_s10.INIT=16'hFCA0;
  LUT4 n537_s8 (
    .F(n537_12),
    .I0(n185_3),
    .I1(stop_sprt_s[0]),
    .I2(n537_13),
    .I3(n537_14) 
);
defparam n537_s8.INIT=16'h0EEE;
  LUT4 n559_s9 (
    .F(n559_13),
    .I0(n529_14),
    .I1(n527_15),
    .I2(n527_16),
    .I3(sprt_state[0]) 
);
defparam n559_s9.INIT=16'hF400;
  LUT4 n505_s6 (
    .F(n505_10),
    .I0(sp_5th_s[1]),
    .I1(sp_5th_s[2]),
    .I2(sp_5th_s[3]),
    .I3(sp_5th_s[4]) 
);
defparam n505_s6.INIT=16'h8000;
  LUT3 n507_s6 (
    .F(n507_10),
    .I0(sp_5th_s[2]),
    .I1(sp_5th_s[3]),
    .I2(sp_5th_s[4]) 
);
defparam n507_s6.INIT=8'h80;
  LUT3 n515_s6 (
    .F(n515_10),
    .I0(active_cnt[4]),
    .I1(active_cnt[3]),
    .I2(active_cnt[2]) 
);
defparam n515_s6.INIT=8'h80;
  LUT4 n561_s12 (
    .F(n561_16),
    .I0(sprt_state_0[15]),
    .I1(sprt_state_0[1]),
    .I2(n561_19),
    .I3(n561_20) 
);
defparam n561_s12.INIT=16'hE000;
  LUT4 n561_s13 (
    .F(n561_17),
    .I0(sprt_state_0[1]),
    .I1(sprt_state_0[15]),
    .I2(n527_15),
    .I3(n561_16) 
);
defparam n561_s13.INIT=16'h0301;
  LUT3 n561_s14 (
    .F(n561_18),
    .I0(sp_x_9bit[1]),
    .I1(sprt_state_0[7]),
    .I2(n721_15) 
);
defparam n561_s14.INIT=8'h80;
  LUT4 n563_s12 (
    .F(n563_16),
    .I0(sp_x[2]),
    .I1(sp_x[3]),
    .I2(n561_19),
    .I3(sp_x[1]) 
);
defparam n563_s12.INIT=16'h7F80;
  LUT3 n563_s13 (
    .F(n563_17),
    .I0(sp_x_9bit[1]),
    .I1(n721_15),
    .I2(sprt_state_0[7]) 
);
defparam n563_s13.INIT=8'h60;
  LUT4 n563_s14 (
    .F(n563_18),
    .I0(n527_15),
    .I1(n563_19),
    .I2(sprt_state_0[15]),
    .I3(sp_x[1]) 
);
defparam n563_s14.INIT=16'h453F;
  LUT4 n565_s12 (
    .F(n565_16),
    .I0(n529_15),
    .I1(n527_15),
    .I2(n565_19),
    .I3(sprt_state_0[15]) 
);
defparam n565_s12.INIT=16'h0130;
  LUT4 n565_s13 (
    .F(n565_17),
    .I0(n527_16),
    .I1(sprt_state_0[1]),
    .I2(n561_19),
    .I3(sp_x[3]) 
);
defparam n565_s13.INIT=16'hE000;
  LUT4 n565_s14 (
    .F(n565_18),
    .I0(sp_ecb),
    .I1(sp_x_9bit[3]),
    .I2(sp_x_9bit[2]),
    .I3(sprt_state_0[7]) 
);
defparam n565_s14.INIT=16'hB400;
  LUT4 n567_s12 (
    .F(n567_16),
    .I0(sprt_state_0[1]),
    .I1(n527_16),
    .I2(n561_19),
    .I3(sp_x[3]) 
);
defparam n567_s12.INIT=16'h001F;
  LUT2 n567_s13 (
    .F(n567_17),
    .I0(sp_ecb),
    .I1(sp_x_9bit[3]) 
);
defparam n567_s13.INIT=4'h6;
  LUT4 n569_s12 (
    .F(n569_16),
    .I0(sp_x[5]),
    .I1(n569_23),
    .I2(sp_x[4]),
    .I3(sprt_state_0[15]) 
);
defparam n569_s12.INIT=16'h7800;
  LUT4 n569_s13 (
    .F(n569_17),
    .I0(n527_15),
    .I1(n569_21),
    .I2(sprt_state_0[1]),
    .I3(sp_x[4]) 
);
defparam n569_s13.INIT=16'h453F;
  LUT3 n571_s12 (
    .F(n571_16),
    .I0(sp_x[5]),
    .I1(n571_18),
    .I2(sprt_state_0[1]) 
);
defparam n571_s12.INIT=8'h60;
  LUT4 n571_s13 (
    .F(n571_17),
    .I0(n527_15),
    .I1(n569_23),
    .I2(sprt_state_0[15]),
    .I3(sp_x[5]) 
);
defparam n571_s13.INIT=16'h453F;
  LUT4 n573_s12 (
    .F(n573_16),
    .I0(sp_x_9bit[6]),
    .I1(sprt_state_0[7]),
    .I2(sp_x[6]),
    .I3(n527_15) 
);
defparam n573_s12.INIT=16'h0777;
  LUT4 n573_s13 (
    .F(n573_17),
    .I0(n571_18),
    .I1(sp_x[6]),
    .I2(n529_15),
    .I3(sprt_state_0[15]) 
);
defparam n573_s13.INIT=16'hC500;
  LUT4 n573_s14 (
    .F(n573_18),
    .I0(sp_x[7]),
    .I1(sp_x[8]),
    .I2(n573_17),
    .I3(sp_x[6]) 
);
defparam n573_s14.INIT=16'h0778;
  LUT4 n575_s12 (
    .F(n575_16),
    .I0(n527_16),
    .I1(sprt_state_0[1]),
    .I2(sp_x[7]),
    .I3(sp_x[8]) 
);
defparam n575_s12.INIT=16'h0E00;
  LUT4 n577_s12 (
    .F(n577_16),
    .I0(sprt_state_0[1]),
    .I1(n527_15),
    .I2(sp_x[8]),
    .I3(n577_17) 
);
defparam n577_s12.INIT=16'hFACF;
  LUT4 n674_s8 (
    .F(n674_12),
    .I0(ptrn3ba[0]),
    .I1(sprt_state_0[6]),
    .I2(sprt_state_0[10]),
    .I3(spgba_s[0]) 
);
defparam n674_s8.INIT=16'h0777;
  LUT4 n676_s8 (
    .F(n676_12),
    .I0(ptrn3ba[1]),
    .I1(sprt_state_0[6]),
    .I2(sprt_state_0[10]),
    .I3(spgba_s[1]) 
);
defparam n676_s8.INIT=16'h0777;
  LUT4 n678_s8 (
    .F(n678_12),
    .I0(ptrn3ba[2]),
    .I1(sprt_state_0[6]),
    .I2(sprt_state_0[10]),
    .I3(spgba_s[2]) 
);
defparam n678_s8.INIT=16'h0777;
  LUT4 n680_s8 (
    .F(n680_12),
    .I0(ptrn3ba[3]),
    .I1(sprt_state_0[6]),
    .I2(sprt_state_0[10]),
    .I3(sp_name_0[0]) 
);
defparam n680_s8.INIT=16'h0777;
  LUT4 n682_s8 (
    .F(n682_12),
    .I0(ptrn3ba[4]),
    .I1(sprt_state_0[6]),
    .I2(sprt_state_0[10]),
    .I3(sp_name_0[1]) 
);
defparam n682_s8.INIT=16'h0777;
  LUT4 n809_s7 (
    .F(n809_11),
    .I0(x_expand[0]),
    .I1(n809_12),
    .I2(n436_6),
    .I3(shift_en) 
);
defparam n809_s7.INIT=16'h0017;
  LUT4 n529_s9 (
    .F(n529_14),
    .I0(x_pixel_pos_next[2]),
    .I1(unlocked_s),
    .I2(sprite_en_r),
    .I3(state_x[10]) 
);
defparam n529_s9.INIT=16'hD000;
  LUT4 n529_s10 (
    .F(n529_15),
    .I0(n529_17),
    .I1(sp_x[3]),
    .I2(n581_12),
    .I3(sp_x[0]) 
);
defparam n529_s10.INIT=16'h4F00;
  LUT4 n529_s11 (
    .F(n529_16),
    .I0(sprt_state_0[16]),
    .I1(sprite_en_x_13),
    .I2(n529_15),
    .I3(sprt_state_0[15]) 
);
defparam n529_s11.INIT=16'h5374;
  LUT2 n811_s7 (
    .F(n811_12),
    .I0(mag_bit_s),
    .I1(sprt_state_0[2]) 
);
defparam n811_s7.INIT=4'h8;
  LUT2 n684_s10 (
    .F(n684_15),
    .I0(sprt_state_0[8]),
    .I1(ptrn2ba[5]) 
);
defparam n684_s10.INIT=4'h8;
  LUT3 n721_s10 (
    .F(n721_15),
    .I0(sp_ecb),
    .I1(sp_x_9bit[2]),
    .I2(sp_x_9bit[3]) 
);
defparam n721_s10.INIT=8'h40;
  LUT4 n721_s11 (
    .F(n721_16),
    .I0(x_read_addr_1_9),
    .I1(n723_15),
    .I2(x_expand_0_11),
    .I3(x_read_addr_0_9) 
);
defparam n721_s11.INIT=16'h0708;
  LUT4 n723_s10 (
    .F(n723_15),
    .I0(x_read_addr_4_9),
    .I1(x_read_addr_3_9),
    .I2(x_read_addr_2_9),
    .I3(n729_16) 
);
defparam n723_s10.INIT=16'h8000;
  LUT3 n725_s10 (
    .F(n725_15),
    .I0(x_read_addr_4_9),
    .I1(x_read_addr_3_9),
    .I2(n729_16) 
);
defparam n725_s10.INIT=8'h80;
  LUT4 n727_s10 (
    .F(n727_15),
    .I0(x_read_addr_4_9),
    .I1(n729_16),
    .I2(x_expand_0_11),
    .I3(x_read_addr_3_9) 
);
defparam n727_s10.INIT=16'h0708;
  LUT2 n729_s10 (
    .F(n729_15),
    .I0(sprt_state_0[7]),
    .I1(sp_x_9bit[4]) 
);
defparam n729_s10.INIT=4'h8;
  LUT4 n729_s11 (
    .F(n729_16),
    .I0(x_read_addr_8_9),
    .I1(x_read_addr_7_9),
    .I2(x_read_addr_6_9),
    .I3(x_read_addr_5_9) 
);
defparam n729_s11.INIT=16'h8000;
  LUT4 n731_s10 (
    .F(n731_15),
    .I0(x_read_addr_8_9),
    .I1(x_read_addr_7_9),
    .I2(x_read_addr_6_9),
    .I3(x_read_addr_5_9) 
);
defparam n731_s10.INIT=16'h7F80;
  LUT3 n733_s10 (
    .F(n733_15),
    .I0(x_read_addr_8_9),
    .I1(x_read_addr_7_9),
    .I2(x_read_addr_6_9) 
);
defparam n733_s10.INIT=8'h78;
  LUT2 n735_s10 (
    .F(n735_15),
    .I0(sprt_state_0[7]),
    .I1(sp_x_9bit[7]) 
);
defparam n735_s10.INIT=4'h8;
  LUT4 in_range_s2 (
    .F(in_range_7),
    .I0(y_range[4]),
    .I1(y_range[3]),
    .I2(mag_bit_s),
    .I3(n809_12) 
);
defparam in_range_s2.INIT=16'h31F3;
  LUT4 din_8_s2 (
    .F(din_8_6),
    .I0(sp_color[3]),
    .I1(pix0),
    .I2(sprt_ecm_s[1]),
    .I3(sprt_ecm_s[0]) 
);
defparam din_8_s2.INIT=16'h3335;
  LUT3 din_8_s3 (
    .F(din_8_7),
    .I0(dout1b[8]),
    .I1(dout2b[8]),
    .I2(y_next_r[8]) 
);
defparam din_8_s3.INIT=8'h35;
  LUT3 din_7_s2 (
    .F(din_7_6),
    .I0(pix1),
    .I1(din_7_8),
    .I2(sprt_ecm_s[0]) 
);
defparam din_7_s2.INIT=8'h53;
  LUT3 din_7_s3 (
    .F(din_7_7),
    .I0(dout1b[7]),
    .I1(dout2b[7]),
    .I2(y_next_r[8]) 
);
defparam din_7_s3.INIT=8'h35;
  LUT4 din_6_s2 (
    .F(din_6_6),
    .I0(pix2),
    .I1(sp_color[3]),
    .I2(sprt_ecm_s[0]),
    .I3(din_6_8) 
);
defparam din_6_s2.INIT=16'hC0AF;
  LUT3 din_6_s3 (
    .F(din_6_7),
    .I0(dout1b[6]),
    .I1(dout2b[6]),
    .I2(y_next_r[8]) 
);
defparam din_6_s3.INIT=8'h35;
  LUT3 din_5_s2 (
    .F(din_5_6),
    .I0(sp_color[2]),
    .I1(din_5_8),
    .I2(sprt_ecm_s[0]) 
);
defparam din_5_s2.INIT=8'h53;
  LUT3 din_5_s3 (
    .F(din_5_7),
    .I0(dout1b[5]),
    .I1(dout2b[5]),
    .I2(y_next_r[8]) 
);
defparam din_5_s3.INIT=8'h35;
  LUT3 din_4_s2 (
    .F(din_4_6),
    .I0(sp_color[1]),
    .I1(din_4_8),
    .I2(sprt_ecm_s[0]) 
);
defparam din_4_s2.INIT=8'h53;
  LUT3 din_4_s3 (
    .F(din_4_7),
    .I0(dout1b[4]),
    .I1(dout2b[4]),
    .I2(y_next_r[8]) 
);
defparam din_4_s3.INIT=8'h35;
  LUT4 din_2_s2 (
    .F(din_2_6),
    .I0(pix1),
    .I1(din_2_8),
    .I2(sprt_ecm_s[0]),
    .I3(pix0) 
);
defparam din_2_s2.INIT=16'h001F;
  LUT4 din_2_s3 (
    .F(din_2_7),
    .I0(dout1b[2]),
    .I1(dout2b[2]),
    .I2(clear_en),
    .I3(y_next_r[8]) 
);
defparam din_2_s3.INIT=16'h0C0A;
  LUT4 din_1_s2 (
    .F(din_1_6),
    .I0(sp_color[3]),
    .I1(sp_color[2]),
    .I2(din_1_7),
    .I3(din_2_6) 
);
defparam din_1_s2.INIT=16'h00EF;
  LUT3 n436_s2 (
    .F(n436_6),
    .I0(x_expand[3]),
    .I1(x_expand[2]),
    .I2(x_expand[1]) 
);
defparam n436_s2.INIT=8'h80;
  LUT4 n525_s3 (
    .F(n525_6),
    .I0(sprite_max_s[3]),
    .I1(sprite_max_s[2]),
    .I2(sprite_max_s[1]),
    .I3(sprite_max_s[0]) 
);
defparam n525_s3.INIT=16'h8000;
  LUT2 n527_s11 (
    .F(n527_15),
    .I0(sprite_en_x_13),
    .I1(sprt_state_0[16]) 
);
defparam n527_s11.INIT=4'h4;
  LUT2 n527_s12 (
    .F(n527_16),
    .I0(n529_15),
    .I1(sprt_state_0[15]) 
);
defparam n527_s12.INIT=4'h4;
  LUT4 n537_s9 (
    .F(n537_13),
    .I0(tile_dout_s[6]),
    .I1(tile_dout_s[4]),
    .I2(tile_dout_s[2]),
    .I3(tile_dout_s[3]) 
);
defparam n537_s9.INIT=16'h0100;
  LUT4 n537_s10 (
    .F(n537_14),
    .I0(tile_dout_s[7]),
    .I1(tile_dout_s[5]),
    .I2(n537_15),
    .I3(tile_dout_s[1]) 
);
defparam n537_s10.INIT=16'h1000;
  LUT2 n581_s8 (
    .F(n581_12),
    .I0(sp_x[1]),
    .I1(sp_x[2]) 
);
defparam n581_s8.INIT=4'h1;
  LUT3 n561_s15 (
    .F(n561_19),
    .I0(sp_x[4]),
    .I1(sp_x[5]),
    .I2(n571_18) 
);
defparam n561_s15.INIT=8'h80;
  LUT3 n561_s16 (
    .F(n561_20),
    .I0(sp_x[1]),
    .I1(sp_x[2]),
    .I2(sp_x[3]) 
);
defparam n561_s16.INIT=8'h80;
  LUT4 n563_s15 (
    .F(n563_19),
    .I0(sp_x[0]),
    .I1(sp_x[2]),
    .I2(sp_x[3]),
    .I3(n561_19) 
);
defparam n563_s15.INIT=16'h4000;
  LUT4 n565_s15 (
    .F(n565_19),
    .I0(sp_x[3]),
    .I1(n561_19),
    .I2(sprt_state_0[1]),
    .I3(sprt_state_0[15]) 
);
defparam n565_s15.INIT=16'h778F;
  LUT3 n571_s14 (
    .F(n571_18),
    .I0(sp_x[6]),
    .I1(sp_x[7]),
    .I2(sp_x[8]) 
);
defparam n571_s14.INIT=8'h80;
  LUT4 n575_s14 (
    .F(n575_18),
    .I0(sprt_state_0[1]),
    .I1(n529_15),
    .I2(sp_x[8]),
    .I3(sprt_state_0[15]) 
);
defparam n575_s14.INIT=16'hCF0A;
  LUT3 n577_s13 (
    .F(n577_17),
    .I0(n529_15),
    .I1(sp_x[8]),
    .I2(sprt_state_0[15]) 
);
defparam n577_s13.INIT=8'hA3;
  LUT3 n809_s8 (
    .F(n809_12),
    .I0(sp_tag_size),
    .I1(unlocked_s),
    .I2(size_bit_s) 
);
defparam n809_s8.INIT=8'h07;
  LUT4 n529_s12 (
    .F(n529_17),
    .I0(sp_x[4]),
    .I1(sp_x[5]),
    .I2(sp_x[6]),
    .I3(sp_x[7]) 
);
defparam n529_s12.INIT=16'h0001;
  LUT3 din_7_s4 (
    .F(din_7_8),
    .I0(sp_color[2]),
    .I1(sp_color[3]),
    .I2(sprt_ecm_s[1]) 
);
defparam din_7_s4.INIT=8'hCA;
  LUT4 din_6_s4 (
    .F(din_6_8),
    .I0(sp_color[1]),
    .I1(sp_color[2]),
    .I2(sprt_ecm_s[0]),
    .I3(sprt_ecm_s[1]) 
);
defparam din_6_s4.INIT=16'h03F5;
  LUT3 din_5_s4 (
    .F(din_5_8),
    .I0(sp_color[0]),
    .I1(sp_color[1]),
    .I2(sprt_ecm_s[1]) 
);
defparam din_5_s4.INIT=8'hCA;
  LUT3 din_4_s4 (
    .F(din_4_8),
    .I0(sprt_ps_s[1]),
    .I1(sp_color[0]),
    .I2(sprt_ecm_s[1]) 
);
defparam din_4_s4.INIT=8'hCA;
  LUT2 din_2_s4 (
    .F(din_2_8),
    .I0(pix2),
    .I1(sprt_ecm_s[1]) 
);
defparam din_2_s4.INIT=4'h8;
  LUT4 din_1_s3 (
    .F(din_1_7),
    .I0(sp_color[1]),
    .I1(sp_color[0]),
    .I2(sprt_ecm_s[1]),
    .I3(sprt_ecm_s[0]) 
);
defparam din_1_s3.INIT=16'h0001;
  LUT4 n815_s8 (
    .F(n815_12),
    .I0(shift_en),
    .I1(x_expand[0]),
    .I2(n809_12),
    .I3(n436_6) 
);
defparam n815_s8.INIT=16'h1400;
  LUT2 n537_s11 (
    .F(n537_15),
    .I0(row30_s),
    .I1(tile_dout_s[0]) 
);
defparam n537_s11.INIT=4'h4;
  LUT4 n557_s10 (
    .F(n557_15),
    .I0(sprt_state_0[2]),
    .I1(n815_16),
    .I2(n561_19),
    .I3(n815_12) 
);
defparam n557_s10.INIT=16'h5540;
  LUT4 n815_s9 (
    .F(n815_14),
    .I0(n815_16),
    .I1(n561_19),
    .I2(n815_12),
    .I3(sprt_state_0[1]) 
);
defparam n815_s9.INIT=16'hF800;
  LUT4 n815_s10 (
    .F(n815_16),
    .I0(sp_x[3]),
    .I1(sp_x[0]),
    .I2(sp_x[1]),
    .I3(sp_x[2]) 
);
defparam n815_s10.INIT=16'h0004;
  LUT4 n581_s9 (
    .F(n581_14),
    .I0(sp_x[3]),
    .I1(sp_x[1]),
    .I2(sp_x[2]),
    .I3(sp_x[0]) 
);
defparam n581_s9.INIT=16'hFE01;
  LUT4 n569_s16 (
    .F(n569_21),
    .I0(sp_x[5]),
    .I1(sp_x[6]),
    .I2(sp_x[7]),
    .I3(sp_x[8]) 
);
defparam n569_s16.INIT=16'h8000;
  LUT4 n569_s17 (
    .F(n569_23),
    .I0(n529_15),
    .I1(sp_x[6]),
    .I2(sp_x[7]),
    .I3(sp_x[8]) 
);
defparam n569_s17.INIT=16'h4000;
  LUT4 n527_s13 (
    .F(n527_18),
    .I0(n529_14),
    .I1(n527_15),
    .I2(n529_15),
    .I3(sprt_state_0[15]) 
);
defparam n527_s13.INIT=16'hB0BB;
  LUT3 x_read_addr_0_s7 (
    .F(x_read_addr_0_13),
    .I0(reset_n_r),
    .I1(sprt_state_0[7]),
    .I2(x_expand_0_13) 
);
defparam x_read_addr_0_s7.INIT=8'hF8;
  LUT4 n575_s15 (
    .F(n575_20),
    .I0(sprite_en_x_13),
    .I1(sprt_state_0[16]),
    .I2(n575_18),
    .I3(sp_x[7]) 
);
defparam n575_s15.INIT=16'hF400;
  LUT4 n557_s11 (
    .F(n557_17),
    .I0(n557_15),
    .I1(n527_18),
    .I2(sprt_state_0[2]),
    .I3(sprt_state_0[1]) 
);
defparam n557_s11.INIT=16'h7770;
  LUT3 x_expand_0_s7 (
    .F(x_expand_0_13),
    .I0(sprt_state_0[2]),
    .I1(sprt_state_0[1]),
    .I2(reset_n_r) 
);
defparam x_expand_0_s7.INIT=8'hE0;
  LUT4 din_3_s2 (
    .F(din[3]),
    .I0(clear_en),
    .I1(n1155_2),
    .I2(ra_data_2_2),
    .I3(ra_ispix) 
);
defparam din_3_s2.INIT=16'h5044;
  LUT4 n513_s7 (
    .F(n513_12),
    .I0(reset_n_r),
    .I1(sp_5th_s[4]),
    .I2(sprt_state[0]),
    .I3(sprt_state_0[16]) 
);
defparam n513_s7.INIT=16'h646C;
  LUT3 spnum_0_s3 (
    .F(spnum_0_7),
    .I0(reset_n_r),
    .I1(sprt_state[0]),
    .I2(sprt_state_0[16]) 
);
defparam spnum_0_s3.INIT=8'hA8;
  LUT4 n523_s7 (
    .F(n523_12),
    .I0(reset_n_r),
    .I1(sprt_state_0[16]),
    .I2(active_cnt[4]),
    .I3(sprt_state_0[8]) 
);
defparam n523_s7.INIT=16'h5A70;
  LUT3 active_cnt_0_s3 (
    .F(active_cnt_0_8),
    .I0(reset_n_r),
    .I1(sprt_state_0[16]),
    .I2(sprt_state_0[8]) 
);
defparam active_cnt_0_s3.INIT=8'hA8;
  LUT2 n674_s9 (
    .F(n674_14),
    .I0(n674_15),
    .I1(n674_12) 
);
defparam n674_s9.INIT=4'hB;
  LUT4 n674_s10 (
    .F(n674_15),
    .I0(GND),
    .I1(spgba_s[0]),
    .I2(ptrn2ba_1_2),
    .I3(sprt_state_0[8]) 
);
defparam n674_s10.INIT=16'h9600;
  DFFS sprt_state_16_s0 (
    .Q(sprt_state_0[16]),
    .D(n527_12),
    .CLK(clk_50_w),
    .SET(n9_5) 
);
  DFFR sprt_state_15_s0 (
    .Q(sprt_state_0[15]),
    .D(n529_13),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_14_s0 (
    .Q(sprt_state_0[14]),
    .D(n531_12),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_13_s0 (
    .Q(sprt_state_0[13]),
    .D(n533_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_12_s0 (
    .Q(sprt_state_0[12]),
    .D(n535_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_11_s0 (
    .Q(sprt_state_0[11]),
    .D(n537_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_10_s0 (
    .Q(sprt_state_0[10]),
    .D(n539_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_9_s0 (
    .Q(sprt_state_0[9]),
    .D(n541_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_8_s0 (
    .Q(sprt_state_0[8]),
    .D(n543_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_7_s0 (
    .Q(sprt_state_0[7]),
    .D(n545_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_6_s0 (
    .Q(sprt_state_0[6]),
    .D(n547_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_5_s0 (
    .Q(sprt_state_0[5]),
    .D(n549_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_4_s0 (
    .Q(sprt_state_0[4]),
    .D(n551_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_3_s0 (
    .Q(sprt_state_0[3]),
    .D(n553_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_2_s0 (
    .Q(sprt_state_0[2]),
    .D(n555_11),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_1_s0 (
    .Q(sprt_state_0[1]),
    .D(n557_17),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFR sprt_state_0_s0 (
    .Q(sprt_state[0]),
    .D(n559_12),
    .CLK(clk_50_w),
    .RESET(n9_5) 
);
  DFFE we_s0 (
    .Q(we),
    .D(n581_10),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE clear_en_s0 (
    .Q(clear_en),
    .D(n579_10),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE sp_att_byte_0_s0 (
    .Q(sp_att_byte[0]),
    .D(n835_4),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE sp_att_byte_1_s0 (
    .Q(sp_att_byte[1]),
    .D(n836_4),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE vram_mux_sel_s0 (
    .Q(vram_mux_sel),
    .D(n672_3),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFE ptrn_byte_sel_s0 (
    .Q(ptrn_byte_sel),
    .D(n687_3),
    .CLK(clk_50_w),
    .CE(reset_n_r) 
);
  DFFRE sprt_5s_flag_s0 (
    .Q(sprt_5s_flag),
    .D(in_range),
    .CLK(clk_50_w),
    .CE(reset_n_r),
    .RESET(n525_4) 
);
  DFFRE report5th_r_s0 (
    .Q(report5th_r),
    .D(n815_17),
    .CLK(clk_50_w),
    .CE(reset_n_r),
    .RESET(n815_5) 
);
  DFFE spnum_0_s0 (
    .Q(sp_5th_s[0]),
    .D(n505_9),
    .CLK(clk_50_w),
    .CE(spnum_0_7) 
);
  DFFE spnum_1_s0 (
    .Q(sp_5th_s[1]),
    .D(n507_9),
    .CLK(clk_50_w),
    .CE(spnum_0_7) 
);
  DFFE spnum_2_s0 (
    .Q(sp_5th_s[2]),
    .D(n509_9),
    .CLK(clk_50_w),
    .CE(spnum_0_7) 
);
  DFFE spnum_3_s0 (
    .Q(sp_5th_s[3]),
    .D(n511_9),
    .CLK(clk_50_w),
    .CE(spnum_0_7) 
);
  DFFE active_cnt_0_s0 (
    .Q(active_cnt[0]),
    .D(n515_9),
    .CLK(clk_50_w),
    .CE(active_cnt_0_8) 
);
  DFFE active_cnt_1_s0 (
    .Q(active_cnt[1]),
    .D(n517_9),
    .CLK(clk_50_w),
    .CE(active_cnt_0_8) 
);
  DFFE active_cnt_2_s0 (
    .Q(active_cnt[2]),
    .D(n519_9),
    .CLK(clk_50_w),
    .CE(active_cnt_0_8) 
);
  DFFE active_cnt_3_s0 (
    .Q(active_cnt[3]),
    .D(n521_9),
    .CLK(clk_50_w),
    .CE(active_cnt_0_8) 
);
  DFFE sp_x_0_s0 (
    .Q(sp_x[0]),
    .D(n561_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_x_1_s0 (
    .Q(sp_x[1]),
    .D(n563_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_x_2_s0 (
    .Q(sp_x[2]),
    .D(n565_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_x_3_s0 (
    .Q(sp_x[3]),
    .D(n567_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_x_4_s0 (
    .Q(sp_x[4]),
    .D(n569_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_x_5_s0 (
    .Q(sp_x[5]),
    .D(n571_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_x_6_s0 (
    .Q(sp_x[6]),
    .D(n573_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_x_7_s0 (
    .Q(sp_x[7]),
    .D(n575_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_x_8_s0 (
    .Q(sp_x[8]),
    .D(n577_15),
    .CLK(clk_50_w),
    .CE(sp_x_0_7) 
);
  DFFE sp_ecb_s0 (
    .Q(sp_ecb),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1511_3) 
);
  DFFE sp_flip_x_s0 (
    .Q(sp_flip_x),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1511_3) 
);
  DFFE sp_flip_y_s0 (
    .Q(sp_flip_y),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1511_3) 
);
  DFFE sp_tag_size_s0 (
    .Q(sp_tag_size),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1511_3) 
);
  DFFE sp_color_0_s0 (
    .Q(sp_color[0]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1511_3) 
);
  DFFE sp_color_1_s0 (
    .Q(sp_color[1]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1511_3) 
);
  DFFE sp_color_2_s0 (
    .Q(sp_color[2]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1511_3) 
);
  DFFE sp_color_3_s0 (
    .Q(sp_color[3]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1511_3) 
);
  DFFE sp_y_0_s0 (
    .Q(sp_y[0]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1527_3) 
);
  DFFE sp_y_1_s0 (
    .Q(sp_y[1]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1527_3) 
);
  DFFE sp_y_2_s0 (
    .Q(sp_y[2]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1527_3) 
);
  DFFE sp_y_3_s0 (
    .Q(sp_y[3]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1527_3) 
);
  DFFE sp_y_4_s0 (
    .Q(sp_y[4]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1527_3) 
);
  DFFE sp_y_5_s0 (
    .Q(sp_y[5]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1527_3) 
);
  DFFE sp_y_6_s0 (
    .Q(sp_y[6]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1527_3) 
);
  DFFE sp_y_7_s0 (
    .Q(sp_y[7]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1527_3) 
);
  DFFE sp_name_0_s0 (
    .Q(sp_name_0[0]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE sp_name_1_s0 (
    .Q(sp_name_0[1]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE sp_name_2_s0 (
    .Q(sp_name_0[2]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE sp_name_3_s0 (
    .Q(sp_name[3]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE sp_name_4_s0 (
    .Q(sp_name[4]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE sp_name_5_s0 (
    .Q(sp_name[5]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE sp_name_6_s0 (
    .Q(sp_name[6]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE sp_name_7_s0 (
    .Q(sp_name[7]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE y_range_0_s0 (
    .Q(y_range_0[0]),
    .D(n376_2),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE y_range_1_s0 (
    .Q(y_range_0[1]),
    .D(n377_2),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE y_range_2_s0 (
    .Q(y_range_0[2]),
    .D(n378_2),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE y_range_3_s0 (
    .Q(y_range[3]),
    .D(n379_2),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE y_range_4_s0 (
    .Q(y_range[4]),
    .D(n380_2),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE y_range_5_s0 (
    .Q(y_range[5]),
    .D(n381_2),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE y_range_6_s0 (
    .Q(y_range[6]),
    .D(n382_2),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE y_range_7_s0 (
    .Q(y_range[7]),
    .D(n383_2),
    .CLK(clk_50_w),
    .CE(n1559_3) 
);
  DFFE sp_x_9bit_1_s0 (
    .Q(sp_x_9bit[1]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1561_3) 
);
  DFFE sp_x_9bit_2_s0 (
    .Q(sp_x_9bit[2]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1561_3) 
);
  DFFE sp_x_9bit_3_s0 (
    .Q(sp_x_9bit[3]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1561_3) 
);
  DFFE sp_x_9bit_4_s0 (
    .Q(sp_x_9bit[4]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1561_3) 
);
  DFFE sp_x_9bit_5_s0 (
    .Q(sp_x_9bit[5]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1561_3) 
);
  DFFE sp_x_9bit_6_s0 (
    .Q(sp_x_9bit[6]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1561_3) 
);
  DFFE sp_x_9bit_7_s0 (
    .Q(sp_x_9bit[7]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1561_3) 
);
  DFFE sp_x_9bit_8_s0 (
    .Q(sp_x_9bit[8]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1561_3) 
);
  DFFE spgba_sel_0_s0 (
    .Q(spgba_sel[0]),
    .D(n674_14),
    .CLK(clk_50_w),
    .CE(spgba_sel_0_6) 
);
  DFFE spgba_sel_1_s0 (
    .Q(spgba_sel[1]),
    .D(n676_11),
    .CLK(clk_50_w),
    .CE(spgba_sel_0_6) 
);
  DFFE spgba_sel_2_s0 (
    .Q(spgba_sel[2]),
    .D(n678_11),
    .CLK(clk_50_w),
    .CE(spgba_sel_0_6) 
);
  DFFE spgba_sel_3_s0 (
    .Q(spgba_sel[3]),
    .D(n680_11),
    .CLK(clk_50_w),
    .CE(spgba_sel_0_6) 
);
  DFFE spgba_sel_4_s0 (
    .Q(spgba_sel[4]),
    .D(n682_11),
    .CLK(clk_50_w),
    .CE(spgba_sel_0_6) 
);
  DFFE spgba_sel_5_s0 (
    .Q(spgba_sel[5]),
    .D(n684_14),
    .CLK(clk_50_w),
    .CE(spgba_sel_0_6) 
);
  DFFE ptrn_0_s0 (
    .Q(ptrn[0]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1593_3) 
);
  DFFE ptrn_1_s0 (
    .Q(ptrn[1]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1593_3) 
);
  DFFE ptrn_2_s0 (
    .Q(ptrn[2]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1593_3) 
);
  DFFE ptrn_3_s0 (
    .Q(ptrn[3]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1593_3) 
);
  DFFE ptrn_4_s0 (
    .Q(ptrn[4]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1593_3) 
);
  DFFE ptrn_5_s0 (
    .Q(ptrn[5]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1593_3) 
);
  DFFE ptrn_6_s0 (
    .Q(ptrn[6]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1593_3) 
);
  DFFE ptrn_7_s0 (
    .Q(ptrn[7]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1593_3) 
);
  DFFE ptrn_8_s0 (
    .Q(ptrn[8]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1609_3) 
);
  DFFE ptrn_9_s0 (
    .Q(ptrn[9]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1609_3) 
);
  DFFE ptrn_10_s0 (
    .Q(ptrn[10]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1609_3) 
);
  DFFE ptrn_11_s0 (
    .Q(ptrn[11]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1609_3) 
);
  DFFE ptrn_12_s0 (
    .Q(ptrn[12]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1609_3) 
);
  DFFE ptrn_13_s0 (
    .Q(ptrn[13]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1609_3) 
);
  DFFE ptrn_14_s0 (
    .Q(ptrn[14]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1609_3) 
);
  DFFE ptrn_15_s0 (
    .Q(ptrn[15]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1609_3) 
);
  DFFE ptrn2_0_s0 (
    .Q(ptrn2[0]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1625_3) 
);
  DFFE ptrn2_1_s0 (
    .Q(ptrn2[1]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1625_3) 
);
  DFFE ptrn2_2_s0 (
    .Q(ptrn2[2]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1625_3) 
);
  DFFE ptrn2_3_s0 (
    .Q(ptrn2[3]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1625_3) 
);
  DFFE ptrn2_4_s0 (
    .Q(ptrn2[4]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1625_3) 
);
  DFFE ptrn2_5_s0 (
    .Q(ptrn2[5]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1625_3) 
);
  DFFE ptrn2_6_s0 (
    .Q(ptrn2[6]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1625_3) 
);
  DFFE ptrn2_7_s0 (
    .Q(ptrn2[7]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1625_3) 
);
  DFFE ptrn2_8_s0 (
    .Q(ptrn2[8]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1641_3) 
);
  DFFE ptrn2_9_s0 (
    .Q(ptrn2[9]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1641_3) 
);
  DFFE ptrn2_10_s0 (
    .Q(ptrn2[10]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1641_3) 
);
  DFFE ptrn2_11_s0 (
    .Q(ptrn2[11]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1641_3) 
);
  DFFE ptrn2_12_s0 (
    .Q(ptrn2[12]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1641_3) 
);
  DFFE ptrn2_13_s0 (
    .Q(ptrn2[13]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1641_3) 
);
  DFFE ptrn2_14_s0 (
    .Q(ptrn2[14]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1641_3) 
);
  DFFE ptrn2_15_s0 (
    .Q(ptrn2[15]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1641_3) 
);
  DFFE ptrn3_0_s0 (
    .Q(ptrn3[0]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1657_3) 
);
  DFFE ptrn3_1_s0 (
    .Q(ptrn3[1]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1657_3) 
);
  DFFE ptrn3_2_s0 (
    .Q(ptrn3[2]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1657_3) 
);
  DFFE ptrn3_3_s0 (
    .Q(ptrn3[3]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1657_3) 
);
  DFFE ptrn3_4_s0 (
    .Q(ptrn3[4]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1657_3) 
);
  DFFE ptrn3_5_s0 (
    .Q(ptrn3[5]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1657_3) 
);
  DFFE ptrn3_6_s0 (
    .Q(ptrn3[6]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1657_3) 
);
  DFFE ptrn3_7_s0 (
    .Q(ptrn3[7]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1657_3) 
);
  DFFE ptrn3_8_s0 (
    .Q(ptrn3[8]),
    .D(tile_dout_s[0]),
    .CLK(clk_50_w),
    .CE(n1673_3) 
);
  DFFE ptrn3_9_s0 (
    .Q(ptrn3[9]),
    .D(tile_dout_s[1]),
    .CLK(clk_50_w),
    .CE(n1673_3) 
);
  DFFE ptrn3_10_s0 (
    .Q(ptrn3[10]),
    .D(tile_dout_s[2]),
    .CLK(clk_50_w),
    .CE(n1673_3) 
);
  DFFE ptrn3_11_s0 (
    .Q(ptrn3[11]),
    .D(tile_dout_s[3]),
    .CLK(clk_50_w),
    .CE(n1673_3) 
);
  DFFE ptrn3_12_s0 (
    .Q(ptrn3[12]),
    .D(tile_dout_s[4]),
    .CLK(clk_50_w),
    .CE(n1673_3) 
);
  DFFE ptrn3_13_s0 (
    .Q(ptrn3[13]),
    .D(tile_dout_s[5]),
    .CLK(clk_50_w),
    .CE(n1673_3) 
);
  DFFE ptrn3_14_s0 (
    .Q(ptrn3[14]),
    .D(tile_dout_s[6]),
    .CLK(clk_50_w),
    .CE(n1673_3) 
);
  DFFE ptrn3_15_s0 (
    .Q(ptrn3[15]),
    .D(tile_dout_s[7]),
    .CLK(clk_50_w),
    .CE(n1673_3) 
);
  DFFE x_expand_0_s0 (
    .Q(x_expand[0]),
    .D(n436_5),
    .CLK(clk_50_w),
    .CE(x_expand_0_10) 
);
  DFFE x_expand_1_s0 (
    .Q(x_expand[1]),
    .D(n437_5),
    .CLK(clk_50_w),
    .CE(x_expand_0_10) 
);
  DFFE x_expand_2_s0 (
    .Q(x_expand[2]),
    .D(n438_5),
    .CLK(clk_50_w),
    .CE(x_expand_0_10) 
);
  DFFE x_expand_3_s0 (
    .Q(x_expand[3]),
    .D(n809_10),
    .CLK(clk_50_w),
    .CE(x_expand_0_13) 
);
  DFFE shift_en_s0 (
    .Q(shift_en),
    .D(n811_11),
    .CLK(clk_50_w),
    .CE(x_expand_0_13) 
);
  DFFE mag_reg_s0 (
    .Q(mag_reg),
    .D(mag_bit_s),
    .CLK(clk_50_w),
    .CE(n1675_3) 
);
  DFFE x_read_addr_8_s5 (
    .Q(x_read_addr_8_9),
    .D(n737_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFFE x_read_addr_7_s5 (
    .Q(x_read_addr_7_9),
    .D(n735_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFFE x_read_addr_6_s5 (
    .Q(x_read_addr_6_9),
    .D(n733_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFFE x_read_addr_5_s5 (
    .Q(x_read_addr_5_9),
    .D(n731_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFFE x_read_addr_4_s5 (
    .Q(x_read_addr_4_9),
    .D(n729_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFFE x_read_addr_3_s5 (
    .Q(x_read_addr_3_9),
    .D(n727_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFFE x_read_addr_2_s5 (
    .Q(x_read_addr_2_9),
    .D(n725_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFFE x_read_addr_1_s5 (
    .Q(x_read_addr_1_9),
    .D(n723_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFFE x_read_addr_0_s5 (
    .Q(x_read_addr_0_9),
    .D(n721_14),
    .CLK(clk_50_w),
    .CE(x_read_addr_0_13) 
);
  DFF spnum_4_s2 (
    .Q(sp_5th_s[4]),
    .D(n513_12),
    .CLK(clk_50_w) 
);
defparam spnum_4_s2.INIT=1'b0;
  DFF active_cnt_4_s2 (
    .Q(active_cnt[4]),
    .D(n523_12),
    .CLK(clk_50_w) 
);
defparam active_cnt_4_s2.INIT=1'b0;
  DPX9B linebuf1_linebuf1_0_0_s (
    .DOA({DOA[17:9],dout1a_0,dout1a_1,DOA[6],dout1a_3,dout1a_4,dout1a_5,dout1a_6,dout1a_7,dout1a_8}),
    .DOB({DOB[17:8],dout1b[1],dout1b[2],dout1b[3],dout1b[4],dout1b[5],dout1b[6],dout1b[7],dout1b[8]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,din[0],din[1],din[2],din[3],din[4],din[5],din[6],din[7],din[8]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,addr1a[0],addr1a[1],addr1a[2],addr1a[3],addr1a[4],addr1a[5],addr1a[6],addr1a[7],addr1a[8],GND,GND,GND}),
    .ADB({GND,GND,x_read_addr_0_9,x_read_addr_1_9,x_read_addr_2_9,x_read_addr_3_9,x_read_addr_4_9,x_read_addr_5_9,x_read_addr_6_9,x_read_addr_7_9,x_read_addr_8_9,GND,GND,GND}),
    .WREA(we1),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam linebuf1_linebuf1_0_0_s.BIT_WIDTH_0=9;
defparam linebuf1_linebuf1_0_0_s.BIT_WIDTH_1=9;
defparam linebuf1_linebuf1_0_0_s.READ_MODE0=1'b0;
defparam linebuf1_linebuf1_0_0_s.READ_MODE1=1'b0;
defparam linebuf1_linebuf1_0_0_s.RESET_MODE="SYNC";
defparam linebuf1_linebuf1_0_0_s.WRITE_MODE0=2'b10;
defparam linebuf1_linebuf1_0_0_s.WRITE_MODE1=2'b10;
defparam linebuf1_linebuf1_0_0_s.BLK_SEL_0=3'b000;
defparam linebuf1_linebuf1_0_0_s.BLK_SEL_1=3'b000;
  DPX9B linebuf2_linebuf2_0_0_s (
    .DOA({DOA_0[17:9],dout2a_0,dout2a_1,DOA_0[6],dout2a_3,dout2a_4,dout2a_5,dout2a_6,dout2a_7,dout2a_8}),
    .DOB({DOB_0[17:8],dout2b[1],dout2b[2],dout2b[3],dout2b[4],dout2b[5],dout2b[6],dout2b[7],dout2b[8]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,din[0],din[1],din[2],din[3],din[4],din[5],din[6],din[7],din[8]}),
    .DIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,addr2a[0],addr2a[1],addr2a[2],addr2a[3],addr2a[4],addr2a[5],addr2a[6],addr2a[7],addr2a[8],GND,GND,GND}),
    .ADB({GND,GND,x_read_addr_0_9,x_read_addr_1_9,x_read_addr_2_9,x_read_addr_3_9,x_read_addr_4_9,x_read_addr_5_9,x_read_addr_6_9,x_read_addr_7_9,x_read_addr_8_9,GND,GND,GND}),
    .WREA(we2),
    .WREB(GND),
    .CLKA(clk_50_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam linebuf2_linebuf2_0_0_s.BIT_WIDTH_0=9;
defparam linebuf2_linebuf2_0_0_s.BIT_WIDTH_1=9;
defparam linebuf2_linebuf2_0_0_s.READ_MODE0=1'b0;
defparam linebuf2_linebuf2_0_0_s.READ_MODE1=1'b0;
defparam linebuf2_linebuf2_0_0_s.RESET_MODE="SYNC";
defparam linebuf2_linebuf2_0_0_s.WRITE_MODE0=2'b10;
defparam linebuf2_linebuf2_0_0_s.WRITE_MODE1=2'b10;
defparam linebuf2_linebuf2_0_0_s.BLK_SEL_0=3'b000;
defparam linebuf2_linebuf2_0_0_s.BLK_SEL_1=3'b000;
  ALU ptrn2ba_5_s (
    .SUM(ptrn2ba[5]),
    .COUT(ptrn2ba_5_2),
    .I0(sp_name_0[2]),
    .I1(spgoffset_s[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam ptrn2ba_5_s.ALU_MODE=0;
  ALU ptrn2ba_4_s (
    .SUM(ptrn2ba[4]),
    .COUT(ptrn2ba_4_2),
    .I0(sp_name_0[1]),
    .I1(spgoffset_s[2]),
    .I3(GND),
    .CIN(ptrn2ba_5_2) 
);
defparam ptrn2ba_4_s.ALU_MODE=0;
  ALU ptrn2ba_3_s (
    .SUM(ptrn2ba[3]),
    .COUT(ptrn2ba_3_2),
    .I0(sp_name_0[0]),
    .I1(spgoffset_s[1]),
    .I3(GND),
    .CIN(ptrn2ba_4_2) 
);
defparam ptrn2ba_3_s.ALU_MODE=0;
  ALU ptrn2ba_2_s (
    .SUM(ptrn2ba[2]),
    .COUT(ptrn2ba_2_2),
    .I0(spgba_s[2]),
    .I1(spgoffset_s[0]),
    .I3(GND),
    .CIN(ptrn2ba_3_2) 
);
defparam ptrn2ba_2_s.ALU_MODE=0;
  ALU ptrn2ba_1_s (
    .SUM(ptrn2ba[1]),
    .COUT(ptrn2ba_1_2),
    .I0(spgba_s[1]),
    .I1(GND),
    .I3(GND),
    .CIN(ptrn2ba_2_2) 
);
defparam ptrn2ba_1_s.ALU_MODE=0;
  ALU ptrn3ba_4_s (
    .SUM(ptrn3ba[4]),
    .COUT(ptrn3ba_4_2),
    .I0(sp_name_0[1]),
    .I1(spgoffset_s[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam ptrn3ba_4_s.ALU_MODE=0;
  ALU ptrn3ba_3_s (
    .SUM(ptrn3ba[3]),
    .COUT(ptrn3ba_3_2),
    .I0(sp_name_0[0]),
    .I1(spgoffset_s[2]),
    .I3(GND),
    .CIN(ptrn3ba_4_2) 
);
defparam ptrn3ba_3_s.ALU_MODE=0;
  ALU ptrn3ba_2_s (
    .SUM(ptrn3ba[2]),
    .COUT(ptrn3ba_2_2),
    .I0(spgba_s[2]),
    .I1(spgoffset_s[1]),
    .I3(GND),
    .CIN(ptrn3ba_3_2) 
);
defparam ptrn3ba_2_s.ALU_MODE=0;
  ALU ptrn3ba_1_s (
    .SUM(ptrn3ba[1]),
    .COUT(ptrn3ba_1_2),
    .I0(spgba_s[1]),
    .I1(spgoffset_s[0]),
    .I3(GND),
    .CIN(ptrn3ba_2_2) 
);
defparam ptrn3ba_1_s.ALU_MODE=0;
  ALU ptrn3ba_0_s (
    .SUM(ptrn3ba[0]),
    .COUT(ptrn3ba_0_0_COUT),
    .I0(spgba_s[0]),
    .I1(GND),
    .I3(GND),
    .CIN(ptrn3ba_1_2) 
);
defparam ptrn3ba_0_s.ALU_MODE=0;
  ALU n383_s (
    .SUM(n383_2),
    .COUT(n383_3),
    .I0(y_sprt_pos_s[7]),
    .I1(sp_y[7]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n383_s.ALU_MODE=1;
  ALU n382_s (
    .SUM(n382_2),
    .COUT(n382_3),
    .I0(y_sprt_pos_s[6]),
    .I1(sp_y[6]),
    .I3(GND),
    .CIN(n383_3) 
);
defparam n382_s.ALU_MODE=1;
  ALU n381_s (
    .SUM(n381_2),
    .COUT(n381_3),
    .I0(y_sprt_pos_s[5]),
    .I1(sp_y[5]),
    .I3(GND),
    .CIN(n382_3) 
);
defparam n381_s.ALU_MODE=1;
  ALU n380_s (
    .SUM(n380_2),
    .COUT(n380_3),
    .I0(y_sprt_pos_s[4]),
    .I1(sp_y[4]),
    .I3(GND),
    .CIN(n381_3) 
);
defparam n380_s.ALU_MODE=1;
  ALU n379_s (
    .SUM(n379_2),
    .COUT(n379_3),
    .I0(y_sprt_pos_s[3]),
    .I1(sp_y[3]),
    .I3(GND),
    .CIN(n380_3) 
);
defparam n379_s.ALU_MODE=1;
  ALU n378_s (
    .SUM(n378_2),
    .COUT(n378_3),
    .I0(y_sprt_pos_s[2]),
    .I1(sp_y[2]),
    .I3(GND),
    .CIN(n379_3) 
);
defparam n378_s.ALU_MODE=1;
  ALU n377_s (
    .SUM(n377_2),
    .COUT(n377_3),
    .I0(y_sprt_pos_s[1]),
    .I1(sp_y[1]),
    .I3(GND),
    .CIN(n378_3) 
);
defparam n377_s.ALU_MODE=1;
  ALU n376_s (
    .SUM(n376_2),
    .COUT(n376_0_COUT),
    .I0(y_sprt_pos_s[0]),
    .I1(sp_y[0]),
    .I3(GND),
    .CIN(n377_3) 
);
defparam n376_s.ALU_MODE=1;
  ALU n155_s0 (
    .SUM(n155_1_SUM),
    .COUT(n155_3),
    .I0(active_cnt[4]),
    .I1(sprite_max_s[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n155_s0.ALU_MODE=3;
  ALU n156_s0 (
    .SUM(n156_1_SUM),
    .COUT(n156_3),
    .I0(active_cnt[3]),
    .I1(sprite_max_s[3]),
    .I3(GND),
    .CIN(n155_3) 
);
defparam n156_s0.ALU_MODE=3;
  ALU n157_s0 (
    .SUM(n157_1_SUM),
    .COUT(n157_3),
    .I0(active_cnt[2]),
    .I1(sprite_max_s[2]),
    .I3(GND),
    .CIN(n156_3) 
);
defparam n157_s0.ALU_MODE=3;
  ALU n158_s0 (
    .SUM(n158_1_SUM),
    .COUT(n158_3),
    .I0(active_cnt[1]),
    .I1(sprite_max_s[1]),
    .I3(GND),
    .CIN(n157_3) 
);
defparam n158_s0.ALU_MODE=3;
  ALU n159_s0 (
    .SUM(n159_1_SUM),
    .COUT(n159_3),
    .I0(active_cnt[0]),
    .I1(sprite_max_s[0]),
    .I3(GND),
    .CIN(n158_3) 
);
defparam n159_s0.ALU_MODE=3;
  ALU n181_s0 (
    .SUM(n181_1_SUM),
    .COUT(n181_3),
    .I0(sp_5th_s[4]),
    .I1(stop_sprt_s[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n181_s0.ALU_MODE=3;
  ALU n182_s0 (
    .SUM(n182_1_SUM),
    .COUT(n182_3),
    .I0(sp_5th_s[3]),
    .I1(stop_sprt_s[4]),
    .I3(GND),
    .CIN(n181_3) 
);
defparam n182_s0.ALU_MODE=3;
  ALU n183_s0 (
    .SUM(n183_1_SUM),
    .COUT(n183_3),
    .I0(sp_5th_s[2]),
    .I1(stop_sprt_s[3]),
    .I3(GND),
    .CIN(n182_3) 
);
defparam n183_s0.ALU_MODE=3;
  ALU n184_s0 (
    .SUM(n184_1_SUM),
    .COUT(n184_3),
    .I0(sp_5th_s[1]),
    .I1(stop_sprt_s[2]),
    .I3(GND),
    .CIN(n183_3) 
);
defparam n184_s0.ALU_MODE=3;
  ALU n185_s0 (
    .SUM(n185_1_SUM),
    .COUT(n185_3),
    .I0(sp_5th_s[0]),
    .I1(stop_sprt_s[1]),
    .I3(GND),
    .CIN(n184_3) 
);
defparam n185_s0.ALU_MODE=3;
  MUX2_LUT5 pix0_s32 (
    .O(pix0_27),
    .I0(pix0_18),
    .I1(pix0_19),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix0_s33 (
    .O(pix0_29),
    .I0(pix0_20),
    .I1(pix0_21),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix0_s34 (
    .O(pix0_31),
    .I0(pix0_22),
    .I1(pix0_23),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix0_s35 (
    .O(pix0_33),
    .I0(pix0_24),
    .I1(pix0_25),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix1_s32 (
    .O(pix1_27),
    .I0(pix1_18),
    .I1(pix1_19),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix1_s33 (
    .O(pix1_29),
    .I0(pix1_20),
    .I1(pix1_21),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix1_s34 (
    .O(pix1_31),
    .I0(pix1_22),
    .I1(pix1_23),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix1_s35 (
    .O(pix1_33),
    .I0(pix1_24),
    .I1(pix1_25),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix2_s32 (
    .O(pix2_27),
    .I0(pix2_18),
    .I1(pix2_19),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix2_s33 (
    .O(pix2_29),
    .I0(pix2_20),
    .I1(pix2_21),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix2_s34 (
    .O(pix2_31),
    .I0(pix2_22),
    .I1(pix2_23),
    .S0(pixidx[2]) 
);
  MUX2_LUT5 pix2_s35 (
    .O(pix2_33),
    .I0(pix2_24),
    .I1(pix2_25),
    .S0(pixidx[2]) 
);
  MUX2_LUT6 pix0_s30 (
    .O(pix0_35),
    .I0(pix0_27),
    .I1(pix0_29),
    .S0(pixidx[1]) 
);
  MUX2_LUT6 pix0_s31 (
    .O(pix0_37),
    .I0(pix0_31),
    .I1(pix0_33),
    .S0(pixidx[1]) 
);
  MUX2_LUT6 pix1_s30 (
    .O(pix1_35),
    .I0(pix1_27),
    .I1(pix1_29),
    .S0(pixidx[1]) 
);
  MUX2_LUT6 pix1_s31 (
    .O(pix1_37),
    .I0(pix1_31),
    .I1(pix1_33),
    .S0(pixidx[1]) 
);
  MUX2_LUT6 pix2_s30 (
    .O(pix2_35),
    .I0(pix2_27),
    .I1(pix2_29),
    .S0(pixidx[1]) 
);
  MUX2_LUT6 pix2_s31 (
    .O(pix2_37),
    .I0(pix2_31),
    .I1(pix2_33),
    .S0(pixidx[1]) 
);
  MUX2_LUT7 pix0_s29 (
    .O(pix0),
    .I0(pix0_35),
    .I1(pix0_37),
    .S0(pixidx[0]) 
);
  MUX2_LUT7 pix1_s29 (
    .O(pix1),
    .I0(pix1_35),
    .I1(pix1_37),
    .S0(pixidx[0]) 
);
  MUX2_LUT7 pix2_s29 (
    .O(pix2),
    .I0(pix2_35),
    .I1(pix2_37),
    .S0(pixidx[0]) 
);
  INV n815_s11 (
    .O(n815_17),
    .I(reportmax_s) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_sprites */
module f18a_color (
  clk_25_w,
  clk_50_w,
  col_we_s,
  in_margin_s,
  soft_blank_s,
  \linebuf2_DOL_155_G[0]_2 ,
  \linebuf1_DOL_155_G[0]_2 ,
  \linebuf2_DOL_186_G[0]_2 ,
  \linebuf2_DOL_217_G[0]_2 ,
  \linebuf1_DOL_186_G[0]_2 ,
  \linebuf1_DOL_217_G[0]_2 ,
  \linebuf2_DOL_124_G[0]_2 ,
  \linebuf1_DOL_124_G[0]_2 ,
  \linebuf2_DOL_93_G[0]_2 ,
  \linebuf1_DOL_93_G[0]_2 ,
  \linebuf2_DOL_62_G[0]_2 ,
  \linebuf1_DOL_62_G[0]_2 ,
  \linebuf2_DOL_31_G[0]_2 ,
  \linebuf1_DOL_31_G[0]_2 ,
  \linebuf2_DOL_0_G[0]_2 ,
  \linebuf1_DOL_0_G[0]_2 ,
  col_addr_cpu_s,
  col_din_s,
  tile_ps_s,
  dout2a_1,
  dout2a_3,
  dout2a_4,
  dout2a_5,
  dout2a_6,
  dout2a_7,
  dout2a_8,
  dout1a_1,
  dout1a_3,
  dout1a_4,
  dout1a_5,
  dout1a_6,
  dout1a_7,
  dout1a_8,
  y_next_r,
  textbg_s,
  \WREAREG_G[0] ,
  \colram_tile_b_s[3]_ADBREG_G ,
  \colram_tile_b_s[3]_ADAREG_G ,
  colram_9395_DIAREG_G,
  tile_b_s,
  tile_g_s,
  tile_r_s,
  col_dout_s
)
;
input clk_25_w;
input clk_50_w;
input col_we_s;
input in_margin_s;
input soft_blank_s;
input \linebuf2_DOL_155_G[0]_2 ;
input \linebuf1_DOL_155_G[0]_2 ;
input \linebuf2_DOL_186_G[0]_2 ;
input \linebuf2_DOL_217_G[0]_2 ;
input \linebuf1_DOL_186_G[0]_2 ;
input \linebuf1_DOL_217_G[0]_2 ;
input \linebuf2_DOL_124_G[0]_2 ;
input \linebuf1_DOL_124_G[0]_2 ;
input \linebuf2_DOL_93_G[0]_2 ;
input \linebuf1_DOL_93_G[0]_2 ;
input \linebuf2_DOL_62_G[0]_2 ;
input \linebuf1_DOL_62_G[0]_2 ;
input \linebuf2_DOL_31_G[0]_2 ;
input \linebuf1_DOL_31_G[0]_2 ;
input \linebuf2_DOL_0_G[0]_2 ;
input \linebuf1_DOL_0_G[0]_2 ;
input [5:0] col_addr_cpu_s;
input [11:0] col_din_s;
input [3:2] tile_ps_s;
input dout2a_1;
input dout2a_3;
input dout2a_4;
input dout2a_5;
input dout2a_6;
input dout2a_7;
input dout2a_8;
input dout1a_1;
input dout1a_3;
input dout1a_4;
input dout1a_5;
input dout1a_6;
input dout1a_7;
input dout1a_8;
input [8:8] y_next_r;
input [3:0] textbg_s;
output \WREAREG_G[0] ;
output [5:0] \colram_tile_b_s[3]_ADBREG_G ;
output [5:0] \colram_tile_b_s[3]_ADAREG_G ;
output [11:0] colram_9395_DIAREG_G;
output [3:0] tile_b_s;
output [3:0] tile_g_s;
output [3:0] tile_r_s;
output [11:0] col_dout_s;
wire addr2_next_0_4;
wire addr2_next_0_5;
wire addr2_next_0_6;
wire addr2_next_1_4;
wire addr2_next_1_5;
wire addr2_next_2_4;
wire addr2_next_2_5;
wire addr2_next_3_4;
wire addr2_next_3_5;
wire addr2_next_4_4;
wire addr2_next_4_5;
wire addr2_next_5_4;
wire addr2_next_5_5;
wire addr2_next_0_7;
wire addr2_next_0_8;
wire addr2_next_0_9;
wire addr2_next_0_10;
wire addr2_next_1_6;
wire addr2_next_2_6;
wire addr2_next_3_6;
wire addr2_next_4_6;
wire addr2_next_5_6;
wire addr2_next_0_11;
wire [5:0] addr2_next;
wire [15:12] DOA;
wire [15:12] DOB;
wire VCC;
wire GND;
  LUT3 addr2_next_0_s0 (
    .F(addr2_next[0]),
    .I0(addr2_next_0_4),
    .I1(addr2_next_0_5),
    .I2(addr2_next_0_6) 
);
defparam addr2_next_0_s0.INIT=8'h35;
  LUT3 addr2_next_1_s0 (
    .F(addr2_next[1]),
    .I0(addr2_next_1_4),
    .I1(addr2_next_1_5),
    .I2(addr2_next_0_6) 
);
defparam addr2_next_1_s0.INIT=8'h35;
  LUT3 addr2_next_2_s0 (
    .F(addr2_next[2]),
    .I0(addr2_next_2_4),
    .I1(addr2_next_2_5),
    .I2(addr2_next_0_6) 
);
defparam addr2_next_2_s0.INIT=8'h35;
  LUT3 addr2_next_3_s0 (
    .F(addr2_next[3]),
    .I0(addr2_next_3_4),
    .I1(addr2_next_3_5),
    .I2(addr2_next_0_6) 
);
defparam addr2_next_3_s0.INIT=8'h35;
  LUT3 addr2_next_4_s0 (
    .F(addr2_next[4]),
    .I0(addr2_next_4_4),
    .I1(addr2_next_4_5),
    .I2(addr2_next_0_6) 
);
defparam addr2_next_4_s0.INIT=8'h35;
  LUT3 addr2_next_5_s0 (
    .F(addr2_next[5]),
    .I0(addr2_next_5_4),
    .I1(addr2_next_5_5),
    .I2(addr2_next_0_6) 
);
defparam addr2_next_5_s0.INIT=8'h35;
  LUT3 addr2_next_0_s1 (
    .F(addr2_next_0_4),
    .I0(tile_ps_s[2]),
    .I1(addr2_next_0_7),
    .I2(addr2_next_0_8) 
);
defparam addr2_next_0_s1.INIT=8'hC5;
  LUT3 addr2_next_0_s2 (
    .F(addr2_next_0_5),
    .I0(dout2a_3),
    .I1(dout1a_3),
    .I2(y_next_r[8]) 
);
defparam addr2_next_0_s2.INIT=8'h35;
  LUT4 addr2_next_0_s3 (
    .F(addr2_next_0_6),
    .I0(addr2_next_0_9),
    .I1(addr2_next_0_10),
    .I2(in_margin_s),
    .I3(soft_blank_s) 
);
defparam addr2_next_0_s3.INIT=16'h0E00;
  LUT3 addr2_next_1_s1 (
    .F(addr2_next_1_4),
    .I0(tile_ps_s[3]),
    .I1(addr2_next_1_6),
    .I2(addr2_next_0_8) 
);
defparam addr2_next_1_s1.INIT=8'hC5;
  LUT3 addr2_next_1_s2 (
    .F(addr2_next_1_5),
    .I0(dout2a_4),
    .I1(dout1a_4),
    .I2(y_next_r[8]) 
);
defparam addr2_next_1_s2.INIT=8'h35;
  LUT3 addr2_next_2_s1 (
    .F(addr2_next_2_4),
    .I0(textbg_s[0]),
    .I1(addr2_next_2_6),
    .I2(addr2_next_0_8) 
);
defparam addr2_next_2_s1.INIT=8'hC5;
  LUT3 addr2_next_2_s2 (
    .F(addr2_next_2_5),
    .I0(dout2a_5),
    .I1(dout1a_5),
    .I2(y_next_r[8]) 
);
defparam addr2_next_2_s2.INIT=8'h35;
  LUT3 addr2_next_3_s1 (
    .F(addr2_next_3_4),
    .I0(textbg_s[1]),
    .I1(addr2_next_3_6),
    .I2(addr2_next_0_8) 
);
defparam addr2_next_3_s1.INIT=8'hC5;
  LUT3 addr2_next_3_s2 (
    .F(addr2_next_3_5),
    .I0(dout2a_6),
    .I1(dout1a_6),
    .I2(y_next_r[8]) 
);
defparam addr2_next_3_s2.INIT=8'h35;
  LUT3 addr2_next_4_s1 (
    .F(addr2_next_4_4),
    .I0(textbg_s[2]),
    .I1(addr2_next_4_6),
    .I2(addr2_next_0_8) 
);
defparam addr2_next_4_s1.INIT=8'hC5;
  LUT3 addr2_next_4_s2 (
    .F(addr2_next_4_5),
    .I0(dout2a_7),
    .I1(dout1a_7),
    .I2(y_next_r[8]) 
);
defparam addr2_next_4_s2.INIT=8'h35;
  LUT3 addr2_next_5_s1 (
    .F(addr2_next_5_4),
    .I0(textbg_s[3]),
    .I1(addr2_next_5_6),
    .I2(addr2_next_0_8) 
);
defparam addr2_next_5_s1.INIT=8'hC5;
  LUT3 addr2_next_5_s2 (
    .F(addr2_next_5_5),
    .I0(dout2a_8),
    .I1(dout1a_8),
    .I2(y_next_r[8]) 
);
defparam addr2_next_5_s2.INIT=8'h35;
  LUT3 addr2_next_0_s4 (
    .F(addr2_next_0_7),
    .I0(\linebuf2_DOL_155_G[0]_2 ),
    .I1(\linebuf1_DOL_155_G[0]_2 ),
    .I2(y_next_r[8]) 
);
defparam addr2_next_0_s4.INIT=8'h35;
  LUT3 addr2_next_0_s5 (
    .F(addr2_next_0_8),
    .I0(in_margin_s),
    .I1(addr2_next_0_11),
    .I2(soft_blank_s) 
);
defparam addr2_next_0_s5.INIT=8'h10;
  LUT4 addr2_next_0_s6 (
    .F(addr2_next_0_9),
    .I0(\linebuf2_DOL_186_G[0]_2 ),
    .I1(\linebuf2_DOL_217_G[0]_2 ),
    .I2(y_next_r[8]),
    .I3(dout2a_1) 
);
defparam addr2_next_0_s6.INIT=16'h0700;
  LUT4 addr2_next_0_s7 (
    .F(addr2_next_0_10),
    .I0(\linebuf1_DOL_186_G[0]_2 ),
    .I1(\linebuf1_DOL_217_G[0]_2 ),
    .I2(y_next_r[8]),
    .I3(dout1a_1) 
);
defparam addr2_next_0_s7.INIT=16'h7000;
  LUT3 addr2_next_1_s3 (
    .F(addr2_next_1_6),
    .I0(\linebuf2_DOL_124_G[0]_2 ),
    .I1(\linebuf1_DOL_124_G[0]_2 ),
    .I2(y_next_r[8]) 
);
defparam addr2_next_1_s3.INIT=8'h35;
  LUT3 addr2_next_2_s3 (
    .F(addr2_next_2_6),
    .I0(\linebuf2_DOL_93_G[0]_2 ),
    .I1(\linebuf1_DOL_93_G[0]_2 ),
    .I2(y_next_r[8]) 
);
defparam addr2_next_2_s3.INIT=8'h35;
  LUT3 addr2_next_3_s3 (
    .F(addr2_next_3_6),
    .I0(\linebuf2_DOL_62_G[0]_2 ),
    .I1(\linebuf1_DOL_62_G[0]_2 ),
    .I2(y_next_r[8]) 
);
defparam addr2_next_3_s3.INIT=8'h35;
  LUT3 addr2_next_4_s3 (
    .F(addr2_next_4_6),
    .I0(\linebuf2_DOL_31_G[0]_2 ),
    .I1(\linebuf1_DOL_31_G[0]_2 ),
    .I2(y_next_r[8]) 
);
defparam addr2_next_4_s3.INIT=8'h35;
  LUT3 addr2_next_5_s3 (
    .F(addr2_next_5_6),
    .I0(\linebuf2_DOL_0_G[0]_2 ),
    .I1(\linebuf1_DOL_0_G[0]_2 ),
    .I2(y_next_r[8]) 
);
defparam addr2_next_5_s3.INIT=8'h35;
  LUT3 addr2_next_0_s8 (
    .F(addr2_next_0_11),
    .I0(\linebuf1_DOL_217_G[0]_2 ),
    .I1(\linebuf2_DOL_217_G[0]_2 ),
    .I2(y_next_r[8]) 
);
defparam addr2_next_0_s8.INIT=8'h53;
  DFF \colram_tile_b_s[3]_ADBREG_G_0_s  (
    .Q(\colram_tile_b_s[3]_ADBREG_G [0]),
    .D(addr2_next[5]),
    .CLK(clk_25_w) 
);
  DFF \colram_tile_b_s[3]_ADBREG_G_1_s  (
    .Q(\colram_tile_b_s[3]_ADBREG_G [1]),
    .D(addr2_next[4]),
    .CLK(clk_25_w) 
);
  DFF \colram_tile_b_s[3]_ADBREG_G_2_s  (
    .Q(\colram_tile_b_s[3]_ADBREG_G [2]),
    .D(addr2_next[3]),
    .CLK(clk_25_w) 
);
  DFF \colram_tile_b_s[3]_ADBREG_G_3_s  (
    .Q(\colram_tile_b_s[3]_ADBREG_G [3]),
    .D(addr2_next[2]),
    .CLK(clk_25_w) 
);
  DFF \colram_tile_b_s[3]_ADBREG_G_4_s  (
    .Q(\colram_tile_b_s[3]_ADBREG_G [4]),
    .D(addr2_next[1]),
    .CLK(clk_25_w) 
);
  DFF \colram_tile_b_s[3]_ADBREG_G_5_s  (
    .Q(\colram_tile_b_s[3]_ADBREG_G [5]),
    .D(addr2_next[0]),
    .CLK(clk_25_w) 
);
  DFF \colram_tile_b_s[3]_ADAREG_G_0_s  (
    .Q(\colram_tile_b_s[3]_ADAREG_G [0]),
    .D(col_addr_cpu_s[5]),
    .CLK(clk_50_w) 
);
  DFF \colram_tile_b_s[3]_ADAREG_G_1_s  (
    .Q(\colram_tile_b_s[3]_ADAREG_G [1]),
    .D(col_addr_cpu_s[4]),
    .CLK(clk_50_w) 
);
  DFF \colram_tile_b_s[3]_ADAREG_G_2_s  (
    .Q(\colram_tile_b_s[3]_ADAREG_G [2]),
    .D(col_addr_cpu_s[3]),
    .CLK(clk_50_w) 
);
  DFF \colram_tile_b_s[3]_ADAREG_G_3_s  (
    .Q(\colram_tile_b_s[3]_ADAREG_G [3]),
    .D(col_addr_cpu_s[2]),
    .CLK(clk_50_w) 
);
  DFF \colram_tile_b_s[3]_ADAREG_G_4_s  (
    .Q(\colram_tile_b_s[3]_ADAREG_G [4]),
    .D(col_addr_cpu_s[1]),
    .CLK(clk_50_w) 
);
  DFF \colram_tile_b_s[3]_ADAREG_G_5_s  (
    .Q(\colram_tile_b_s[3]_ADAREG_G [5]),
    .D(col_addr_cpu_s[0]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_0_s (
    .Q(colram_9395_DIAREG_G[0]),
    .D(col_din_s[11]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_1_s (
    .Q(colram_9395_DIAREG_G[1]),
    .D(col_din_s[10]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_2_s (
    .Q(colram_9395_DIAREG_G[2]),
    .D(col_din_s[9]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_3_s (
    .Q(colram_9395_DIAREG_G[3]),
    .D(col_din_s[8]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_4_s (
    .Q(colram_9395_DIAREG_G[4]),
    .D(col_din_s[7]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_5_s (
    .Q(colram_9395_DIAREG_G[5]),
    .D(col_din_s[6]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_6_s (
    .Q(colram_9395_DIAREG_G[6]),
    .D(col_din_s[5]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_7_s (
    .Q(colram_9395_DIAREG_G[7]),
    .D(col_din_s[4]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_8_s (
    .Q(colram_9395_DIAREG_G[8]),
    .D(col_din_s[3]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_9_s (
    .Q(colram_9395_DIAREG_G[9]),
    .D(col_din_s[2]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_10_s (
    .Q(colram_9395_DIAREG_G[10]),
    .D(col_din_s[1]),
    .CLK(clk_50_w) 
);
  DFF colram_9395_DIAREG_G_11_s (
    .Q(colram_9395_DIAREG_G[11]),
    .D(col_din_s[0]),
    .CLK(clk_50_w) 
);
  DFF \WREAREG_G[0]_s  (
    .Q(\WREAREG_G[0] ),
    .D(col_we_s),
    .CLK(clk_50_w) 
);
  DPB colram_colram_0_0_s (
    .DOA({DOA[15:12],tile_r_s[0],tile_r_s[1],tile_r_s[2],tile_r_s[3],tile_g_s[0],tile_g_s[1],tile_g_s[2],tile_g_s[3],tile_b_s[0],tile_b_s[1],tile_b_s[2],tile_b_s[3]}),
    .DOB({DOB[15:12],col_dout_s[0],col_dout_s[1],col_dout_s[2],col_dout_s[3],col_dout_s[4],col_dout_s[5],col_dout_s[6],col_dout_s[7],col_dout_s[8],col_dout_s[9],col_dout_s[10],col_dout_s[11]}),
    .DIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .DIB({GND,GND,GND,GND,col_din_s[0],col_din_s[1],col_din_s[2],col_din_s[3],col_din_s[4],col_din_s[5],col_din_s[6],col_din_s[7],col_din_s[8],col_din_s[9],col_din_s[10],col_din_s[11]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,addr2_next[0],addr2_next[1],addr2_next[2],addr2_next[3],addr2_next[4],addr2_next[5],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,GND,col_addr_cpu_s[0],col_addr_cpu_s[1],col_addr_cpu_s[2],col_addr_cpu_s[3],col_addr_cpu_s[4],col_addr_cpu_s[5],GND,GND,VCC,VCC}),
    .WREA(GND),
    .WREB(col_we_s),
    .CLKA(clk_25_w),
    .CLKB(clk_50_w),
    .CEA(VCC),
    .CEB(VCC),
    .OCEA(GND),
    .OCEB(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam colram_colram_0_0_s.BIT_WIDTH_0=16;
defparam colram_colram_0_0_s.BIT_WIDTH_1=16;
defparam colram_colram_0_0_s.INIT_RAM_00=256'h0FFF0CCC0C5C02B20ED60DC30F760F5404EF0D54076F054F05D602C300000000;
defparam colram_colram_0_0_s.INIT_RAM_01=256'h0FFF00000C5C00000DC300000CCC000004EF00000D540000054F000002C30000;
defparam colram_colram_0_0_s.INIT_RAM_02=256'h0FFF0FF50F5F0F5505FF05F5055F05550AAA0A500A0A0A0000AA00A0000A0000;
defparam colram_colram_0_0_s.INIT_RAM_03=256'h0FFF00000A5000000A0A00000A00000000AA000000A00000000A000005550000;
defparam colram_colram_0_0_s.READ_MODE0=1'b0;
defparam colram_colram_0_0_s.READ_MODE1=1'b0;
defparam colram_colram_0_0_s.RESET_MODE="SYNC";
defparam colram_colram_0_0_s.WRITE_MODE0=2'b01;
defparam colram_colram_0_0_s.WRITE_MODE1=2'b10;
defparam colram_colram_0_0_s.BLK_SEL_0=3'b000;
defparam colram_colram_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_color */
module f18a_version (
  clk_25_w,
  clk_50_w,
  intr_en_s,
  n9_5,
  blank_s,
  n924_6,
  raster_y_s,
  raster_x_s,
  red_s,
  display_r,
  override_s,
  addr_r,
  override_g_s
)
;
input clk_25_w;
input clk_50_w;
input intr_en_s;
input n9_5;
input blank_s;
input n924_6;
input [9:6] raster_y_s;
input [9:4] raster_x_s;
input [2:2] red_s;
output display_r;
output override_s;
output [9:0] addr_r;
output [0:0] override_g_s;
wire n1094_3;
wire timer_x_7_2;
wire timer_x_6_2;
wire timer_x_5_2;
wire timer_x_4_2;
wire timer_x_3_2;
wire timer_x_2_2;
wire timer_x_1_2;
wire timer_x_0_0_COUT;
wire timer_x_8_6;
wire [8:0] timer_r;
wire [7:0] timer_x;
wire VCC;
wire GND;
  LUT2 n1094_s0 (
    .F(n1094_3),
    .I0(timer_r[0]),
    .I1(timer_r[1]) 
);
defparam n1094_s0.INIT=4'h8;
  LUT2 override_s_s (
    .F(override_s),
    .I0(blank_s),
    .I1(red_s[2]) 
);
defparam override_s_s.INIT=4'hE;
  LUT3 override_g_s_0_s (
    .F(override_g_s[0]),
    .I0(red_s[2]),
    .I1(n924_6),
    .I2(blank_s) 
);
defparam override_g_s_0_s.INIT=8'h0E;
  DFF addr_r_1_s0 (
    .Q(addr_r[1]),
    .D(raster_y_s[7]),
    .CLK(clk_25_w) 
);
  DFF addr_r_2_s0 (
    .Q(addr_r[2]),
    .D(raster_y_s[8]),
    .CLK(clk_25_w) 
);
  DFF addr_r_3_s0 (
    .Q(addr_r[3]),
    .D(raster_y_s[9]),
    .CLK(clk_25_w) 
);
  DFF addr_r_4_s0 (
    .Q(addr_r[4]),
    .D(raster_x_s[4]),
    .CLK(clk_25_w) 
);
  DFF addr_r_5_s0 (
    .Q(addr_r[5]),
    .D(raster_x_s[5]),
    .CLK(clk_25_w) 
);
  DFF addr_r_6_s0 (
    .Q(addr_r[6]),
    .D(raster_x_s[6]),
    .CLK(clk_25_w) 
);
  DFF addr_r_7_s0 (
    .Q(addr_r[7]),
    .D(raster_x_s[7]),
    .CLK(clk_25_w) 
);
  DFF addr_r_8_s0 (
    .Q(addr_r[8]),
    .D(raster_x_s[8]),
    .CLK(clk_25_w) 
);
  DFF addr_r_9_s0 (
    .Q(addr_r[9]),
    .D(raster_x_s[9]),
    .CLK(clk_25_w) 
);
  DFFRE timer_r_0_s0 (
    .Q(timer_r[0]),
    .D(timer_x[0]),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_0_s0.INIT=1'b0;
  DFFRE timer_r_1_s0 (
    .Q(timer_r[1]),
    .D(timer_x[1]),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_1_s0.INIT=1'b0;
  DFFRE timer_r_2_s0 (
    .Q(timer_r[2]),
    .D(timer_x[2]),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_2_s0.INIT=1'b0;
  DFFRE timer_r_3_s0 (
    .Q(timer_r[3]),
    .D(timer_x[3]),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_3_s0.INIT=1'b0;
  DFFRE timer_r_4_s0 (
    .Q(timer_r[4]),
    .D(timer_x[4]),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_4_s0.INIT=1'b0;
  DFFRE timer_r_5_s0 (
    .Q(timer_r[5]),
    .D(timer_x[5]),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_5_s0.INIT=1'b0;
  DFFRE timer_r_6_s0 (
    .Q(timer_r[6]),
    .D(timer_x[6]),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_6_s0.INIT=1'b0;
  DFFRE timer_r_7_s0 (
    .Q(timer_r[7]),
    .D(timer_x[7]),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_7_s0.INIT=1'b0;
  DFFRE timer_r_8_s0 (
    .Q(timer_r[8]),
    .D(timer_x_8_6),
    .CLK(clk_50_w),
    .CE(intr_en_s),
    .RESET(n9_5) 
);
defparam timer_r_8_s0.INIT=1'b0;
  DFFSE display_r_s0 (
    .Q(display_r),
    .D(GND),
    .CLK(clk_50_w),
    .CE(n1094_3),
    .SET(n9_5) 
);
defparam display_r_s0.INIT=1'b1;
  DFF addr_r_0_s0 (
    .Q(addr_r[0]),
    .D(raster_y_s[6]),
    .CLK(clk_25_w) 
);
  ALU timer_x_7_s (
    .SUM(timer_x[7]),
    .COUT(timer_x_7_2),
    .I0(timer_r[7]),
    .I1(timer_r[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam timer_x_7_s.ALU_MODE=0;
  ALU timer_x_6_s (
    .SUM(timer_x[6]),
    .COUT(timer_x_6_2),
    .I0(timer_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(timer_x_7_2) 
);
defparam timer_x_6_s.ALU_MODE=0;
  ALU timer_x_5_s (
    .SUM(timer_x[5]),
    .COUT(timer_x_5_2),
    .I0(timer_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(timer_x_6_2) 
);
defparam timer_x_5_s.ALU_MODE=0;
  ALU timer_x_4_s (
    .SUM(timer_x[4]),
    .COUT(timer_x_4_2),
    .I0(timer_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(timer_x_5_2) 
);
defparam timer_x_4_s.ALU_MODE=0;
  ALU timer_x_3_s (
    .SUM(timer_x[3]),
    .COUT(timer_x_3_2),
    .I0(timer_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(timer_x_4_2) 
);
defparam timer_x_3_s.ALU_MODE=0;
  ALU timer_x_2_s (
    .SUM(timer_x[2]),
    .COUT(timer_x_2_2),
    .I0(timer_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(timer_x_3_2) 
);
defparam timer_x_2_s.ALU_MODE=0;
  ALU timer_x_1_s (
    .SUM(timer_x[1]),
    .COUT(timer_x_1_2),
    .I0(timer_r[1]),
    .I1(GND),
    .I3(GND),
    .CIN(timer_x_2_2) 
);
defparam timer_x_1_s.ALU_MODE=0;
  ALU timer_x_0_s (
    .SUM(timer_x[0]),
    .COUT(timer_x_0_0_COUT),
    .I0(timer_r[0]),
    .I1(GND),
    .I3(GND),
    .CIN(timer_x_1_2) 
);
defparam timer_x_0_s.ALU_MODE=0;
  INV timer_x_8_s2 (
    .O(timer_x_8_6),
    .I(timer_r[8]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_version */
module f18a_core (
  scanlines_6,
  clk_50_w,
  clk_25_w,
  reset_n_r,
  maxspr_n_d,
  csw_n_d,
  csr_n_d,
  mode_d,
  spi_miso_d,
  cd_in,
  blank_w,
  hsync_d,
  vsync_d,
  int_n_d,
  spi_clk_d,
  spi_cs_d,
  n150_6,
  red_d,
  grn_d_0,
  grn_d_1,
  grn_d_3,
  blu_d,
  red_s_0,
  red_s_1,
  red_s_3,
  grn_s,
  blu_s_0,
  blu_s_1,
  blu_s_3,
  cd_out_s,
  spi_dout
)
;
input scanlines_6;
input clk_50_w;
input clk_25_w;
input reset_n_r;
input maxspr_n_d;
input csw_n_d;
input csr_n_d;
input mode_d;
input spi_miso_d;
input [7:0] cd_in;
output blank_w;
output hsync_d;
output vsync_d;
output int_n_d;
output spi_clk_d;
output spi_cs_d;
output n150_6;
output [1:1] red_d;
output grn_d_0;
output grn_d_1;
output grn_d_3;
output [1:1] blu_d;
output red_s_0;
output red_s_1;
output red_s_3;
output [1:1] grn_s;
output blu_s_0;
output blu_s_1;
output blu_s_3;
output [7:0] cd_out_s;
output [0:0] spi_dout;
wire n905_3;
wire n907_3;
wire n915_3;
wire n925_3;
wire n927_3;
wire grn_r_0_6;
wire n924_6;
wire blu_r_3_8;
wire blu_r_3_10;
wire n905_4;
wire n907_4;
wire n907_5;
wire red_s_2_4;
wire red_s_2_5;
wire n915_4;
wire grn_s_2_4;
wire grn_s_2_5;
wire grn_s_3_4;
wire grn_s_3_5;
wire n925_4;
wire n927_4;
wire blu_s_2_4;
wire blu_s_2_5;
wire n907_6;
wire n907_7;
wire n907_8;
wire red_s_2_6;
wire red_s_2_7;
wire red_s_2_8;
wire grn_s_2_6;
wire grn_s_3_6;
wire blu_s_2_6;
wire red_s_2_9;
wire red_s_2_10;
wire scanlines_r;
wire reset_n_r_0;
wire blu_d_0_3;
wire blu_d_0_4;
wire blu_d_0_5;
wire blu_d_0_9;
wire blu_d_0_11;
wire blu_d_0_13;
wire blu_d_0_19;
wire blu_d_0_20;
wire blu_d_0_18;
wire n7_6;
wire soft_blank_s;
wire size_bit_s;
wire mag_bit_s;
wire t1hsize_s;
wire t1vsize_s;
wire t2hsize_s;
wire t2vsize_s;
wire bml_en_s;
wire t2_en_s;
wire row30_s;
wire sprt_yreal_s;
wire t2_pri_en_s;
wire tl1_off_s;
wire pos_attr_s;
wire vscanln_en_s;
wire reportmax_s;
wire unlocked_s;
wire bml_pri_s;
wire bml_trans_s;
wire bml_fat_s;
wire vdout_0_4;
wire vdout_1_4;
wire vdout_2_4;
wire vdout_3_4;
wire vdout_4_4;
wire vdout_5_4;
wire vdout_6_4;
wire vdout_7_4;
wire cpu_we_s;
wire col_we_s;
wire n9_5;
wire wmul9bit_0_6;
wire hsync_s;
wire vsync_s;
wire blank_s;
wire y_tick_s;
wire y_max_s;
wire y_tick_s_6;
wire y_max_s_5;
wire y_count_en;
wire y_margin_n_s;
wire intr_en_s;
wire sp_cf_en_s;
wire in_margin_s;
wire prescan_start_4;
wire n386_5;
wire x_pixel_pos_next_2_9;
wire x_pixel_pos_next_0_8;
wire n219_20;
wire textmode_r;
wire trig_start_r;
wire sprite_en_r;
wire n1060_3;
wire ptrn_addr_s_1_4;
wire sprite_en_x_13;
wire state_r_9_10;
wire sprite_en_x_15;
wire state_x_10_16;
wire \linebuf1_DOL_0_G[0]_2 ;
wire \linebuf1_DOL_31_G[0]_2 ;
wire \linebuf1_DOL_62_G[0]_2 ;
wire \linebuf1_DOL_93_G[0]_2 ;
wire \linebuf1_DOL_124_G[0]_2 ;
wire \linebuf1_DOL_155_G[0]_2 ;
wire \linebuf1_DOL_186_G[0]_2 ;
wire \linebuf1_DOL_217_G[0]_2 ;
wire \linebuf2_DOL_0_G[0]_2 ;
wire \linebuf2_DOL_31_G[0]_2 ;
wire \linebuf2_DOL_62_G[0]_2 ;
wire \linebuf2_DOL_93_G[0]_2 ;
wire \linebuf2_DOL_124_G[0]_2 ;
wire \linebuf2_DOL_155_G[0]_2 ;
wire \linebuf2_DOL_186_G[0]_2 ;
wire \linebuf2_DOL_217_G[0]_2 ;
wire vram_mux_sel;
wire ptrn_byte_sel;
wire sprt_5s_flag;
wire report5th_r;
wire sp_flip_y;
wire n809_12;
wire \WREAREG_G[0] ;
wire display_r;
wire override_s;
wire [2:2] red_s_2;
wire [3:2] grn_s_0;
wire [2:2] blu_s_2;
wire [4:4] sprite_max_r;
wire [7:0] cpu_dout_s;
wire [7:0] tile_dout_s;
wire [3:0] gmode_s;
wire [3:0] t1ntba_s;
wire [7:0] t1ctba_s;
wire [2:0] pgba_s;
wire [6:0] satba_s;
wire [2:0] spgba_s;
wire [3:0] textfg_s;
wire [3:0] textbg_s;
wire [3:0] t2ntba_s;
wire [7:0] t2ctba_s;
wire [1:0] sprt_ps_s;
wire [3:0] tile_ps_s;
wire [7:0] t2horz_s;
wire [7:0] t2vert_s;
wire [7:0] t1horz_s;
wire [7:0] t1vert_s;
wire [1:0] tpgsize_s;
wire [1:0] spgsize_s;
wire [1:0] tile_ecm_s;
wire [1:0] sprt_ecm_s;
wire [5:0] stop_sprt_s;
wire [3:0] bml_ps_s;
wire [7:0] bmlba_s;
wire [7:0] bml_x_s;
wire [7:0] bml_y_s;
wire [7:0] bml_w_s;
wire [7:0] bml_h_s;
wire [4:0] sprite_max_s;
wire [13:0] cpu_addr_s;
wire [5:0] col_addr_cpu_s;
wire [11:0] col_din_s;
wire [6:1] wmul9bit;
wire [0:0] wmul9bit_s;
wire [9:0] raster_x_s;
wire [9:0] raster_y_s;
wire [8:0] x_pixel_pos_s;
wire [7:0] x_sprt_pos_s;
wire [0:0] y_count;
wire [7:0] scanline_s;
wire [8:0] y_next_s;
wire [7:0] y_sprt_pos_s;
wire [8:8] scanline_cnt;
wire [8:8] y_next_r;
wire [6:4] y_pos_r;
wire [5:0] vto_r;
wire [13:0] attr_addr_r;
wire [13:5] ptrn_addr_r;
wire [10:1] state_r;
wire [2:0] vpo_r;
wire [7:0] name_r;
wire [13:0] textpos_r;
wire [5:0] hto_r;
wire [13:0] bml_addr_r;
wire [5:0] ptrn2ba_s;
wire [4:0] ptrn3ba_s;
wire [1:0] ntba_s;
wire [7:0] ctba_s;
wire [12:3] ptrn_addr_s;
wire [8:1] state_x;
wire [0:0] sprt_state;
wire [1:0] sp_att_byte;
wire [4:0] sp_5th_s;
wire [7:3] sp_name;
wire [7:3] y_range;
wire [5:0] spgba_sel;
wire [8:0] dout1a;
wire [8:0] dout2a;
wire [5:0] \colram_tile_b_s[3]_ADBREG_G ;
wire [5:0] \colram_tile_b_s[3]_ADAREG_G ;
wire [11:0] colram_9395_DIAREG_G;
wire [3:0] tile_b_s;
wire [3:0] tile_g_s;
wire [3:0] tile_r_s;
wire [11:0] col_dout_s;
wire [9:0] addr_r;
wire [0:0] override_g_s;
wire [31:1] DO;
wire VCC;
wire GND;
  LUT3 n905_s0 (
    .F(n905_3),
    .I0(blu_r_3_10),
    .I1(n905_4),
    .I2(n924_6) 
);
defparam n905_s0.INIT=8'h35;
  LUT4 n907_s0 (
    .F(n907_3),
    .I0(colram_9395_DIAREG_G[9]),
    .I1(colram_9395_DIAREG_G[8]),
    .I2(n907_4),
    .I3(n907_5) 
);
defparam n907_s0.INIT=16'hCFA0;
  LUT3 red_s_0_s0 (
    .F(red_s_0),
    .I0(blu_d_0_18),
    .I1(blu_d_0_20),
    .I2(blu_d_0_4) 
);
defparam red_s_0_s0.INIT=8'hAC;
  LUT3 red_s_1_s0 (
    .F(red_s_1),
    .I0(blu_d_0_13),
    .I1(blu_d_0_18),
    .I2(blu_d_0_4) 
);
defparam red_s_1_s0.INIT=8'hCA;
  LUT3 red_s_2_s0 (
    .F(red_s_2[2]),
    .I0(red_s_2_4),
    .I1(red_s_2_5),
    .I2(blank_s) 
);
defparam red_s_2_s0.INIT=8'h0E;
  LUT3 red_s_3_s0 (
    .F(red_s_3),
    .I0(blu_d_0_11),
    .I1(blu_d_0_18),
    .I2(blu_d_0_4) 
);
defparam red_s_3_s0.INIT=8'hCA;
  LUT4 n915_s0 (
    .F(n915_3),
    .I0(colram_9395_DIAREG_G[7]),
    .I1(colram_9395_DIAREG_G[6]),
    .I2(n907_4),
    .I3(n915_4) 
);
defparam n915_s0.INIT=16'hA0CF;
  LUT3 grn_s_1_s0 (
    .F(grn_s[1]),
    .I0(blu_d_0_9),
    .I1(blu_d_0_18),
    .I2(blu_d_0_4) 
);
defparam grn_s_1_s0.INIT=8'hCA;
  LUT4 grn_s_2_s0 (
    .F(grn_s_0[2]),
    .I0(grn_s_2_4),
    .I1(red_s_2_5),
    .I2(grn_s_2_5),
    .I3(blank_s) 
);
defparam grn_s_2_s0.INIT=16'h00EF;
  LUT4 grn_s_3_s0 (
    .F(grn_s_0[3]),
    .I0(grn_s_3_4),
    .I1(red_s_2_5),
    .I2(grn_s_3_5),
    .I3(blank_s) 
);
defparam grn_s_3_s0.INIT=16'h00EF;
  LUT3 n925_s0 (
    .F(n925_3),
    .I0(blu_r_3_8),
    .I1(n925_4),
    .I2(n924_6) 
);
defparam n925_s0.INIT=8'h35;
  LUT4 n927_s0 (
    .F(n927_3),
    .I0(colram_9395_DIAREG_G[0]),
    .I1(colram_9395_DIAREG_G[1]),
    .I2(n907_4),
    .I3(n927_4) 
);
defparam n927_s0.INIT=16'hCFA0;
  LUT3 blu_s_0_s0 (
    .F(blu_s_0),
    .I0(blu_d_0_19),
    .I1(blu_d_0_18),
    .I2(blu_d_0_4) 
);
defparam blu_s_0_s0.INIT=8'hCA;
  LUT3 blu_s_1_s0 (
    .F(blu_s_1),
    .I0(blu_d_0_5),
    .I1(blu_d_0_18),
    .I2(blu_d_0_4) 
);
defparam blu_s_1_s0.INIT=8'hCA;
  LUT3 blu_s_2_s0 (
    .F(blu_s_2[2]),
    .I0(blu_s_2_4),
    .I1(blank_s),
    .I2(blu_s_2_5) 
);
defparam blu_s_2_s0.INIT=8'h01;
  LUT3 blu_s_3_s0 (
    .F(blu_s_3),
    .I0(blu_d_0_3),
    .I1(blu_d_0_18),
    .I2(blu_d_0_4) 
);
defparam blu_s_3_s0.INIT=8'hCA;
  LUT4 grn_r_0_s3 (
    .F(grn_r_0_6),
    .I0(colram_9395_DIAREG_G[7]),
    .I1(tile_g_s[0]),
    .I2(override_s),
    .I3(n907_4) 
);
defparam grn_r_0_s3.INIT=16'h0503;
  LUT3 n924_s2 (
    .F(n924_6),
    .I0(vscanln_en_s),
    .I1(scanlines_r),
    .I2(raster_y_s[9]) 
);
defparam n924_s2.INIT=8'h1F;
  LUT3 blu_r_3_s20 (
    .F(blu_r_3_8),
    .I0(colram_9395_DIAREG_G[3]),
    .I1(tile_b_s[0]),
    .I2(n907_4) 
);
defparam blu_r_3_s20.INIT=8'h53;
  LUT3 blu_r_3_s21 (
    .F(blu_r_3_10),
    .I0(colram_9395_DIAREG_G[11]),
    .I1(tile_r_s[0]),
    .I2(n907_4) 
);
defparam blu_r_3_s21.INIT=8'h53;
  LUT3 n905_s1 (
    .F(n905_4),
    .I0(colram_9395_DIAREG_G[10]),
    .I1(tile_r_s[1]),
    .I2(n907_4) 
);
defparam n905_s1.INIT=8'h53;
  LUT4 n907_s1 (
    .F(n907_4),
    .I0(n907_6),
    .I1(\WREAREG_G[0] ),
    .I2(n907_7),
    .I3(n907_8) 
);
defparam n907_s1.INIT=16'h8000;
  LUT4 n907_s2 (
    .F(n907_5),
    .I0(tile_r_s[3]),
    .I1(tile_r_s[2]),
    .I2(n907_4),
    .I3(n924_6) 
);
defparam n907_s2.INIT=16'hFA0C;
  LUT4 red_s_2_s1 (
    .F(red_s_2_4),
    .I0(colram_9395_DIAREG_G[9]),
    .I1(colram_9395_DIAREG_G[10]),
    .I2(n907_4),
    .I3(red_s_2_6) 
);
defparam red_s_2_s1.INIT=16'hAFC0;
  LUT4 red_s_2_s2 (
    .F(red_s_2_5),
    .I0(raster_x_s[1]),
    .I1(red_s_2_7),
    .I2(y_tick_s_6),
    .I3(red_s_2_8) 
);
defparam red_s_2_s2.INIT=16'h4000;
  LUT4 n915_s1 (
    .F(n915_4),
    .I0(tile_g_s[0]),
    .I1(tile_g_s[1]),
    .I2(n907_4),
    .I3(n924_6) 
);
defparam n915_s1.INIT=16'h03F5;
  LUT3 grn_s_2_s1 (
    .F(grn_s_2_4),
    .I0(n924_6),
    .I1(colram_9395_DIAREG_G[6]),
    .I2(n907_4) 
);
defparam grn_s_2_s1.INIT=8'h40;
  LUT4 grn_s_2_s2 (
    .F(grn_s_2_5),
    .I0(n924_6),
    .I1(colram_9395_DIAREG_G[5]),
    .I2(grn_s_2_6),
    .I3(n907_4) 
);
defparam grn_s_2_s2.INIT=16'h770F;
  LUT3 grn_s_3_s1 (
    .F(grn_s_3_4),
    .I0(n924_6),
    .I1(colram_9395_DIAREG_G[5]),
    .I2(n907_4) 
);
defparam grn_s_3_s1.INIT=8'h40;
  LUT4 grn_s_3_s2 (
    .F(grn_s_3_5),
    .I0(colram_9395_DIAREG_G[4]),
    .I1(grn_s_3_6),
    .I2(n907_4),
    .I3(n924_6) 
);
defparam grn_s_3_s2.INIT=16'h53FC;
  LUT3 n925_s1 (
    .F(n925_4),
    .I0(colram_9395_DIAREG_G[2]),
    .I1(tile_b_s[1]),
    .I2(n907_4) 
);
defparam n925_s1.INIT=8'h53;
  LUT4 n927_s1 (
    .F(n927_4),
    .I0(tile_b_s[2]),
    .I1(tile_b_s[3]),
    .I2(n907_4),
    .I3(n924_6) 
);
defparam n927_s1.INIT=16'h0CFA;
  LUT3 blu_s_2_s1 (
    .F(blu_s_2_4),
    .I0(n924_6),
    .I1(red_s_2_5),
    .I2(n925_4) 
);
defparam blu_s_2_s1.INIT=8'h10;
  LUT4 blu_s_2_s2 (
    .F(blu_s_2_5),
    .I0(colram_9395_DIAREG_G[1]),
    .I1(red_s_2_5),
    .I2(blu_s_2_6),
    .I3(n907_4) 
);
defparam blu_s_2_s2.INIT=16'h1003;
  LUT4 n907_s3 (
    .F(n907_6),
    .I0(\colram_tile_b_s[3]_ADAREG_G [2]),
    .I1(\colram_tile_b_s[3]_ADBREG_G [2]),
    .I2(\colram_tile_b_s[3]_ADAREG_G [3]),
    .I3(\colram_tile_b_s[3]_ADBREG_G [3]) 
);
defparam n907_s3.INIT=16'h9009;
  LUT4 n907_s4 (
    .F(n907_7),
    .I0(\colram_tile_b_s[3]_ADAREG_G [1]),
    .I1(\colram_tile_b_s[3]_ADBREG_G [1]),
    .I2(\colram_tile_b_s[3]_ADAREG_G [4]),
    .I3(\colram_tile_b_s[3]_ADBREG_G [4]) 
);
defparam n907_s4.INIT=16'h9009;
  LUT4 n907_s5 (
    .F(n907_8),
    .I0(\colram_tile_b_s[3]_ADAREG_G [0]),
    .I1(\colram_tile_b_s[3]_ADBREG_G [0]),
    .I2(\colram_tile_b_s[3]_ADAREG_G [5]),
    .I3(\colram_tile_b_s[3]_ADBREG_G [5]) 
);
defparam n907_s5.INIT=16'h9009;
  LUT4 red_s_2_s3 (
    .F(red_s_2_6),
    .I0(tile_r_s[2]),
    .I1(tile_r_s[1]),
    .I2(n907_4),
    .I3(n924_6) 
);
defparam red_s_2_s3.INIT=16'hFA0C;
  LUT4 red_s_2_s4 (
    .F(red_s_2_7),
    .I0(raster_y_s[7]),
    .I1(raster_y_s[6]),
    .I2(raster_y_s[8]),
    .I3(n386_5) 
);
defparam red_s_2_s4.INIT=16'h7F00;
  LUT4 red_s_2_s5 (
    .F(red_s_2_8),
    .I0(raster_x_s[6]),
    .I1(red_s_2_9),
    .I2(raster_x_s[0]),
    .I3(red_s_2_10) 
);
defparam red_s_2_s5.INIT=16'h0700;
  LUT3 grn_s_2_s3 (
    .F(grn_s_2_6),
    .I0(tile_g_s[1]),
    .I1(tile_g_s[2]),
    .I2(n924_6) 
);
defparam grn_s_2_s3.INIT=8'hCA;
  LUT3 grn_s_3_s3 (
    .F(grn_s_3_6),
    .I0(tile_g_s[2]),
    .I1(tile_g_s[3]),
    .I2(n924_6) 
);
defparam grn_s_3_s3.INIT=8'hC5;
  LUT3 blu_s_2_s3 (
    .F(blu_s_2_6),
    .I0(tile_b_s[2]),
    .I1(n907_4),
    .I2(n924_6) 
);
defparam blu_s_2_s3.INIT=8'hE3;
  LUT4 red_s_2_s6 (
    .F(red_s_2_9),
    .I0(raster_x_s[7]),
    .I1(raster_x_s[8]),
    .I2(raster_x_s[5]),
    .I3(raster_x_s[4]) 
);
defparam red_s_2_s6.INIT=16'hE000;
  LUT4 red_s_2_s7 (
    .F(red_s_2_10),
    .I0(raster_y_s[5]),
    .I1(raster_y_s[4]),
    .I2(raster_y_s[0]),
    .I3(display_r) 
);
defparam red_s_2_s7.INIT=16'h0100;
  DFF scanlines_r_s0 (
    .Q(scanlines_r),
    .D(scanlines_6),
    .CLK(clk_50_w) 
);
defparam scanlines_r_s0.INIT=1'b0;
  DFF blank_r_s0 (
    .Q(blank_w),
    .D(blank_s),
    .CLK(clk_25_w) 
);
defparam blank_r_s0.INIT=1'b0;
  DFF hsync_r_s0 (
    .Q(hsync_d),
    .D(hsync_s),
    .CLK(clk_25_w) 
);
defparam hsync_r_s0.INIT=1'b0;
  DFF vsync_r_s0 (
    .Q(vsync_d),
    .D(vsync_s),
    .CLK(clk_25_w) 
);
defparam vsync_r_s0.INIT=1'b0;
  DFF red_r_2_s0 (
    .Q(red_d[1]),
    .D(red_s_2[2]),
    .CLK(clk_25_w) 
);
defparam red_r_2_s0.INIT=1'b0;
  DFF grn_r_2_s0 (
    .Q(grn_d_1),
    .D(grn_s_0[2]),
    .CLK(clk_25_w) 
);
defparam grn_r_2_s0.INIT=1'b0;
  DFF grn_r_3_s0 (
    .Q(grn_d_0),
    .D(grn_s_0[3]),
    .CLK(clk_25_w) 
);
defparam grn_r_3_s0.INIT=1'b0;
  DFF blu_r_2_s0 (
    .Q(blu_d[1]),
    .D(blu_s_2[2]),
    .CLK(clk_25_w) 
);
defparam blu_r_2_s0.INIT=1'b0;
  DFFS reset_n_r_s1 (
    .Q(reset_n_r_0),
    .D(reset_n_r),
    .CLK(clk_50_w),
    .SET(GND) 
);
defparam reset_n_r_s1.INIT=1'b1;
  DFFS sprite_max_r_4_s1 (
    .Q(sprite_max_r[4]),
    .D(n7_6),
    .CLK(clk_50_w),
    .SET(GND) 
);
defparam sprite_max_r_4_s1.INIT=1'b1;
  DFF blu_r_3_s2 (
    .Q(blu_d_0_3),
    .D(n927_3),
    .CLK(clk_25_w) 
);
defparam blu_r_3_s2.INIT=1'b0;
  DFF blu_r_3_s3 (
    .Q(blu_d_0_4),
    .D(override_s),
    .CLK(clk_25_w) 
);
defparam blu_r_3_s3.INIT=1'b0;
  DFF blu_r_3_s4 (
    .Q(blu_d_0_5),
    .D(n925_3),
    .CLK(clk_25_w) 
);
defparam blu_r_3_s4.INIT=1'b0;
  DFF blu_r_3_s8 (
    .Q(blu_d_0_9),
    .D(n915_3),
    .CLK(clk_25_w) 
);
defparam blu_r_3_s8.INIT=1'b0;
  DFF blu_r_3_s10 (
    .Q(blu_d_0_11),
    .D(n907_3),
    .CLK(clk_25_w) 
);
defparam blu_r_3_s10.INIT=1'b0;
  DFF blu_r_3_s12 (
    .Q(blu_d_0_13),
    .D(n905_3),
    .CLK(clk_25_w) 
);
defparam blu_r_3_s12.INIT=1'b0;
  DFFR grn_r_0_s1 (
    .Q(grn_d_3),
    .D(override_g_s[0]),
    .CLK(clk_25_w),
    .RESET(grn_r_0_6) 
);
  DFFR blu_r_3_s16 (
    .Q(blu_d_0_19),
    .D(n924_6),
    .CLK(clk_25_w),
    .RESET(blu_r_3_8) 
);
  DFFR blu_r_3_s18 (
    .Q(blu_d_0_20),
    .D(n924_6),
    .CLK(clk_25_w),
    .RESET(blu_r_3_10) 
);
  pROM blu_d_0_s0 (
    .DO({DO[31:1],blu_d_0_18}),
    .AD({GND,GND,GND,blank_s,addr_r[0],addr_r[1],addr_r[2],addr_r[3],addr_r[4],addr_r[5],addr_r[6],addr_r[7],addr_r[8],addr_r[9]}),
    .CLK(clk_25_w),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam blu_d_0_s0.BIT_WIDTH=1;
defparam blu_d_0_s0.INIT_RAM_00=256'h009E0220878F08FA0080000000000002007FFFFFFFFFFFFC0000000000000000;
defparam blu_d_0_s0.INIT_RAM_01=256'h00A002110850887A00BE02208FCF080A00A102A088508A0A00A1032088508C0A;
defparam blu_d_0_s0.INIT_RAM_02=256'h0080000000000002008E6F84084F3E0A0090620A0850880A00A002110850880A;
defparam blu_d_0_s0.INIT_RAM_03=256'h000000000000000000000000000000000000000000000000007FFFFFFFFFFFFC;
defparam blu_d_0_s0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam blu_d_0_s0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam blu_d_0_s0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam blu_d_0_s0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam blu_d_0_s0.READ_MODE=1'b0;
defparam blu_d_0_s0.RESET_MODE="SYNC";
  INV n7_s2 (
    .O(n7_6),
    .I(maxspr_n_d) 
);
  f18a_vram inst_vram (
    .vram_mux_sel(vram_mux_sel),
    .trig_start_r(trig_start_r),
    .textmode_r(textmode_r),
    .ptrn_byte_sel(ptrn_byte_sel),
    .n809_12(n809_12),
    .mag_bit_s(mag_bit_s),
    .unlocked_s(unlocked_s),
    .sp_flip_y(sp_flip_y),
    .n1060_3(n1060_3),
    .cpu_we_s(cpu_we_s),
    .clk_50_w(clk_50_w),
    .ptrn_addr_r(ptrn_addr_r[13:5]),
    .bml_addr_r(bml_addr_r[13:0]),
    .spgba_sel(spgba_sel[5:0]),
    .satba_s(satba_s[6:0]),
    .state_r({state_r[10],state_r_9_10,state_r[8:1]}),
    .vto_r(vto_r[5:0]),
    .ptrn_addr_s_1_4(ptrn_addr_s_1_4),
    .ptrn_addr_s_3(ptrn_addr_s[3]),
    .ptrn_addr_s_4(ptrn_addr_s[4]),
    .ptrn_addr_s_5(ptrn_addr_s[5]),
    .ptrn_addr_s_6(ptrn_addr_s[6]),
    .ptrn_addr_s_12(ptrn_addr_s[12]),
    .state_x_1(state_x[1]),
    .state_x_2(state_x[2]),
    .state_x_3(state_x[3]),
    .state_x_4(state_x[4]),
    .state_x_5(state_x[5]),
    .state_x_8(state_x[8]),
    .ctba_s(ctba_s[7:0]),
    .attr_addr_r(attr_addr_r[13:0]),
    .ptrn2ba_s(ptrn2ba_s[5:0]),
    .sp_name(sp_name[7:3]),
    .name_r(name_r[7:0]),
    .sp_5th_s(sp_5th_s[4:0]),
    .sp_att_byte(sp_att_byte[1:0]),
    .pgba_s(pgba_s[2:0]),
    .ntba_s(ntba_s[1:0]),
    .textpos_r(textpos_r[13:0]),
    .ptrn3ba_s(ptrn3ba_s[4:0]),
    .vpo_r(vpo_r[2:0]),
    .y_range(y_range[7:3]),
    .hto_r(hto_r[5:0]),
    .y_pos_r_4(y_pos_r[4]),
    .y_pos_r_6(y_pos_r[6]),
    .vdout({vdout_7_4,vdout_6_4,vdout_5_4,vdout_4_4,vdout_3_4,vdout_2_4,vdout_1_4,vdout_0_4}),
    .cpu_addr_s(cpu_addr_s[13:0]),
    .state_r_9(state_r[9]),
    .cpu_dout_s(cpu_dout_s[7:0]),
    .tile_dout_s(tile_dout_s[7:0])
);
  f18a_cpu inst_cpu (
    .csw_n_d(csw_n_d),
    .clk_50_w(clk_50_w),
    .csr_n_d(csr_n_d),
    .mode_d(mode_d),
    .reset_n_r(reset_n_r_0),
    .intr_en_s(intr_en_s),
    .blank_s(blank_s),
    .sp_cf_en_s(sp_cf_en_s),
    .y_margin_n_s(y_margin_n_s),
    .report5th_r(report5th_r),
    .sprt_5s_flag(sprt_5s_flag),
    .spi_miso_d(spi_miso_d),
    .cd_in(cd_in[7:0]),
    .sp_5th_s(sp_5th_s[4:0]),
    .scanline_cnt(scanline_cnt[8]),
    .scanline_s(scanline_s[7:0]),
    .sprite_max_r(sprite_max_r[4]),
    .cpu_dout_s(cpu_dout_s[7:0]),
    .dout2a(dout2a[0]),
    .dout1a(dout1a[0]),
    .y_next_r(y_next_r[8]),
    .sprt_state(sprt_state[0]),
    .col_dout_s(col_dout_s[11:0]),
    .int_n_d(int_n_d),
    .soft_blank_s(soft_blank_s),
    .size_bit_s(size_bit_s),
    .mag_bit_s(mag_bit_s),
    .t1hsize_s(t1hsize_s),
    .t1vsize_s(t1vsize_s),
    .t2hsize_s(t2hsize_s),
    .t2vsize_s(t2vsize_s),
    .bml_en_s(bml_en_s),
    .t2_en_s(t2_en_s),
    .row30_s(row30_s),
    .sprt_yreal_s(sprt_yreal_s),
    .t2_pri_en_s(t2_pri_en_s),
    .tl1_off_s(tl1_off_s),
    .pos_attr_s(pos_attr_s),
    .vscanln_en_s(vscanln_en_s),
    .reportmax_s(reportmax_s),
    .unlocked_s(unlocked_s),
    .bml_pri_s(bml_pri_s),
    .bml_trans_s(bml_trans_s),
    .bml_fat_s(bml_fat_s),
    .cpu_we_s(cpu_we_s),
    .col_we_s(col_we_s),
    .n9_5(n9_5),
    .spi_clk_d(spi_clk_d),
    .spi_cs_d(spi_cs_d),
    .n150_6(n150_6),
    .cd_out_s(cd_out_s[7:0]),
    .gmode_s(gmode_s[3:0]),
    .t1ntba_s(t1ntba_s[3:0]),
    .t1ctba_s(t1ctba_s[7:0]),
    .pgba_s(pgba_s[2:0]),
    .satba_s(satba_s[6:0]),
    .spgba_s(spgba_s[2:0]),
    .textfg_s(textfg_s[3:0]),
    .textbg_s(textbg_s[3:0]),
    .t2ntba_s(t2ntba_s[3:0]),
    .t2ctba_s(t2ctba_s[7:0]),
    .sprt_ps_s(sprt_ps_s[1:0]),
    .tile_ps_s(tile_ps_s[3:0]),
    .t2horz_s(t2horz_s[7:0]),
    .t2vert_s(t2vert_s[7:0]),
    .t1horz_s(t1horz_s[7:0]),
    .t1vert_s(t1vert_s[7:0]),
    .tpgsize_s(tpgsize_s[1:0]),
    .spgsize_s(spgsize_s[1:0]),
    .tile_ecm_s(tile_ecm_s[1:0]),
    .sprt_ecm_s(sprt_ecm_s[1:0]),
    .stop_sprt_s(stop_sprt_s[5:0]),
    .bml_ps_s(bml_ps_s[3:0]),
    .bmlba_s(bmlba_s[7:0]),
    .bml_x_s(bml_x_s[7:0]),
    .bml_y_s(bml_y_s[7:0]),
    .bml_w_s(bml_w_s[7:0]),
    .bml_h_s(bml_h_s[7:0]),
    .sprite_max_s(sprite_max_s[4:0]),
    .vdout({vdout_7_4,vdout_6_4,vdout_5_4,vdout_4_4,vdout_3_4,vdout_2_4,vdout_1_4,vdout_0_4}),
    .cpu_addr_s(cpu_addr_s[13:0]),
    .col_addr_cpu_s(col_addr_cpu_s[5:0]),
    .col_din_s(col_din_s[11:0]),
    .spi_dout(spi_dout[0]),
    .wmul9bit({wmul9bit[6:1],wmul9bit_0_6}),
    .wmul9bit_s(wmul9bit_s[0])
);
  f18a_vga_cont_640_60 inst_vga_cont (
    .clk_25_w(clk_25_w),
    .n9_5(n9_5),
    .reset_n_r(reset_n_r_0),
    .n386_5(n386_5),
    .hsync_s(hsync_s),
    .vsync_s(vsync_s),
    .blank_s(blank_s),
    .y_tick_s(y_tick_s),
    .y_max_s(y_max_s),
    .y_tick_s_6(y_tick_s_6),
    .y_max_s_5(y_max_s_5),
    .raster_x_s(raster_x_s[9:0]),
    .raster_y_s(raster_y_s[9:0])
);
  f18a_counters inst_counters (
    .clk_25_w(clk_25_w),
    .y_max_s(y_max_s),
    .clk_50_w(clk_50_w),
    .row30_s(row30_s),
    .sprt_yreal_s(sprt_yreal_s),
    .y_max_s_5(y_max_s_5),
    .sprite_en_x_13(sprite_en_x_13),
    .reset_n_r(reset_n_r_0),
    .y_tick_s_6(y_tick_s_6),
    .sprite_en_x_15(sprite_en_x_15),
    .y_tick_s(y_tick_s),
    .raster_x_s(raster_x_s[9:0]),
    .gmode_s(gmode_s[3:0]),
    .raster_y_s(raster_y_s[9:0]),
    .y_count_en(y_count_en),
    .y_margin_n_s(y_margin_n_s),
    .intr_en_s(intr_en_s),
    .sp_cf_en_s(sp_cf_en_s),
    .in_margin_s(in_margin_s),
    .prescan_start_4(prescan_start_4),
    .n386_5(n386_5),
    .n219_20(n219_20),
    .x_pixel_pos_s(x_pixel_pos_s[8:0]),
    .x_sprt_pos_s(x_sprt_pos_s[7:0]),
    .y_count(y_count[0]),
    .scanline_s(scanline_s[7:0]),
    .y_next_s(y_next_s[8:0]),
    .y_sprt_pos_s(y_sprt_pos_s[7:0]),
    .x_pixel_pos_next_0_8(x_pixel_pos_next_0_8),
    .x_pixel_pos_next_2_9(x_pixel_pos_next_2_9),
    .scanline_cnt(scanline_cnt[8])
);
  f18a_tiles inst_tiles (
    .clk_50_w(clk_50_w),
    .n219_20(n219_20),
    .row30_s(row30_s),
    .reset_n_r(reset_n_r_0),
    .prescan_start_4(prescan_start_4),
    .n9_5(n9_5),
    .pos_attr_s(pos_attr_s),
    .t2_pri_en_s(t2_pri_en_s),
    .t2_en_s(t2_en_s),
    .bml_en_s(bml_en_s),
    .bml_pri_s(bml_pri_s),
    .bml_fat_s(bml_fat_s),
    .y_tick_s_6(y_tick_s_6),
    .t1hsize_s(t1hsize_s),
    .t2hsize_s(t2hsize_s),
    .unlocked_s(unlocked_s),
    .bml_trans_s(bml_trans_s),
    .y_count_en(y_count_en),
    .t1vsize_s(t1vsize_s),
    .t2vsize_s(t2vsize_s),
    .tl1_off_s(tl1_off_s),
    .tile_ps_s(tile_ps_s[3:0]),
    .y_next_s(y_next_s[8:0]),
    .y_count(y_count[0]),
    .pgba_s(pgba_s[2:0]),
    .gmode_s(gmode_s[3:0]),
    .tile_dout_s(tile_dout_s[7:0]),
    .bml_w_s(bml_w_s[7:0]),
    .bml_y_s(bml_y_s[7:0]),
    .bml_h_s(bml_h_s[7:0]),
    .wmul9bit({wmul9bit[6:1],wmul9bit_0_6}),
    .wmul9bit_s(wmul9bit_s[0]),
    .bmlba_s(bmlba_s[7:0]),
    .textfg_s(textfg_s[3:0]),
    .textbg_s(textbg_s[3:0]),
    .x_pixel_pos_s(x_pixel_pos_s[8:0]),
    .bml_ps_s(bml_ps_s[3:0]),
    .t1ntba_s(t1ntba_s[3:0]),
    .t2ntba_s(t2ntba_s[3:0]),
    .t1ctba_s(t1ctba_s[7:0]),
    .t2ctba_s(t2ctba_s[7:0]),
    .t1horz_s(t1horz_s[7:0]),
    .t2horz_s(t2horz_s[7:0]),
    .t1vert_s(t1vert_s[7:0]),
    .t2vert_s(t2vert_s[7:0]),
    .bml_x_s(bml_x_s[7:0]),
    .tile_ecm_s(tile_ecm_s[1:0]),
    .tpgsize_s(tpgsize_s[1:0]),
    .raster_x_s_0(raster_x_s[0]),
    .raster_x_s_1(raster_x_s[1]),
    .raster_x_s_4(raster_x_s[4]),
    .raster_x_s_5(raster_x_s[5]),
    .raster_x_s_6(raster_x_s[6]),
    .raster_x_s_7(raster_x_s[7]),
    .raster_x_s_8(raster_x_s[8]),
    .raster_x_s_9(raster_x_s[9]),
    .x_pixel_pos_next_0_8(x_pixel_pos_next_0_8),
    .x_pixel_pos_next_2_9(x_pixel_pos_next_2_9),
    .textmode_r(textmode_r),
    .trig_start_r(trig_start_r),
    .sprite_en_r(sprite_en_r),
    .n1060_3(n1060_3),
    .sprite_en_x_13(sprite_en_x_13),
    .sprite_en_x_15(sprite_en_x_15),
    .\linebuf1_DOL_0_G[0]_2 (\linebuf1_DOL_0_G[0]_2 ),
    .\linebuf1_DOL_31_G[0]_2 (\linebuf1_DOL_31_G[0]_2 ),
    .\linebuf1_DOL_62_G[0]_2 (\linebuf1_DOL_62_G[0]_2 ),
    .\linebuf1_DOL_93_G[0]_2 (\linebuf1_DOL_93_G[0]_2 ),
    .\linebuf1_DOL_124_G[0]_2 (\linebuf1_DOL_124_G[0]_2 ),
    .\linebuf1_DOL_155_G[0]_2 (\linebuf1_DOL_155_G[0]_2 ),
    .\linebuf1_DOL_186_G[0]_2 (\linebuf1_DOL_186_G[0]_2 ),
    .\linebuf1_DOL_217_G[0]_2 (\linebuf1_DOL_217_G[0]_2 ),
    .\linebuf2_DOL_0_G[0]_2 (\linebuf2_DOL_0_G[0]_2 ),
    .\linebuf2_DOL_31_G[0]_2 (\linebuf2_DOL_31_G[0]_2 ),
    .\linebuf2_DOL_62_G[0]_2 (\linebuf2_DOL_62_G[0]_2 ),
    .\linebuf2_DOL_93_G[0]_2 (\linebuf2_DOL_93_G[0]_2 ),
    .\linebuf2_DOL_124_G[0]_2 (\linebuf2_DOL_124_G[0]_2 ),
    .\linebuf2_DOL_155_G[0]_2 (\linebuf2_DOL_155_G[0]_2 ),
    .\linebuf2_DOL_186_G[0]_2 (\linebuf2_DOL_186_G[0]_2 ),
    .\linebuf2_DOL_217_G[0]_2 (\linebuf2_DOL_217_G[0]_2 ),
    .y_next_r(y_next_r[8]),
    .y_pos_r_4(y_pos_r[4]),
    .y_pos_r_6(y_pos_r[6]),
    .vto_r(vto_r[5:0]),
    .attr_addr_r(attr_addr_r[13:0]),
    .ptrn_addr_r(ptrn_addr_r[13:5]),
    .state_r(state_r[10:1]),
    .vpo_r(vpo_r[2:0]),
    .name_r(name_r[7:0]),
    .textpos_r(textpos_r[13:0]),
    .hto_r(hto_r[5:0]),
    .bml_addr_r(bml_addr_r[13:0]),
    .ptrn2ba_s(ptrn2ba_s[5:0]),
    .ptrn3ba_s(ptrn3ba_s[4:0]),
    .ntba_s(ntba_s[1:0]),
    .ctba_s(ctba_s[7:0]),
    .ptrn_addr_s_1_4(ptrn_addr_s_1_4),
    .ptrn_addr_s_3(ptrn_addr_s[3]),
    .ptrn_addr_s_4(ptrn_addr_s[4]),
    .ptrn_addr_s_5(ptrn_addr_s[5]),
    .ptrn_addr_s_6(ptrn_addr_s[6]),
    .ptrn_addr_s_12(ptrn_addr_s[12]),
    .state_x_1(state_x[1]),
    .state_x_2(state_x[2]),
    .state_x_3(state_x[3]),
    .state_x_4(state_x[4]),
    .state_x_5(state_x[5]),
    .state_x_8(state_x[8]),
    .state_x_10_16(state_x_10_16),
    .state_r_9_10(state_r_9_10)
);
  f18a_sprites inst_sprites (
    .clk_50_w(clk_50_w),
    .n9_5(n9_5),
    .reset_n_r(reset_n_r_0),
    .mag_bit_s(mag_bit_s),
    .unlocked_s(unlocked_s),
    .sprite_en_x_13(sprite_en_x_13),
    .sprite_en_r(sprite_en_r),
    .size_bit_s(size_bit_s),
    .row30_s(row30_s),
    .reportmax_s(reportmax_s),
    .tile_dout_s(tile_dout_s[7:0]),
    .spgba_s(spgba_s[2:0]),
    .y_sprt_pos_s(y_sprt_pos_s[7:0]),
    .sprite_max_s(sprite_max_s[4:0]),
    .stop_sprt_s(stop_sprt_s[5:0]),
    .sprt_ps_s(sprt_ps_s[1:0]),
    .sprt_ecm_s(sprt_ecm_s[1:0]),
    .y_next_r(y_next_r[8]),
    .x_sprt_pos_s(x_sprt_pos_s[7:0]),
    .spgsize_s(spgsize_s[1:0]),
    .x_pixel_pos_next(x_pixel_pos_next_2_9),
    .state_x(state_x_10_16),
    .vram_mux_sel(vram_mux_sel),
    .ptrn_byte_sel(ptrn_byte_sel),
    .sprt_5s_flag(sprt_5s_flag),
    .report5th_r(report5th_r),
    .sp_flip_y(sp_flip_y),
    .n809_12(n809_12),
    .sprt_state(sprt_state[0]),
    .sp_att_byte(sp_att_byte[1:0]),
    .sp_5th_s(sp_5th_s[4:0]),
    .sp_name(sp_name[7:3]),
    .y_range(y_range[7:3]),
    .spgba_sel(spgba_sel[5:0]),
    .dout1a_0(dout1a[0]),
    .dout1a_1(dout1a[1]),
    .dout1a_3(dout1a[3]),
    .dout1a_4(dout1a[4]),
    .dout1a_5(dout1a[5]),
    .dout1a_6(dout1a[6]),
    .dout1a_7(dout1a[7]),
    .dout1a_8(dout1a[8]),
    .dout2a_0(dout2a[0]),
    .dout2a_1(dout2a[1]),
    .dout2a_3(dout2a[3]),
    .dout2a_4(dout2a[4]),
    .dout2a_5(dout2a[5]),
    .dout2a_6(dout2a[6]),
    .dout2a_7(dout2a[7]),
    .dout2a_8(dout2a[8])
);
  f18a_color inst_color (
    .clk_25_w(clk_25_w),
    .clk_50_w(clk_50_w),
    .col_we_s(col_we_s),
    .in_margin_s(in_margin_s),
    .soft_blank_s(soft_blank_s),
    .\linebuf2_DOL_155_G[0]_2 (\linebuf2_DOL_155_G[0]_2 ),
    .\linebuf1_DOL_155_G[0]_2 (\linebuf1_DOL_155_G[0]_2 ),
    .\linebuf2_DOL_186_G[0]_2 (\linebuf2_DOL_186_G[0]_2 ),
    .\linebuf2_DOL_217_G[0]_2 (\linebuf2_DOL_217_G[0]_2 ),
    .\linebuf1_DOL_186_G[0]_2 (\linebuf1_DOL_186_G[0]_2 ),
    .\linebuf1_DOL_217_G[0]_2 (\linebuf1_DOL_217_G[0]_2 ),
    .\linebuf2_DOL_124_G[0]_2 (\linebuf2_DOL_124_G[0]_2 ),
    .\linebuf1_DOL_124_G[0]_2 (\linebuf1_DOL_124_G[0]_2 ),
    .\linebuf2_DOL_93_G[0]_2 (\linebuf2_DOL_93_G[0]_2 ),
    .\linebuf1_DOL_93_G[0]_2 (\linebuf1_DOL_93_G[0]_2 ),
    .\linebuf2_DOL_62_G[0]_2 (\linebuf2_DOL_62_G[0]_2 ),
    .\linebuf1_DOL_62_G[0]_2 (\linebuf1_DOL_62_G[0]_2 ),
    .\linebuf2_DOL_31_G[0]_2 (\linebuf2_DOL_31_G[0]_2 ),
    .\linebuf1_DOL_31_G[0]_2 (\linebuf1_DOL_31_G[0]_2 ),
    .\linebuf2_DOL_0_G[0]_2 (\linebuf2_DOL_0_G[0]_2 ),
    .\linebuf1_DOL_0_G[0]_2 (\linebuf1_DOL_0_G[0]_2 ),
    .col_addr_cpu_s(col_addr_cpu_s[5:0]),
    .col_din_s(col_din_s[11:0]),
    .tile_ps_s(tile_ps_s[3:2]),
    .dout2a_1(dout2a[1]),
    .dout2a_3(dout2a[3]),
    .dout2a_4(dout2a[4]),
    .dout2a_5(dout2a[5]),
    .dout2a_6(dout2a[6]),
    .dout2a_7(dout2a[7]),
    .dout2a_8(dout2a[8]),
    .dout1a_1(dout1a[1]),
    .dout1a_3(dout1a[3]),
    .dout1a_4(dout1a[4]),
    .dout1a_5(dout1a[5]),
    .dout1a_6(dout1a[6]),
    .dout1a_7(dout1a[7]),
    .dout1a_8(dout1a[8]),
    .y_next_r(y_next_r[8]),
    .textbg_s(textbg_s[3:0]),
    .\WREAREG_G[0] (\WREAREG_G[0] ),
    .\colram_tile_b_s[3]_ADBREG_G (\colram_tile_b_s[3]_ADBREG_G [5:0]),
    .\colram_tile_b_s[3]_ADAREG_G (\colram_tile_b_s[3]_ADAREG_G [5:0]),
    .colram_9395_DIAREG_G(colram_9395_DIAREG_G[11:0]),
    .tile_b_s(tile_b_s[3:0]),
    .tile_g_s(tile_g_s[3:0]),
    .tile_r_s(tile_r_s[3:0]),
    .col_dout_s(col_dout_s[11:0])
);
  f18a_version inst_version (
    .clk_25_w(clk_25_w),
    .clk_50_w(clk_50_w),
    .intr_en_s(intr_en_s),
    .n9_5(n9_5),
    .blank_s(blank_s),
    .n924_6(n924_6),
    .raster_y_s(raster_y_s[9:6]),
    .raster_x_s(raster_x_s[9:4]),
    .red_s(red_s_2_5),
    .display_r(display_r),
    .override_s(override_s),
    .addr_r(addr_r[9:0]),
    .override_g_s(override_g_s[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_core */
module f18a_top (
  clk_50_w,
  reset_n_d,
  gromclk_n_d,
  rst_n_d,
  clk_125_lock_w,
  scnlin_n_d,
  clk_25_w,
  maxspr_n_d,
  csw_n_d,
  csr_n_d,
  mode_d,
  spi_miso_d,
  cd_in,
  cpuclk_r,
  gromclk_d,
  blank_w,
  hsync_d,
  vsync_d,
  int_n_d,
  spi_clk_d,
  spi_cs_d,
  n150_6,
  red_d,
  grn_d_0,
  grn_d_1,
  grn_d_3,
  blu_d,
  red_s_0,
  red_s_1,
  red_s_3,
  grn_s,
  blu_s_0,
  blu_s_1,
  blu_s_3,
  cd_out_s,
  spi_dout
)
;
input clk_50_w;
input reset_n_d;
input gromclk_n_d;
input rst_n_d;
input clk_125_lock_w;
input scnlin_n_d;
input clk_25_w;
input maxspr_n_d;
input csw_n_d;
input csr_n_d;
input mode_d;
input spi_miso_d;
input [7:0] cd_in;
output cpuclk_r;
output gromclk_d;
output blank_w;
output hsync_d;
output vsync_d;
output int_n_d;
output spi_clk_d;
output spi_cs_d;
output n150_6;
output [1:1] red_d;
output grn_d_0;
output grn_d_1;
output grn_d_3;
output [1:1] blu_d;
output red_s_0;
output red_s_1;
output red_s_3;
output [1:1] grn_s;
output blu_s_0;
output blu_s_1;
output blu_s_3;
output [7:0] cd_out_s;
output [0:0] spi_dout;
wire n14_3;
wire n123_3;
wire n125_3;
wire n144_3;
wire n146_3;
wire reset_n_i_r1_6;
wire n150_4;
wire n149_4;
wire n148_4;
wire n123_4;
wire n16_10;
wire n17_7;
wire n18_8;
wire reset_n_i_r;
wire reset_por_r;
wire reset_n_r;
wire gromclk_r;
wire reset_n_i_r1;
wire n132_1;
wire n132_2;
wire n131_1;
wire n131_2;
wire n130_1;
wire n130_2;
wire n129_1;
wire n129_2;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_0_COUT;
wire scanlines_6;
wire reset_n_r_7;
wire n133_6;
wire n151_6;
wire [6:0] gromdiv_r;
wire [3:0] cpudiv_r;
wire [2:0] reset_cnt_r;
wire VCC;
wire GND;
  LUT3 n14_s0 (
    .F(n14_3),
    .I0(reset_cnt_r[0]),
    .I1(reset_cnt_r[1]),
    .I2(reset_cnt_r[2]) 
);
defparam n14_s0.INIT=8'h40;
  LUT4 n123_s0 (
    .F(n123_3),
    .I0(n123_4),
    .I1(gromdiv_r[6]),
    .I2(gromdiv_r[5]),
    .I3(gromdiv_r[4]) 
);
defparam n123_s0.INIT=16'h8000;
  LUT2 n125_s0 (
    .F(n125_3),
    .I0(gromclk_r),
    .I1(reset_n_r) 
);
defparam n125_s0.INIT=4'h4;
  LUT4 n144_s0 (
    .F(n144_3),
    .I0(cpudiv_r[3]),
    .I1(cpudiv_r[0]),
    .I2(cpudiv_r[1]),
    .I3(cpudiv_r[2]) 
);
defparam n144_s0.INIT=16'h1000;
  LUT2 n146_s0 (
    .F(n146_3),
    .I0(cpuclk_r),
    .I1(reset_n_r) 
);
defparam n146_s0.INIT=4'h4;
  LUT3 gromclk_d_s (
    .F(gromclk_d),
    .I0(cpuclk_r),
    .I1(gromclk_r),
    .I2(gromclk_n_d) 
);
defparam gromclk_d_s.INIT=8'hAC;
  LUT2 reset_n_i_r1_s2 (
    .F(reset_n_i_r1_6),
    .I0(rst_n_d),
    .I1(clk_125_lock_w) 
);
defparam reset_n_i_r1_s2.INIT=4'h7;
  LUT2 n150_s0 (
    .F(n150_4),
    .I0(cpudiv_r[3]),
    .I1(cpudiv_r[2]) 
);
defparam n150_s0.INIT=4'h6;
  LUT3 n149_s0 (
    .F(n149_4),
    .I0(cpudiv_r[3]),
    .I1(cpudiv_r[2]),
    .I2(cpudiv_r[1]) 
);
defparam n149_s0.INIT=8'h78;
  LUT4 n148_s0 (
    .F(n148_4),
    .I0(cpudiv_r[3]),
    .I1(cpudiv_r[2]),
    .I2(cpudiv_r[1]),
    .I3(cpudiv_r[0]) 
);
defparam n148_s0.INIT=16'h7F80;
  LUT4 n123_s1 (
    .F(n123_4),
    .I0(gromdiv_r[3]),
    .I1(gromdiv_r[0]),
    .I2(gromdiv_r[1]),
    .I3(gromdiv_r[2]) 
);
defparam n123_s1.INIT=16'h1000;
  LUT3 n16_s2 (
    .F(n16_10),
    .I0(reset_cnt_r[0]),
    .I1(reset_cnt_r[2]),
    .I2(reset_cnt_r[1]) 
);
defparam n16_s2.INIT=8'h2A;
  LUT3 n17_s2 (
    .F(n17_7),
    .I0(reset_cnt_r[0]),
    .I1(reset_cnt_r[2]),
    .I2(reset_cnt_r[1]) 
);
defparam n17_s2.INIT=8'h7C;
  LUT3 n18_s3 (
    .F(n18_8),
    .I0(reset_cnt_r[0]),
    .I1(reset_cnt_r[2]),
    .I2(reset_cnt_r[1]) 
);
defparam n18_s3.INIT=8'h73;
  DFF reset_n_i_r_s0 (
    .Q(reset_n_i_r),
    .D(reset_n_i_r1),
    .CLK(clk_50_w) 
);
defparam reset_n_i_r_s0.INIT=1'b0;
  DFF reset_por_r_s0 (
    .Q(reset_por_r),
    .D(n14_3),
    .CLK(clk_50_w) 
);
defparam reset_por_r_s0.INIT=1'b0;
  DFFR reset_n_r_s0 (
    .Q(reset_n_r),
    .D(reset_por_r),
    .CLK(clk_50_w),
    .RESET(reset_n_r_7) 
);
defparam reset_n_r_s0.INIT=1'b0;
  DFFE gromclk_r_s0 (
    .Q(gromclk_r),
    .D(n125_3),
    .CLK(clk_50_w),
    .CE(n123_3) 
);
defparam gromclk_r_s0.INIT=1'b0;
  DFFR gromdiv_r_0_s0 (
    .Q(gromdiv_r[0]),
    .D(n127_1),
    .CLK(clk_50_w),
    .RESET(n123_3) 
);
defparam gromdiv_r_0_s0.INIT=1'b0;
  DFFR gromdiv_r_1_s0 (
    .Q(gromdiv_r[1]),
    .D(n128_1),
    .CLK(clk_50_w),
    .RESET(n123_3) 
);
defparam gromdiv_r_1_s0.INIT=1'b0;
  DFFR gromdiv_r_2_s0 (
    .Q(gromdiv_r[2]),
    .D(n129_1),
    .CLK(clk_50_w),
    .RESET(n123_3) 
);
defparam gromdiv_r_2_s0.INIT=1'b0;
  DFFR gromdiv_r_3_s0 (
    .Q(gromdiv_r[3]),
    .D(n130_1),
    .CLK(clk_50_w),
    .RESET(n123_3) 
);
defparam gromdiv_r_3_s0.INIT=1'b0;
  DFFR gromdiv_r_4_s0 (
    .Q(gromdiv_r[4]),
    .D(n131_1),
    .CLK(clk_50_w),
    .RESET(n123_3) 
);
defparam gromdiv_r_4_s0.INIT=1'b0;
  DFFR gromdiv_r_5_s0 (
    .Q(gromdiv_r[5]),
    .D(n132_1),
    .CLK(clk_50_w),
    .RESET(n123_3) 
);
defparam gromdiv_r_5_s0.INIT=1'b0;
  DFFR gromdiv_r_6_s0 (
    .Q(gromdiv_r[6]),
    .D(n133_6),
    .CLK(clk_50_w),
    .RESET(n123_3) 
);
defparam gromdiv_r_6_s0.INIT=1'b0;
  DFFE cpuclk_r_s0 (
    .Q(cpuclk_r),
    .D(n146_3),
    .CLK(clk_50_w),
    .CE(n144_3) 
);
defparam cpuclk_r_s0.INIT=1'b0;
  DFFR cpudiv_r_0_s0 (
    .Q(cpudiv_r[0]),
    .D(n148_4),
    .CLK(clk_50_w),
    .RESET(n144_3) 
);
defparam cpudiv_r_0_s0.INIT=1'b0;
  DFFR cpudiv_r_1_s0 (
    .Q(cpudiv_r[1]),
    .D(n149_4),
    .CLK(clk_50_w),
    .RESET(n144_3) 
);
defparam cpudiv_r_1_s0.INIT=1'b0;
  DFFR cpudiv_r_2_s0 (
    .Q(cpudiv_r[2]),
    .D(n150_4),
    .CLK(clk_50_w),
    .RESET(n144_3) 
);
defparam cpudiv_r_2_s0.INIT=1'b0;
  DFFR cpudiv_r_3_s0 (
    .Q(cpudiv_r[3]),
    .D(n151_6),
    .CLK(clk_50_w),
    .RESET(n144_3) 
);
defparam cpudiv_r_3_s0.INIT=1'b0;
  DFFR reset_n_i_r1_s0 (
    .Q(reset_n_i_r1),
    .D(reset_n_d),
    .CLK(clk_50_w),
    .RESET(reset_n_i_r1_6) 
);
defparam reset_n_i_r1_s0.INIT=1'b0;
  DFF reset_cnt_r_0_s4 (
    .Q(reset_cnt_r[0]),
    .D(n16_10),
    .CLK(clk_50_w) 
);
defparam reset_cnt_r_0_s4.INIT=1'b0;
  DFF reset_cnt_r_1_s2 (
    .Q(reset_cnt_r[1]),
    .D(n17_7),
    .CLK(clk_50_w) 
);
defparam reset_cnt_r_1_s2.INIT=1'b0;
  DFF reset_cnt_r_2_s2 (
    .Q(reset_cnt_r[2]),
    .D(n18_8),
    .CLK(clk_50_w) 
);
defparam reset_cnt_r_2_s2.INIT=1'b0;
  ALU n132_s (
    .SUM(n132_1),
    .COUT(n132_2),
    .I0(gromdiv_r[5]),
    .I1(gromdiv_r[6]),
    .I3(GND),
    .CIN(GND) 
);
defparam n132_s.ALU_MODE=0;
  ALU n131_s (
    .SUM(n131_1),
    .COUT(n131_2),
    .I0(gromdiv_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n132_2) 
);
defparam n131_s.ALU_MODE=0;
  ALU n130_s (
    .SUM(n130_1),
    .COUT(n130_2),
    .I0(gromdiv_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n131_2) 
);
defparam n130_s.ALU_MODE=0;
  ALU n129_s (
    .SUM(n129_1),
    .COUT(n129_2),
    .I0(gromdiv_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n130_2) 
);
defparam n129_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(gromdiv_r[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n129_2) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_0_COUT),
    .I0(gromdiv_r[0]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  INV scanlines_s2 (
    .O(scanlines_6),
    .I(scnlin_n_d) 
);
  INV reset_n_r_s3 (
    .O(reset_n_r_7),
    .I(reset_n_i_r) 
);
  INV n133_s2 (
    .O(n133_6),
    .I(gromdiv_r[6]) 
);
  INV n151_s2 (
    .O(n151_6),
    .I(cpudiv_r[3]) 
);
  f18a_core inst_f18a (
    .scanlines_6(scanlines_6),
    .clk_50_w(clk_50_w),
    .clk_25_w(clk_25_w),
    .reset_n_r(reset_n_r),
    .maxspr_n_d(maxspr_n_d),
    .csw_n_d(csw_n_d),
    .csr_n_d(csr_n_d),
    .mode_d(mode_d),
    .spi_miso_d(spi_miso_d),
    .cd_in(cd_in[7:0]),
    .blank_w(blank_w),
    .hsync_d(hsync_d),
    .vsync_d(vsync_d),
    .int_n_d(int_n_d),
    .spi_clk_d(spi_clk_d),
    .spi_cs_d(spi_cs_d),
    .n150_6(n150_6),
    .red_d(red_d[1]),
    .grn_d_0(grn_d_0),
    .grn_d_1(grn_d_1),
    .grn_d_3(grn_d_3),
    .blu_d(blu_d[1]),
    .red_s_0(red_s_0),
    .red_s_1(red_s_1),
    .red_s_3(red_s_3),
    .grn_s(grn_s[1]),
    .blu_s_0(blu_s_0),
    .blu_s_1(blu_s_1),
    .blu_s_3(blu_s_3),
    .cd_out_s(cd_out_s[7:0]),
    .spi_dout(spi_dout[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* f18a_top */
module top (
  clk,
  rst_n,
  reset_n,
  mode,
  csw_n,
  csr_n,
  int_n,
  gromclk,
  cpuclk,
  cd,
  maxspr_n,
  scnlin_n,
  gromclk_n,
  cpuclk_n,
  spi_cs,
  spi_mosi,
  spi_miso,
  spi_clk,
  hsync,
  vsync,
  red,
  grn,
  blu,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n
)
;
input clk;
input rst_n;
input reset_n;
input mode;
input csw_n;
input csr_n;
output int_n;
output gromclk;
output cpuclk;
inout [0:7] cd;
input maxspr_n;
input scnlin_n;
input gromclk_n;
input cpuclk_n;
output spi_cs;
output spi_mosi;
input spi_miso;
output spi_clk;
output hsync;
output vsync;
output [3:0] red;
output [3:0] grn;
output [3:0] blu;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire clk_d;
wire rst_n_d;
wire reset_n_d;
wire mode_d;
wire csw_n_d;
wire csr_n_d;
wire maxspr_n_d;
wire scnlin_n_d;
wire gromclk_n_d;
wire cpuclk_n_d;
wire spi_miso_d;
wire hdmi_rst_n_w;
wire clk_50_w;
wire clk_25_w;
wire n6_6;
wire n11_6;
wire rgb_de_w_6;
wire clk_100_w;
wire clk_100_lock_w;
wire clk_125_w;
wire clk_125_lock_w;
wire cpuclk_r;
wire gromclk_d;
wire blank_w;
wire hsync_d;
wire vsync_d;
wire int_n_d;
wire spi_clk_d;
wire spi_cs_d;
wire n150_6;
wire [7:0] cd_in;
wire [1:1] red_d;
wire [3:0] grn_d;
wire [1:1] blu_d;
wire [3:0] red_s;
wire [1:1] grn_s;
wire [3:0] blu_s;
wire [7:0] cd_out_s;
wire [0:0] spi_dout;
wire VCC;
wire GND;
  IBUF clk_ibuf (
    .O(clk_d),
    .I(clk) 
);
  IBUF rst_n_ibuf (
    .O(rst_n_d),
    .I(rst_n) 
);
  IBUF reset_n_ibuf (
    .O(reset_n_d),
    .I(reset_n) 
);
  IBUF mode_ibuf (
    .O(mode_d),
    .I(mode) 
);
  IBUF csw_n_ibuf (
    .O(csw_n_d),
    .I(csw_n) 
);
  IBUF csr_n_ibuf (
    .O(csr_n_d),
    .I(csr_n) 
);
  IBUF maxspr_n_ibuf (
    .O(maxspr_n_d),
    .I(maxspr_n) 
);
  IBUF scnlin_n_ibuf (
    .O(scnlin_n_d),
    .I(scnlin_n) 
);
  IBUF gromclk_n_ibuf (
    .O(gromclk_n_d),
    .I(gromclk_n) 
);
  IBUF cpuclk_n_ibuf (
    .O(cpuclk_n_d),
    .I(cpuclk_n) 
);
  IBUF spi_miso_ibuf (
    .O(spi_miso_d),
    .I(spi_miso) 
);
  IOBUF cd_0_iobuf (
    .O(cd_in[0]),
    .IO(cd[0]),
    .I(cd_out_s[0]),
    .OEN(csr_n_d) 
);
  IOBUF cd_1_iobuf (
    .O(cd_in[1]),
    .IO(cd[1]),
    .I(cd_out_s[1]),
    .OEN(csr_n_d) 
);
  IOBUF cd_2_iobuf (
    .O(cd_in[2]),
    .IO(cd[2]),
    .I(cd_out_s[2]),
    .OEN(csr_n_d) 
);
  IOBUF cd_3_iobuf (
    .O(cd_in[3]),
    .IO(cd[3]),
    .I(cd_out_s[3]),
    .OEN(csr_n_d) 
);
  IOBUF cd_4_iobuf (
    .O(cd_in[4]),
    .IO(cd[4]),
    .I(cd_out_s[4]),
    .OEN(csr_n_d) 
);
  IOBUF cd_5_iobuf (
    .O(cd_in[5]),
    .IO(cd[5]),
    .I(cd_out_s[5]),
    .OEN(csr_n_d) 
);
  IOBUF cd_6_iobuf (
    .O(cd_in[6]),
    .IO(cd[6]),
    .I(cd_out_s[6]),
    .OEN(csr_n_d) 
);
  IOBUF cd_7_iobuf (
    .O(cd_in[7]),
    .IO(cd[7]),
    .I(cd_out_s[7]),
    .OEN(csr_n_d) 
);
  TBUF cpuclk_s0 (
    .O(cpuclk),
    .I(cpuclk_r),
    .OEN(cpuclk_n_d) 
);
  TBUF spi_mosi_s0 (
    .O(spi_mosi),
    .I(spi_dout[0]),
    .OEN(n150_6) 
);
  OBUF int_n_obuf (
    .O(int_n),
    .I(int_n_d) 
);
  OBUF gromclk_obuf (
    .O(gromclk),
    .I(gromclk_d) 
);
  OBUF spi_cs_obuf (
    .O(spi_cs),
    .I(spi_cs_d) 
);
  OBUF spi_clk_obuf (
    .O(spi_clk),
    .I(spi_clk_d) 
);
  OBUF hsync_obuf (
    .O(hsync),
    .I(hsync_d) 
);
  OBUF vsync_obuf (
    .O(vsync),
    .I(vsync_d) 
);
  OBUF red_0_obuf (
    .O(red[0]),
    .I(red_s[3]) 
);
  OBUF red_1_obuf (
    .O(red[1]),
    .I(red_d[1]) 
);
  OBUF red_2_obuf (
    .O(red[2]),
    .I(red_s[1]) 
);
  OBUF red_3_obuf (
    .O(red[3]),
    .I(red_s[0]) 
);
  OBUF grn_0_obuf (
    .O(grn[0]),
    .I(grn_d[0]) 
);
  OBUF grn_1_obuf (
    .O(grn[1]),
    .I(grn_d[1]) 
);
  OBUF grn_2_obuf (
    .O(grn[2]),
    .I(grn_s[1]) 
);
  OBUF grn_3_obuf (
    .O(grn[3]),
    .I(grn_d[3]) 
);
  OBUF blu_0_obuf (
    .O(blu[0]),
    .I(blu_s[3]) 
);
  OBUF blu_1_obuf (
    .O(blu[1]),
    .I(blu_d[1]) 
);
  OBUF blu_2_obuf (
    .O(blu[2]),
    .I(blu_s[1]) 
);
  OBUF blu_3_obuf (
    .O(blu[3]),
    .I(blu_s[0]) 
);
  LUT3 hdmi_rst_n_w_s1 (
    .F(hdmi_rst_n_w),
    .I0(rst_n_d),
    .I1(clk_125_lock_w),
    .I2(reset_n_d) 
);
defparam hdmi_rst_n_w_s1.INIT=8'h80;
  CLKDIV clk_50_inst (
    .CLKOUT(clk_50_w),
    .CALIB(VCC),
    .HCLKIN(clk_100_w),
    .RESETN(clk_100_lock_w) 
);
defparam clk_50_inst.DIV_MODE="2";
defparam clk_50_inst.GSREN="false";
  CLKDIV clk_25_inst (
    .CLKOUT(clk_25_w),
    .CALIB(VCC),
    .HCLKIN(clk_100_w),
    .RESETN(clk_100_lock_w) 
);
defparam clk_25_inst.DIV_MODE="4";
defparam clk_25_inst.GSREN="false";
  INV n6_s2 (
    .O(n6_6),
    .I(rst_n_d) 
);
  INV n11_s2 (
    .O(n11_6),
    .I(clk_100_lock_w) 
);
  INV rgb_de_w_s2 (
    .O(rgb_de_w_6),
    .I(blank_w) 
);
  CLK_100 clk_100_inst (
    .clk_d(clk_d),
    .n6_6(n6_6),
    .clk_100_w(clk_100_w),
    .clk_100_lock_w(clk_100_lock_w)
);
  CLK_125 clk_125_inst (
    .clk_25_w(clk_25_w),
    .n11_6(n11_6),
    .clk_125_w(clk_125_w),
    .clk_125_lock_w(clk_125_lock_w)
);
  DVI_TX dvi_tx_inst (
    .clk_25_w(clk_25_w),
    .clk_125_w(clk_125_w),
    .hdmi_rst_n_w(hdmi_rst_n_w),
    .rgb_de_w_6(rgb_de_w_6),
    .vsync_d(vsync_d),
    .hsync_d(hsync_d),
    .red_s_0(red_s[0]),
    .red_s_1(red_s[1]),
    .red_s_3(red_s[3]),
    .red_d(red_d[1]),
    .grn_d_0(grn_d[0]),
    .grn_d_1(grn_d[1]),
    .grn_d_3(grn_d[3]),
    .grn_s(grn_s[1]),
    .blu_s_0(blu_s[0]),
    .blu_s_1(blu_s[1]),
    .blu_s_3(blu_s[3]),
    .blu_d(blu_d[1]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  f18a_top f18a_top_inst (
    .clk_50_w(clk_50_w),
    .reset_n_d(reset_n_d),
    .gromclk_n_d(gromclk_n_d),
    .rst_n_d(rst_n_d),
    .clk_125_lock_w(clk_125_lock_w),
    .scnlin_n_d(scnlin_n_d),
    .clk_25_w(clk_25_w),
    .maxspr_n_d(maxspr_n_d),
    .csw_n_d(csw_n_d),
    .csr_n_d(csr_n_d),
    .mode_d(mode_d),
    .spi_miso_d(spi_miso_d),
    .cd_in(cd_in[7:0]),
    .cpuclk_r(cpuclk_r),
    .gromclk_d(gromclk_d),
    .blank_w(blank_w),
    .hsync_d(hsync_d),
    .vsync_d(vsync_d),
    .int_n_d(int_n_d),
    .spi_clk_d(spi_clk_d),
    .spi_cs_d(spi_cs_d),
    .n150_6(n150_6),
    .red_d(red_d[1]),
    .grn_d_0(grn_d[0]),
    .grn_d_1(grn_d[1]),
    .grn_d_3(grn_d[3]),
    .blu_d(blu_d[1]),
    .red_s_0(red_s[0]),
    .red_s_1(red_s[1]),
    .red_s_3(red_s[3]),
    .grn_s(grn_s[1]),
    .blu_s_0(blu_s[0]),
    .blu_s_1(blu_s[1]),
    .blu_s_3(blu_s[3]),
    .cd_out_s(cd_out_s[7:0]),
    .spi_dout(spi_dout[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top */
