{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497929438119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497929438124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 00:30:37 2017 " "Processing started: Tue Jun 20 00:30:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497929438124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929438124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929438124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497929438465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497929438465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderr.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderr.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderR " "Found entity 1: signExtenderR" {  } { { "signExtenderR.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderj.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderj.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderJ " "Found entity 1: signExtenderJ" {  } { { "signExtenderJ.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBench " "Found entity 1: registerBench" {  } { { "registerBench.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdest.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegDest " "Found entity 1: muxRegDest" {  } { { "muxRegDest.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunity.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxMemtoReg " "Found entity 1: muxMemtoReg" {  } { { "muxMemtoReg.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.v 1 1 " "Found 1 design units, including 1 entities, in source file muxjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxJump " "Found entity 1: muxJump" {  } { { "muxJump.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxInSignal " "Found entity 1: muxInSignal" {  } { { "muxInSignal.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaluscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxaluscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxALUScr " "Found entity 1: muxALUScr" {  } { { "muxALUScr.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionMemory.v(11) " "Verilog HDL information at instructionMemory.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497929448861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.v 1 1 " "Found 1 design units, including 1 entities, in source file andmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 andmux " "Found entity 1: andmux" {  } { { "andmux.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpcscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxPCScr " "Found entity 1: muxPCScr" {  } { { "muxPCScr.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxPCScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbtronenhancedcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bbtronenhancedcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bbtronenhancedCPU " "Found entity 1: bbtronenhancedCPU" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file outmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 outModule " "Found entity 1: outModule" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929448876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448876 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "outModule.v(8) " "Verilog HDL Instantiation warning at outModule.v(8): instance has no name" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1497929448881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bbtronenhancedCPU " "Elaborating entity \"bbtronenhancedCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497929448934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:inst_programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:inst_programCounter\"" {  } { { "bbtronenhancedCPU.v" "inst_programCounter" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:inst_instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:inst_instructionMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_instructionMemory" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448939 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM\[1023..2\] 0 instructionMemory.v(9) " "Net \"instructionRAM\[1023..2\]\" at instructionMemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1497929448947 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderR signExtenderR:inst_signExtenderR " "Elaborating entity \"signExtenderR\" for hierarchy \"signExtenderR:inst_signExtenderR\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderR" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderJ signExtenderJ:inst_signExtenderJ " "Elaborating entity \"signExtenderJ\" for hierarchy \"signExtenderJ:inst_signExtenderJ\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderJ" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBench registerBench:inst_registerBench " "Elaborating entity \"registerBench\" for hierarchy \"registerBench:inst_registerBench\"" {  } { { "bbtronenhancedCPU.v" "inst_registerBench" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:inst_controlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:inst_controlUnity\"" {  } { { "bbtronenhancedCPU.v" "inst_controlUnity" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(17) " "Verilog HDL assignment warning at controlUnity.v(17): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(32) " "Verilog HDL assignment warning at controlUnity.v(32): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(47) " "Verilog HDL assignment warning at controlUnity.v(47): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(62) " "Verilog HDL assignment warning at controlUnity.v(62): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(77) " "Verilog HDL assignment warning at controlUnity.v(77): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(92) " "Verilog HDL assignment warning at controlUnity.v(92): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(107) " "Verilog HDL assignment warning at controlUnity.v(107): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(122) " "Verilog HDL assignment warning at controlUnity.v(122): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(137) " "Verilog HDL assignment warning at controlUnity.v(137): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(152) " "Verilog HDL assignment warning at controlUnity.v(152): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(167) " "Verilog HDL assignment warning at controlUnity.v(167): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(182) " "Verilog HDL assignment warning at controlUnity.v(182): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(197) " "Verilog HDL assignment warning at controlUnity.v(197): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(212) " "Verilog HDL assignment warning at controlUnity.v(212): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(227) " "Verilog HDL assignment warning at controlUnity.v(227): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(242) " "Verilog HDL assignment warning at controlUnity.v(242): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448960 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(257) " "Verilog HDL assignment warning at controlUnity.v(257): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(272) " "Verilog HDL assignment warning at controlUnity.v(272): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(287) " "Verilog HDL assignment warning at controlUnity.v(287): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(302) " "Verilog HDL assignment warning at controlUnity.v(302): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(317) " "Verilog HDL assignment warning at controlUnity.v(317): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(332) " "Verilog HDL assignment warning at controlUnity.v(332): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(347) " "Verilog HDL assignment warning at controlUnity.v(347): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(362) " "Verilog HDL assignment warning at controlUnity.v(362): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(377) " "Verilog HDL assignment warning at controlUnity.v(377): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(392) " "Verilog HDL assignment warning at controlUnity.v(392): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnity.v(6) " "Verilog HDL Case Statement warning at controlUnity.v(6): incomplete case statement has no default case item" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeReg controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_writeReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_regDest controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_regDest\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_memtoReg controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Jump controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_inSignal controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_inSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluScr controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_aluScr\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeEnable controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_writeEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_readEnable controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_readEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Branch controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448961 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluOp controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_hlt controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_hlt\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_reset controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_reset controlUnity.v(5) " "Inferred latch for \"cu_reset\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_hlt controlUnity.v(5) " "Inferred latch for \"cu_hlt\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp controlUnity.v(5) " "Inferred latch for \"cu_aluOp\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Branch controlUnity.v(5) " "Inferred latch for \"cu_Branch\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_readEnable controlUnity.v(5) " "Inferred latch for \"cu_readEnable\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeEnable controlUnity.v(5) " "Inferred latch for \"cu_writeEnable\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluScr controlUnity.v(5) " "Inferred latch for \"cu_aluScr\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_inSignal controlUnity.v(5) " "Inferred latch for \"cu_inSignal\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Jump controlUnity.v(5) " "Inferred latch for \"cu_Jump\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_memtoReg controlUnity.v(5) " "Inferred latch for \"cu_memtoReg\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_regDest controlUnity.v(5) " "Inferred latch for \"cu_regDest\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeReg controlUnity.v(5) " "Inferred latch for \"cu_writeReg\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448962 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:inst_dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:inst_dataMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_dataMemory" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst_ALU\"" {  } { { "bbtronenhancedCPU.v" "inst_ALU" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448964 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(11) " "Verilog HDL Case Statement warning at ALU.v(11): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(10) " "Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(10) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(10) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(10) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(10) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(10) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(10) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(10) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448966 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(10) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(10) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(10) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(10) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(10) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(10) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(10) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(10) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(10) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[16\] ALU.v(10) " "Inferred latch for \"aluOut\[16\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[17\] ALU.v(10) " "Inferred latch for \"aluOut\[17\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[18\] ALU.v(10) " "Inferred latch for \"aluOut\[18\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[19\] ALU.v(10) " "Inferred latch for \"aluOut\[19\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[20\] ALU.v(10) " "Inferred latch for \"aluOut\[20\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[21\] ALU.v(10) " "Inferred latch for \"aluOut\[21\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[22\] ALU.v(10) " "Inferred latch for \"aluOut\[22\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[23\] ALU.v(10) " "Inferred latch for \"aluOut\[23\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[24\] ALU.v(10) " "Inferred latch for \"aluOut\[24\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[25\] ALU.v(10) " "Inferred latch for \"aluOut\[25\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[26\] ALU.v(10) " "Inferred latch for \"aluOut\[26\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[27\] ALU.v(10) " "Inferred latch for \"aluOut\[27\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[28\] ALU.v(10) " "Inferred latch for \"aluOut\[28\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[29\] ALU.v(10) " "Inferred latch for \"aluOut\[29\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[30\] ALU.v(10) " "Inferred latch for \"aluOut\[30\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[31\] ALU.v(10) " "Inferred latch for \"aluOut\[31\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929448967 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outModule outModule:inst_outModule " "Elaborating entity \"outModule\" for hierarchy \"outModule:inst_outModule\"" {  } { { "bbtronenhancedCPU.v" "inst_outModule" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD outModule:inst_outModule\|binToBCD:comb_3 " "Elaborating entity \"binToBCD\" for hierarchy \"outModule:inst_outModule\|binToBCD:comb_3\"" {  } { { "outModule.v" "comb_3" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binToBCD.v(15) " "Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (8)" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929448970 "|binToBCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display outModule:inst_outModule\|display:d1 " "Elaborating entity \"display\" for hierarchy \"outModule:inst_outModule\|display:d1\"" {  } { { "outModule.v" "d1" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegDest muxRegDest:inst_muxRegDest " "Elaborating entity \"muxRegDest\" for hierarchy \"muxRegDest:inst_muxRegDest\"" {  } { { "bbtronenhancedCPU.v" "inst_muxRegDest" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemtoReg muxMemtoReg:inst_muxMemtoReg " "Elaborating entity \"muxMemtoReg\" for hierarchy \"muxMemtoReg:inst_muxMemtoReg\"" {  } { { "bbtronenhancedCPU.v" "inst_muxMemtoReg" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxJump muxJump:inst_muxJump " "Elaborating entity \"muxJump\" for hierarchy \"muxJump:inst_muxJump\"" {  } { { "bbtronenhancedCPU.v" "inst_muxJump" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInSignal muxInSignal:inst_muxInSignal " "Elaborating entity \"muxInSignal\" for hierarchy \"muxInSignal:inst_muxInSignal\"" {  } { { "bbtronenhancedCPU.v" "inst_muxInSignal" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALUScr muxALUScr:inst_muxALUScr " "Elaborating entity \"muxALUScr\" for hierarchy \"muxALUScr:inst_muxALUScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxALUScr" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andmux andmux:inst_andmux " "Elaborating entity \"andmux\" for hierarchy \"andmux:inst_andmux\"" {  } { { "bbtronenhancedCPU.v" "inst_andmux" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCScr muxPCScr:inst_muxPCScr " "Elaborating entity \"muxPCScr\" for hierarchy \"muxPCScr:inst_muxPCScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxPCScr" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929448985 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449082 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449082 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449083 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449083 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449084 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449084 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449084 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449085 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449085 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449087 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449087 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449088 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449088 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449089 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449089 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449090 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449090 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929449091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[0\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[1\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[2\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[3\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[4\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[5\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[6\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[7\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[8\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[9\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[10\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[11\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[12\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[13\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[14\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[15\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[16\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[16\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[17\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[17\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[18\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[18\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[19\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[19\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[20\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[20\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[21\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[21\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[22\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[22\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[23\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[23\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[24\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[24\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[25\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[25\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[26\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[26\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[27\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[27\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[28\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[28\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[29\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[29\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[30\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[30\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[31\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[31\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_Branch " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_Branch\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluScr " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluScr\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[0\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[1\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[2\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[3\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[4\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[5\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[6\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[7\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[8\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[9\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[10\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[11\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[12\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[13\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[14\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[15\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[16\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[16\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[17\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[17\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[18\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[18\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[19\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[19\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[20\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[20\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[21\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[21\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[22\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[22\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[23\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[23\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[24\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[24\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[25\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[25\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[26\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[26\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[27\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[27\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[28\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[28\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[29\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[29\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[30\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[30\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[31\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[31\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_Branch " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_Branch\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929449725 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1497929449880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[0\] VCC " "Pin \"wire_out1\[0\]\" is stuck at VCC" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[1\] GND " "Pin \"wire_out1\[1\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[2\] GND " "Pin \"wire_out1\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[3\] GND " "Pin \"wire_out1\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[4\] GND " "Pin \"wire_out1\[4\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[5\] GND " "Pin \"wire_out1\[5\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[6\] GND " "Pin \"wire_out1\[6\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[0\] VCC " "Pin \"wire_out2\[0\]\" is stuck at VCC" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[1\] GND " "Pin \"wire_out2\[1\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[2\] GND " "Pin \"wire_out2\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[3\] GND " "Pin \"wire_out2\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[4\] GND " "Pin \"wire_out2\[4\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[5\] GND " "Pin \"wire_out2\[5\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[6\] GND " "Pin \"wire_out2\[6\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[0\] VCC " "Pin \"wire_out3\[0\]\" is stuck at VCC" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[1\] GND " "Pin \"wire_out3\[1\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[2\] GND " "Pin \"wire_out3\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[3\] GND " "Pin \"wire_out3\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[4\] GND " "Pin \"wire_out3\[4\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[5\] GND " "Pin \"wire_out3\[5\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[6\] GND " "Pin \"wire_out3\[6\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_negative GND " "Pin \"wire_negative\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_negative"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[17\] GND " "Pin \"wire_out_pcsrc\[17\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[18\] GND " "Pin \"wire_out_pcsrc\[18\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[19\] GND " "Pin \"wire_out_pcsrc\[19\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[20\] GND " "Pin \"wire_out_pcsrc\[20\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[21\] GND " "Pin \"wire_out_pcsrc\[21\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[22\] GND " "Pin \"wire_out_pcsrc\[22\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[23\] GND " "Pin \"wire_out_pcsrc\[23\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[24\] GND " "Pin \"wire_out_pcsrc\[24\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[25\] GND " "Pin \"wire_out_pcsrc\[25\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[26\] GND " "Pin \"wire_out_pcsrc\[26\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[27\] GND " "Pin \"wire_out_pcsrc\[27\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[28\] GND " "Pin \"wire_out_pcsrc\[28\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[29\] GND " "Pin \"wire_out_pcsrc\[29\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[30\] GND " "Pin \"wire_out_pcsrc\[30\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[31\] GND " "Pin \"wire_out_pcsrc\[31\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929449898 "|bbtronenhancedCPU|wire_out_pcsrc[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497929449898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497929450037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.map.smsg " "Generated suppressed messages file e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929450385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497929450473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929450473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929450565 "|bbtronenhancedCPU|switches[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497929450565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497929450565 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497929450565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497929450565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497929450565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 289 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 289 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497929450593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 00:30:50 2017 " "Processing ended: Tue Jun 20 00:30:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497929450593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497929450593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497929450593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929450593 ""}
