timestamp=1569014686283

[~A]
E:/GIT/my_projects/FPGA/Verilog/microSD_ActiveHDL/microSD/microSD/src/microSD.v=0*4059*4866
LastVerilogToplevel=microSD_tb
ModifyID=94
Version=74
e:/GIT/my_projects/FPGA/Verilog/microSD_ActiveHDL/microSD/microSD/src/microSD.v=0*26495*27398
e:/GIT/my_projects/FPGA/Verilog/microSD_ActiveHDL/microSD/microSD/src/microSD.v_microSD_tb.v=0*224079*225460

[$root]
A/$root=22|||1*436352
BinI32/$root=3*373234
SLP=3*373338
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216c2574e82aff5c450266122df6f193623

[microSD]
A/microSD=22|./../src/microSD.v|1|1*436726
BinI32/microSD=3*373406
R=./../src/microSD.v|1
SLP=3*375077
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|69115ed33f8263668252cb8bdef22ad826527262ddaa47cb266f3a3c4d9b973af327341a8c55b94f34e37daf6f2a9c0b

[microSD_tb]
A/microSD_tb=22|./../src/microSD_tb.v|4|1*439405
BinI32/microSD_tb=3*376395
R=./../src/microSD_tb.v|4
SLP=3*377433
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|d1d491d749a8c37ede91686d7622777e8a64d9024ff498befc7c0fb121207ba8ecbd749d46611d5147fd4b9320fa524f

[~MFT]
0=7|0microSD.mgf|225460|165015
1=6|1microSD.mgf|439405|436352
3=12|3microSD.mgf|377433|373234

[~U]
$root=12|0*223459|
microSD=12|0*223641|
microSD_tb=12|0*223912||0x10
