Return-Path: <linux-renesas-soc-owner@vger.kernel.org>
Received: from mail-lf0-f50.google.com ([209.85.215.50]:34128 "EHLO
        mail-lf0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1756196AbcKBS0O (ORCPT
        <rfc822;linux-renesas-soc@vger.kernel.org>);
        Wed, 2 Nov 2016 14:26:14 -0400
Received: by mail-lf0-f50.google.com with SMTP id b81so20054320lfe.1
        for <linux-renesas-soc@vger.kernel.org>; Wed, 02 Nov 2016 11:26:13 -0700 (PDT)
Subject: Re: [PATCH v2] clk: renesas: cpg-mssr: add common R-Car Gen2 support
To: Geert Uytterhoeven <geert@linux-m68k.org>
References: <19700058.YBgRO3SXUI@wasted.cogentembedded.com>
 <3797605.lKJkRScdp8@wasted.cogentembedded.com>
 <CAMuHMdWZ4uCMinq_RbmimH0Gz72a51ac0sCoBMZo97x2mGyJLQ@mail.gmail.com>
 <CAMuHMdW-X6jxcyV1GKtUZEAuiLiCqC47cB6ZcFys6mODRbYq8Q@mail.gmail.com>
 <cb5ebfa8-f9c7-e211-aded-1dc65291a31a@cogentembedded.com>
 <CAMuHMdV-9HsW+Twpaeah62e4-aGeiLAY8eoNsXDxCYwDECPOng@mail.gmail.com>
Cc: Michael Turquette <mturquette@baylibre.com>,
        linux-clk <linux-clk@vger.kernel.org>,
        Stephen Boyd <sboyd@codeaurora.org>,
        Linux-Renesas <linux-renesas-soc@vger.kernel.org>
From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Message-ID: <8a7b0c7f-e96b-aadf-2b91-aba02d1b72c7@cogentembedded.com>
Date: Wed, 2 Nov 2016 21:26:09 +0300
MIME-Version: 1.0
In-Reply-To: <CAMuHMdV-9HsW+Twpaeah62e4-aGeiLAY8eoNsXDxCYwDECPOng@mail.gmail.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
Sender: linux-renesas-soc-owner@vger.kernel.org
List-ID: <linux-renesas-soc.vger.kernel.org>

On 11/02/2016 09:19 PM, Geert Uytterhoeven wrote:

>>>>> Changes in version 2:
>>>>> - added support  for non-existing PLL0CR;
>>>>> - removed the function reading the mode pins;
>>>>> - added/used the #define's for PLL0CR.STC;
>>>>> - used CPG_FRQCRC_ZFC_SHIFT to #define CPG_FRQCRC_ZFC_MASK;
>>>>> - removed rcar_gen2_read_modemr();
>>>>> - added Geert's tag.
>>>>>
>>>>>  drivers/clk/renesas/rcar-gen2-cpg.c |  369
>>>>> ++++++++++++++++++++++++++++++++++++
>>>>>  drivers/clk/renesas/rcar-gen2-cpg.h |   42 ++++
>>>>>  2 files changed, 411 insertions(+)
>>>>>
>>>>> Index: linux/drivers/clk/renesas/rcar-gen2-cpg.c
>>>>> ===================================================================
>>>>> --- /dev/null
>>>>> +++ linux/drivers/clk/renesas/rcar-gen2-cpg.c
>>>>> @@ -0,0 +1,369 @@
>>>>
>>>>
>>>>> +struct clk * __init rcar_gen2_cpg_clk_register(struct device *dev,
>>>>> +                                              const struct cpg_core_clk
>>>>> *core,
>>>>> +                                              const struct
>>>>> cpg_mssr_info *info,
>>>>> +                                              struct clk **clks,
>>>>> +                                              void __iomem *base)
>>>>> +{
>>>>
>>>>
>>>>> +       case CLK_TYPE_GEN2_PLL0:
>>>>> +               /*
>>>>> +                * PLL0  is a configurable multiplier clock except on
>>>>> R-Car E2.
>>>>
>>>>
>>>> ... and V2H.
>>>>
>>>>> +                * Register the PLL0 clock as a fixed factor clock for
>>>>> now as
>>>>> +                * there's  no generic multiplier clock implementation
>>>>> and we
>>>>> +                * currently have no need to change the multiplier
>>>>> value.
>>>>> +                */
>>>>> +               mult = cpg_pll_config->pll0_mult;
>>>>> +               if (mult) {
>>>>> +                       /* PLL0 is VCO/3 on R-Car E2 */
>>>>
>>>>
>>>> ... and V2H.
>>>>
>>>>> +                       div  = 3;
>>>
>>>
>>> After seeing the r8a7745 driver, I think it would be better to use a
>>> divider
>>> value of 1 here (dropping the need for this branch), and handle the /3 in
>>> the
>>> SoC-specific driver.
>>> This would make it more similar to the other SoCs here (div = 1 in the
>>> else
>>> branch below), and to similar clocks in the SoC-specific driver
>>> (e.g. DEF_FIXED("zg", ..., 3, 1) in r8a7743-cpg-mssr.c).
>>
>>    We'll then have to lie about the PLL0 output freq? I don't like it...
>
> Do we? The divisor is not part of PLL0. The datasheet says:
>
>   - For V2H/E2:
>     "PLL circuit 0 multiplies EXTAL or EXTAL/2 clock."
>   - For the other SoCs:
>     "PLL circuit 0 multiplies EXTAL or EXTAL/2 clock. The
> multiplication ratio is set by the PLL0CR."
>
> Division is done _after_ PLL0, using the SYS-CPU clock divider.
>
>  - For e.g. E2:
>    "The SYS-CPU clock divider 1 divides PLL0 output clock. This
> divider generates the AP-System core clocks (Z2φ)."
>
> AFAIU, this SYS-CPU clock divider is "/3" on E2.

    The figures 7.1* picture it the other way: PLL0/VCO*1/3 is the output of 
PLL0, according to them. Quite the same way as PLL1 freq gets divided by 2 
before being output. Maybe they're wrong tho...

> Gr{oetje,eeting}s,
>
>                         Geert

MBR, Sergei
