<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r22522 - haiku/trunk/src/add-ons/kernel/busses/usb
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-October/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r22522%20-%20haiku/trunk/src/add-ons/kernel/busses/usb&In-Reply-To=%3C200710122217.l9CMHSn5008173%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004238.html">
   <LINK REL="Next"  HREF="004242.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r22522 - haiku/trunk/src/add-ons/kernel/busses/usb</H1>
    <B>sbenedetto at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r22522%20-%20haiku/trunk/src/add-ons/kernel/busses/usb&In-Reply-To=%3C200710122217.l9CMHSn5008173%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r22522 - haiku/trunk/src/add-ons/kernel/busses/usb">sbenedetto at mail.berlios.de
       </A><BR>
    <I>Sat Oct 13 00:17:28 CEST 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="004238.html">[Haiku-commits] r22521 - haiku/trunk/build/jam
</A></li>
        <LI>Next message: <A HREF="004242.html">[Haiku-commits] r22522 - haiku/trunk/src/add-ons/kernel/busses/usb
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4239">[ date ]</a>
              <a href="thread.html#4239">[ thread ]</a>
              <a href="subject.html#4239">[ subject ]</a>
              <a href="author.html#4239">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: sbenedetto
Date: 2007-10-13 00:17:27 +0200 (Sat, 13 Oct 2007)
New Revision: 22522
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=22522&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=22522&amp;view=rev</A>

Modified:
   haiku/trunk/src/add-ons/kernel/busses/usb/ohci.cpp
   haiku/trunk/src/add-ons/kernel/busses/usb/ohci.h
   haiku/trunk/src/add-ons/kernel/busses/usb/ohci_hardware.h
Log:
* Clean up (removing unneeded comment)
* Renaming, fixing coding guidelines
* Re-writing AddTo method
* Removing ohci_software.h file (its content has been moved to ohci.h) but it will probably be deleted in the future.


Modified: haiku/trunk/src/add-ons/kernel/busses/usb/ohci.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/busses/usb/ohci.cpp	2007-10-12 22:11:54 UTC (rev 22521)
+++ haiku/trunk/src/add-ons/kernel/busses/usb/ohci.cpp	2007-10-12 22:17:27 UTC (rev 22522)
@@ -1,67 +1,32 @@
-//------------------------------------------------------------------------------
-//	Copyright (c) 2005, Jan-Rixt Van Hoye
-//
-//	Permission is hereby granted, free of charge, to any person obtaining a
-//	copy of this software and associated documentation files (the &quot;Software&quot;),
-//	to deal in the Software without restriction, including without limitation
-//	the rights to use, copy, modify, merge, publish, distribute, sublicense,
-//	and/or sell copies of the Software, and to permit persons to whom the
-//	Software is furnished to do so, subject to the following conditions:
-//
-//	The above copyright notice and this permission notice shall be included in
-//	all copies or substantial portions of the Software.
-//
-//	THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-//	IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-//	FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-//	AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-//	LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
-//	FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
-//	DEALINGS IN THE SOFTWARE.
-//
-//  explanation of this file:
-//  -------------------------
-//
-//	This is the implementation of the OHCI module for the Haiku USB stack
-//  It is bases on the hcir1_0a documentation that can be found on www.usb.org
-//  Some parts are derive from source-files from openbsd, netbsd and linux. 
-//
-//	------------------------------------------------------------------------
+/*
+ * Copyright 2005-2008, Haiku Inc. All rights reserved.
+ * Distributed under the terms of the MIT License.
+ *
+ * Authors:
+ *		Jan-Rixt Van Hoye
+ *		Salvatore Benedetto &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">salvatore.benedetto at gmail.com</A>&gt;
+ */
 
-//	---------------------------
-//	OHCI::	Includes
-//	---------------------------
 #include &lt;module.h&gt;
 #include &lt;PCI.h&gt;
 #include &lt;USB3.h&gt;
 #include &lt;KernelExport.h&gt;
 #include &lt;stdlib.h&gt;
 
-//	---------------------------
-//	OHCI::	Local includes
-//	---------------------------
-
 #include &quot;ohci.h&quot;
-#include &quot;ohci_hardware.h&quot;
-#include &quot;usb_p.h&quot;
 
+pci_module_info *OHCI::sPCIModule = NULL;
+
 //------------------------------------------------------
 //	OHCI:: 	Reverse the bits in a value between 0 and 31
 //			(Section 3.3.2) 
 //------------------------------------------------------
-
-static uint8 revbits[OHCI_NO_INTRS] =
+static uint8 revbits[OHCI_NUMBER_OF_INTERRUPTS] =
   { 0x00, 0x10, 0x08, 0x18, 0x04, 0x14, 0x0c, 0x1c,
     0x02, 0x12, 0x0a, 0x1a, 0x06, 0x16, 0x0e, 0x1e,
     0x01, 0x11, 0x09, 0x19, 0x05, 0x15, 0x0d, 0x1d,
     0x03, 0x13, 0x0b, 0x1b, 0x07, 0x17, 0x0f, 0x1f };
     
-//------------------------------------------------------------------------
-//	OHCI::	These are the OHCI operations that can be done.
-//		
-//		parameters:	
-//					- op: operation
-//------------------------------------------------------------------------
 
 static int32
 ohci_std_ops( int32 op , ... )
@@ -69,14 +34,15 @@
 	switch (op)
 	{
 		case B_MODULE_INIT:
-			TRACE((&quot;ohci_module: init the module\n&quot;));
+			TRACE((&quot;usb_ohci_module: init module\n&quot;));
 			return B_OK;
 		case B_MODULE_UNINIT:
-			TRACE((&quot;ohci_module: uninit the module\n&quot;));
+			TRACE((&quot;usb_ohci_module: uninit module\n&quot;));
 			break;
 		default:
 			return EINVAL;
 	}
+
 	return B_OK;
 }	
 
@@ -87,67 +53,82 @@
 //					- &amp;stack: reference to a stack instance form stack.cpp
 //------------------------------------------------------------------------
 
-static status_t
-ohci_add_to(Stack *stack)
+status_t
+OHCI::AddTo(Stack *stack)
 {
-	status_t status;
-	pci_info *item;
-	bool found = false;
-	int i;
-	
 #ifdef TRACE_USB
 	set_dprintf_enabled(true); 
 	load_driver_symbols(&quot;ohci&quot;);
 #endif
 	
-	//
-	// 	Try if the PCI module is loaded
-	//
-	if( ( status = get_module( B_PCI_MODULE_NAME, (module_info **)&amp;( OHCI::pci_module ) ) ) != B_OK) {
-		TRACE((&quot;USB_ OHCI: init_hardware(): Get PCI module failed! %lu \n&quot;, status));
-		return status;
+	if (!sPCIModule) {
+		status_t status = get_module(B_PCI_MODULE_NAME, (module_info **)&amp;sPCIModule);
+		if (status &lt; B_OK) {
+			TRACE_ERROR((&quot;usb_ohci: AddTo(): getting pci module failed! 0x%08lx\n&quot;,
+				status));
+			return status;
+		}
 	}
-	TRACE((&quot;usb_ohci init_hardware(): Setting up hardware\n&quot;));
-	item = new pci_info;
-	for ( i = 0 ; OHCI::pci_module-&gt;get_nth_pci_info( i , item ) == B_OK ; i++ ) {
-		if ( ( item-&gt;class_base == PCI_serial_bus ) &amp;&amp; ( item-&gt;class_sub == PCI_usb )
-			 &amp;&amp; ( item-&gt;class_api  == PCI_usb_ohci ) )
-		{
-			if ((item-&gt;u.h0.interrupt_line == 0) || (item-&gt;u.h0.interrupt_line == 0xFF)) {
-				TRACE((&quot;USB OHCI: init_hardware(): found with invalid IRQ - check IRQ assignement\n&quot;));
+
+	TRACE((&quot;usb_ohci: AddTo(): setting up hardware\n&quot;));
+
+	bool found = false;
+	pci_info *item = new(std::nothrow) pci_info;
+	if (!item) {
+		sPCIModule = NULL;
+		put_module(B_PCI_MODULE_NAME);
+		return B_NO_MEMORY;
+	}
+
+	for (uint32 i = 0 ; sPCIModule-&gt;get_nth_pci_info(i, item) &gt;= B_OK; i++) {
+
+		if (item-&gt;class_base == PCI_serial_bus &amp;&amp; item-&gt;class_sub == PCI_usb
+			&amp;&amp; item-&gt;class_api == PCI_usb_ohci) {
+			if (item-&gt;u.h0.interrupt_line == 0
+				|| item-&gt;u.h0.interrupt_line == 0xFF) {
+				TRACE_ERROR((&quot;usb_ohci: AddTo(): found with invalid IRQ -&quot;
+					&quot; check IRQ assignement\n&quot;));
 				continue;
 			}
-			TRACE((&quot;USB OHCI: init_hardware(): found at IRQ %u \n&quot;, item-&gt;u.h0.interrupt_line));
+
+			TRACE((&quot;usb_ohci: AddTo(): found at IRQ %u\n&quot;,
+				item-&gt;u.h0.interrupt_line));
 			OHCI *bus = new(std::nothrow) OHCI(item, stack);
-			
 			if (!bus) {
 				delete item;
-				OHCI::pci_module = NULL;
+				sPCIModule = NULL;
 				put_module(B_PCI_MODULE_NAME);
 				return B_NO_MEMORY;
 			}
-			
-			if (bus-&gt;InitCheck() != B_OK) {
-				TRACE((&quot;usb_ohci: bus failed to initialize...\n&quot;));
+
+			if (bus-&gt;InitCheck() &lt; B_OK) {
+				TRACE_ERROR((&quot;usb_ohci: AddTo(): InitCheck() failed 0x%08lx\n&quot;,
+					bus-&gt;InitCheck()));
 				delete bus;
 				continue;
 			}
 
-			bus-&gt;Start();			
-			stack-&gt;AddBusManager( bus );
+			// the bus took it away
+			item = new(std::nothrow) pci_info;
+
+			bus-&gt;Start();
+			stack-&gt;AddBusManager(bus);
 			found = true;
 		}
 	}
-	
+
 	if (!found) {
-		TRACE((&quot;USB OHCI: init hardware(): no devices found\n&quot;));
-		free( item );
-		put_module( B_PCI_MODULE_NAME );
+		TRACE_ERROR((&quot;usb_ohci: no devices found\n&quot;));
+		delete item;
+		put_module(B_PCI_MODULE_NAME);
 		return ENODEV;
 	}
-	return B_OK; //Hardware found
+
+	delete item;
+	return B_OK;
 }
 
+
 //------------------------------------------------------------------------
 //	OHCI::	Host controller information
 //		
@@ -157,11 +138,11 @@
 host_controller_info ohci_module = {
 	{
 		&quot;busses/usb/ohci&quot;, 
-		0,						// No flag like B_KEEP_LOADED : the usb module does that
+		0,
 		ohci_std_ops
 	},
-	NULL ,
-	ohci_add_to
+	NULL,
+	OHCI::AddTo
 };
 
 //------------------------------------------------------------------------
@@ -194,10 +175,10 @@
 		fRootHubAddress(0),
 		fNumPorts(0)
 {
-	fPcii = info;
+	fPCIInfo = info;
 	fStack = stack;
 	int i;
-	TRACE((&quot;USB OHCI: constructing new BusManager\n&quot;));
+	TRACE((&quot;usb_ohci: constructing new BusManager\n&quot;));
 	
 	fInitOK = false;
 	
@@ -205,22 +186,22 @@
 		fInterruptEndpoints[i] = 0;
 
 	// enable busmaster and memory mapped access 
-	uint16 cmd = OHCI::pci_module-&gt;read_pci_config(fPcii-&gt;bus, fPcii-&gt;device, fPcii-&gt;function, PCI_command, 2);
+	uint16 cmd = sPCIModule-&gt;read_pci_config(fPCIInfo-&gt;bus, fPCIInfo-&gt;device, fPCIInfo-&gt;function, PCI_command, 2);
 	cmd &amp;= ~PCI_command_io;
 	cmd |= PCI_command_master | PCI_command_memory;
-	OHCI::pci_module-&gt;write_pci_config(fPcii-&gt;bus, fPcii-&gt;device, fPcii-&gt;function, PCI_command, 2, cmd );
+	sPCIModule-&gt;write_pci_config(fPCIInfo-&gt;bus, fPCIInfo-&gt;device, fPCIInfo-&gt;function, PCI_command, 2, cmd );
 
 	//
 	// 5.1.1.2 map the registers
 	//
-	addr_t registeroffset = pci_module-&gt;read_pci_config(info-&gt;bus,
+	addr_t registeroffset = sPCIModule-&gt;read_pci_config(info-&gt;bus,
 		info-&gt;device, info-&gt;function, PCI_base_registers, 4);
 	registeroffset &amp;= PCI_address_memory_32_mask;	
 	TRACE((&quot;OHCI: iospace offset: %lx\n&quot; , registeroffset));
 	fRegisterArea = map_physical_memory(&quot;OHCI base registers&quot;, (void *)registeroffset,
-		B_PAGE_SIZE, B_ANY_KERNEL_BLOCK_ADDRESS, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA | B_READ_AREA | B_WRITE_AREA, (void **)&amp;fRegisters);
+		B_PAGE_SIZE, B_ANY_KERNEL_BLOCK_ADDRESS, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA | B_READ_AREA | B_WRITE_AREA, (void **)&amp;fRegisterBase);
 	if (fRegisterArea &lt; B_OK) {
-		TRACE((&quot;USB OHCI: error mapping the registers\n&quot;));
+		TRACE((&quot;usb_ohci: error mapping the registers\n&quot;));
 		return;
 	}
 	
@@ -230,7 +211,7 @@
 	//	Check the revision of the controller. The revision should be 10xh
 	TRACE((&quot; OHCI: Version %ld.%ld%s\n&quot;, OHCI_REV_HI(rev), OHCI_REV_LO(rev),OHCI_REV_LEGACY(rev) ? &quot;, legacy support&quot; : &quot;&quot;));
 	if (OHCI_REV_HI(rev) != 1 || OHCI_REV_LO(rev) != 0) {
-		TRACE((&quot;USB OHCI: Unsupported OHCI revision of the ohci device\n&quot;));
+		TRACE((&quot;usb_ohci: Unsupported OHCI revision of the ohci device\n&quot;));
 		return;
 	}
 	
@@ -239,7 +220,7 @@
 	fHccaArea = fStack-&gt;AllocateArea((void**)&amp;fHcca, &amp;hcca_phy,
 										B_PAGE_SIZE, &quot;OHCI HCCA&quot;);
 	if (fHccaArea &lt; B_OK) {
-		TRACE((&quot;USB OHCI: Error allocating HCCA block\n&quot;));
+		TRACE((&quot;usb_ohci: Error allocating HCCA block\n&quot;));
 		return;
 	}
 	memset((void*)fHcca, 0, sizeof(ohci_hcca));
@@ -248,14 +229,14 @@
 	// 5.1.1.3 Take control of the host controller
 	//
 	if (ReadReg(OHCI_CONTROL) &amp; OHCI_IR) {
-		TRACE((&quot;USB OHCI: SMM is in control of the host controller\n&quot;));
+		TRACE((&quot;usb_ohci: SMM is in control of the host controller\n&quot;));
 		WriteReg(OHCI_COMMAND_STATUS, OHCI_OCR);
 		for (int i = 0; i &lt; 100 &amp;&amp; (ReadReg(OHCI_CONTROL) &amp; OHCI_IR); i++)
 			snooze(1000);
 		if (ReadReg(OHCI_CONTROL) &amp; OHCI_IR)
-			TRACE((&quot;USB OHCI: SMM doesn't respond... continueing anyway...\n&quot;));
+			TRACE((&quot;usb_ohci: SMM doesn't respond... continueing anyway...\n&quot;));
 	} else if (!(ReadReg(OHCI_CONTROL) &amp; OHCI_HCFS_RESET)) {
-		TRACE((&quot;USB OHCI: BIOS is in control of the host controller\n&quot;));
+		TRACE((&quot;usb_ohci: BIOS is in control of the host controller\n&quot;));
 		if (!(ReadReg(OHCI_CONTROL) &amp; OHCI_HCFS_OPERATIONAL)) {
 			WriteReg(OHCI_CONTROL, OHCI_HCFS_RESUME);
 			snooze(USB_DELAY_BUS_RESET);
@@ -287,9 +268,9 @@
 		else
 			fInterruptEndpoints[i]-&gt;SetNext(fDummyIsochronous);
 	}
-	for (i = 0; i &lt; OHCI_NO_INTRS; i++)
+	for (i = 0; i &lt; OHCI_NUMBER_OF_INTERRUPTS; i++)
 		fHcca-&gt;hcca_interrupt_table[revbits[i]] =
-			fInterruptEndpoints[OHCI_NO_EDS-OHCI_NO_INTRS+i]-&gt;physicaladdress;
+			fInterruptEndpoints[OHCI_NO_EDS-OHCI_NUMBER_OF_INTERRUPTS+i]-&gt;physicaladdress;
 	
 	//Go to the hardware part of the initialisation
 	uint32 frameinterval = ReadReg(OHCI_FM_INTERVAL);
@@ -301,7 +282,7 @@
 			break;
 	}
 	if (ReadReg(OHCI_COMMAND_STATUS) &amp; OHCI_HCR) {
-		TRACE((&quot;USB OHCI: Error resetting the host controller\n&quot;));
+		TRACE((&quot;usb_ohci: Error resetting the host controller\n&quot;));
 		return;
 	}
 	
@@ -368,7 +349,7 @@
 		return B_ERROR;
 	
 	if (!(ReadReg(OHCI_CONTROL) &amp; OHCI_HCFS_OPERATIONAL)) {
-		TRACE((&quot;USB OHCI::Start(): Controller not started. TODO: find out what happens.\n&quot;));
+		TRACE((&quot;usb_ohci::Start(): Controller not started. TODO: find out what happens.\n&quot;));
 		return B_ERROR;
 	}
 	
@@ -377,17 +358,17 @@
 	
 	fRootHub = new(std::nothrow) OHCIRootHub(this, fRootHubAddress);
 	if (!fRootHub) {
-		TRACE_ERROR((&quot;USB OHCI::Start(): no memory to allocate root hub\n&quot;));
+		TRACE_ERROR((&quot;usb_ohci::Start(): no memory to allocate root hub\n&quot;));
 		return B_NO_MEMORY;
 	}
 
 	if (fRootHub-&gt;InitCheck() &lt; B_OK) {
-		TRACE_ERROR((&quot;USB OHCI::Start(): root hub failed init check\n&quot;));
+		TRACE_ERROR((&quot;usb_ohci::Start(): root hub failed init check\n&quot;));
 		return B_ERROR;
 	}
 
 	SetRootHub(fRootHub);
-	TRACE((&quot;USB OHCI::Start(): Succesful start\n&quot;));
+	TRACE((&quot;usb_ohci::Start(): Succesful start\n&quot;));
 	return B_OK;
 }
 
@@ -525,7 +506,7 @@
 	//Add a NULL list by creating one TransferDescriptor
 	TransferDescriptor *trans = new(std::nothrow) TransferDescriptor;
 	endpoint-&gt;head = endpoint-&gt;tail = trans;
-	endpoint-&gt;ed-&gt;headp = endpoint-&gt;ed-&gt;tailp = trans-&gt;physicaladdress; 
+	endpoint-&gt;ed-&gt;head_pointer = endpoint-&gt;ed-&gt;tail_pointer = trans-&gt;physicaladdress; 
 	
 	return endpoint;
 }
@@ -544,12 +525,12 @@
 	TRACE((&quot;OHCI::%s()\n&quot;, __FUNCTION__));
 	TransferDescriptor *transfer = new TransferDescriptor;
 	void *phy;
-	if (fStack-&gt;AllocateChunk((void **)&amp;transfer-&gt;td, &amp;phy, sizeof(ohci_transfer_descriptor)) != B_OK) {
+	if (fStack-&gt;AllocateChunk((void **)&amp;transfer-&gt;td, &amp;phy, sizeof(ohci_general_transfer_descriptor)) != B_OK) {
 		TRACE((&quot;OHCI::AllocateTransfer(): Error Allocating Transfer\n&quot;));
 		return 0;
 	}
 	transfer-&gt;physicaladdress = (addr_t)phy;
-	memset((void *)transfer-&gt;td, 0, sizeof(ohci_transfer_descriptor));
+	memset((void *)transfer-&gt;td, 0, sizeof(ohci_general_transfer_descriptor));
 	return transfer;
 }	
 	
@@ -557,7 +538,7 @@
 OHCI::FreeTransfer(TransferDescriptor *trans)
 {
 	TRACE((&quot;OHCI::%s(%p)\n&quot;, __FUNCTION__, trans));
-	fStack-&gt;FreeChunk((void *)trans-&gt;td, (void *) trans-&gt;physicaladdress, sizeof(ohci_transfer_descriptor));
+	fStack-&gt;FreeChunk((void *)trans-&gt;td, (void *) trans-&gt;physicaladdress, sizeof(ohci_general_transfer_descriptor));
 	delete trans;
 }
 
@@ -579,21 +560,21 @@
 		uint32 properties = 0;
 		
 		//Set the device address
-		properties |= OHCI_ENDPOINT_SET_FA(p-&gt;DeviceAddress());
+		properties |= OHCI_ENDPOINT_SET_DEVICE_ADDRESS(p-&gt;DeviceAddress());
 		
 		//Set the endpoint number
-		properties |= OHCI_ENDPOINT_SET_EN(p-&gt;EndpointAddress());
+		properties |= OHCI_ENDPOINT_SET_ENDPOINT_NUMBER(p-&gt;EndpointAddress());
 		
 		//Set the direction
 		switch (p-&gt;Direction()) {
 		case Pipe::In:
-			properties |= OHCI_ENDPOINT_DIR_IN;
+			properties |= OHCI_ENDPOINT_DIRECTION_IN;
 			break;
 		case Pipe::Out:
-			properties |= OHCI_ENDPOINT_DIR_OUT;
+			properties |= OHCI_ENDPOINT_DIRECTION_OUT;
 			break;
 		case Pipe::Default:
-			properties |= OHCI_ENDPOINT_DIR_TD;
+			properties |= OHCI_ENDPOINT_DIRECTION_DESCRIPTOR;
 			break;
 		default:
 			//TODO: error
@@ -616,10 +597,10 @@
 		
 		//Assign the format. Isochronous endpoints require this switch
 		if (p-&gt;Type() &amp; USB_OBJECT_ISO_PIPE)
-			properties |= OHCI_ENDPOINT_FORMAT_ISO;
+			properties |= OHCI_ENDPOINT_ISOCHRONOUS_FORMAT;
 		
 		//Set the maximum packet size
-		properties |= OHCI_ENDPOINT_SET_MAXP(p-&gt;MaxPacketSize());
+		properties |= OHCI_ENDPOINT_SET_MAX_PACKET_SIZE(p-&gt;MaxPacketSize());
 		
 		endpoint-&gt;ed-&gt;flags = properties;
 	}
@@ -653,18 +634,25 @@
 	return B_OK;
 }
 
-pci_module_info *OHCI::pci_module = 0;
+pci_module_info *sPCIModule = 0;
 
 void
 OHCI::WriteReg(uint32 reg, uint32 value)
 {
 	TRACE((&quot;OHCI::%s(%lu, %lu)\n&quot;, __FUNCTION__, reg, value));
-	*(volatile uint32 *)(fRegisters + reg) = value;
+	*(volatile uint32 *)(fRegisterBase + reg) = value;
 }
 
 uint32
 OHCI::ReadReg(uint32 reg)
 {
 	TRACE((&quot;OHCI::%s(%lu)\n&quot;, __FUNCTION__, reg));
-	return *(volatile uint32 *)(fRegisters + reg);
+	return *(volatile uint32 *)(fRegisterBase + reg);
 }
+
+status_t
+OHCI::CancelQueuedTransfers(Pipe *pipe)
+{
+	return B_ERROR;
+}
+

Modified: haiku/trunk/src/add-ons/kernel/busses/usb/ohci.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/busses/usb/ohci.h	2007-10-12 22:11:54 UTC (rev 22521)
+++ haiku/trunk/src/add-ons/kernel/busses/usb/ohci.h	2007-10-12 22:17:27 UTC (rev 22522)
@@ -1,42 +1,52 @@
-//------------------------------------------------------------------------------
-//	Copyright (c) 2005, Jan-Rixt Van Hoye
-//
-//	Permission is hereby granted, free of charge, to any person obtaining a
-//	copy of this software and associated documentation files (the &quot;Software&quot;),
-//	to deal in the Software without restriction, including without limitation
-//	the rights to use, copy, modify, merge, publish, distribute, sublicense,
-//	and/or sell copies of the Software, and to permit persons to whom the
-//	Software is furnished to do so, subject to the following conditions:
-//
-//	The above copyright notice and this permission notice shall be included in
-//	all copies or substantial portions of the Software.
-//
-//	THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-//	IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-//	FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-//	AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-//	LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
-//	FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
-//	DEALINGS IN THE SOFTWARE.
-//-------------------------------------------------------------------------------
+/*
+ * Copyright 2005-2008, Haiku Inc. All rights reserved.
+ * Distributed under the terms of the MIT License.
+ *
+ * Authors:
+ *		Jan-Rixt Van Hoye
+ *		Salvatore Benedetto &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">salvatore.benedetto at gmail.com</A>&gt;
+ */
 
-
 #ifndef OHCI_H
 #define OHCI_H
 
-//	---------------------------
-//	OHCI::	Includes
-//	---------------------------
-
 #include &quot;usb_p.h&quot;
-#include &quot;ohci_software.h&quot;
+#include &quot;ohci_hardware.h&quot;
+#include &lt;lock.h&gt;
 
 struct pci_info;
 struct pci_module_info;
 class OHCIRootHub;
+
 struct Endpoint;
 struct TransferDescriptor;
 
+// --------------------------------------
+//	OHCI:: 	Software isonchronous 
+//			transfer descriptor
+// --------------------------------------
+typedef struct hcd_soft_itransfer
+{
+	ohci_isochronous_transfer_descriptor	itd;
+	struct hcd_soft_itransfer			*nextitd; 	// mirrors nexttd in ITD
+	struct hcd_soft_itransfer			*dnext; 	// next in done list
+	addr_t 								physaddr;	// physical address to the host controller isonchronous transfer
+	//LIST_ENTRY(hcd_soft_itransfer) 		hnext;
+	uint16								flags;		// flags
+#ifdef DIAGNOSTIC
+	char 								isdone;		// is the transfer done?
+#endif
+}hcd_soft_itransfer;
+
+#define OHCI_SITD_SIZE ((sizeof (struct hcd_soft_itransfer) + OHCI_ITD_ALIGN - 1) / OHCI_ITD_ALIGN * OHCI_ITD_ALIGN)
+#define OHCI_SITD_CHUNK 64
+
+// ------------------------------------------
+//	OHCI:: Number of enpoint descriptors (63)
+// ------------------------------------------
+
+#define OHCI_NO_EDS (2 * OHCI_NUMBER_OF_INTERRUPTS - 1)
+
 // --------------------------------
 //	OHCI: 	The OHCI class derived 
 //			from the BusManager
@@ -46,31 +56,40 @@
 {
 	friend class OHCIRootHub;
 public:
-		
-	OHCI(pci_info *info, Stack *stack);
-	~OHCI();
-	status_t					Start();
-	status_t 					SubmitTransfer(Transfer *t); 	//Override from BusManager. 
-	status_t					NotifyPipeChange(Pipe *pipe,    //Override from BusManager.
-								                 usb_change change);
 
-	static pci_module_info 		*pci_module; 					// Global data for the module.
+									OHCI(pci_info *info, Stack *stack);
+									~OHCI();
 
-	status_t GetPortStatus(uint8 index, usb_port_status *status);
-	status_t ClearPortFeature(uint8 index, uint16 feature);
-	status_t SetPortFeature(uint8 index, uint16 feature);
-	
-	uint8 PortCount() { return fNumPorts; };
+		status_t					Start();
+virtual	status_t 					SubmitTransfer(Transfer *transfer);
+virtual status_t					CancelQueuedTransfers(Pipe *pipe);
 
+virtual	status_t					NotifyPipeChange(Pipe *pipe,
+										usb_change change);
+
+static	status_t					AddTo(Stack *stack);
+
+		// Port operations
+		status_t 					GetPortStatus(uint8 index, usb_port_status *status);
+		status_t					SetPortFeature(uint8 index, uint16 feature);
+		status_t					ClearPortFeature(uint8 index, uint16 feature);
+
+		uint8 						PortCount() { return fNumPorts; };
+
 private:
-	inline void   WriteReg(uint32 reg, uint32 value);
-	inline uint32 ReadReg(uint32 reg);
+		// Register functions
+inline	void						WriteReg(uint32 reg, uint32 value);
+inline	uint32						ReadReg(uint32 reg);
 
 	// Global
-	pci_info 					*fPcii;					// pci-info struct
-	Stack 						*fStack;				// Pointer to the stack	 
-	uint8						*fRegisters;			// Base address of the operational registers
-	area_id						fRegisterArea;			// Area id of the 
+static	pci_module_info				*sPCIModule;
+
+		uint32						*fRegisterBase;
+		pci_info 					*fPCIInfo;
+		Stack						*fStack;
+
+		area_id						fRegisterArea;
+
 	// HCCA
 	area_id						fHccaArea;
 	struct ohci_hcca			*fHcca;					// The HCCA structure for the interupt communication
@@ -79,10 +98,6 @@
 	Endpoint					*fDummyControl;
 	Endpoint					*fDummyBulk;
 	Endpoint					*fDummyIsochronous;
-	// Root Hub
-	OHCIRootHub 				*fRootHub;				// the root hub
-	uint8						fRootHubAddress;		// the usb address of the roothub
-	uint8						fNumPorts;				// the number of ports
 	// functions
 	Endpoint					*AllocateEndpoint(); 	// allocate memory for an endpoint
 	void						FreeEndpoint(Endpoint *end); // Free endpoint
@@ -90,6 +105,11 @@
 	void						FreeTransfer(TransferDescriptor *trans); // Free transfer
 
 	status_t					InsertEndpointForPipe(Pipe *p);
+
+		// Root Hub
+		OHCIRootHub 				*fRootHub;
+		uint8						fRootHubAddress;
+		uint8						fNumPorts;
 };
 
 // --------------------------------
@@ -132,7 +152,7 @@
 struct TransferDescriptor
 {
 	addr_t						physicaladdress;
-	ohci_transfer_descriptor	*td;
+	ohci_general_transfer_descriptor	*td;
 };
 
 #endif // OHCI_H

Modified: haiku/trunk/src/add-ons/kernel/busses/usb/ohci_hardware.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/busses/usb/ohci_hardware.h	2007-10-12 22:11:54 UTC (rev 22521)
+++ haiku/trunk/src/add-ons/kernel/busses/usb/ohci_hardware.h	2007-10-12 22:17:27 UTC (rev 22522)
@@ -1,24 +1,11 @@
-//------------------------------------------------------------------------------
-//	Copyright (c) 2005, Jan-Rixt Van Hoye
-//
-//	Permission is hereby granted, free of charge, to any person obtaining a
-//	copy of this software and associated documentation files (the &quot;Software&quot;),
-//	to deal in the Software without restriction, including without limitation
-//	the rights to use, copy, modify, merge, publish, distribute, sublicense,
-//	and/or sell copies of the Software, and to permit persons to whom the
-//	Software is furnished to do so, subject to the following conditions:
-//
-//	The above copyright notice and this permission notice shall be included in
-//	all copies or substantial portions of the Software.
-//
-//	THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-//	IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-//	FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-//	AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-//	LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
-//	FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
-//	DEALINGS IN THE SOFTWARE.
-//------------------------------------------------------------------------------
+/*
+ * Copyright 2005-2008, Haiku Inc. All rights reserved.
+ * Distributed under the terms of the MIT License.
+ *
+ * Authors:
+ *		Jan-Rixt Van Hoye
+ *		Salvatore Benedetto &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">salvatore.benedetto at gmail.com</A>&gt;
+ */
 
 #ifndef OHCI_HARD_H
 #define OHCI_HARD_H
@@ -31,9 +18,9 @@
 //	Revision register (section 7.1.1)
 // --------------------------------
 
-#define	OHCI_REVISION				0x00	// OHCI revision 
-#define		OHCI_REV_LO(rev)		((rev)&amp;0x0f)
-#define		OHCI_REV_HI(rev)		(((rev)&gt;&gt;4)&amp;0x03)
+#define	OHCI_REVISION				0x00
+#define		OHCI_REV_LO(rev)		((rev) &amp; 0x0f)
+#define		OHCI_REV_HI(rev)		(((rev) &gt;&gt; 4) &amp; 0x03)
 #define		OHCI_REV_LEGACY(rev)	((rev) &amp; 0x10)
 
 // --------------------------------
@@ -71,7 +58,7 @@
 #define		OHCI_SOC_MASK			0x00030000 // Scheduling Overrun Count 
 
 // --------------------------------
-//	Interupt status register (section 7.1.4)
+//	Interrupt status register (section 7.1.4)
 // --------------------------------
 
 #define OHCI_INTERRUPT_STATUS	0x0c
@@ -273,11 +260,11 @@
 //	HCCA structure (section 4.4)
 // --------------------------------
 
-#define OHCI_NO_INTRS				32
+#define OHCI_NUMBER_OF_INTERRUPTS	32
 
-struct ohci_hcca 
+typedef struct ohci_hcca 
 {
-	addr_t		hcca_interrupt_table[OHCI_NO_INTRS];
+	addr_t		hcca_interrupt_table[OHCI_NUMBER_OF_INTERRUPTS];
 	uint32		hcca_frame_number;
 	addr_t		hcca_done_head;
 	uint8		hcca_reserved_for_hc[116];
@@ -297,114 +284,113 @@
 typedef struct ohci_endpoint_descriptor
 {
 	uint32		flags;
-	addr_t		tailp;				// Queue tail pointer
-	addr_t		headp;				// Queue head pointer
-	addr_t		next_endpoint;		// Next endpoint in the list
+	uint32		tail_pointer;		// Queue tail pointer
+	uint32		head_pointer;		// Queue head pointer
+	uint32		next_endpoint;		// Next endpoint in the list
 };
 
-#define OHCI_ENDPOINT_GET_FA(s)		((s) &amp; 0x7f)
-#define OHCI_ENDPOINT_ADDRMASK		0x0000007f
-#define OHCI_ENDPOINT_SET_FA(s)		(s)
-#define OHCI_ENDPOINT_GET_EN(s)		(((s) &gt;&gt; 7) &amp; 0xf)
-#define OHCI_ENDPOINT_SET_EN(s)		((s) &lt;&lt; 7)
-#define OHCI_ENDPOINT_DIR_MASK		0x00001800
-#define  	OHCI_ENDPOINT_DIR_TD	0x00000000
-#define  	OHCI_ENDPOINT_DIR_OUT	0x00000800
-#define  	OHCI_ENDPOINT_DIR_IN	0x00001000
-#define OHCI_ENDPOINT_SPEED			0x00002000
-#define OHCI_ENDPOINT_SKIP			0x00004000
-#define OHCI_ENDPOINT_FORMAT_GEN	0x00000000
-#define OHCI_ENDPOINT_FORMAT_ISO	0x00008000
-#define OHCI_ENDPOINT_GET_MAXP(s)	(((s) &gt;&gt; 16) &amp; 0x07ff)
-#define OHCI_ENDPOINT_SET_MAXP(s)	((s) &lt;&lt; 16)
-#define OHCI_ENDPOINT_MAXPMASK		(0x7ff &lt;&lt; 16)
+#define OHCI_ENDPOINT_ADDRESS_MASK				0x0000007f
+#define OHCI_ENDPOINT_GET_DEVICE_ADDRESS(s)		((s) &amp; 0x7f)
+#define OHCI_ENDPOINT_SET_DEVICE_ADDRESS(s)		(s)
+#define OHCI_ENDPOINT_GET_ENDPOINT_NUMBER(s)	(((s) &gt;&gt; 7) &amp; 0xf)
+#define OHCI_ENDPOINT_SET_ENDPOINT_NUMBER(s)	((s) &lt;&lt; 7)
+#define OHCI_ENDPOINT_DIRECTION_MASK			0x00001800
+#define	OHCI_ENDPOINT_DIRECTION_DESCRIPTOR		0x00000000
+#define	OHCI_ENDPOINT_DIRECTION_OUT				0x00000800
+#define	OHCI_ENDPOINT_DIRECTION_IN				0x00001000
+#define OHCI_ENDPOINT_SPEED						0x00002000
+#define OHCI_ENDPOINT_SKIP						0x00004000
+#define OHCI_ENDPOINT_GENERAL_FORMAT			0x00000000
+#define OHCI_ENDPOINT_ISOCHRONOUS_FORMAT		0x00008000
+#define OHCI_ENDPOINT_MAX_PACKET_SIZE_MASK		(0x7ff &lt;&lt; 16)
+#define OHCI_ENDPOINT_GET_MAX_PACKET_SIZE(s)	(((s) &gt;&gt; 16) &amp; 0x07ff)
+#define OHCI_ENDPOINT_SET_MAX_PACKET_SIZE(s)	((s) &lt;&lt; 16)
+#define OHCI_ENDPOINT_HALTED					0x00000001
+#define OHCI_ENDPOINT_TOGGLE_CARRY				0x00000002
+#define OHCI_ENDPOINT_HEAD_MASK					0xfffffffc
 
-#define OHCI_HALTED					0x00000001
-#define OHCI_TOGGLECARRY			0x00000002
-#define OHCI_HEADMASK				0xfffffffc
 
-
 // --------------------------------
 //	General transfer descriptor structure (section 4.3.1)
 // --------------------------------
 
-typedef struct ohci_transfer_descriptor
+typedef struct ohci_general_transfer_descriptor
 {
 	uint32		flags;
-	addr_t		td_cbp;			// Current Buffer Pointer 
-	addr_t 		td_nexttd;		// Next Transfer Descriptor 
-	addr_t 		td_be;			// Buffer End 
-} ;
+	uint32		buffer_phy;			// Physical buffer pointer 
+	uint32 		next_descriptor;	// Next transfer descriptor 
+	uint32 		last_byte_address;	// Physical buffer end 
+};
 
-#define OHCI_TD_R					0x00040000		// Buffer Rounding 
-#define OHCI_TD_DP_MASK				0x00180000		// Direction / PID 
-#define  	OHCI_TD_SETUP			0x00000000
-#define  	OHCI_TD_OUT				0x00080000
-#define  	OHCI_TD_IN				0x00100000
-#define OHCI_TD_GET_DI(x)			(((x) &gt;&gt; 21) &amp; 7)	// Delay Interrupt 
-#define OHCI_TD_SET_DI(x)			((x) &lt;&lt; 21)
-#define  	OHCI_TD_NOINTR			0x00e00000
-#define  	OHCI_TD_INTR_MASK		0x00e00000
-#define OHCI_TD_TOGGLE_CARRY		0x00000000
-#define OHCI_TD_TOGGLE_0			0x02000000
-#define OHCI_TD_TOGGLE_1			0x03000000
-#define OHCI_TD_TOGGLE_MASK			0x03000000
-#define OHCI_TD_GET_EC(x)			(((x) &gt;&gt; 26) &amp; 3)	// Error Count 
-#define OHCI_TD_GET_CC(x)			((x) &gt;&gt; 28)			// Condition Code 
-#define  	OHCI_TD_NOCC			0xf0000000
+#define OHCI_BUFFER_ROUNDING			0x00040000		// Buffer Rounding 
+#define OHCI_TD_DIRECTION_PID_MASK		0x00180000		// Direction / PID 
+#define OHCI_TD_DIRECTION_PID_SETUP		0x00000000
+#define OHCI_TD_DIRECTION_PID_OUT		0x00080000
+#define OHCI_TD_DIRECTION_PID_IN		0x00100000
+#define OHCI_TD_GET_DELAY_INTERRUPT(x)	(((x) &gt;&gt; 21) &amp; 7)	// Delay Interrupt 
+#define OHCI_TD_SET_DELAY_INTERRUPT(x)	((x) &lt;&lt; 21)
+#define OHCI_TD_NO_INTERRUPT			0x00e00000
+#define OHCI_TD_INTERRUPT_MASK			0x00e00000
+#define OHCI_TD_TOGGLE_CARRY			0x00000000
+#define OHCI_TD_TOGGLE_0				0x02000000
+#define OHCI_TD_TOGGLE_1				0x03000000
+#define OHCI_TD_TOGGLE_MASK				0x03000000
+#define OHCI_TD_GET_ERROR_COUNT(x)		(((x) &gt;&gt; 26) &amp; 3)	// Error Count 
+#define OHCI_TD_GET_CONDITION_CODE(x)	((x) &gt;&gt; 28)			// Condition Code 
+#define OHCI_TD_NO_CONDITION_CODE		0xf0000000
 
-#define OHCI_TD_ALIGN 16
+#define OHCI_GENERAL_TD_ALIGN 16
 
 // --------------------------------
 //	Isonchronous transfer descriptor structure (section 4.3.2)
 // --------------------------------
 
 #define OHCI_ITD_NOFFSET 8
-typedef struct hc_itransfer_descriptor
+typedef struct ohci_isochronous_transfer_descriptor
 {
-	uint32		itd_flags;
-	addr_t		itd_bp0;						// Buffer Page 0
-	addr_t		itd_nextitd;					// Next Isochronous Transfer Descriptor
-	addr_t		itd_be;							// Buffer End
-	uint16		itd_offset[OHCI_ITD_NOFFSET];	// Buffer offsets
-
+	uint32		flags;
+	uint32		buffer_page_byte_0;			// Physical page number of byte 0
+	uint32		next_descriptor;			// Next isochronous transfer descriptor
+	uint32		last_byte_address;			// Physical buffer end
+	uint16		offset[OHCI_ITD_NOFFSET];	// Buffer offsets
 };
 
-#define OHCI_ITD_GET_SF(x)			((x) &amp; 0x0000ffff)
-#define OHCI_ITD_SET_SF(x)			((x) &amp; 0xffff)
-#define OHCI_ITD_GET_DI(x)			(((x) &gt;&gt; 21) &amp; 7)		// Delay Interrupt 
-#define OHCI_ITD_SET_DI(x)			((x) &lt;&lt; 21)
-#define  	OHCI_ITD_NOINTR			0x00e00000
-#define OHCI_ITD_GET_FC(x)			((((x) &gt;&gt; 24) &amp; 7)+1)	// Frame Count 
-#define OHCI_ITD_SET_FC(x)			(((x)-1) &lt;&lt; 24)
-#define OHCI_ITD_GET_CC(x)			((x) &gt;&gt; 28)				// Condition Code
-#define  	OHCI_ITD_NOCC			0xf0000000
+#define OHCI_ITD_GET_STARTING_FRAME(x)			((x) &amp; 0x0000ffff)
+#define OHCI_ITD_SET_STARTING_FRAME(x)			((x) &amp; 0xffff)
+#define OHCI_ITD_GET_DELAY_INTERRUPT(x)			(((x) &gt;&gt; 21) &amp; 7)
+#define OHCI_ITD_SET_DELAY_INTERRUPT(x)			((x) &lt;&lt; 21)
+#define OHCI_ITD_NO_INTERRUPT					0x00e00000
+#define OHCI_ITD_GET_FRAME_COUNT(x)				((((x) &gt;&gt; 24) &amp; 7) + 1)
+#define OHCI_ITD_SET_FRAME_COUNT(x)				(((x) - 1) &lt;&lt; 24)
+#define OHCI_ITD_GET_CONDITION_CODE(x)			((x) &gt;&gt; 28)
+#define OHCI_ITD_NO_CONDITION_CODE				0xf0000000
 
-#define itd_pswn itd_offset									// Packet Status Word
-#define OHCI_ITD_PAGE_SELECT		0x00001000
-#define OHCI_ITD_MK_OFFS(len)		(0xe000 | ((len) &amp; 0x1fff))
-#define OHCI_ITD_PSW_LENGTH(x)		((x) &amp; 0xfff)		// Transfer length
-#define OHCI_ITD_PSW_GET_CC(x)		((x) &gt;&gt; 12)			// Condition Code
+// TO FIX
+#define itd_pswn itd_offset						// Packet Status Word
+#define OHCI_ITD_PAGE_SELECT					0x00001000
+#define OHCI_ITD_MK_OFFS(len)					(0xe000 | ((len) &amp; 0x1fff))
+#define OHCI_ITD_GET_BUFFER_LENGTH(x)			((x) &amp; 0xfff)		// Transfer length
+#define OHCI_ITD_GET_BUFFER_CONDITION_CODE(x)	((x) &gt;&gt; 12)			// Condition Code
 
-#define OHCI_ITD_ALIGN 32
+#define OHCI_ISOCHRONOUS_TD_ALIGN 32
 
 // --------------------------------
 //	Completion Codes (section 4.3.3)
 // --------------------------------
 
-#define OHCI_CC_NO_ERROR				0
-#define OHCI_CC_CRC						1
-#define OHCI_CC_BIT_STUFFING			2
-#define OHCI_CC_DATA_TOGGLE_MISMATCH	3
-#define OHCI_CC_STALL					4
-#define OHCI_CC_DEVICE_NOT_RESPONDING	5
-#define OHCI_CC_PID_CHECK_FAILURE		6
-#define OHCI_CC_UNEXPECTED_PID			7
-#define OHCI_CC_DATA_OVERRUN			8
-#define OHCI_CC_DATA_UNDERRUN			9
-#define OHCI_CC_BUFFER_OVERRUN			12
-#define OHCI_CC_BUFFER_UNDERRUN			13
-#define OHCI_CC_NOT_ACCESSED			15
+#define OHCI_NO_ERROR				0
+#define OHCI_CRC					1
+#define OHCI_BIT_STUFFING			2
+#define OHCI_DATA_TOGGLE_MISMATCH	3
+#define OHCI_STALL					4
+#define OHCI_DEVICE_NOT_RESPONDING	5
+#define OHCI_PID_CHECK_FAILURE		6
+#define OHCI_UNEXPECTED_PID			7
+#define OHCI_DATA_OVERRUN			8
+#define OHCI_DATA_UNDERRUN			9
+#define OHCI_BUFFER_OVERRUN			12
+#define OHCI_BUFFER_UNDERRUN		13
+#define OHCI_NOT_ACCESSED			15
 
 // --------------------------------
 // 	Some delay needed when changing 


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004238.html">[Haiku-commits] r22521 - haiku/trunk/build/jam
</A></li>
	<LI>Next message: <A HREF="004242.html">[Haiku-commits] r22522 - haiku/trunk/src/add-ons/kernel/busses/usb
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4239">[ date ]</a>
              <a href="thread.html#4239">[ thread ]</a>
              <a href="subject.html#4239">[ subject ]</a>
              <a href="author.html#4239">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
