// Seed: 2553380381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[-1] = -1 === id_1;
  logic id_5 = 1'b0;
  wire [1 'b0 : 1 'b0] id_6;
  assign id_6 = id_5 && 1 == 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd91,
    parameter id_4 = 32'd10
) (
    output wand id_0,
    output wire id_1
);
  logic [7:0] _id_3, _id_4, id_5, id_6;
  assign id_1 = id_5[id_3==1] ? id_5 : id_3;
  always @(posedge id_5 or negedge -1) @(1);
  logic [-1 : id_4] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_5,
      id_7
  );
  assign modCall_1.id_5 = 0;
  logic id_8;
  ;
  wire id_9 = -1'd0, id_10;
endmodule
