Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec  3 17:23:33 2019
| Host         : LAPTOP-ATT53B95 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2s_playback_control_sets_placed.rpt
| Design       : i2s_playback
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           20 |
| No           | No                    | Yes                    |             109 |           39 |
| No           | Yes                   | No                     |             140 |           70 |
| Yes          | No                    | No                     |             188 |          105 |
| Yes          | No                    | Yes                    |           50541 |        10388 |
| Yes          | Yes                   | No                     |             322 |           90 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                                      Enable Signal                                     |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  i2s_clock/inst/clk_out1 | unit_i2s/l_out_next[31]                                                                | reset_n_IBUF_BUFG                                        |                1 |              1 |
|  clock_IBUF              |                                                                                        |                                                          |                1 |              3 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectAUTOWAH/Unit_sine_wave_autowah/table_index[6]_i_1__0_n_0 | reset_n_IBUF_BUFG                                        |                2 |              7 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectVIBRATO/Unit_sine_wave/table_index                       | reset_n_IBUF_BUFG                                        |                3 |              7 |
|  i2s_clock/inst/clk_out1 |                                                                                        | unit_digital_efects/Unit_EfectLOOPER/dina_reg[7]_i_1_n_0 |                5 |              8 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectCOMPRESSOR/l_data_out_aux                                | reset_n_IBUF_BUFG                                        |                5 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectCOMPRESSOR/r_data_out_aux                                | reset_n_IBUF_BUFG                                        |                5 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectOVERDRIVE/l_data_out_aux                                 | reset_n_IBUF_BUFG                                        |                8 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectOVERDRIVE/r_data_out_aux                                 | reset_n_IBUF_BUFG                                        |                7 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_out_next[30]                                                                | reset_n_IBUF_BUFG                                        |                7 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_data_out_aux_reg[15]_6[0]                                                   |                                                          |                4 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_out_next[30]                                                                | reset_n_IBUF_BUFG                                        |                9 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectLOOPER/addra_reg[17]_i_1_n_0                             |                                                          |                6 |             18 |
|  i2s_clock/inst/clk_out1 | unit_i2s/addra_max_reg_reg[0]                                                          | reset_n_IBUF_BUFG                                        |                6 |             18 |
|  clock_IBUF              |                                                                                        | reset_n_IBUF_BUFG                                        |                6 |             20 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_in_next                                                                     | reset_n_IBUF_BUFG                                        |               11 |             31 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_in_next                                                                     | reset_n_IBUF_BUFG                                        |               10 |             31 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_OVERDRIVE                                                           | reset_n_IBUF_BUFG                                        |               10 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_data_in_next_reg[15]_0                                                      | unit_i2s/l_data_in_next_reg[15]_2                        |               11 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_data_in_next_reg[15]_1                                                      | unit_i2s/l_data_in_next_reg[15]_3                        |               11 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_data_out_reg[0][0]                                                          | reset_n_IBUF_BUFG                                        |               14 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_COMPRESSOR                                                          | reset_n_IBUF_BUFG                                        |               10 |             32 |
|  i2s_clock/inst/clk_out1 |                                                                                        |                                                          |               19 |             38 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in49_out                                                               | reset_n_IBUF_BUFG                                        |               52 |            192 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_VIBRATO                                                             |                                                          |               66 |            210 |
|  i2s_clock/inst/clk_out1 |                                                                                        | reset_n_IBUF_BUFG                                        |               98 |            221 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB                                                              | reset_n_IBUF_BUFG                                        |              325 |           1578 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB                                                              |                                                          |              611 |           2256 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_DELAY                                                               |                                                          |              956 |           3780 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_DELAY                                                               | reset_n_IBUF_BUFG                                        |              816 |           4061 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_ECO                                                                 | reset_n_IBUF_BUFG                                        |              960 |           5062 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_ECO                                                                 |                                                          |             1867 |           7426 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_VIBRATO                                                             | reset_n_IBUF_BUFG                                        |             1830 |           9491 |
|  i2s_clock/inst/clk_out1 | unit_i2s/E_BUFG[0]                                                                     | reset_n_IBUF_BUFG                                        |             6365 |          30128 |
+--------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 7      |                     2 |
| 8      |                     1 |
| 16+    |                    29 |
+--------+-----------------------+


