Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Fri Dec  5 15:27:56 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    33          
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: SYSCLK_P (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.260        0.000                      0                10093        0.023        0.000                      0                10093        2.750        0.000                       0                  4153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.260        0.000                      0                 9994        0.023        0.000                      0                 9994        2.750        0.000                       0                  4153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.352        0.000                      0                   99        0.395        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 3.897ns (51.141%)  route 3.723ns (48.858%))
  Logic Levels:           15  (CARRY4=10 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 10.645 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.638     2.932    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y70         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/Q
                         net (fo=4, routed)           0.980     4.368    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[3]
    SLICE_X45Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.492 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.492    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.042 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.156 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.156    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.563 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=34, routed)          0.886     6.449    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.373     6.822 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.822    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.354 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.468    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.696    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.810    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.144 f  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/O[1]
                         net (fo=2, routed)           0.591     8.735    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[21]
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.303     9.038 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7/O
                         net (fo=1, routed)           0.667     9.705    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124     9.829 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.600    10.428    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000    10.552    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_5
    SLICE_X47Y71         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.466    10.645    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y71         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.263    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.029    10.812    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 2.659ns (36.893%)  route 4.548ns (63.107%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.696     2.990    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y99         FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/Q
                         net (fo=7, routed)           0.865     4.373    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awlen[3]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.148     4.521 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3/O
                         net (fo=2, routed)           0.744     5.266    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3_n_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.354     5.620 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_2/O
                         net (fo=3, routed)           0.612     6.232    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr[6]
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.348     6.580 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20/O
                         net (fo=1, routed)           0.000     6.580    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.978 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.978    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.200 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_16/O[0]
                         net (fo=1, routed)           0.494     7.694    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr_limit[8]
    SLICE_X28Y102        LUT4 (Prop_lut4_I2_O)        0.299     7.993 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17/O
                         net (fo=1, routed)           0.648     8.641    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.765 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11/O
                         net (fo=1, routed)           0.416     9.181    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11_n_0
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.124     9.305 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5/O
                         net (fo=12, routed)          0.768    10.073    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.197 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.197    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[5]
    SLICE_X30Y100        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.700    10.879    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y100        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/C
                         clock pessimism              0.129    11.008    
                         clock uncertainty           -0.125    10.883    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.079    10.962    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 3.546ns (52.649%)  route 3.189ns (47.351%))
  Logic Levels:           12  (CARRY4=9 LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 10.643 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.638     2.932    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y70         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/Q
                         net (fo=4, routed)           0.980     4.368    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[3]
    SLICE_X45Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.492 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.492    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.042 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.156 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.156    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.563 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=34, routed)          0.886     6.449    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.373     6.822 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.822    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.354 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.468    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.696    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.009 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[3]
                         net (fo=1, routed)           0.587     8.596    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[19]
    SLICE_X46Y73         LUT4 (Prop_lut4_I3_O)        0.335     8.931 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[19]_i_1/O
                         net (fo=3, routed)           0.736     9.667    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[19]
    SLICE_X45Y72         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.464    10.643    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y72         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[19]/C
                         clock pessimism              0.263    10.906    
                         clock uncertainty           -0.125    10.781    
    SLICE_X45Y72         FDRE (Setup_fdre_C_D)       -0.310    10.471    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[19]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 3.763ns (54.351%)  route 3.161ns (45.649%))
  Logic Levels:           14  (CARRY4=11 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 10.640 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.638     2.932    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y70         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/Q
                         net (fo=4, routed)           0.980     4.368    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[3]
    SLICE_X45Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.492 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.492    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.042 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.156 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.156    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.563 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=34, routed)          0.886     6.449    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.373     6.822 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.822    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.354 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.468    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.696    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.810    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.924 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.933    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.267 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__5/O[1]
                         net (fo=1, routed)           0.613     8.880    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[25]
    SLICE_X43Y74         LUT4 (Prop_lut4_I3_O)        0.303     9.183 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[25]_i_3/O
                         net (fo=3, routed)           0.673     9.856    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[25]
    SLICE_X44Y74         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.461    10.640    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y74         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[25]/C
                         clock pessimism              0.263    10.903    
                         clock uncertainty           -0.125    10.778    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)       -0.108    10.670    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[25]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 2.659ns (37.575%)  route 4.418ns (62.425%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.696     2.990    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y99         FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/Q
                         net (fo=7, routed)           0.865     4.373    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awlen[3]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.148     4.521 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3/O
                         net (fo=2, routed)           0.744     5.266    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3_n_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.354     5.620 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_2/O
                         net (fo=3, routed)           0.612     6.232    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr[6]
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.348     6.580 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20/O
                         net (fo=1, routed)           0.000     6.580    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.978 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.978    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.200 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_16/O[0]
                         net (fo=1, routed)           0.494     7.694    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr_limit[8]
    SLICE_X28Y102        LUT4 (Prop_lut4_I2_O)        0.299     7.993 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17/O
                         net (fo=1, routed)           0.648     8.641    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.765 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11/O
                         net (fo=1, routed)           0.416     9.181    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11_n_0
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.124     9.305 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5/O
                         net (fo=12, routed)          0.637     9.943    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.067 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.067    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[1]
    SLICE_X29Y100        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.700    10.879    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y100        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism              0.129    11.008    
                         clock uncertainty           -0.125    10.883    
    SLICE_X29Y100        FDRE (Setup_fdre_C_D)        0.029    10.912    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 2.659ns (37.501%)  route 4.431ns (62.499%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.696     2.990    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y99         FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/Q
                         net (fo=7, routed)           0.865     4.373    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awlen[3]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.148     4.521 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3/O
                         net (fo=2, routed)           0.744     5.266    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3_n_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.354     5.620 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_2/O
                         net (fo=3, routed)           0.612     6.232    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr[6]
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.348     6.580 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20/O
                         net (fo=1, routed)           0.000     6.580    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.978 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.978    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.200 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_16/O[0]
                         net (fo=1, routed)           0.494     7.694    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr_limit[8]
    SLICE_X28Y102        LUT4 (Prop_lut4_I2_O)        0.299     7.993 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17/O
                         net (fo=1, routed)           0.648     8.641    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.765 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11/O
                         net (fo=1, routed)           0.416     9.181    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11_n_0
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.124     9.305 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5/O
                         net (fo=12, routed)          0.651     9.956    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.080 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.080    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[2]
    SLICE_X30Y100        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.700    10.879    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y100        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/C
                         clock pessimism              0.129    11.008    
                         clock uncertainty           -0.125    10.883    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.077    10.960    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.659ns (37.517%)  route 4.428ns (62.483%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.696     2.990    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y99         FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/Q
                         net (fo=7, routed)           0.865     4.373    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awlen[3]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.148     4.521 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3/O
                         net (fo=2, routed)           0.744     5.266    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3_n_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.354     5.620 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_2/O
                         net (fo=3, routed)           0.612     6.232    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr[6]
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.348     6.580 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20/O
                         net (fo=1, routed)           0.000     6.580    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.978 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.978    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.200 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_16/O[0]
                         net (fo=1, routed)           0.494     7.694    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr_limit[8]
    SLICE_X28Y102        LUT4 (Prop_lut4_I2_O)        0.299     7.993 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17/O
                         net (fo=1, routed)           0.648     8.641    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.765 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11/O
                         net (fo=1, routed)           0.416     9.181    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11_n_0
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.124     9.305 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5/O
                         net (fo=12, routed)          0.648     9.953    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.077 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.077    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[4]
    SLICE_X30Y100        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.700    10.879    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y100        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/C
                         clock pessimism              0.129    11.008    
                         clock uncertainty           -0.125    10.883    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.081    10.964    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 2.659ns (37.905%)  route 4.356ns (62.095%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 10.878 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.696     2.990    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y99         FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/Q
                         net (fo=7, routed)           0.865     4.373    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awlen[3]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.148     4.521 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3/O
                         net (fo=2, routed)           0.744     5.266    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3_n_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.354     5.620 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_2/O
                         net (fo=3, routed)           0.612     6.232    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr[6]
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.348     6.580 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20/O
                         net (fo=1, routed)           0.000     6.580    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.978 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.978    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.200 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_16/O[0]
                         net (fo=1, routed)           0.494     7.694    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr_limit[8]
    SLICE_X28Y102        LUT4 (Prop_lut4_I2_O)        0.299     7.993 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17/O
                         net (fo=1, routed)           0.648     8.641    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.765 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11/O
                         net (fo=1, routed)           0.416     9.181    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11_n_0
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.124     9.305 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5/O
                         net (fo=12, routed)          0.575     9.881    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I0_O)        0.124    10.005 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    10.005    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]
    SLICE_X28Y103        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.699    10.878    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y103        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/C
                         clock pessimism              0.129    11.007    
                         clock uncertainty           -0.125    10.882    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.029    10.911    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 2.659ns (37.922%)  route 4.353ns (62.078%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 10.878 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.696     2.990    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y99         FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]/Q
                         net (fo=7, routed)           0.865     4.373    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awlen[3]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.148     4.521 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3/O
                         net (fo=2, routed)           0.744     5.266    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_3_n_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.354     5.620 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_2/O
                         net (fo=3, routed)           0.612     6.232    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr[6]
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.348     6.580 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20/O
                         net (fo=1, routed)           0.000     6.580    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_20_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.978 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.978    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_13_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.200 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]_i_16/O[0]
                         net (fo=1, routed)           0.494     7.694    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/wrap_awaddr_limit[8]
    SLICE_X28Y102        LUT4 (Prop_lut4_I2_O)        0.299     7.993 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17/O
                         net (fo=1, routed)           0.648     8.641    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_17_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.765 f  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11/O
                         net (fo=1, routed)           0.416     9.181    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_11_n_0
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.124     9.305 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5/O
                         net (fo=12, routed)          0.572     9.878    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_5_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.124    10.002 r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.002    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]
    SLICE_X28Y103        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.699    10.878    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y103        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/C
                         clock pessimism              0.129    11.007    
                         clock uncertainty           -0.125    10.882    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.031    10.913    arm_design_i/arm_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 3.546ns (53.453%)  route 3.088ns (46.547%))
  Logic Levels:           12  (CARRY4=9 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 10.640 - 8.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.638     2.932    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y70         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/Q
                         net (fo=4, routed)           0.980     4.368    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[3]
    SLICE_X45Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.492 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.492    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.042 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.156 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.156    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.563 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=34, routed)          0.886     6.449    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.373     6.822 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.822    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.354 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.468    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.696    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.009 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[3]
                         net (fo=1, routed)           0.587     8.596    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[19]
    SLICE_X46Y73         LUT4 (Prop_lut4_I3_O)        0.335     8.931 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[19]_i_1/O
                         net (fo=3, routed)           0.635     9.566    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[19]
    SLICE_X45Y74         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.461    10.640    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y74         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]/C
                         clock pessimism              0.263    10.903    
                         clock uncertainty           -0.125    10.778    
    SLICE_X45Y74         FDRE (Setup_fdre_C_D)       -0.288    10.490    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  0.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.703%)  route 0.187ns (53.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.592     0.928    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y47         FDRE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.187     1.279    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y52         FDRE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.844     1.210    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y52         FDRE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.076     1.256    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.841%)  route 0.219ns (57.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.576     0.912    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X54Y56         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[29]/Q
                         net (fo=1, routed)           0.219     1.294    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[29]
    RAMB36_X3Y10         RAMB36E1                                     r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.887     1.253    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.970    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.266    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.902%)  route 0.171ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.592     0.928    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y49         FDRE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.171     1.263    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y52         FDRE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.844     1.210    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y52         FDRE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.053     1.233    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 S_AXIS_S2MM_0_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.100%)  route 0.229ns (61.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.557     0.893    s_fclk
    SLICE_X47Y50         FDRE                                         r  S_AXIS_S2MM_0_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  S_AXIS_S2MM_0_tdata_reg[8]/Q
                         net (fo=2, routed)           0.229     1.263    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[8]
    SLICE_X45Y47         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.830     1.196    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y47         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[8]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.066     1.232    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 S_AXIS_S2MM_0_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.802%)  route 0.211ns (53.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.557     0.893    s_fclk
    SLICE_X47Y50         FDRE                                         r  S_AXIS_S2MM_0_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  S_AXIS_S2MM_0_tdata_reg[8]/Q
                         net (fo=2, routed)           0.211     1.245    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[8]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.290 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.290    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[8]
    SLICE_X44Y47         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.830     1.196    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X44Y47         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[8]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y47         FDRE (Hold_fdre_C_D)         0.092     1.258    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.089%)  route 0.202ns (58.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.554     0.890    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y58         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[27]/Q
                         net (fo=2, routed)           0.202     1.233    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]_0[27]
    SLICE_X53Y56         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.820     1.186    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y56         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[27]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.047     1.198    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.029%)  route 0.208ns (55.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.548     0.884    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X50Y85         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[3][7]/Q
                         net (fo=1, routed)           0.208     1.256    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[24]
    SLICE_X44Y85         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.819     1.185    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y85         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[24]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X44Y85         FDRE (Hold_fdre_C_D)         0.070     1.220    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.591     0.927    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X31Y47         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/Q
                         net (fo=1, routed)           0.056     1.123    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y47         RAMD32                                       r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.859     1.225    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y47         RAMD32                                       r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.285     0.940    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.537%)  route 0.267ns (65.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.590     0.926    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X31Y46         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=1, routed)           0.267     1.334    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y53         RAMD32                                       r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.843     1.209    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y53         RAMD32                                       r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.030     1.179    
    SLICE_X26Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.293    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.546     0.882    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y72         FDRE                                         r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/Q
                         net (fo=1, routed)           0.101     1.124    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/in[3]
    SLICE_X42Y71         SRL16E                                       r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.812     1.178    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/m_axi_s2mm_aclk
    SLICE_X42Y71         SRL16E                                       r  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][27]_srl4/CLK
                         clock pessimism             -0.282     0.896    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.079    arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y10  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y10  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y22  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y22  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y62  arm_design_i/arm_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.718ns (23.114%)  route 2.388ns (76.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.371     6.052    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y50         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.526    10.705    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y50         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.934    
                         clock uncertainty           -0.125    10.809    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    10.404    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.718ns (23.114%)  route 2.388ns (76.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.371     6.052    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y50         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.526    10.705    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y50         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.934    
                         clock uncertainty           -0.125    10.809    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    10.404    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.718ns (23.147%)  route 2.384ns (76.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.366     6.048    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y50         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.526    10.705    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y50         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.934    
                         clock uncertainty           -0.125    10.809    
    SLICE_X29Y50         FDCE (Recov_fdce_C_CLR)     -0.405    10.404    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.718ns (23.147%)  route 2.384ns (76.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.366     6.048    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y50         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.526    10.705    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y50         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.934    
                         clock uncertainty           -0.125    10.809    
    SLICE_X29Y50         FDCE (Recov_fdce_C_CLR)     -0.405    10.404    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.718ns (23.147%)  route 2.384ns (76.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.366     6.048    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y50         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.526    10.705    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y50         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.934    
                         clock uncertainty           -0.125    10.809    
    SLICE_X29Y50         FDCE (Recov_fdce_C_CLR)     -0.405    10.404    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.718ns (23.147%)  route 2.384ns (76.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.366     6.048    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y50         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.526    10.705    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y50         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.934    
                         clock uncertainty           -0.125    10.809    
    SLICE_X29Y50         FDCE (Recov_fdce_C_CLR)     -0.405    10.404    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.718ns (25.763%)  route 2.069ns (74.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.051     5.733    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y52         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.522    10.701    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y52         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X27Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.400    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.718ns (25.763%)  route 2.069ns (74.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.051     5.733    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y52         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.522    10.701    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y52         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X27Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    10.446    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.718ns (25.763%)  route 2.069ns (74.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          1.051     5.733    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y52         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.522    10.701    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y52         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X27Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    10.446    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.718ns (26.403%)  route 2.001ns (73.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.652     2.946    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           1.018     4.383    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y53         LUT3 (Prop_lut3_I2_O)        0.299     4.682 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=31, routed)          0.984     5.665    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y52         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.526    10.705    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y52         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.229    10.934    
                         clock uncertainty           -0.125    10.809    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.404    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.558     0.894    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y53         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.022 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.134     1.155    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y54         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.825     1.191    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y54         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.281     0.910    
    SLICE_X33Y54         FDPE (Remov_fdpe_C_PRE)     -0.149     0.761    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.558     0.894    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y53         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.022 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.134     1.155    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y54         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.825     1.191    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y54         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.281     0.910    
    SLICE_X33Y54         FDPE (Remov_fdpe_C_PRE)     -0.149     0.761    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.697%)  route 0.203ns (61.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.558     0.894    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.022 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           0.203     1.224    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y53         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.825     1.191    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y53         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.281     0.910    
    SLICE_X33Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     0.761    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.697%)  route 0.203ns (61.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.558     0.894    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.022 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           0.203     1.224    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y53         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.825     1.191    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y53         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.281     0.910    
    SLICE_X33Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     0.761    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.697%)  route 0.203ns (61.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.558     0.894    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y55         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.022 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=7, routed)           0.203     1.224    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y53         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.825     1.191    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y53         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.281     0.910    
    SLICE_X33Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     0.761    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_s00_data_fifo_0/arm_design_axi_mem_intercon_imp_s00_data_fifo_0_axi_data_fifo_v2_1_36_axi_data_fifo/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.227ns (47.081%)  route 0.255ns (52.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.569     0.905    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y65         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.132     1.164    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.099     1.263 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=32, routed)          0.124     1.387    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.838     1.204    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.264     0.940    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.227ns (47.081%)  route 0.255ns (52.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.569     0.905    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y65         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.132     1.164    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.099     1.263 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=32, routed)          0.124     1.387    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.838     1.204    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.264     0.940    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.227ns (47.081%)  route 0.255ns (52.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.569     0.905    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y65         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.132     1.164    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.099     1.263 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=32, routed)          0.124     1.387    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDCE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.838     1.204    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDCE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.264     0.940    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.227ns (47.081%)  route 0.255ns (52.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.569     0.905    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y65         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.132     1.164    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.099     1.263 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=32, routed)          0.124     1.387    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.838     1.204    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.264     0.940    
    SLICE_X28Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     0.845    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.227ns (47.081%)  route 0.255ns (52.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.569     0.905    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y65         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.132     1.164    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.099     1.263 f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=32, routed)          0.124     1.387    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDPE                                         f  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.838     1.204    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDPE                                         r  top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.264     0.940    
    SLICE_X28Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     0.845    top_module/arm_design_wrapper/arm_design/arm_design_axi_mem_intercon_2/s00_couplers_imp_1T941S1/arm_design_axi_mem_intercon_imp_auto_pc_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi_protocol_converter/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_protocol_converter_v2_1_37_a_axi3_conv/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_axic_fifo_0/arm_design_axi_mem_intercon_imp_auto_pc_0_axi_data_fifo_v2_1_36_fifo_gen/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.542    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.282ns  (logic 0.124ns (9.675%)  route 1.158ns (90.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.158     1.158    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X27Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.282 r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.282    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X27Y83         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.514     2.693    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X27Y83         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.045ns (10.142%)  route 0.399ns (89.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.399     0.399    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X27Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.444 r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.444    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X27Y83         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.836     1.202    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X27Y83         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           184 Endpoints
Min Delay           184 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 0.610ns (14.668%)  route 3.549ns (85.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.888     6.479    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.154     6.633 f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.294    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y111        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.650     2.829    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y111        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 0.610ns (14.668%)  route 3.549ns (85.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.888     6.479    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.154     6.633 f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.294    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y111        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.650     2.829    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y111        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 0.610ns (14.668%)  route 3.549ns (85.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.888     6.479    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.154     6.633 f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.294    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y111        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.650     2.829    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y111        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.580ns (14.512%)  route 3.417ns (85.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.888     6.479    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.124     6.603 f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.529     7.132    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y109        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.651     2.830    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y109        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.580ns (14.512%)  route 3.417ns (85.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.888     6.479    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.124     6.603 f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.529     7.132    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y109        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.651     2.830    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y109        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.580ns (14.512%)  route 3.417ns (85.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.888     6.479    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.124     6.603 f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.529     7.132    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y109        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.651     2.830    arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y109        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 0.609ns (15.326%)  route 3.365ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.730     6.321    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y113        LUT1 (Prop_lut1_I0_O)        0.153     6.474 f  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.635     7.109    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y110        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.651     2.830    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y110        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 0.609ns (15.326%)  route 3.365ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.730     6.321    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y113        LUT1 (Prop_lut1_I0_O)        0.153     6.474 f  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.635     7.109    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y110        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.651     2.830    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y110        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 0.609ns (15.326%)  route 3.365ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.730     6.321    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y113        LUT1 (Prop_lut1_I0_O)        0.153     6.474 f  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.635     7.109    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y110        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.651     2.830    arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y110        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.924%)  route 3.306ns (85.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.841     3.135    arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y110        FDRE                                         r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  arm_design_i/arm_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.730     6.321    arm_design_i/arm_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y113        LUT1 (Prop_lut1_I0_O)        0.124     6.445 f  arm_design_i/arm_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     7.021    arm_design_i/arm_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y113        FDCE                                         f  arm_design_i/arm_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.648     2.827    arm_design_i/arm_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y113        FDCE                                         r  arm_design_i/arm_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.905%)  route 0.121ns (46.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.550     0.886    s_fclk
    SLICE_X48Y83         FDRE                                         r  start_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  start_time_reg[2]/Q
                         net (fo=1, routed)           0.121     1.147    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X46Y83         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.817     1.183    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X46Y83         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 end_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.548     0.884    s_fclk
    SLICE_X50Y86         FDRE                                         r  end_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  end_time_reg[5]/Q
                         net (fo=1, routed)           0.112     1.160    arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[5]
    SLICE_X50Y87         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.816     1.182    arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X50Y87         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 end_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.380%)  route 0.146ns (49.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.548     0.884    s_fclk
    SLICE_X50Y86         FDRE                                         r  end_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  end_time_reg[7]/Q
                         net (fo=1, routed)           0.146     1.177    arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[7]
    SLICE_X50Y85         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.815     1.181    arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X50Y85         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 start_time_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.552     0.888    s_fclk
    SLICE_X51Y96         FDRE                                         r  start_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  start_time_reg[23]/Q
                         net (fo=1, routed)           0.158     1.187    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[23]
    SLICE_X48Y96         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.824     1.190    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X48Y96         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][23]/C

Slack:                    inf
  Source:                 start_time_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.680%)  route 0.179ns (58.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.548     0.884    s_fclk
    SLICE_X51Y86         FDRE                                         r  start_time_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  start_time_reg[9]/Q
                         net (fo=1, routed)           0.179     1.191    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[9]
    SLICE_X46Y87         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.820     1.186    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X46Y87         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 start_time_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.892%)  route 0.160ns (53.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.556     0.892    s_fclk
    SLICE_X47Y95         FDRE                                         r  start_time_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  start_time_reg[29]/Q
                         net (fo=1, routed)           0.160     1.192    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[29]
    SLICE_X42Y96         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.824     1.190    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X42Y96         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][29]/C

Slack:                    inf
  Source:                 end_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.830%)  route 0.167ns (54.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.551     0.887    s_fclk
    SLICE_X49Y85         FDRE                                         r  end_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  end_time_reg[2]/Q
                         net (fo=1, routed)           0.167     1.194    arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X47Y85         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.819     1.185    arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X47Y85         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 start_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.343%)  route 0.170ns (54.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.548     0.884    s_fclk
    SLICE_X51Y86         FDRE                                         r  start_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  start_time_reg[3]/Q
                         net (fo=1, routed)           0.170     1.195    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X47Y86         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.819     1.185    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X47Y86         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 start_time_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.194%)  route 0.144ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.551     0.887    s_fclk
    SLICE_X50Y91         FDRE                                         r  start_time_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  start_time_reg[17]/Q
                         net (fo=1, routed)           0.144     1.195    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[17]
    SLICE_X50Y92         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.819     1.185    arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X50Y92         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][17]/C

Slack:                    inf
  Source:                 end_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.549     0.885    s_fclk
    SLICE_X48Y82         FDRE                                         r  end_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  end_time_reg[0]/Q
                         net (fo=1, routed)           0.170     1.196    arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[0]
    SLICE_X47Y82         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.816     1.182    arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X47Y82         FDRE                                         r  arm_design_i/arm_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_4_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 0.964ns (11.055%)  route 7.756ns (88.945%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  counter_reg[15]/Q
                         net (fo=2, routed)           0.952     1.371    arm_design_i/counter[26]_i_2_0[15]
    SLICE_X33Y80         LUT4 (Prop_lut4_I1_O)        0.297     1.668 f  arm_design_i/counter[26]_i_4/O
                         net (fo=1, routed)           0.848     2.516    arm_design_i/counter[26]_i_4_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124     2.640 f  arm_design_i/counter[26]_i_2/O
                         net (fo=28, routed)          1.348     3.988    arm_design_i/counter_reg[16]
    SLICE_X33Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.112 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           4.608     8.720    led_00
    SLICE_X113Y143       FDRE                                         r  led_4_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_5_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 0.964ns (11.055%)  route 7.756ns (88.945%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  counter_reg[15]/Q
                         net (fo=2, routed)           0.952     1.371    arm_design_i/counter[26]_i_2_0[15]
    SLICE_X33Y80         LUT4 (Prop_lut4_I1_O)        0.297     1.668 f  arm_design_i/counter[26]_i_4/O
                         net (fo=1, routed)           0.848     2.516    arm_design_i/counter[26]_i_4_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124     2.640 f  arm_design_i/counter[26]_i_2/O
                         net (fo=28, routed)          1.348     3.988    arm_design_i/counter_reg[16]
    SLICE_X33Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.112 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           4.608     8.720    led_00
    SLICE_X113Y143       FDRE                                         r  led_5_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 0.964ns (12.488%)  route 6.756ns (87.512%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  counter_reg[15]/Q
                         net (fo=2, routed)           0.952     1.371    arm_design_i/counter[26]_i_2_0[15]
    SLICE_X33Y80         LUT4 (Prop_lut4_I1_O)        0.297     1.668 f  arm_design_i/counter[26]_i_4/O
                         net (fo=1, routed)           0.848     2.516    arm_design_i/counter[26]_i_4_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124     2.640 f  arm_design_i/counter[26]_i_2/O
                         net (fo=28, routed)          1.348     3.988    arm_design_i/counter_reg[16]
    SLICE_X33Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.112 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           3.607     7.720    led_00
    SLICE_X0Y3           FDRE                                         r  led_0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_2_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 0.964ns (13.598%)  route 6.125ns (86.402%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  counter_reg[15]/Q
                         net (fo=2, routed)           0.952     1.371    arm_design_i/counter[26]_i_2_0[15]
    SLICE_X33Y80         LUT4 (Prop_lut4_I1_O)        0.297     1.668 f  arm_design_i/counter[26]_i_4/O
                         net (fo=1, routed)           0.848     2.516    arm_design_i/counter[26]_i_4_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124     2.640 f  arm_design_i/counter[26]_i_2/O
                         net (fo=28, routed)          1.348     3.988    arm_design_i/counter_reg[16]
    SLICE_X33Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.112 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           2.977     7.089    led_00
    SLICE_X113Y59        FDRE                                         r  led_2_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_3_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 0.964ns (13.598%)  route 6.125ns (86.402%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  counter_reg[15]/Q
                         net (fo=2, routed)           0.952     1.371    arm_design_i/counter[26]_i_2_0[15]
    SLICE_X33Y80         LUT4 (Prop_lut4_I1_O)        0.297     1.668 f  arm_design_i/counter[26]_i_4/O
                         net (fo=1, routed)           0.848     2.516    arm_design_i/counter[26]_i_4_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124     2.640 f  arm_design_i/counter[26]_i_2/O
                         net (fo=28, routed)          1.348     3.988    arm_design_i/counter_reg[16]
    SLICE_X33Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.112 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           2.977     7.089    led_00
    SLICE_X113Y59        FDRE                                         r  led_3_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 0.964ns (14.480%)  route 5.694ns (85.520%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  counter_reg[15]/Q
                         net (fo=2, routed)           0.952     1.371    arm_design_i/counter[26]_i_2_0[15]
    SLICE_X33Y80         LUT4 (Prop_lut4_I1_O)        0.297     1.668 f  arm_design_i/counter[26]_i_4/O
                         net (fo=1, routed)           0.848     2.516    arm_design_i/counter[26]_i_4_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124     2.640 f  arm_design_i/counter[26]_i_2/O
                         net (fo=28, routed)          1.348     3.988    arm_design_i/counter_reg[16]
    SLICE_X33Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.112 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           2.545     6.658    led_00
    SLICE_X0Y43          FDRE                                         r  led_1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PMOD2_1_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 3.564ns (69.820%)  route 1.541ns (30.180%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  led_1_reg/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_1_reg/Q
                         net (fo=2, routed)           1.541     2.059    PMOD2_1_LS_OBUF
    W10                  OBUF (Prop_obuf_I_O)         3.046     5.105 r  PMOD2_1_LS_OBUF_inst/O
                         net (fo=0)                   0.000     5.105    PMOD2_1_LS
    W10                                                               r  PMOD2_1_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PMOD2_0_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.080ns  (logic 3.400ns (66.928%)  route 1.680ns (33.072%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  led_0_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_0_reg/Q
                         net (fo=2, routed)           1.680     2.198    PMOD2_0_LS_OBUF
    V7                   OBUF (Prop_obuf_I_O)         2.882     5.080 r  PMOD2_0_LS_OBUF_inst/O
                         net (fo=0)                   0.000     5.080    PMOD2_0_LS
    V7                                                                r  PMOD2_0_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PMOD2_3_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.074ns  (logic 3.396ns (66.916%)  route 1.679ns (33.084%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  led_3_reg/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_3_reg/Q
                         net (fo=2, routed)           1.679     2.135    PMOD2_3_LS_OBUF
    P17                  OBUF (Prop_obuf_I_O)         2.940     5.074 r  PMOD2_3_LS_OBUF_inst/O
                         net (fo=0)                   0.000     5.074    PMOD2_3_LS
    P17                                                               r  PMOD2_3_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_4_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PMOD1_0_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.069ns  (logic 3.385ns (66.779%)  route 1.684ns (33.221%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDRE                         0.000     0.000 r  led_4_reg/C
    SLICE_X113Y143       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_4_reg/Q
                         net (fo=2, routed)           1.684     2.140    PMOD1_0_LS_OBUF
    E15                  OBUF (Prop_obuf_I_O)         2.929     5.069 r  PMOD1_0_LS_OBUF_inst/O
                         net (fo=0)                   0.000     5.069    PMOD1_0_LS
    E15                                                               r  PMOD1_0_LS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=29, routed)          0.168     0.309    counter_reg_n_0_[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I0_O)        0.042     0.351 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    counter[1]
    SLICE_X33Y76         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=29, routed)          0.168     0.309    counter_reg_n_0_[0]
    SLICE_X33Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    counter[0]
    SLICE_X33Y76         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_4_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDRE                         0.000     0.000 r  led_4_reg/C
    SLICE_X113Y143       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led_4_reg/Q
                         net (fo=2, routed)           0.168     0.309    PMOD1_0_LS_OBUF
    SLICE_X113Y143       LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  led_4_i_1/O
                         net (fo=1, routed)           0.000     0.354    led_4_i_1_n_0
    SLICE_X113Y143       FDRE                                         r  led_4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  led_2_reg/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led_2_reg/Q
                         net (fo=2, routed)           0.168     0.309    PMOD2_2_LS_OBUF
    SLICE_X113Y59        LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  led_2_i_1/O
                         net (fo=1, routed)           0.000     0.354    led_2_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  led_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.515%)  route 0.175ns (48.485%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=29, routed)          0.175     0.316    counter_reg_n_0_[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I0_O)        0.045     0.361 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.361    counter[4]
    SLICE_X33Y76         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.192ns (52.307%)  route 0.175ns (47.693%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=29, routed)          0.175     0.316    counter_reg_n_0_[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I0_O)        0.051     0.367 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.367    counter[5]
    SLICE_X33Y76         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  led_0_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  led_0_reg/Q
                         net (fo=2, routed)           0.175     0.339    PMOD2_0_LS_OBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  led_0_i_2/O
                         net (fo=1, routed)           0.000     0.384    p_0_in
    SLICE_X0Y3           FDRE                                         r  led_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  led_1_reg/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  led_1_reg/Q
                         net (fo=2, routed)           0.175     0.339    PMOD2_1_LS_OBUF
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  led_1_i_1/O
                         net (fo=1, routed)           0.000     0.384    led_1_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  led_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  led_3_reg/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led_3_reg/Q
                         net (fo=2, routed)           0.231     0.372    PMOD2_3_LS_OBUF
    SLICE_X113Y59        LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  led_3_i_1/O
                         net (fo=1, routed)           0.000     0.417    led_3_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  led_3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_5_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDRE                         0.000     0.000 r  led_5_reg/C
    SLICE_X113Y143       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led_5_reg/Q
                         net (fo=2, routed)           0.231     0.372    PMOD1_1_LS_OBUF
    SLICE_X113Y143       LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  led_5_i_1/O
                         net (fo=1, routed)           0.000     0.417    led_5_i_1_n_0
    SLICE_X113Y143       FDRE                                         r  led_5_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PMOD1_3_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.977ns  (logic 3.351ns (42.011%)  route 4.626ns (57.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.651     2.945    s_fclk
    SLICE_X49Y50         FDRE                                         r  led_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  led_7_reg/Q
                         net (fo=2, routed)           4.626     8.027    PMOD1_3_LS_OBUF
    W5                   OBUF (Prop_obuf_I_O)         2.895    10.922 r  PMOD1_3_LS_OBUF_inst/O
                         net (fo=0)                   0.000    10.922    PMOD1_3_LS
    W5                                                                r  PMOD1_3_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PMOD1_2_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 3.385ns (45.294%)  route 4.088ns (54.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.730     3.024    s_fclk
    SLICE_X56Y47         FDRE                                         r  led_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  led_6_reg/Q
                         net (fo=2, routed)           4.088     7.568    PMOD1_2_LS_OBUF
    W17                  OBUF (Prop_obuf_I_O)         2.929    10.497 r  PMOD1_2_LS_OBUF_inst/O
                         net (fo=0)                   0.000    10.497    PMOD1_2_LS
    W17                                                               r  PMOD1_2_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_4_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 0.580ns (8.486%)  route 6.255ns (91.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.686     2.980    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         1.647     5.083    arm_design_i/peripheral_reset_0[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.207 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           4.608     9.815    led_00
    SLICE_X113Y143       FDRE                                         r  led_4_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_5_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 0.580ns (8.486%)  route 6.255ns (91.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.686     2.980    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         1.647     5.083    arm_design_i/peripheral_reset_0[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.207 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           4.608     9.815    led_00
    SLICE_X113Y143       FDRE                                         r  led_5_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 0.580ns (9.941%)  route 5.255ns (90.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.686     2.980    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         1.647     5.083    arm_design_i/peripheral_reset_0[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.207 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           3.607     8.815    led_00
    SLICE_X0Y3           FDRE                                         r  led_0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 0.580ns (11.145%)  route 4.624ns (88.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.686     2.980    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         1.647     5.083    arm_design_i/peripheral_reset_0[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.207 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           2.977     8.184    led_00
    SLICE_X113Y59        FDRE                                         r  led_2_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 0.580ns (11.145%)  route 4.624ns (88.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.686     2.980    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         1.647     5.083    arm_design_i/peripheral_reset_0[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.207 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           2.977     8.184    led_00
    SLICE_X113Y59        FDRE                                         r  led_3_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.772ns  (logic 0.580ns (12.153%)  route 4.192ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.686     2.980    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         1.647     5.083    arm_design_i/peripheral_reset_0[0]
    SLICE_X33Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.207 r  arm_design_i/led_0_i_1/O
                         net (fo=6, routed)           2.545     7.752    led_00
    SLICE_X0Y43          FDRE                                         r  led_1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.636ns  (logic 0.456ns (27.871%)  route 1.180ns (72.129%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.686     2.980    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         1.180     4.616    peripheral_reset_0[0]
    SLICE_X33Y76         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.636ns  (logic 0.456ns (27.871%)  route 1.180ns (72.129%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        1.686     2.980    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         1.180     4.616    peripheral_reset_0[0]
    SLICE_X33Y76         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.141ns (24.363%)  route 0.438ns (75.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.438     1.481    peripheral_reset_0[0]
    SLICE_X33Y80         FDCE                                         f  counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.141ns (24.363%)  route 0.438ns (75.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.438     1.481    peripheral_reset_0[0]
    SLICE_X33Y80         FDCE                                         f  counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.141ns (24.363%)  route 0.438ns (75.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.438     1.481    peripheral_reset_0[0]
    SLICE_X33Y80         FDCE                                         f  counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.141ns (24.363%)  route 0.438ns (75.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.438     1.481    peripheral_reset_0[0]
    SLICE_X33Y80         FDCE                                         f  counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.141ns (24.363%)  route 0.438ns (75.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.438     1.481    peripheral_reset_0[0]
    SLICE_X33Y80         FDCE                                         f  counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.141ns (24.363%)  route 0.438ns (75.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.438     1.481    peripheral_reset_0[0]
    SLICE_X33Y80         FDCE                                         f  counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.141ns (23.952%)  route 0.448ns (76.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.448     1.491    peripheral_reset_0[0]
    SLICE_X33Y82         FDCE                                         f  counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.141ns (23.952%)  route 0.448ns (76.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.448     1.491    peripheral_reset_0[0]
    SLICE_X33Y82         FDCE                                         f  counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.141ns (23.952%)  route 0.448ns (76.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.448     1.491    peripheral_reset_0[0]
    SLICE_X33Y82         FDCE                                         f  counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.141ns (23.952%)  route 0.448ns (76.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  arm_design_i/arm_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    arm_design_i/arm_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  arm_design_i/arm_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4154, routed)        0.567     0.903    arm_design_i/arm_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  arm_design_i/arm_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=163, routed)         0.448     1.491    peripheral_reset_0[0]
    SLICE_X33Y82         FDCE                                         f  counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------





