//Verilog generated by VPR  from post-place-and-route implementation
module fabric_I_DELAY_primitive_inst (
    input \$auto$clkbufmap.cc:298:execute$428 ,
    input \$iopadmap$in ,
    input \$iopadmap$reset ,
    input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$457 ,
    output \dff ,
    output \$auto$rs_design_edit.cc:657:execute$449 ,
    output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$456 ,
    output \$auto$rs_design_edit.cc:657:execute$444 ,
    output \$auto$rs_design_edit.cc:657:execute$446 ,
    output \$auto$rs_design_edit.cc:657:execute$445 ,
    output \$auto$rs_design_edit.cc:657:execute$448 ,
    output \$auto$rs_design_edit.cc:657:execute$447 
);

    //Wires
    wire \$auto$clkbufmap.cc:298:execute$428_output_0_0 ;
    wire \$iopadmap$in_output_0_0 ;
    wire \$iopadmap$reset_output_0_0 ;
    wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$457_output_0_0 ;
    wire \dffre_dff_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$449_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$444_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$446_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$445_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$448_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$447_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$192$li0_li0_output_0_0 ;
    wire \dffre_dff_clock_0_0 ;
    wire \lut_$abc$192$li0_li0_input_0_0 ;
    wire \lut_$abc$192$li0_li0_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_input_0_0 ;
    wire \dff_input_0_0 ;
    wire \$auto$rs_design_edit.cc:657:execute$449_input_0_0 ;
    wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_input_0_0 ;
    wire \$auto$rs_design_edit.cc:657:execute$444_input_0_0 ;
    wire \$auto$rs_design_edit.cc:657:execute$446_input_0_0 ;
    wire \$auto$rs_design_edit.cc:657:execute$445_input_0_0 ;
    wire \$auto$rs_design_edit.cc:657:execute$448_input_0_0 ;
    wire \$auto$rs_design_edit.cc:657:execute$447_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$447_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$446_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$445_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$444_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$448_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:657:execute$449_input_0_2 ;
    wire \dffre_dff_input_1_0 ;
    wire \dffre_dff_input_2_0 ;
    wire \dffre_dff_input_0_0 ;

    //IO assignments
    assign \dff  = \dff_input_0_0 ;
    assign \$auto$rs_design_edit.cc:657:execute$449  = \$auto$rs_design_edit.cc:657:execute$449_input_0_0 ;
    assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$456  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_input_0_0 ;
    assign \$auto$rs_design_edit.cc:657:execute$444  = \$auto$rs_design_edit.cc:657:execute$444_input_0_0 ;
    assign \$auto$rs_design_edit.cc:657:execute$446  = \$auto$rs_design_edit.cc:657:execute$446_input_0_0 ;
    assign \$auto$rs_design_edit.cc:657:execute$445  = \$auto$rs_design_edit.cc:657:execute$445_input_0_0 ;
    assign \$auto$rs_design_edit.cc:657:execute$448  = \$auto$rs_design_edit.cc:657:execute$448_input_0_0 ;
    assign \$auto$rs_design_edit.cc:657:execute$447  = \$auto$rs_design_edit.cc:657:execute$447_input_0_0 ;
    assign \$auto$clkbufmap.cc:298:execute$428_output_0_0  = \$auto$clkbufmap.cc:298:execute$428 ;
    assign \$iopadmap$in_output_0_0  = \$iopadmap$in ;
    assign \$iopadmap$reset_output_0_0  = \$iopadmap$reset ;
    assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$457_output_0_0  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$457 ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$428_output_0_0_to_dffre_dff_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$428_output_0_0 ),
        .dataout(\dffre_dff_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in_output_0_0_to_lut_$abc$192$li0_li0_input_0_0  (
        .datain(\$iopadmap$in_output_0_0 ),
        .dataout(\lut_$abc$192$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$192$li0_li0_input_0_1  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$192$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:332:add_wire_btw_prims$457_output_0_0_to_lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_input_0_0  (
        .datain(\$auto$rs_design_edit.cc:332:add_wire_btw_prims$457_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_dff_output_0_0_to_dff_input_0_0  (
        .datain(\dffre_dff_output_0_0 ),
        .dataout(\dff_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:657:execute$449_output_0_0_to_$auto$rs_design_edit.cc:657:execute$449_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:657:execute$449_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:657:execute$449_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_output_0_0_to_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:657:execute$444_output_0_0_to_$auto$rs_design_edit.cc:657:execute$444_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:657:execute$444_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:657:execute$444_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:657:execute$446_output_0_0_to_$auto$rs_design_edit.cc:657:execute$446_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:657:execute$446_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:657:execute$446_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:657:execute$445_output_0_0_to_$auto$rs_design_edit.cc:657:execute$445_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:657:execute$445_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:657:execute$445_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:657:execute$448_output_0_0_to_$auto$rs_design_edit.cc:657:execute$448_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:657:execute$448_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:657:execute$448_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:657:execute$447_output_0_0_to_$auto$rs_design_edit.cc:657:execute$447_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:657:execute$447_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:657:execute$447_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:657:execute$447_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:657:execute$447_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:657:execute$446_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:657:execute$446_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:657:execute$445_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:657:execute$445_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:657:execute$444_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:657:execute$444_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:657:execute$448_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:657:execute$448_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:657:execute$449_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:657:execute$449_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_dff_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_dff_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_dff_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_dff_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$192$li0_li0_output_0_0_to_dffre_dff_input_0_0  (
        .datain(\lut_$abc$192$li0_li0_output_0_0 ),
        .dataout(\dffre_dff_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:657:execute$447  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:657:execute$447_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:657:execute$447_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:657:execute$446  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:657:execute$446_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:657:execute$446_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:657:execute$445  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:657:execute$445_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:657:execute$445_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:657:execute$444  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:657:execute$444_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:657:execute$444_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$456_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:657:execute$448  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:657:execute$448_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:657:execute$448_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:657:execute$449  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:657:execute$449_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:657:execute$449_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$192$li0_li0  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$192$li0_li0_input_0_1 ,
            \lut_$abc$192$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$192$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_dff  (
        .C(\dffre_dff_clock_0_0 ),
        .D(\dffre_dff_input_0_0 ),
        .E(\dffre_dff_input_2_0 ),
        .R(\dffre_dff_input_1_0 ),
        .Q(\dffre_dff_output_0_0 )
    );


endmodule
