ir_version: e100-ir-1
layers:
  graph_input:
    type: input
    inputs:
    - channel: 3
      channel_last: true
      width: 32
      height: 32
  Conv_0:
    inputs:
    - ref: graph_input:0
      channel: 3
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    weights:
      weight:
        shape:
        - 32
        - 3
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 3
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:0
        address:
        - 0
        - 0
        - 27
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_1:
    inputs:
    - ref: Conv_0
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    op:
      op_id: relu
  Conv_2:
    inputs:
    - ref: Relu_1
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:1
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_3:
    inputs:
    - ref: Conv_2
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    op:
      op_id: relu
  Conv_4:
    inputs:
    - ref: Relu_3
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:2
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Add_5:
    inputs:
    - ref: Conv_4
      channel: 32
      width: 32
      height: 32
    - ref: Relu_1
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    op:
      op_id: add
  Relu_6:
    inputs:
    - ref: Add_5
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    op:
      op_id: relu
  Conv_7:
    inputs:
    - ref: Relu_6
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:3
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_8:
    inputs:
    - ref: Conv_7
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    op:
      op_id: relu
  Conv_9:
    inputs:
    - ref: Relu_8
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:4
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Add_10:
    inputs:
    - ref: Conv_9
      channel: 32
      width: 32
      height: 32
    - ref: Relu_6
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    op:
      op_id: add
  Relu_11:
    inputs:
    - ref: Add_10
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 32
      height: 32
    op:
      op_id: relu
  Conv_12:
    inputs:
    - ref: Relu_11
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 16
      height: 16
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 2
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:5
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_13:
    inputs:
    - ref: Conv_12
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    op:
      op_id: relu
  Conv_14:
    inputs:
    - ref: Relu_13
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:6
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Conv_15:
    inputs:
    - ref: Relu_11
      channel: 32
      width: 32
      height: 32
    outputs:
    - channel: 32
      width: 16
      height: 16
    weights:
      weight:
        shape:
        - 32
        - 32
        - 1
        - 1
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 1
      stride: 2
      padding: 0
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:7
        address:
        - 0
        - 0
        - 32
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Add_16:
    inputs:
    - ref: Conv_14
      channel: 32
      width: 16
      height: 16
    - ref: Conv_15
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    op:
      op_id: add
  Relu_17:
    inputs:
    - ref: Add_16
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    op:
      op_id: relu
  Conv_18:
    inputs:
    - ref: Relu_17
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:8
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_19:
    inputs:
    - ref: Conv_18
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    op:
      op_id: relu
  Conv_20:
    inputs:
    - ref: Relu_19
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:9
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Add_21:
    inputs:
    - ref: Conv_20
      channel: 32
      width: 16
      height: 16
    - ref: Relu_17
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    op:
      op_id: add
  Relu_22:
    inputs:
    - ref: Add_21
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 16
      height: 16
    op:
      op_id: relu
  Conv_23:
    inputs:
    - ref: Relu_22
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 8
      height: 8
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 2
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:10
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_24:
    inputs:
    - ref: Conv_23
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    op:
      op_id: relu
  Conv_25:
    inputs:
    - ref: Relu_24
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:11
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Conv_26:
    inputs:
    - ref: Relu_22
      channel: 32
      width: 16
      height: 16
    outputs:
    - channel: 32
      width: 8
      height: 8
    weights:
      weight:
        shape:
        - 32
        - 32
        - 1
        - 1
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 1
      stride: 2
      padding: 0
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:12
        address:
        - 0
        - 0
        - 32
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Add_27:
    inputs:
    - ref: Conv_25
      channel: 32
      width: 8
      height: 8
    - ref: Conv_26
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    op:
      op_id: add
  Relu_28:
    inputs:
    - ref: Add_27
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    op:
      op_id: relu
  Conv_29:
    inputs:
    - ref: Relu_28
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:13
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_30:
    inputs:
    - ref: Conv_29
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    op:
      op_id: relu
  Conv_31:
    inputs:
    - ref: Relu_30
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:14
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Add_32:
    inputs:
    - ref: Conv_31
      channel: 32
      width: 8
      height: 8
    - ref: Relu_28
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    op:
      op_id: add
  Relu_33:
    inputs:
    - ref: Add_32
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 8
      height: 8
    op:
      op_id: relu
  Conv_34:
    inputs:
    - ref: Relu_33
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 4
      height: 4
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 2
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:15
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_35:
    inputs:
    - ref: Conv_34
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    op:
      op_id: relu
  Conv_36:
    inputs:
    - ref: Relu_35
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:16
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Conv_37:
    inputs:
    - ref: Relu_33
      channel: 32
      width: 8
      height: 8
    outputs:
    - channel: 32
      width: 4
      height: 4
    weights:
      weight:
        shape:
        - 32
        - 32
        - 1
        - 1
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 1
      stride: 2
      padding: 0
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:17
        address:
        - 0
        - 0
        - 32
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Add_38:
    inputs:
    - ref: Conv_36
      channel: 32
      width: 4
      height: 4
    - ref: Conv_37
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    op:
      op_id: add
  Relu_39:
    inputs:
    - ref: Add_38
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    op:
      op_id: relu
  Conv_40:
    inputs:
    - ref: Relu_39
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:18
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Relu_41:
    inputs:
    - ref: Conv_40
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    op:
      op_id: relu
  Conv_42:
    inputs:
    - ref: Relu_41
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    weights:
      weight:
        shape:
        - 32
        - 32
        - 3
        - 3
    op:
      op_id: conv2d
      in_channel: 32
      out_channel: 32
      bias: false
      kernel: 3
      stride: 1
      padding: 1
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:19
        address:
        - 0
        - 0
        - 288
        - 32
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  Add_43:
    inputs:
    - ref: Conv_42
      channel: 32
      width: 4
      height: 4
    - ref: Relu_39
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    op:
      op_id: add
  Relu_44:
    inputs:
    - ref: Add_43
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 32
      width: 4
      height: 4
    op:
      op_id: relu
  Flatten_45:
    inputs:
    - ref: Relu_44
      channel: 32
      width: 4
      height: 4
    outputs:
    - channel: 512
      width: 1
      height: 1
    op:
      op_id: flatten
  MatMul_46:
    inputs:
    - ref: Flatten_45
      channel: 512
      width: 1
      height: 1
    outputs:
    - channel: 10
      width: 1
      height: 1
    weights:
      weight:
        shape:
        - 10
        - 512
    op:
      op_id: matmul
      in_channel: 512
      out_channel: 10
      bias: false
    c200_mapping_info:
      col_split_num: 1
      row_split_num: 1
      col_repeat_num: 1
      row_repeat_num: 1
      para_same_array: 1
      para_diff_array: 1
      runtime: simulation
      mappings:
      - index:
        - 0
        - 0
        - 0
        device: c200.rram-144k:20
        address:
        - 0
        - 0
        - 512
        - 10
    c200_calc_info:
      weight_scale: 1
      assigned_output_quant_scale: 1
      output_quant_mode: 1
      it_time: 1
      reg_shift_mode: 0
      output_half_level: 0
      shift_expansion_mode: bit_shift
      noise_scale: 0.0
      adc_clamp: false
      adc_quant: false
      ADC_LUT: false
  graph_output:
    type: output
    inputs:
    - ref: MatMul_46
      channel: 10
      channel_last: true
      width: 1
      height: 1
devices:
  c200:
    kind: rram-144k
    number: 30
    profile:
      in_channel: 576
      out_channel: 128
      in_bits: 2
      out_bits: 4
      weight_bits: 4
      signed: true
