/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2024 MediaTek Inc.
 */

#ifndef __MFD_MT6661_REGISTERS_H__
#define __MFD_MT6661_REGISTERS_H__

/* PMIC Registers */
/* PMIC info */
#define MT6661_HWCID0                                                   (0x8)
#define MT6661_RG_SLV_ID_ADDR                                           (0x150)
#define MT6661_RG_SLV_ID_MASK                                           (0xff)
#define MT6661_RG_SLV_ID_SHIFT                                          (0)
/* PMIC interrupts */
#define MT6661_TOPSTATUS                                                (0x23)
#define MT6661_MISC_TOP_INT_CON0                                        (0x2e)
#define MT6661_MISC_TOP_INT_STATUS0                                     (0x3a)
#define MT6661_TOP_INT_STATUS1                                          (0x45)
#define MT6661_PSC_TOP_INT_CON0                                         (0x90f)
#define MT6661_PSC_TOP_INT_STATUS0                                      (0x91b)
#define MT6661_STRUP_CON11                                              (0xa16)
#define MT6661_STRUP_CON12                                              (0xa17)
#define MT6661_PCHR_VREF_ELR_11                                         (0xaa5)
#define MT6661_PCHR_VREF_ELR_12                                         (0xaa6)
#define MT6661_HK_TOP_INT_CON0                                          (0xf91)
#define MT6661_HK_TOP_INT_STATUS0                                       (0xf97)
#define MT6661_BUCK_TOP_INT_CON0                                        (0x1415)
#define MT6661_BUCK_TOP_INT_STATUS0                                     (0x142d)
#define MT6661_LDO_TOP_INT_CON0                                         (0x1e14)
#define MT6661_LDO_TOP_INT_STATUS0                                      (0x1e2c)

#define MT6661_CHRDET_DEB_ADDR                                          MT6661_TOPSTATUS
#define MT6661_CHRDET_DEB_MASK                                          (0x1)
#define MT6661_CHRDET_DEB_SHIFT                                         (2)
#define MT6661_RG_VBB_UVLO_VTHL_ADDR                                    MT6661_PCHR_VREF_ELR_11
#define MT6661_RG_VBB_UVLO_VTHL_MASK                                    (0xF)
#define MT6661_RG_VBB_UVLO_VTHL_SHIFT                                   (0)
#define MT6661_RG_VSYS_UVLO_VTHL_ADDR                                   MT6661_PCHR_VREF_ELR_12
#define MT6661_RG_VSYS_UVLO_VTHL_MASK                                   (0xF)
#define MT6661_RG_VSYS_UVLO_VTHL_SHIFT                                  (0)

#define MT6661_TOP_TMA_KEY_L                                            (0x3b4)
#define MT6661_TOP_TMA_KEY_H                                            (0x3b5)

/* PMIC AUXADC OUT/RDY */
// CH0 OUT/RDY
#define MT6661_AUXADC_ADC0_L                                            (0x1088)
// CH4 OUT/RDY
#define MT6661_AUXADC_ADC4_L                                            (0x108a)
// CH7 OUT/RDY
#define MT6661_AUXADC_ADC7_L                                            (0x108e)
// CH4 THR2/3/4 OUT/RDY
#define MT6661_AUXADC_ADC_SW0_L                                         (0x1092)
#define MT6661_AUXADC_ADC_SW1_L                                         (0x1094)
#define MT6661_AUXADC_ADC_SW2_L                                         (0x1096)
// CH7 polling mode OUT/RDY
#define MT6661_AUXADC_ADC_TIA0_L_MM                                     (0x1098)

/* PMIC AUXADC request */
// CH0/4/7 enable
#define MT6661_AUXADC_RQST0                                             (0x1108)
// Polling mode latch enable
#define MT6661_AUXADC_TIA_LATCH0                                        (0x1109)
// CH4 THR2/3/4 enable
#define MT6661_AUXADC_RQST2                                             (0x110c)
// CH7 PURES
#define MT6661_AUXADC_TIA_CON0                                          (0x11ad)
#define PMIC_AUXADC_INTRES_SEL_SHIFT                                    (4)
// CH7 polling mode PURES
#define MT6661_AUXADC_POLL20                                            (0x1228)
#define MT6661_AUXADC_AVG_CON3                                          (0x11a8)
#define MT6661_AUXADC_AVG_CON4                                          (0x11a9)
#define MT6661_AUXADC_POLL0                                             (0x1214)

/* PMIC AUXADC SPL/AVG NUM */
#define MT6661_AUXADC_SPL_CON5                                          (0x11a2)
#define MT6661_AUXADC_SPL_CON6                                          (0x11a3)
#define MT6661_AUXADC_SPL_CON8                                          (0x11a4)
#define MT6661_AUXADC_SPL_CON9                                          (0x11a5)
#define MT6661_AUXADC_SPL_CON10                                         (0x11a6)
#define MT6661_AUXADC_SPL_CON11                                         (0x11a7)
#define MT6661_AUXADC_AVG_CON3                                          (0x11a8)
#define MT6661_AUXADC_AVG_CON4                                          (0x11a9)

/* PMRC */
#define MT6661_PMRC_EN0_7_0_ADDR                                        (0x190)
#define MT6661_PMRC_EN0_7_0_MASK                                        (0xff)
#define MT6661_PMRC_EN0_7_0_SHIFT                                       (0)
#define MT6661_PMRC_EN0_15_8_ADDR                                       (0x191)
#define MT6661_PMRC_EN0_15_8_MASK                                       (0xff)
#define MT6661_PMRC_EN0_15_8_SHIFT                                      (0)
#define MT6661_PMRC_EN0_23_16_ADDR                                      (0x192)
#define MT6661_PMRC_EN0_23_16_MASK                                      (0xff)
#define MT6661_PMRC_EN0_23_16_SHIFT                                     (0)
#define MT6661_PMRC_EN0_31_24_ADDR                                      (0x193)
#define MT6661_PMRC_EN0_31_24_MASK                                      (0xff)
#define MT6661_PMRC_EN0_31_24_SHIFT                                     (0)

/* voter */
#define MT6661_BUCK5_VOTER0_CON0                                        (0x1787)
#define MT6661_BUCK5_VOTER0_CON0_SET                                    (0x1788)
#define MT6661_BUCK5_VOTER0_CON0_CLR                                    (0x1789)
#define MT6661_BUCK5_VOTER0_CON1                                        (0x178a)
#define MT6661_BUCK5_VOTER0_CON1_SET                                    (0x178b)
#define MT6661_BUCK5_VOTER0_CON1_CLR                                    (0x178c)
#define MT6661_BUCK5_VOTER0_CON2                                        (0x178d)
#define MT6661_BUCK5_VOTER0_CON2_SET                                    (0x178e)
#define MT6661_BUCK5_VOTER0_CON2_CLR                                    (0x178f)
#define MT6661_BUCK5_VOTER0_CON3                                        (0x1790)
#define MT6661_BUCK5_VOTER0_CON3_SET                                    (0x1791)
#define MT6661_BUCK5_VOTER0_CON3_CLR                                    (0x1792)
#define MT6661_BUCK5_VOTER0_CON4                                        (0x1793)
#define MT6661_BUCK5_VOTER0_CON4_SET                                    (0x1794)
#define MT6661_BUCK5_VOTER0_CON4_CLR                                    (0x1795)
#define MT6661_BUCK5_VOTER0_CON5                                        (0x1796)
#define MT6661_BUCK5_VOTER0_CON5_SET                                    (0x1797)
#define MT6661_BUCK5_VOTER0_CON5_CLR                                    (0x1798)
#define MT6661_BUCK5_VOTER0_CON6                                        (0x1799)
#define MT6661_BUCK5_VOTER0_CON6_SET                                    (0x179a)
#define MT6661_BUCK5_VOTER0_CON6_CLR                                    (0x179b)
#define MT6661_BUCK5_VOTER1_CON0                                        (0x179c)
#define MT6661_BUCK5_VOTER1_CON0_SET                                    (0x179d)
#define MT6661_BUCK5_VOTER1_CON0_CLR                                    (0x179e)
#define MT6661_BUCK5_VOTER1_CON1                                        (0x179f)
#define MT6661_BUCK5_VOTER1_CON1_SET                                    (0x17a0)
#define MT6661_BUCK5_VOTER1_CON1_CLR                                    (0x17a1)
#define MT6661_BUCK5_VOTER1_CON2                                        (0x17a2)
#define MT6661_BUCK5_VOTER1_CON2_SET                                    (0x17a3)
#define MT6661_BUCK5_VOTER1_CON2_CLR                                    (0x17a4)
#define MT6661_BUCK5_VOTER1_CON3                                        (0x17a5)
#define MT6661_BUCK5_VOTER1_CON3_SET                                    (0x17a6)
#define MT6661_BUCK5_VOTER1_CON3_CLR                                    (0x17a7)
#define MT6661_BUCK5_VOTER1_CON4                                        (0x17a8)
#define MT6661_BUCK5_VOTER1_CON4_SET                                    (0x17a9)
#define MT6661_BUCK5_VOTER1_CON4_CLR                                    (0x17aa)
#define MT6661_BUCK5_VOTER1_CON5                                        (0x17ab)
#define MT6661_BUCK5_VOTER1_CON5_SET                                    (0x17ac)
#define MT6661_BUCK5_VOTER1_CON5_CLR                                    (0x17ad)
#define MT6661_BUCK5_VOTER1_CON6                                        (0x17ae)
#define MT6661_BUCK5_VOTER1_CON6_SET                                    (0x17af)
#define MT6661_BUCK5_VOTER1_CON6_CLR                                    (0x17b0)
#define MT6661_BUCK5_VOTER2_CON0                                        (0x17b1)
#define MT6661_BUCK5_VOTER2_CON0_SET                                    (0x17b2)
#define MT6661_BUCK5_VOTER2_CON0_CLR                                    (0x17b3)
#define MT6661_BUCK5_VOTER2_CON1                                        (0x17b4)
#define MT6661_BUCK5_VOTER2_CON1_SET                                    (0x17b5)
#define MT6661_BUCK5_VOTER2_CON1_CLR                                    (0x17b6)
#define MT6661_BUCK5_VOTER2_CON2                                        (0x17b7)
#define MT6661_BUCK5_VOTER2_CON2_SET                                    (0x17b8)
#define MT6661_BUCK5_VOTER2_CON2_CLR                                    (0x17b9)
#define MT6661_BUCK5_VOTER2_CON3                                        (0x17ba)
#define MT6661_BUCK5_VOTER2_CON3_SET                                    (0x17bb)
#define MT6661_BUCK5_VOTER2_CON3_CLR                                    (0x17bc)
#define MT6661_BUCK5_VOTER2_CON4                                        (0x17bd)
#define MT6661_BUCK5_VOTER2_CON4_SET                                    (0x17be)
#define MT6661_BUCK5_VOTER2_CON4_CLR                                    (0x17bf)
#define MT6661_BUCK5_VOTER2_CON5                                        (0x17c0)
#define MT6661_BUCK5_VOTER2_CON5_SET                                    (0x17c1)
#define MT6661_BUCK5_VOTER2_CON5_CLR                                    (0x17c2)
#define MT6661_BUCK5_VOTER2_CON6                                        (0x17c3)
#define MT6661_BUCK5_VOTER2_CON6_SET                                    (0x17c4)
#define MT6661_BUCK5_VOTER2_CON6_CLR                                    (0x17c5)
#define MT6661_BUCK5_VOTER1_CFG                                         (0x17c6)
#define MT6661_BUCK5_VOTER2_CFG                                         (0x17c7)
#define MT6661_BUCK5_VOTER3_CFG                                         (0x17c8)
#define MT6661_BUCK6_VOTER0_CON0                                        (0x1807)
#define MT6661_BUCK6_VOTER0_CON0_SET                                    (0x1808)
#define MT6661_BUCK6_VOTER0_CON0_CLR                                    (0x1809)
#define MT6661_BUCK6_VOTER0_CON1                                        (0x180a)
#define MT6661_BUCK6_VOTER0_CON1_SET                                    (0x180b)
#define MT6661_BUCK6_VOTER0_CON1_CLR                                    (0x180c)
#define MT6661_BUCK6_VOTER0_CON2                                        (0x180d)
#define MT6661_BUCK6_VOTER0_CON2_SET                                    (0x180e)
#define MT6661_BUCK6_VOTER0_CON2_CLR                                    (0x180f)
#define MT6661_BUCK6_VOTER0_CON3                                        (0x1810)
#define MT6661_BUCK6_VOTER0_CON3_SET                                    (0x1811)
#define MT6661_BUCK6_VOTER0_CON3_CLR                                    (0x1812)
#define MT6661_BUCK6_VOTER0_CON4                                        (0x1813)
#define MT6661_BUCK6_VOTER0_CON4_SET                                    (0x1814)
#define MT6661_BUCK6_VOTER0_CON4_CLR                                    (0x1815)
#define MT6661_BUCK6_VOTER0_CON5                                        (0x1816)
#define MT6661_BUCK6_VOTER0_CON5_SET                                    (0x1817)
#define MT6661_BUCK6_VOTER0_CON5_CLR                                    (0x1818)
#define MT6661_BUCK6_VOTER0_CON6                                        (0x1819)
#define MT6661_BUCK6_VOTER0_CON6_SET                                    (0x181a)
#define MT6661_BUCK6_VOTER0_CON6_CLR                                    (0x181b)
#define MT6661_BUCK6_VOTER1_CON0                                        (0x181c)
#define MT6661_BUCK6_VOTER1_CON0_SET                                    (0x181d)
#define MT6661_BUCK6_VOTER1_CON0_CLR                                    (0x181e)
#define MT6661_BUCK6_VOTER1_CON1                                        (0x181f)
#define MT6661_BUCK6_VOTER1_CON1_SET                                    (0x1820)
#define MT6661_BUCK6_VOTER1_CON1_CLR                                    (0x1821)
#define MT6661_BUCK6_VOTER1_CON2                                        (0x1822)
#define MT6661_BUCK6_VOTER1_CON2_SET                                    (0x1823)
#define MT6661_BUCK6_VOTER1_CON2_CLR                                    (0x1824)
#define MT6661_BUCK6_VOTER1_CON3                                        (0x1825)
#define MT6661_BUCK6_VOTER1_CON3_SET                                    (0x1826)
#define MT6661_BUCK6_VOTER1_CON3_CLR                                    (0x1827)
#define MT6661_BUCK6_VOTER1_CON4                                        (0x1828)
#define MT6661_BUCK6_VOTER1_CON4_SET                                    (0x1829)
#define MT6661_BUCK6_VOTER1_CON4_CLR                                    (0x182a)
#define MT6661_BUCK6_VOTER1_CON5                                        (0x182b)
#define MT6661_BUCK6_VOTER1_CON5_SET                                    (0x182c)
#define MT6661_BUCK6_VOTER1_CON5_CLR                                    (0x182d)
#define MT6661_BUCK6_VOTER1_CON6                                        (0x182e)
#define MT6661_BUCK6_VOTER1_CON6_SET                                    (0x182f)
#define MT6661_BUCK6_VOTER1_CON6_CLR                                    (0x1830)
#define MT6661_BUCK6_VOTER2_CON0                                        (0x1831)
#define MT6661_BUCK6_VOTER2_CON0_SET                                    (0x1832)
#define MT6661_BUCK6_VOTER2_CON0_CLR                                    (0x1833)
#define MT6661_BUCK6_VOTER2_CON1                                        (0x1834)
#define MT6661_BUCK6_VOTER2_CON1_SET                                    (0x1835)
#define MT6661_BUCK6_VOTER2_CON1_CLR                                    (0x1836)
#define MT6661_BUCK6_VOTER2_CON2                                        (0x1837)
#define MT6661_BUCK6_VOTER2_CON2_SET                                    (0x1838)
#define MT6661_BUCK6_VOTER2_CON2_CLR                                    (0x1839)
#define MT6661_BUCK6_VOTER2_CON3                                        (0x183a)
#define MT6661_BUCK6_VOTER2_CON3_SET                                    (0x183b)
#define MT6661_BUCK6_VOTER2_CON3_CLR                                    (0x183c)
#define MT6661_BUCK6_VOTER2_CON4                                        (0x183d)
#define MT6661_BUCK6_VOTER2_CON4_SET                                    (0x183e)
#define MT6661_BUCK6_VOTER2_CON4_CLR                                    (0x183f)
#define MT6661_BUCK6_VOTER2_CON5                                        (0x1840)
#define MT6661_BUCK6_VOTER2_CON5_SET                                    (0x1841)
#define MT6661_BUCK6_VOTER2_CON5_CLR                                    (0x1842)
#define MT6661_BUCK6_VOTER2_CON6                                        (0x1843)
#define MT6661_BUCK6_VOTER2_CON6_SET                                    (0x1844)
#define MT6661_BUCK6_VOTER2_CON6_CLR                                    (0x1845)
#define MT6661_BUCK6_VOTER1_CFG                                         (0x1846)
#define MT6661_BUCK6_VOTER2_CFG                                         (0x1847)
#define MT6661_BUCK6_VOTER3_CFG                                         (0x1848)

/* voter */
#define MT6661_RG_BUCK5_VOTER0_EN_LO_ADDR                                 (0x1787)
#define MT6661_RG_BUCK5_VOTER0_EN_LO_MASK                                 (0xff)
#define MT6661_RG_BUCK5_VOTER0_EN_LO_SHIFT                                (0)
#define MT6661_RG_BUCK5_VOTER0_EN_LO_SET_ADDR                             (0x1788)
#define MT6661_RG_BUCK5_VOTER0_EN_LO_SET_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER0_EN_LO_SET_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER0_EN_LO_CLR_ADDR                             (0x1789)
#define MT6661_RG_BUCK5_VOTER0_EN_LO_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER0_EN_LO_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_ADDR                                 (0x178a)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_MASK                                 (0xf)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_SHIFT                                (0)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_SET_ADDR                             (0x178b)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_SET_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_SET_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_CLR_ADDR                             (0x178c)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER0_EN_HI_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_ADDR                               (0x178d)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_MASK                               (0x7)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_SHIFT                              (0)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_SET_ADDR                           (0x178e)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_SET_MASK                           (0xff)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_SET_SHIFT                          (0)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_CLR_ADDR                           (0x178f)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_CLR_MASK                           (0xff)
#define MT6661_RG_BUCK5_VOTER0_HW_MASK_CLR_SHIFT                          (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_ADDR                          (0x1790)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_SET_ADDR                      (0x1791)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_CLR_ADDR                      (0x1792)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B0_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_ADDR                          (0x1793)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_SET_ADDR                      (0x1794)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_CLR_ADDR                      (0x1795)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B1_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_ADDR                          (0x1796)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_SET_ADDR                      (0x1797)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_CLR_ADDR                      (0x1798)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B2_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_ADDR                          (0x1799)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_SET_ADDR                      (0x179a)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_CLR_ADDR                      (0x179b)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER0_PMRC_B3_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_ADDR                                 (0x179c)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_MASK                                 (0xff)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_SHIFT                                (0)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_SET_ADDR                             (0x179d)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_SET_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_SET_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_CLR_ADDR                             (0x179e)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER1_EN_LO_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_ADDR                                 (0x179f)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_MASK                                 (0xf)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_SHIFT                                (0)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_SET_ADDR                             (0x17a0)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_SET_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_SET_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_CLR_ADDR                             (0x17a1)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER1_EN_HI_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_ADDR                               (0x17a2)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_MASK                               (0x7)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_SHIFT                              (0)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_SET_ADDR                           (0x17a3)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_SET_MASK                           (0xff)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_SET_SHIFT                          (0)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_CLR_ADDR                           (0x17a4)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_CLR_MASK                           (0xff)
#define MT6661_RG_BUCK5_VOTER1_HW_MASK_CLR_SHIFT                          (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_ADDR                          (0x17a5)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_SET_ADDR                      (0x17a6)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_CLR_ADDR                      (0x17a7)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B0_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_ADDR                          (0x17a8)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_SET_ADDR                      (0x17a9)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_CLR_ADDR                      (0x17aa)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B1_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_ADDR                          (0x17ab)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_SET_ADDR                      (0x17ac)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_CLR_ADDR                      (0x17ad)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B2_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_ADDR                          (0x17ae)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_SET_ADDR                      (0x17af)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_CLR_ADDR                      (0x17b0)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER1_PMRC_B3_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_ADDR                                 (0x17b1)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_MASK                                 (0xff)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_SHIFT                                (0)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_SET_ADDR                             (0x17b2)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_SET_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_SET_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_CLR_ADDR                             (0x17b3)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER2_EN_LO_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_ADDR                                 (0x17b4)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_MASK                                 (0xf)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_SHIFT                                (0)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_SET_ADDR                             (0x17b5)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_SET_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_SET_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_CLR_ADDR                             (0x17b6)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK5_VOTER2_EN_HI_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_ADDR                               (0x17b7)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_MASK                               (0x7)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_SHIFT                              (0)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_SET_ADDR                           (0x17b8)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_SET_MASK                           (0xff)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_SET_SHIFT                          (0)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_CLR_ADDR                           (0x17b9)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_CLR_MASK                           (0xff)
#define MT6661_RG_BUCK5_VOTER2_HW_MASK_CLR_SHIFT                          (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_ADDR                          (0x17ba)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_SET_ADDR                      (0x17bb)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_CLR_ADDR                      (0x17bc)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B0_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_ADDR                          (0x17bd)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_SET_ADDR                      (0x17be)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_CLR_ADDR                      (0x17bf)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B1_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_ADDR                          (0x17c0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_SET_ADDR                      (0x17c1)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_CLR_ADDR                      (0x17c2)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B2_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_ADDR                          (0x17c3)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_SET_ADDR                      (0x17c4)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_CLR_ADDR                      (0x17c5)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK5_VOTER2_PMRC_B3_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK5_VOTER1_VOSEL_ADDR                                 (0x17c6)
#define MT6661_RG_BUCK5_VOTER1_VOSEL_MASK                                 (0xff)
#define MT6661_RG_BUCK5_VOTER1_VOSEL_SHIFT                                (0)
#define MT6661_RG_BUCK5_VOTER2_VOSEL_ADDR                                 (0x17c7)
#define MT6661_RG_BUCK5_VOTER2_VOSEL_MASK                                 (0xff)
#define MT6661_RG_BUCK5_VOTER2_VOSEL_SHIFT                                (0)
#define MT6661_RG_BUCK5_VOTER3_VOSEL_ADDR                                 (0x17c8)
#define MT6661_RG_BUCK5_VOTER3_VOSEL_MASK                                 (0xff)
#define MT6661_RG_BUCK5_VOTER3_VOSEL_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_ADDR                                 (0x1807)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_MASK                                 (0xff)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_SET_ADDR                             (0x1808)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_SET_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_SET_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_CLR_ADDR                             (0x1809)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER0_EN_LO_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_ADDR                                 (0x180a)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_MASK                                 (0xf)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_SET_ADDR                             (0x180b)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_SET_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_SET_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_CLR_ADDR                             (0x180c)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER0_EN_HI_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_ADDR                               (0x180d)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_MASK                               (0x7)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_SHIFT                              (0)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_SET_ADDR                           (0x180e)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_SET_MASK                           (0xff)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_SET_SHIFT                          (0)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_CLR_ADDR                           (0x180f)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_CLR_MASK                           (0xff)
#define MT6661_RG_BUCK6_VOTER0_HW_MASK_CLR_SHIFT                          (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_ADDR                          (0x1810)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_SET_ADDR                      (0x1811)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_CLR_ADDR                      (0x1812)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B0_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_ADDR                          (0x1813)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_SET_ADDR                      (0x1814)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_CLR_ADDR                      (0x1815)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B1_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_ADDR                          (0x1816)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_SET_ADDR                      (0x1817)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_CLR_ADDR                      (0x1818)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B2_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_ADDR                          (0x1819)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_SET_ADDR                      (0x181a)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_CLR_ADDR                      (0x181b)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER0_PMRC_B3_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_ADDR                                 (0x181c)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_MASK                                 (0xff)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_SET_ADDR                             (0x181d)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_SET_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_SET_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_CLR_ADDR                             (0x181e)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER1_EN_LO_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_ADDR                                 (0x181f)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_MASK                                 (0xf)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_SET_ADDR                             (0x1820)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_SET_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_SET_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_CLR_ADDR                             (0x1821)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER1_EN_HI_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_ADDR                               (0x1822)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_MASK                               (0x7)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_SHIFT                              (0)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_SET_ADDR                           (0x1823)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_SET_MASK                           (0xff)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_SET_SHIFT                          (0)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_CLR_ADDR                           (0x1824)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_CLR_MASK                           (0xff)
#define MT6661_RG_BUCK6_VOTER1_HW_MASK_CLR_SHIFT                          (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_ADDR                          (0x1825)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_SET_ADDR                      (0x1826)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_CLR_ADDR                      (0x1827)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B0_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_ADDR                          (0x1828)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_SET_ADDR                      (0x1829)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_CLR_ADDR                      (0x182a)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B1_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_ADDR                          (0x182b)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_SET_ADDR                      (0x182c)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_CLR_ADDR                      (0x182d)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B2_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_ADDR                          (0x182e)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_SET_ADDR                      (0x182f)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_CLR_ADDR                      (0x1830)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER1_PMRC_B3_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_ADDR                                 (0x1831)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_MASK                                 (0xff)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_SET_ADDR                             (0x1832)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_SET_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_SET_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_CLR_ADDR                             (0x1833)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER2_EN_LO_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_ADDR                                 (0x1834)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_MASK                                 (0xf)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_SET_ADDR                             (0x1835)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_SET_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_SET_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_CLR_ADDR                             (0x1836)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_CLR_MASK                             (0xff)
#define MT6661_RG_BUCK6_VOTER2_EN_HI_CLR_SHIFT                            (0)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_ADDR                               (0x1837)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_MASK                               (0x7)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_SHIFT                              (0)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_SET_ADDR                           (0x1838)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_SET_MASK                           (0xff)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_SET_SHIFT                          (0)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_CLR_ADDR                           (0x1839)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_CLR_MASK                           (0xff)
#define MT6661_RG_BUCK6_VOTER2_HW_MASK_CLR_SHIFT                          (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_ADDR                          (0x183a)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_SET_ADDR                      (0x183b)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_CLR_ADDR                      (0x183c)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B0_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_ADDR                          (0x183d)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_SET_ADDR                      (0x183e)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_CLR_ADDR                      (0x183f)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B1_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_ADDR                          (0x1840)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_SET_ADDR                      (0x1841)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_CLR_ADDR                      (0x1842)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B2_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_ADDR                          (0x1843)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_MASK                          (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_SHIFT                         (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_SET_ADDR                      (0x1844)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_SET_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_SET_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_CLR_ADDR                      (0x1845)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_CLR_MASK                      (0xff)
#define MT6661_RG_BUCK6_VOTER2_PMRC_B3_MASK_CLR_SHIFT                     (0)
#define MT6661_RG_BUCK6_VOTER1_VOSEL_ADDR                                 (0x1846)
#define MT6661_RG_BUCK6_VOTER1_VOSEL_MASK                                 (0xff)
#define MT6661_RG_BUCK6_VOTER1_VOSEL_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER2_VOSEL_ADDR                                 (0x1847)
#define MT6661_RG_BUCK6_VOTER2_VOSEL_MASK                                 (0xff)
#define MT6661_RG_BUCK6_VOTER2_VOSEL_SHIFT                                (0)
#define MT6661_RG_BUCK6_VOTER3_VOSEL_ADDR                                 (0x1848)
#define MT6661_RG_BUCK6_VOTER3_VOSEL_MASK                                 (0xff)
#define MT6661_RG_BUCK6_VOTER3_VOSEL_SHIFT                                (0)

/* PRE-OT RG */
#define MT6661_RG_PRE_OT_COUNT_ADDR                                       (0xb52)
#define MT6661_RG_PRE_OT_COUNT_MASK                                       (0xff)
#define MT6661_RG_PRE_OT_COUNT_SHIFT                                      (0)
#define MT6661_RG_PRE_OT_COUNT_EN_ADDR                                    (0xb53)
#define MT6661_RG_PRE_OT_COUNT_EN_MASK                                    (0x1)
#define MT6661_RG_PRE_OT_COUNT_EN_SHIFT                                   (1)
#define MT6661_RG_PRE_OT_COUNT_CLR_ADDR                                   (0xb53)
#define MT6661_RG_PRE_OT_COUNT_CLR_MASK                                   (0x1)
#define MT6661_RG_PRE_OT_COUNT_CLR_SHIFT                                  (3)

/* PRE-LVSYS RG */
#define MT6661_RG_PRE_LVSYS_COUNT_ADDR                                    (0xb51)
#define MT6661_RG_PRE_LVSYS_COUNT_MASK                                    (0xff)
#define MT6661_RG_PRE_LVSYS_COUNT_SHIFT                                   (0)
#define MT6661_RG_PRE_LVSYS_COUNT_EN_ADDR                                 (0xb53)
#define MT6661_RG_PRE_LVSYS_COUNT_EN_MASK                                 (0x1)
#define MT6661_RG_PRE_LVSYS_COUNT_EN_SHIFT                                (0)
#define MT6661_RG_PRE_LVSYS_COUNT_CLR_ADDR                                (0xb53)
#define MT6661_RG_PRE_LVSYS_COUNT_CLR_MASK                                (0x1)
#define MT6661_RG_PRE_LVSYS_COUNT_CLR_SHIFT                               (2)

/* CURRENT CLAMPING RG */
#define MT6661_RG_BUCK_OC_STS_CNT_CLR_ADDR                                (0x1456)
#define MT6661_RG_BUCK_OC_STS_CNT_CLR_MASK                                (0x1)
#define MT6661_RG_BUCK_OC_STS_CNT_CLR_SHIFT                               (0)
#define MT6661_RG_BUCK_OC_STS_CNT_EN_ADDR                                 (0x1456)
#define MT6661_RG_BUCK_OC_STS_CNT_EN_MASK                                 (0x1)
#define MT6661_RG_BUCK_OC_STS_CNT_EN_SHIFT                                (1)
#define MT6661_RG_BUCK_TOP_RSV0_ADDR                                      (0x1456)
#define MT6661_RG_BUCK_TOP_RSV0_MASK                                      (0x3f)
#define MT6661_RG_BUCK_TOP_RSV0_SHIFT                                     (2)
#define MT6661_RG_BUCK1_OC_STS_CNT_ADDR                                   (0x1457)
#define MT6661_RG_BUCK1_OC_STS_CNT_MASK                                   (0xff)
#define MT6661_RG_BUCK1_OC_STS_CNT_SHIFT                                  (0)
#define MT6661_RG_BUCK2_OC_STS_CNT_ADDR                                   (0x1458)
#define MT6661_RG_BUCK2_OC_STS_CNT_MASK                                   (0xff)
#define MT6661_RG_BUCK2_OC_STS_CNT_SHIFT                                  (0)
#define MT6661_RG_BUCK3_OC_STS_CNT_ADDR                                   (0x1459)
#define MT6661_RG_BUCK3_OC_STS_CNT_MASK                                   (0xff)
#define MT6661_RG_BUCK3_OC_STS_CNT_SHIFT                                  (0)
#define MT6661_RG_BUCK4_OC_STS_CNT_ADDR                                   (0x145a)
#define MT6661_RG_BUCK4_OC_STS_CNT_MASK                                   (0xff)
#define MT6661_RG_BUCK4_OC_STS_CNT_SHIFT                                  (0)
#define MT6661_RG_BUCK5_OC_STS_CNT_ADDR                                   (0x145b)
#define MT6661_RG_BUCK5_OC_STS_CNT_MASK                                   (0xff)
#define MT6661_RG_BUCK5_OC_STS_CNT_SHIFT                                  (0)
#define MT6661_RG_BUCK6_OC_STS_CNT_ADDR                                   (0x145c)
#define MT6661_RG_BUCK6_OC_STS_CNT_MASK                                   (0xff)
#define MT6661_RG_BUCK6_OC_STS_CNT_SHIFT                                  (0)

/* SPMI PMIC Debug Register */
#define MT6661_RG_SMT_SPMI_M_SCL_ADDR                                     (0xc4)
#define MT6661_RG_SMT_SPMI_M_SCL_MASK                                     (0x1)
#define MT6661_RG_SMT_SPMI_M_SCL_SHIFT                                    (4)
#define MT6661_RG_SMT_SPMI_M_SDA_ADDR                                     (0xc4)
#define MT6661_RG_SMT_SPMI_M_SDA_MASK                                     (0x1)
#define MT6661_RG_SMT_SPMI_M_SDA_SHIFT                                    (5)
#define MT6661_RG_OCTL_SPMI_M_SDA_ADDR                                    (0x14e)
#define MT6661_RG_OCTL_SPMI_M_SDA_MASK                                    (0x1f)
#define MT6661_RG_OCTL_SPMI_M_SDA_SHIFT                                   (2)
#define MT6661_GPIO_PULLEN0_1_ADDR                                        (0x14e)
#define MT6661_GPIO_PULLEN0_1_MASK                                        (0x1)
#define MT6661_GPIO_PULLEN0_1_SHIFT                                       (0)
#define MT6661_GPIO_PULLEN0_2_ADDR                                        (0x14e)
#define MT6661_GPIO_PULLEN0_2_MASK                                        (0x1)
#define MT6661_GPIO_PULLEN0_2_SHIFT                                       (1)
#define MT6661_RG_TOP_CFG_RSV1_0_ADDR                                     (0x151)
#define MT6661_RG_TOP_CFG_RSV1_0_MASK                                     (0x1)
#define MT6661_RG_TOP_CFG_RSV1_0_SHIFT                                    (4)
#define MT6661_RG_TOP_CFG_RSV1_1_ADDR                                     (0x151)
#define MT6661_RG_TOP_CFG_RSV1_1_MASK                                     (0x1)
#define MT6661_RG_TOP_CFG_RSV1_1_SHIFT                                    (5)
#define MT6661_GPIO_PULLSEL0_1_ADDR                                       (0x94)
#define MT6661_GPIO_PULLSEL0_1_MASK                                       (0x1)
#define MT6661_GPIO_PULLSEL0_1_SHIFT                                      (1)
#define MT6661_GPIO_PULLSEL0_2_ADDR                                       (0x94)
#define MT6661_GPIO_PULLSEL0_2_MASK                                       (0x1)
#define MT6661_GPIO_PULLSEL0_2_SHIFT                                      (2)
#define MT6661_SPMI_PMIC_DBG_RGS {                                        \
	"RG_SMT_SPMI_M_SCL",                                              \
	"RG_SMT_SPMI_M_SDA",                                              \
	"RG_OCTL_SPMI_M_SDA",                                             \
	"GPIO_PULLEN0_1",                                                 \
	"GPIO_PULLEN0_2",                                                 \
	"RG_TOP_CFG_RSV1_0",                                              \
	"RG_TOP_CFG_RSV1_1",                                              \
	"GPIO_PULLSEL0_1",                                                \
	"GPIO_PULLSEL0_2"                                                 \
}

/* SPMI PMIC dump rg data */
#define MT6661_RGS_NPKT_CCLP_ERR                                          (0x4cb)
#define MT6661_RGS_NPKT_CCLP_CLR                                          (0x4ca)

#endif /* __MFD_MT6661_REGISTERS_H__ */
