// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

// SPDX-FileCopyrightText: Copyright 2021 yuzu Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

#include <algorithm>
#include <cstdlib>
#include <map>
#include <span>
#include <tuple>
#include <type_traits>
#include <utility>
#include <vector>

#include "common/settings.h"
#include "shader_recompiler/backend/spirv/emit_spirv.h"
#include "shader_recompiler/backend/spirv/emit_spirv_instructions.h"
#include "shader_recompiler/backend/spirv/spirv_emit_context.h"
#include "shader_recompiler/frontend/ir/basic_block.h"
#include "shader_recompiler/frontend/ir/program.h"
#include "shader_recompiler/backend/spirv/mma_layout.h"   // (hookshot)

namespace Shader::Backend::SPIRV {
namespace {
template <class Func>
struct FuncTraits {};

template <class ReturnType_, class... Args>
struct FuncTraits<ReturnType_ (*)(Args...)> {
    using ReturnType = ReturnType_;

    static constexpr size_t NUM_ARGS = sizeof...(Args);

    template <size_t I>
    using ArgType = std::tuple_element_t<I, std::tuple<Args...>>;
};

#ifdef _MSC_VER
#pragma warning(push)
#pragma warning(disable : 4702) // Ignore unreachable code warning
#endif

template <auto func, typename... Args>
void SetDefinition(EmitContext& ctx, IR::Inst* inst, Args... args) {
    inst->SetDefinition<Id>(func(ctx, std::forward<Args>(args)...));
}

#ifdef _MSC_VER
#pragma warning(pop)
#endif

template <typename ArgType>
ArgType Arg(EmitContext& ctx, const IR::Value& arg) {
    if constexpr (std::is_same_v<ArgType, Id>) {
        return ctx.Def(arg);
    } else if constexpr (std::is_same_v<ArgType, const IR::Value&>) {
        return arg;
    } else if constexpr (std::is_same_v<ArgType, u32>) {
        return arg.U32();
    } else if constexpr (std::is_same_v<ArgType, IR::Attribute>) {
        return arg.Attribute();
    } else if constexpr (std::is_same_v<ArgType, IR::Patch>) {
        return arg.Patch();
    } else if constexpr (std::is_same_v<ArgType, IR::Reg>) {
        return arg.Reg();
    }
}

template <auto func, bool is_first_arg_inst, size_t... I>
void Invoke(EmitContext& ctx, IR::Inst* inst, std::index_sequence<I...>) {
    using Traits = FuncTraits<decltype(func)>;
    if constexpr (std::is_same_v<typename Traits::ReturnType, Id>) {
        if constexpr (is_first_arg_inst) {
            SetDefinition<func>(
                ctx, inst, inst,
                Arg<typename Traits::template ArgType<I + 2>>(ctx, inst->Arg(I))...);
        } else {
            SetDefinition<func>(
                ctx, inst, Arg<typename Traits::template ArgType<I + 1>>(ctx, inst->Arg(I))...);
        }
    } else {
        if constexpr (is_first_arg_inst) {
            func(ctx, inst, Arg<typename Traits::template ArgType<I + 2>>(ctx, inst->Arg(I))...);
        } else {
            func(ctx, Arg<typename Traits::template ArgType<I + 1>>(ctx, inst->Arg(I))...);
        }
    }
}

template <auto func>
void Invoke(EmitContext& ctx, IR::Inst* inst) {
    using Traits = FuncTraits<decltype(func)>;
    static_assert(Traits::NUM_ARGS >= 1, "Insufficient arguments");
    if constexpr (Traits::NUM_ARGS == 1) {
        Invoke<func, false>(ctx, inst, std::make_index_sequence<0>{});
    } else {
        using FirstArgType = typename Traits::template ArgType<1>;
        static constexpr bool is_first_arg_inst = std::is_same_v<FirstArgType, IR::Inst*>;
        using Indices = std::make_index_sequence<Traits::NUM_ARGS - (is_first_arg_inst ? 2 : 1)>;
        Invoke<func, is_first_arg_inst>(ctx, inst, Indices{});
    }
}

void EmitInstOf(EmitContext& ctx, IR::Inst* inst) {
    switch (inst->GetOpcode()) {
#define OPCODE(name, result_type, ...)                                                             \
    case IR::Opcode::name:                                                                         \
        return Invoke<&Emit##name>(ctx, inst);
#include "shader_recompiler/frontend/ir/opcodes.inc"
#undef OPCODE
    }
    throw LogicError("Invalid opcode {}", inst->GetOpcode());
}

void EmitInst(EmitContext& ctx, IR::Inst* inst) {
    // (hookshot) the emitters that are left unimplemented say only "SPIR-V Instruction": name the IR op
    try {
        EmitInstOf(ctx, inst);
    } catch (const NotImplementedException& e) {
        throw NotImplementedException("{} ({})", e.what(), IR::NameOf(inst->GetOpcode()));
    }
}

Id TypeId(const EmitContext& ctx, IR::Type type) {
    switch (type) {
    case IR::Type::U1:
        return ctx.U1;
    case IR::Type::U32:
        return ctx.U32[1];
    default:
        throw NotImplementedException("Phi node type {}", type);
    }
}

void Traverse(EmitContext& ctx, IR::Program& program) {
    IR::Block* current_block{};
    // (EvilOOT, RX_VK_BLOCK_PROBE=1 with RX_VK_MISS_LOG=1 and RX_VK_MISS_LOG_PROG=<key>: each block's entries counted, by
    // invocation, in the miss log's words 128 + the block's index in program.blocks: IR::DumpProgram's "Block $n")
    static const bool probe_env{std::getenv("RX_VK_BLOCK_PROBE") != nullptr};
    const bool probe{probe_env && Sirit::ValidId(ctx.probe_log)};
    const auto block_index{[&](const IR::Block* b) -> u32 {
        const auto it{std::find(program.blocks.begin(), program.blocks.end(), b)};
        return static_cast<u32>(it - program.blocks.begin());
    }};
    // (RX_VK_VALUE_PROBE=<IR dump numbers, up to 8, comma list>, with the block probe's switches: each listed value as it was
    // computed, by up to 64 invocations, in the miss log's words 3008 + k*128 (value, then workgroup x << 8 | local x),
    // their count in word 3000 + k. The numbers are IR::DumpProgram's, rebuilt the same way: the dump is of this program.)
    std::map<const IR::Inst*, u32> value_probe;
    if (probe) {
        if (const char* list{std::getenv("RX_VK_VALUE_PROBE")}) {
            std::vector<size_t> want;
            for (const char* s{list}; *s;) {
                char* end{};
                const unsigned long n{std::strtoul(s, &end, 10)};
                if (end == s) {
                    ++s;
                    continue;
                }
                if (want.size() < 8) want.push_back(n);
                s = end;
            }
            size_t index{program.blocks.size()};
            std::map<const IR::Inst*, size_t> numbers;
            const auto number{[&](const IR::Inst* i) {
                if (numbers.emplace(i, index + 1).second) ++index;
            }};
            for (const IR::Block* const b : program.blocks) {
                for (const IR::Inst& inst : *b) {
                    if (IR::TypeOf(inst.GetOpcode()) != IR::Type::Void) number(&inst);
                    for (size_t a = 0; a < inst.NumArgs(); ++a) {
                        const IR::Value arg{inst.Arg(a)};
                        if (!arg.IsEmpty() && (!arg.IsImmediate() || arg.IsIdentity())) number(arg.Inst());
                    }
                }
            }
            for (const auto& [i, n] : numbers)
                for (size_t k = 0; k < want.size(); ++k)
                    if (want[k] == n) value_probe.emplace(i, static_cast<u32>(k));
        }
    }
    const auto record_value{[&](IR::Inst& inst, u32 k) {
        const Id v{inst.Definition<Id>()};
        if (!Sirit::ValidId(v)) return;
        Id w{};
        switch (inst.Type()) {
        case IR::Type::U1: w = ctx.OpSelect(ctx.U32[1], v, ctx.Const(1U), ctx.u32_zero_value); break;
        case IR::Type::U32: w = v; break;
        case IR::Type::F32: w = ctx.OpBitcast(ctx.U32[1], v); break;
        case IR::Type::U64: w = ctx.OpUConvert(ctx.U32[1], v); break;
        default: return;
        }
        const Id dev{ctx.Const(static_cast<u32>(spv::Scope::Device))};
        const Id count_ptr{ctx.OpAccessChain(ctx.storage_types.U32.element, ctx.probe_log, ctx.u32_zero_value,
                                             ctx.Const(3000U + k))};
        Id slot{ctx.OpAtomicIAdd(ctx.U32[1], count_ptr, dev, ctx.u32_zero_value, ctx.Const(1U))};
        slot = ctx.OpUMin(ctx.U32[1], slot, ctx.Const(63U));
        const Id at{ctx.OpIAdd(ctx.U32[1], ctx.Const(3008U + k * 128U), ctx.OpShiftLeftLogical(ctx.U32[1], slot, ctx.Const(1U)))};
        ctx.OpStore(ctx.OpAccessChain(ctx.storage_types.U32.element, ctx.probe_log, ctx.u32_zero_value, at), w);
        Id who{ctx.u32_zero_value};
        if (Sirit::ValidId(ctx.workgroup_id))
            who = ctx.OpShiftLeftLogical(ctx.U32[1], ctx.OpCompositeExtract(ctx.U32[1], ctx.OpLoad(ctx.U32[3], ctx.workgroup_id), 0U),
                                         ctx.Const(8U));
        if (Sirit::ValidId(ctx.local_invocation_id))
            who = ctx.OpBitwiseOr(ctx.U32[1], who,
                                  ctx.OpCompositeExtract(ctx.U32[1], ctx.OpLoad(ctx.U32[3], ctx.local_invocation_id), 0U));
        ctx.OpStore(ctx.OpAccessChain(ctx.storage_types.U32.element, ctx.probe_log, ctx.u32_zero_value,
                                      ctx.OpIAdd(ctx.U32[1], at, ctx.Const(1U))), who);
    }};
    for (const IR::AbstractSyntaxNode& node : program.syntax_list) {
        switch (node.type) {
        case IR::AbstractSyntaxNode::Type::Block: {
            const Id label{node.data.block->Definition<Id>()};
            if (current_block) {
                ctx.OpBranch(label);
            }
            current_block = node.data.block;
            ctx.AddLabel(label);
            bool probed{!probe};
            for (IR::Inst& inst : node.data.block->Instructions()) {
                if (!probed && inst.GetOpcode() != IR::Opcode::Phi) {   // (after the phis: they must lead the block)
                    probed = true;
                    const u32 at{128U + std::min<u32>(block_index(node.data.block), 2871U)};
                    const Id counter{ctx.OpAccessChain(ctx.storage_types.U32.element, ctx.probe_log, ctx.u32_zero_value,
                                                       ctx.Const(at))};
                    ctx.OpAtomicIAdd(ctx.U32[1], counter, ctx.Const(static_cast<u32>(spv::Scope::Device)), ctx.u32_zero_value,
                                     ctx.Const(1U));
                }
                EmitInst(ctx, &inst);
                if (!value_probe.empty() && inst.GetOpcode() != IR::Opcode::Phi)
                    if (const auto it{value_probe.find(&inst)}; it != value_probe.end()) record_value(inst, it->second);
            }
            break;
        }
        case IR::AbstractSyntaxNode::Type::If: {
            const Id if_label{node.data.if_node.body->Definition<Id>()};
            const Id endif_label{node.data.if_node.merge->Definition<Id>()};
            ctx.OpSelectionMerge(endif_label, spv::SelectionControlMask::MaskNone);
            ctx.OpBranchConditional(ctx.Def(node.data.if_node.cond), if_label, endif_label);
            break;
        }
        case IR::AbstractSyntaxNode::Type::Loop: {
            const Id body_label{node.data.loop.body->Definition<Id>()};
            const Id continue_label{node.data.loop.continue_block->Definition<Id>()};
            const Id endloop_label{node.data.loop.merge->Definition<Id>()};

            ctx.OpLoopMerge(endloop_label, continue_label, spv::LoopControlMask::MaskNone);
            ctx.OpBranch(body_label);
            break;
        }
        case IR::AbstractSyntaxNode::Type::Break: {
            const Id break_label{node.data.break_node.merge->Definition<Id>()};
            const Id skip_label{node.data.break_node.skip->Definition<Id>()};
            ctx.OpBranchConditional(ctx.Def(node.data.break_node.cond), break_label, skip_label);
            break;
        }
        case IR::AbstractSyntaxNode::Type::EndIf:
            if (current_block) {
                ctx.OpBranch(node.data.end_if.merge->Definition<Id>());
            }
            break;
        case IR::AbstractSyntaxNode::Type::Repeat: {
            Id cond{ctx.Def(node.data.repeat.cond)};
            if (!Settings::values.disable_shader_loop_safety_checks) {
                const Id pointer_type{ctx.TypePointer(spv::StorageClass::Private, ctx.U32[1])};
                const Id safety_counter{ctx.AddGlobalVariable(
                    pointer_type, spv::StorageClass::Private, ctx.Const(0x2000u))};
                if (ctx.profile.supported_spirv >= 0x00010400) {
                    ctx.interfaces.push_back(safety_counter);
                }
                const Id old_counter{ctx.OpLoad(ctx.U32[1], safety_counter)};
                const Id new_counter{ctx.OpISub(ctx.U32[1], old_counter, ctx.Const(1u))};
                ctx.OpStore(safety_counter, new_counter);

                const Id safety_cond{
                    ctx.OpSGreaterThanEqual(ctx.U1, new_counter, ctx.u32_zero_value)};
                cond = ctx.OpLogicalAnd(ctx.U1, cond, safety_cond);
            }
            const Id loop_header_label{node.data.repeat.loop_header->Definition<Id>()};
            const Id merge_label{node.data.repeat.merge->Definition<Id>()};
            ctx.OpBranchConditional(cond, loop_header_label, merge_label);
            break;
        }
        case IR::AbstractSyntaxNode::Type::Return:
            ctx.OpReturn();
            break;
        case IR::AbstractSyntaxNode::Type::Unreachable:
            if (ctx.stage == Stage::Mesh && !ctx.mesh_fallback) {
                // (hookshot) an indirect branch to none of its table's targets: the mesh shader leaves with no outputs.
                // RADV makes OpUnreachable a return that leaves its output counts undefined, and GS_ALLOC_REQ then asked
                // for a garbage count and hung the GPU (issue 1000). Marker for OpSetMeshOutputsEXT 0 0
                // (PatchMeshInstructions); the epilogue writes the outputs, so none were written yet
                ctx.OpStore(ctx.u32_zero_value, ctx.u32_zero_value);
                ctx.mesh_zero_outputs_marker = true;
                ctx.OpReturn();
            } else {
                ctx.OpUnreachable();
            }
            break;
        }
        if (node.type != IR::AbstractSyntaxNode::Type::Block) {
            current_block = nullptr;
        }
    }
}

Id DefineMain(EmitContext& ctx, IR::Program& program) {
    const Id void_function{ctx.TypeFunction(ctx.void_id)};
    const Id main{ctx.OpFunction(ctx.void_id, spv::FunctionControlMask::MaskNone, void_function)};
    for (IR::Block* const block : program.blocks) {
        block->SetDefinition(ctx.OpLabel());
    }
    Traverse(ctx, program);
    ctx.OpFunctionEnd();
    return main;
}

spv::ExecutionMode ExecutionMode(TessPrimitive primitive) {
    switch (primitive) {
    case TessPrimitive::Isolines:
        return spv::ExecutionMode::Isolines;
    case TessPrimitive::Triangles:
        return spv::ExecutionMode::Triangles;
    case TessPrimitive::Quads:
        return spv::ExecutionMode::Quads;
    }
    throw InvalidArgument("Tessellation primitive {}", primitive);
}

spv::ExecutionMode ExecutionMode(TessSpacing spacing) {
    switch (spacing) {
    case TessSpacing::Equal:
        return spv::ExecutionMode::SpacingEqual;
    case TessSpacing::FractionalOdd:
        return spv::ExecutionMode::SpacingFractionalOdd;
    case TessSpacing::FractionalEven:
        return spv::ExecutionMode::SpacingFractionalEven;
    }
    throw InvalidArgument("Tessellation spacing {}", spacing);
}

void DefineEntryPoint(const IR::Program& program, EmitContext& ctx, Id main) {
    const std::span interfaces(ctx.interfaces.data(), ctx.interfaces.size());
    if (ctx.mesh_fallback && (program.stage == Stage::Task || program.stage == Stage::Mesh)) {
        // (hookshot, issue 640: on a GPU without mesh shaders, a task or mesh program is a compute shader)
        ctx.AddExecutionMode(main, spv::ExecutionMode::LocalSize, program.workgroup_size[0], 1U, 1U);
        ctx.AddEntryPoint(spv::ExecutionModel::GLCompute, main, "main", interfaces);
        return;
    }
    spv::ExecutionModel execution_model{};
    switch (program.stage) {
    case Stage::Compute: {
        const std::array<u32, 3> workgroup_size{program.workgroup_size};
        execution_model = spv::ExecutionModel::GLCompute;
        ctx.AddExecutionMode(main, spv::ExecutionMode::LocalSize, workgroup_size[0],
                             workgroup_size[1], workgroup_size[2]);
        break;
    }
    case Stage::VertexB:
        execution_model = spv::ExecutionModel::Vertex;
        break;
    case Stage::Task:
        execution_model = spv::ExecutionModel::TaskEXT;
        ctx.AddExecutionMode(main, spv::ExecutionMode::LocalSize, program.workgroup_size[0], 1U,
                             1U);
        break;
    case Stage::Mesh:
        execution_model = spv::ExecutionModel::MeshEXT;
        ctx.AddExecutionMode(main, spv::ExecutionMode::LocalSize, program.workgroup_size[0], 1U,
                             1U);
        ctx.AddExecutionMode(main, spv::ExecutionMode::OutputVertices, program.mesh.max_vertices);
        ctx.AddExecutionMode(main, spv::ExecutionMode::OutputPrimitivesEXT,
                             program.mesh.max_primitives);
        ctx.AddExecutionMode(main, program.mesh.Corners() == 1   ? spv::ExecutionMode::OutputPoints
                                   : program.mesh.Corners() == 2 ? spv::ExecutionMode::OutputLinesEXT
                                                                 : spv::ExecutionMode::OutputTrianglesEXT);
        break;
    case Stage::TessellationControl:
        execution_model = spv::ExecutionModel::TessellationControl;
        ctx.AddCapability(spv::Capability::Tessellation);
        ctx.AddExecutionMode(main, spv::ExecutionMode::OutputVertices, program.invocations);
        break;
    case Stage::TessellationEval:
        execution_model = spv::ExecutionModel::TessellationEvaluation;
        ctx.AddCapability(spv::Capability::Tessellation);
        ctx.AddExecutionMode(main, ExecutionMode(ctx.runtime_info.tess_primitive));
        ctx.AddExecutionMode(main, ExecutionMode(ctx.runtime_info.tess_spacing));
        ctx.AddExecutionMode(main, ctx.runtime_info.tess_clockwise
                                       ? spv::ExecutionMode::VertexOrderCw
                                       : spv::ExecutionMode::VertexOrderCcw);
        break;
    case Stage::Geometry:
        execution_model = spv::ExecutionModel::Geometry;
        ctx.AddCapability(spv::Capability::Geometry);
        if (ctx.profile.support_geometry_streams) {
            ctx.AddCapability(spv::Capability::GeometryStreams);
        }
        switch (ctx.runtime_info.input_topology) {
        case InputTopology::Points:
            ctx.AddExecutionMode(main, spv::ExecutionMode::InputPoints);
            break;
        case InputTopology::Lines:
            ctx.AddExecutionMode(main, spv::ExecutionMode::InputLines);
            break;
        case InputTopology::LinesAdjacency:
            ctx.AddExecutionMode(main, spv::ExecutionMode::InputLinesAdjacency);
            break;
        case InputTopology::Triangles:
            ctx.AddExecutionMode(main, spv::ExecutionMode::Triangles);
            break;
        case InputTopology::TrianglesAdjacency:
            ctx.AddExecutionMode(main, spv::ExecutionMode::InputTrianglesAdjacency);
            break;
        }
        switch (program.output_topology) {
        case OutputTopology::PointList:
            ctx.AddExecutionMode(main, spv::ExecutionMode::OutputPoints);
            break;
        case OutputTopology::LineStrip:
            ctx.AddExecutionMode(main, spv::ExecutionMode::OutputLineStrip);
            break;
        case OutputTopology::TriangleStrip:
            ctx.AddExecutionMode(main, spv::ExecutionMode::OutputTriangleStrip);
            break;
        }
        if (program.info.stores[IR::Attribute::PointSize]) {
            ctx.AddCapability(spv::Capability::GeometryPointSize);
        }
        ctx.AddExecutionMode(main, spv::ExecutionMode::OutputVertices, program.output_vertices);
        ctx.AddExecutionMode(main, spv::ExecutionMode::Invocations, program.invocations);
        if (program.is_geometry_passthrough) {
            if (ctx.profile.support_geometry_shader_passthrough) {
                ctx.AddExtension("SPV_NV_geometry_shader_passthrough");
                ctx.AddCapability(spv::Capability::GeometryShaderPassthroughNV);
            } else {
                LOG_WARNING(Shader_SPIRV, "Geometry shader passthrough used with no support");
            }
        }
        break;
    case Stage::Fragment:
        execution_model = spv::ExecutionModel::Fragment;
        if (ctx.profile.lower_left_origin_mode) {
            ctx.AddExecutionMode(main, spv::ExecutionMode::OriginLowerLeft);
        } else {
            ctx.AddExecutionMode(main, spv::ExecutionMode::OriginUpperLeft);
        }
        if (program.info.stores_frag_depth) {
            ctx.AddExecutionMode(main, spv::ExecutionMode::DepthReplacing);
        }
        if (ctx.runtime_info.force_early_z) {
            ctx.AddExecutionMode(main, spv::ExecutionMode::EarlyFragmentTests);
        }
        if (ctx.profile.support_shader_quad_control && program.info.uses_quad_shuffles) {
            ctx.AddExtension("SPV_KHR_quad_control");
            ctx.AddCapability(spv::Capability::QuadControlKHR);
            ctx.AddExecutionMode(main, spv::ExecutionMode::RequireFullQuadsKHR);
        }
        break;
    default:
        throw NotImplementedException("Stage {}", program.stage);
    }
    ctx.AddEntryPoint(execution_model, main, "main", interfaces);
}

void SetupDenormControl(const Profile& profile, const IR::Program& program, EmitContext& ctx,
                        Id main_func) {
    const Info& info{program.info};
    if (info.uses_fp32_denorms_flush && info.uses_fp32_denorms_preserve) {
        LOG_DEBUG(Shader_SPIRV, "Fp32 denorm flush and preserve on the same shader");
    } else if (info.uses_fp32_denorms_flush) {
        if (profile.support_fp32_denorm_flush && !profile.has_broken_fp32_denorm_flush) {
            ctx.AddCapability(spv::Capability::DenormFlushToZero);
            ctx.AddExecutionMode(main_func, spv::ExecutionMode::DenormFlushToZero, 32U);
        } else {
            // Drivers will most likely flush denorms by default, no need to warn
        }
    } else if (info.uses_fp32_denorms_preserve) {
        if (profile.support_fp32_denorm_preserve) {
            ctx.AddCapability(spv::Capability::DenormPreserve);
            ctx.AddExecutionMode(main_func, spv::ExecutionMode::DenormPreserve, 32U);
        } else {
            LOG_DEBUG(Shader_SPIRV, "Fp32 denorm preserve used in shader without host support");
        }
    }
    if (!profile.support_separate_denorm_behavior || profile.has_broken_fp16_float_controls) {
        // No separate denorm behavior
        return;
    }
    if (info.uses_fp16_denorms_flush && info.uses_fp16_denorms_preserve) {
        LOG_DEBUG(Shader_SPIRV, "Fp16 denorm flush and preserve on the same shader");
    } else if (info.uses_fp16_denorms_flush) {
        if (profile.support_fp16_denorm_flush) {
            ctx.AddCapability(spv::Capability::DenormFlushToZero);
            ctx.AddExecutionMode(main_func, spv::ExecutionMode::DenormFlushToZero, 16U);
        } else {
            // Same as fp32, no need to warn as most drivers will flush by default
        }
    } else if (info.uses_fp16_denorms_preserve) {
        if (profile.support_fp16_denorm_preserve) {
            ctx.AddCapability(spv::Capability::DenormPreserve);
            ctx.AddExecutionMode(main_func, spv::ExecutionMode::DenormPreserve, 16U);
        } else {
            LOG_DEBUG(Shader_SPIRV, "Fp16 denorm preserve used in shader without host support");
        }
    }
}

void SetupSignedNanCapabilities(const Profile& profile, const IR::Program& program,
                                EmitContext& ctx, Id main_func) {
    if (profile.has_broken_fp16_float_controls && program.info.uses_fp16) {
        return;
    }
    if (program.info.uses_fp16 && profile.support_fp16_signed_zero_nan_preserve) {
        ctx.AddCapability(spv::Capability::SignedZeroInfNanPreserve);
        ctx.AddExecutionMode(main_func, spv::ExecutionMode::SignedZeroInfNanPreserve, 16U);
    }
    if (profile.support_fp32_signed_zero_nan_preserve) {
        ctx.AddCapability(spv::Capability::SignedZeroInfNanPreserve);
        ctx.AddExecutionMode(main_func, spv::ExecutionMode::SignedZeroInfNanPreserve, 32U);
    }
    if (program.info.uses_fp64 && profile.support_fp64_signed_zero_nan_preserve) {
        ctx.AddCapability(spv::Capability::SignedZeroInfNanPreserve);
        ctx.AddExecutionMode(main_func, spv::ExecutionMode::SignedZeroInfNanPreserve, 64U);
    }
}

void SetupTransformFeedbackCapabilities(EmitContext& ctx, Id main_func) {
    if (ctx.runtime_info.xfb_count == 0) {
        return;
    }
    ctx.AddCapability(spv::Capability::TransformFeedback);
    ctx.AddExecutionMode(main_func, spv::ExecutionMode::Xfb);
}

void SetupCapabilities(const Profile& profile, const Info& info, EmitContext& ctx) {
    if (info.uses_sampled_1d) {
        ctx.AddCapability(spv::Capability::Sampled1D);
    }
    if (info.uses_image_1d) {
        ctx.AddCapability(spv::Capability::Image1D);
    }
    if (info.uses_sparse_residency) {
        ctx.AddCapability(spv::Capability::SparseResidency);
    }
    if (info.uses_demote_to_helper_invocation && profile.support_demote_to_helper_invocation) {
        if (profile.supported_spirv < 0x00010600) {
            ctx.AddExtension("SPV_EXT_demote_to_helper_invocation");
        }
        ctx.AddCapability(spv::Capability::DemoteToHelperInvocation);
    }
    if (info.stores[IR::Attribute::ViewportIndex] && profile.support_multi_viewport) {
        ctx.AddCapability(spv::Capability::MultiViewport);
    }
    if (info.stores[IR::Attribute::ViewportMask] && profile.support_viewport_mask) {
        ctx.AddExtension("SPV_NV_viewport_array2");
        ctx.AddCapability(spv::Capability::ShaderViewportMaskNV);
    }
    if (info.stores[IR::Attribute::Layer] || info.stores[IR::Attribute::ViewportIndex]) {
        if (profile.support_viewport_index_layer_non_geometry && ctx.stage != Stage::Geometry) {
            ctx.AddExtension("SPV_EXT_shader_viewport_index_layer");
            ctx.AddCapability(spv::Capability::ShaderViewportIndexLayerEXT);
        }
    }
    if ((!profile.support_vertex_instance_id &&
         (info.loads[IR::Attribute::InstanceId] || info.loads[IR::Attribute::VertexId])) ||
        info.loads[IR::Attribute::BaseInstance] || info.loads[IR::Attribute::BaseVertex] ||
        info.loads[IR::Attribute::DrawID] || (ctx.wants_mesh_first && !ctx.mesh_fallback)) {
        ctx.AddExtension("SPV_KHR_shader_draw_parameters");
        ctx.AddCapability(spv::Capability::DrawParameters);
    }
    if ((info.uses_subgroup_vote || info.uses_subgroup_invocation_id ||
         info.uses_subgroup_shuffles || info.uses_subgroup_mask) &&
        profile.support_vote && profile.SupportsSubgroupStage(ctx.stage)) {
        ctx.AddCapability(spv::Capability::GroupNonUniformBallot);
        ctx.AddCapability(spv::Capability::GroupNonUniformShuffle);
        if (info.uses_subgroup_shuffles && profile.support_shuffle_relative) {
            ctx.AddCapability(spv::Capability::GroupNonUniformShuffleRelative);
        }
        if (!profile.warp_size_potentially_larger_than_guest) {
            // vote ops are only used when not taking the long path
            ctx.AddCapability(spv::Capability::GroupNonUniformVote);
        }
    }
    if (info.uses_cooperative_matrix && !mma_software) {
        ctx.AddExtension("SPV_KHR_cooperative_matrix");
        ctx.AddCapability(spv::Capability::CooperativeMatrixKHR);
        ctx.AddExtension("SPV_KHR_vulkan_memory_model");
        ctx.AddCapability(spv::Capability::VulkanMemoryModel);
        ctx.AddCapability(spv::Capability::VulkanMemoryModelDeviceScope);
        ctx.SetMemoryModel(spv::MemoryModel::VulkanKHR);
    }
    if (info.uses_cooperative_matrix && mma_software) {   // (hookshot: DefineSoftwareMatrixFunction's)
        ctx.AddCapability(spv::Capability::GroupNonUniform);
        ctx.AddCapability(spv::Capability::GroupNonUniformShuffle);
    }
    if (info.uses_quad_shuffles) {
        if (profile.support_quad_shuffles) {
            ctx.AddCapability(spv::Capability::GroupNonUniformQuad);
        }
        ctx.AddCapability(spv::Capability::GroupNonUniformShuffle);
    }
    if (info.uses_int64_bit_atomics && profile.support_int64_atomics) {
        ctx.AddCapability(spv::Capability::Int64Atomics);
    }
    if (info.uses_typeless_image_reads && profile.support_typeless_image_loads) {
        ctx.AddCapability(spv::Capability::StorageImageReadWithoutFormat);
    }
    if (info.uses_typeless_image_writes) {
        ctx.AddCapability(spv::Capability::StorageImageWriteWithoutFormat);
    }
    if (info.uses_image_buffers) {
        ctx.AddCapability(spv::Capability::ImageBuffer);
    }
    if (info.uses_sample_id) {
        ctx.AddCapability(spv::Capability::SampleRateShading);
    }
    if (info.uses_derivatives) {
        ctx.AddCapability(spv::Capability::DerivativeControl);
    }
    // TODO: Track this usage
    ctx.AddCapability(spv::Capability::ImageGatherExtended);
    ctx.AddCapability(spv::Capability::ImageQuery);
    ctx.AddCapability(spv::Capability::SampledBuffer);
    if (!ctx.non_uniform_ids.empty()) {
        if (ctx.profile.supported_spirv < 0x00010500)
            ctx.AddExtension("SPV_EXT_descriptor_indexing");
        ctx.AddCapability(spv::Capability::ShaderNonUniform);
        if (ctx.uses_nonuniform_sampled_image) {
            ctx.AddCapability(spv::Capability::SampledImageArrayNonUniformIndexing);
        }
        if (ctx.uses_nonuniform_storage_image) {
            ctx.AddCapability(spv::Capability::StorageImageArrayNonUniformIndexing);
        }
        if (ctx.uses_nonuniform_uniform_texel_buffer) {
            ctx.AddCapability(spv::Capability::UniformTexelBufferArrayNonUniformIndexing);
        }
        if (ctx.uses_nonuniform_storage_texel_buffer) {
            ctx.AddCapability(spv::Capability::StorageTexelBufferArrayNonUniformIndexing);
        }
    }
}

void PatchPhiNodes(IR::Program& program, EmitContext& ctx) {
            // Flatten all leading PHIs from each block into a vector
            std::vector<IR::Inst*> phi_instructions;
            for (IR::Block* block : program.blocks) {
                for (auto it = block->begin(); it != block->end(); ++it) {
                    if (it->GetOpcode() != IR::Opcode::Phi)
                        break;
                    phi_instructions.push_back(&*it);
                }
            }

            if (phi_instructions.empty()) {
                return; // nothing to patch
            }

            // Start "before" first PHI; advance on phi_arg == 0
            size_t phi_index = static_cast<size_t>(-1);

            ctx.PatchDeferredPhi([&](size_t phi_arg, Id parent) -> std::pair<Id, Id> {
                if (phi_arg == 0) {
                    ++phi_index;
                }
                IR::Inst* phi = phi_instructions[phi_index];
                return { ctx.Def(phi->Arg(phi_arg)), parent };
            });
        }

void RewriteOpcodes(std::vector<u32>& code, std::span<const std::pair<u32, spv::Op>> rewrites) {
    if (rewrites.empty()) {
        return;
    }
    size_t offset = 5;
    while (offset + 2 < code.size()) {
        const u32 word_count{code[offset] >> 16};
        const auto opcode{static_cast<spv::Op>(code[offset] & 0xFFFFu)};
        if (word_count == 0) {
            return;
        }
        if (opcode == spv::Op::OpGroupNonUniformShuffleXor ||
            opcode == spv::Op::OpGroupNonUniformQuadBroadcast) {
            const auto it{std::ranges::find(rewrites, code[offset + 2],
                                            &std::pair<u32, spv::Op>::first)};
            if (it != rewrites.end()) {
                code[offset] = (code[offset] & 0xFFFF0000u) | static_cast<u32>(it->second);
            }
        }
        offset += word_count;
    }
}

// Replaces the OpStore markers of the mesh instructions Sirit cannot emit: OpStore(vertices,
// primitives) becomes OpSetMeshOutputsEXT, and OpStore(x, y), OpStore(z, payload), OpReturn
// becomes the OpEmitMeshTasksEXT terminator.
void PatchMeshInstructions(std::vector<u32>& code, const EmitContext& ctx) {
    const bool set_outputs{Sirit::ValidId(ctx.mesh_outputs_marker[0])};
    const bool emit_tasks{Sirit::ValidId(ctx.mesh_tasks_marker[0])};
    const bool zero_outputs{ctx.mesh_zero_outputs_marker};
    if (!set_outputs && !emit_tasks && !zero_outputs) {
        return;
    }
    const auto store_at = [&](size_t offset, Id pointer, Id object) {
        return offset + 2 < code.size() &&
               code[offset] == ((3U << 16) | static_cast<u32>(spv::Op::OpStore)) &&
               code[offset + 1] == pointer.value && code[offset + 2] == object.value;
    };
    const auto& tasks{ctx.mesh_tasks_marker};
    size_t offset = 5;
    bool patched{};
    while (offset < code.size()) {
        const u32 word_count{code[offset] >> 16};
        if (word_count == 0) {
            break;
        }
        if (set_outputs &&
            store_at(offset, ctx.mesh_outputs_marker[0], ctx.mesh_outputs_marker[1])) {
            code[offset] = (3U << 16) | static_cast<u32>(spv::Op::OpSetMeshOutputsEXT);
            patched = true;
        } else if (zero_outputs && store_at(offset, ctx.u32_zero_value, ctx.u32_zero_value)) {
            code[offset] = (3U << 16) | static_cast<u32>(spv::Op::OpSetMeshOutputsEXT);
            patched = true;
        } else if (emit_tasks && store_at(offset, tasks[0], tasks[1]) &&
                   store_at(offset + 3, tasks[2], tasks[3]) && offset + 6 < code.size() &&
                   code[offset + 6] == ((1U << 16) | static_cast<u32>(spv::Op::OpReturn))) {
            const std::array<u32, 5> emit{(5U << 16) | static_cast<u32>(spv::Op::OpEmitMeshTasksEXT),
                                          tasks[0].value, tasks[1].value, tasks[2].value,
                                          tasks[3].value};
            code.erase(code.begin() + offset, code.begin() + offset + 7);
            code.insert(code.begin() + offset, emit.begin(), emit.end());
            patched = true;
            offset += emit.size();
            continue;
        }
        offset += word_count;
    }
    if (!patched) {
        throw LogicError("Mesh instruction markers not found");
    }
}
} // Anonymous namespace

std::vector<u32> EmitSPIRV(const Profile& profile, const RuntimeInfo& runtime_info, IR::Program& program, Bindings& bindings) {
    EmitContext ctx{profile, runtime_info, program, bindings};
    if (program.info.uses_cooperative_matrix && mma_software) DefineSoftwareMatrixFunction(ctx);
    Id main{};
    if (runtime_info.mesh_fallback_vertex) {   // (hookshot: the fallback's generated vertex stage, which reads the records)
        const Id void_function{ctx.TypeFunction(ctx.void_id)};
        main = ctx.OpFunction(ctx.void_id, spv::FunctionControlMask::MaskNone, void_function);
        ctx.AddLabel();
        EmitMeshFallbackVertexBody(ctx);
        ctx.OpReturn();
        ctx.OpFunctionEnd();
    } else {
        main = DefineMain(ctx, program);
    }
    DefineEntryPoint(program, ctx, main);
    if (profile.support_float_controls) {
        ctx.AddExtension("SPV_KHR_float_controls");
        SetupDenormControl(profile, program, ctx, main);
        SetupSignedNanCapabilities(profile, program, ctx, main);
    }
    SetupCapabilities(profile, program.info, ctx);
    SetupTransformFeedbackCapabilities(ctx, main);
    PatchPhiNodes(program, ctx);
    std::vector<u32> code{ctx.Assemble()};
    RewriteOpcodes(code, ctx.opcode_rewrites);
    PatchMeshInstructions(code, ctx);
    return code;
}

Id EmitPhi(EmitContext& ctx, IR::Inst* inst) {
    const size_t num_args{inst->NumArgs()};
    boost::container::small_vector<Id, 32> blocks;
    blocks.reserve(num_args);
    for (size_t index = 0; index < num_args; ++index) {
        blocks.push_back(inst->PhiBlock(index)->Definition<Id>());
    }
    // The type of a phi instruction is stored in its flags
    const Id result_type{TypeId(ctx, inst->Flags<IR::Type>())};
    return ctx.DeferredOpPhi(result_type, std::span(blocks.data(), blocks.size()));
}

void EmitVoid(EmitContext&) {}

Id EmitIdentity(EmitContext& ctx, const IR::Value& value) {
    const Id id{ctx.Def(value)};
    if (!Sirit::ValidId(id)) {
        throw NotImplementedException("Forward identity declaration");
    }
    return id;
}

Id EmitConditionRef(EmitContext& ctx, const IR::Value& value) {
    const Id id{ctx.Def(value)};
    if (!Sirit::ValidId(id)) {
        throw NotImplementedException("Forward identity declaration");
    }
    return id;
}

void EmitReference(EmitContext&) {}

void EmitPhiMove(EmitContext&) {
    throw LogicError("Unreachable instruction");
}

void EmitGetZeroFromOp(EmitContext&) {
    throw LogicError("Unreachable instruction");
}

void EmitGetSignFromOp(EmitContext&) {
    throw LogicError("Unreachable instruction");
}

void EmitGetCarryFromOp(EmitContext&) {
    throw LogicError("Unreachable instruction");
}

void EmitGetOverflowFromOp(EmitContext&) {
    throw LogicError("Unreachable instruction");
}

void EmitGetSparseFromOp(EmitContext&) {
    throw LogicError("Unreachable instruction");
}

void EmitGetInBoundsFromOp(EmitContext&) {
    throw LogicError("Unreachable instruction");
}

} // namespace Shader::Backend::SPIRV
