{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734024715642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734024715643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:31:55 2024 " "Processing started: Thu Dec 12 20:31:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734024715643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024715643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_code_converter -c lab8_code_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_code_converter -c lab8_code_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024715643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734024716447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734024716448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_code_converter_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_code_converter_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter_Verilog " "Found entity 1: bcd_converter_Verilog" {  } { { "lab8_code_converter_Verilog.v" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734024732148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024732148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_code_converter_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab8_code_converter_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_converter_VHDL-Behavioral " "Found design unit 1: bcd_converter_VHDL-Behavioral" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734024733033 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter_VHDL " "Found entity 1: bcd_converter_VHDL" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734024733033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024733033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_code_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab8_code_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_code_converter " "Found entity 1: lab8_code_converter" {  } { { "lab8_code_converter.bdf" "" { Schematic "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734024733035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024733035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8_code_converter " "Elaborating entity \"lab8_code_converter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734024733100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter_VHDL bcd_converter_VHDL:inst " "Elaborating entity \"bcd_converter_VHDL\" for hierarchy \"bcd_converter_VHDL:inst\"" {  } { { "lab8_code_converter.bdf" "inst" { Schematic "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter.bdf" { { 88 472 624 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734024733111 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_code lab8_code_converter_VHDL.vhd(67) " "VHDL Process Statement warning at lab8_code_converter_VHDL.vhd(67): signal \"bcd_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734024733115 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_code lab8_code_converter_VHDL.vhd(68) " "VHDL Process Statement warning at lab8_code_converter_VHDL.vhd(68): signal \"bcd_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734024733115 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_code lab8_code_converter_VHDL.vhd(69) " "VHDL Process Statement warning at lab8_code_converter_VHDL.vhd(69): signal \"bcd_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734024733115 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_code lab8_code_converter_VHDL.vhd(70) " "VHDL Process Statement warning at lab8_code_converter_VHDL.vhd(70): signal \"bcd_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734024733115 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_code lab8_code_converter_VHDL.vhd(71) " "VHDL Process Statement warning at lab8_code_converter_VHDL.vhd(71): signal \"bcd_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734024733115 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_code lab8_code_converter_VHDL.vhd(72) " "VHDL Process Statement warning at lab8_code_converter_VHDL.vhd(72): signal \"bcd_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734024733115 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd_code lab8_code_converter_VHDL.vhd(19) " "VHDL Process Statement warning at lab8_code_converter_VHDL.vhd(19): inferring latch(es) for signal or variable \"bcd_code\", which holds its previous value in one or more paths through the process" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734024733116 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_code\[0\] lab8_code_converter_VHDL.vhd(19) " "Inferred latch for \"bcd_code\[0\]\" at lab8_code_converter_VHDL.vhd(19)" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024733116 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_code\[1\] lab8_code_converter_VHDL.vhd(19) " "Inferred latch for \"bcd_code\[1\]\" at lab8_code_converter_VHDL.vhd(19)" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024733116 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_code\[2\] lab8_code_converter_VHDL.vhd(19) " "Inferred latch for \"bcd_code\[2\]\" at lab8_code_converter_VHDL.vhd(19)" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024733116 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_code\[3\] lab8_code_converter_VHDL.vhd(19) " "Inferred latch for \"bcd_code\[3\]\" at lab8_code_converter_VHDL.vhd(19)" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024733117 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_code\[4\] lab8_code_converter_VHDL.vhd(19) " "Inferred latch for \"bcd_code\[4\]\" at lab8_code_converter_VHDL.vhd(19)" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024733117 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_code\[5\] lab8_code_converter_VHDL.vhd(19) " "Inferred latch for \"bcd_code\[5\]\" at lab8_code_converter_VHDL.vhd(19)" {  } { { "lab8_code_converter_VHDL.vhd" "" { Text "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter_VHDL.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024733117 "|lab8_code_converter|bcd_converter_VHDL:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter_Verilog bcd_converter_Verilog:inst4 " "Elaborating entity \"bcd_converter_Verilog\" for hierarchy \"bcd_converter_Verilog:inst4\"" {  } { { "lab8_code_converter.bdf" "inst4" { Schematic "E:/QuartusLab/lab8/lab8_code_converter/lab8_code_converter.bdf" { { 264 472 624 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734024733128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734024734099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734024735212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734024735212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734024735258 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734024735258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734024735258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734024735258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734024735277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:32:15 2024 " "Processing ended: Thu Dec 12 20:32:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734024735277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734024735277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734024735277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734024735277 ""}
