Analysis & Synthesis report for alu2
Sun Dec  2 16:31:48 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mem2:a21|altsyncram:mem2_rtl_0|altsyncram_43g1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: mem2:a21|altsyncram:mem2_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "RegisterBank:a8"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec  2 16:31:48 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; alu2                                        ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 665                                         ;
;     Total combinational functions  ; 474                                         ;
;     Dedicated logic registers      ; 324                                         ;
; Total registers                    ; 324                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DUT                ; alu2               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+
; branch_null.vhd                  ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/branch_null.vhd                  ;         ;
; RegisterBank.vhd                 ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/RegisterBank.vhd                 ;         ;
; PC.vhd                           ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/PC.vhd                           ;         ;
; InstrFetch.vhd                   ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/InstrFetch.vhd                   ;         ;
; mem1.vhd                         ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd                         ;         ;
; and_ir.vhd                       ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/and_ir.vhd                       ;         ;
; penc.vhd                         ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/penc.vhd                         ;         ;
; i3reg.vhd                        ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/i3reg.vhd                        ;         ;
; zp.vhd                           ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/zp.vhd                           ;         ;
; stall_control.vhd                ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd                ;         ;
; SE10.vhd                         ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/SE10.vhd                         ;         ;
; SE7.vhd                          ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/SE7.vhd                          ;         ;
; mem2.vhd                         ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/mem2.vhd                         ;         ;
; i4reg.vhd                        ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/i4reg.vhd                        ;         ;
; i2reg.vhd                        ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/i2reg.vhd                        ;         ;
; i1reg.vhd                        ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/i1reg.vhd                        ;         ;
; data_forward_control.vhd         ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd         ;         ;
; alu2.vhd                         ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/alu2.vhd                         ;         ;
; beq_comp.vhd                     ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/beq_comp.vhd                     ;         ;
; i5reg.vhd                        ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/i5reg.vhd                        ;         ;
; inst_dec.vhd                     ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/inst_dec.vhd                     ;         ;
; DUT.vhd                          ; yes             ; User VHDL File                                        ; /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; /home/shubhang/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_43g1.tdf           ; yes             ; Auto-Generated Megafunction                           ; /home/shubhang/Microprocessors/project2/Micro-Project 2/db/altsyncram_43g1.tdf           ;         ;
; db/alu2.ram0_mem2_392d20.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/shubhang/Microprocessors/project2/Micro-Project 2/db/alu2.ram0_mem2_392d20.hdl.mif ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 665       ;
;                                             ;           ;
; Total combinational functions               ; 474       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 279       ;
;     -- 3 input functions                    ; 125       ;
;     -- <=2 input functions                  ; 70        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 453       ;
;     -- arithmetic mode                      ; 21        ;
;                                             ;           ;
; Total registers                             ; 324       ;
;     -- Dedicated logic registers            ; 324       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
; Total memory bits                           ; 1024      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 340       ;
; Total fan-out                               ; 2729      ;
; Average fan-out                             ; 3.27      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Entity Name          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+----------------------+--------------+
; |DUT                                      ; 474 (0)           ; 324 (0)      ; 1024        ; 0            ; 0       ; 0         ; 10   ; 0            ; |DUT                                                               ; DUT                  ; work         ;
;    |PC:a1|                                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|PC:a1                                                         ; PC                   ; work         ;
;    |RegisterBank:a8|                      ; 16 (16)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|RegisterBank:a8                                               ; RegisterBank         ; work         ;
;    |alu2:a12|                             ; 38 (38)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|alu2:a12                                                      ; alu2                 ; work         ;
;    |branch_null:a16|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|branch_null:a16                                               ; branch_null          ; work         ;
;    |data_forward_control:a19|             ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|data_forward_control:a19                                      ; data_forward_control ; work         ;
;    |i1reg:a3|                             ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|i1reg:a3                                                      ; i1reg                ; work         ;
;    |i2reg:a7|                             ; 19 (19)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|i2reg:a7                                                      ; i2reg                ; work         ;
;    |i3reg:a11|                            ; 274 (274)         ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|i3reg:a11                                                     ; i3reg                ; work         ;
;    |i4reg:a20|                            ; 18 (18)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|i4reg:a20                                                     ; i4reg                ; work         ;
;    |i5reg:a22|                            ; 16 (16)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|i5reg:a22                                                     ; i5reg                ; work         ;
;    |inst_dec:a6|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|inst_dec:a6                                                   ; inst_dec             ; work         ;
;    |mem1:a0|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|mem1:a0                                                       ; mem1                 ; work         ;
;    |mem2:a21|                             ; 39 (39)           ; 45 (45)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|mem2:a21                                                      ; mem2                 ; work         ;
;       |altsyncram:mem2_rtl_0|             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|mem2:a21|altsyncram:mem2_rtl_0                                ; altsyncram           ; work         ;
;          |altsyncram_43g1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|mem2:a21|altsyncram:mem2_rtl_0|altsyncram_43g1:auto_generated ; altsyncram_43g1      ; work         ;
;    |penc:a5|                              ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|penc:a5                                                       ; penc                 ; work         ;
;    |stall_control:a18|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|stall_control:a18                                             ; stall_control        ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+
; Name                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                              ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+
; mem2:a21|altsyncram:mem2_rtl_0|altsyncram_43g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; db/alu2.ram0_mem2_392d20.hdl.mif ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+----------------------------------------+-------------------------------------------+
; Register name                          ; Reason for Removal                        ;
+----------------------------------------+-------------------------------------------+
; i4reg:a20|MEM_contreg[2]               ; Merged with i4reg:a20|MEM_contreg[0]      ;
; i3reg:a11|se16reg[8,9,11..15]          ; Merged with i3reg:a11|se16reg[10]         ;
; i3reg:a11|MEM_cont_outreg[2]           ; Merged with i3reg:a11|MEM_cont_outreg[0]  ;
; i2reg:a7|MEM_cont_outreg[2]            ; Merged with i2reg:a7|MEM_cont_outreg[0]   ;
; i1reg:a3|inter1reg[27,32]              ; Stuck at GND due to stuck port data_in    ;
; i2reg:a7|i2_opcode_outreg[5]           ; Stuck at GND due to stuck port data_in    ;
; i2reg:a7|EX_cont_outreg[8]             ; Stuck at VCC due to stuck port data_in    ;
; i3reg:a11|i3_opcode_outreg[5]          ; Stuck at GND due to stuck port data_in    ;
; i2reg:a7|EX_cont_outreg[2]             ; Stuck at GND due to stuck port data_in    ;
; i3reg:a11|EX_cont_outreg[8]            ; Stuck at VCC due to stuck port data_in    ;
; i3reg:a11|EX_cont_outreg[2]            ; Stuck at GND due to stuck port data_in    ;
; i1reg:a3|inter1reg[31]                 ; Merged with i1reg:a3|inter1reg[30]        ;
; i1reg:a3|inter1reg[28]                 ; Merged with i1reg:a3|inter1reg[26]        ;
; i2reg:a7|i2_opcode_outreg[4]           ; Merged with i2reg:a7|i2_opcode_outreg[3]  ;
; i3reg:a11|i3_opcode_outreg[4]          ; Merged with i3reg:a11|i3_opcode_outreg[3] ;
; i2reg:a7|OR_cont_outreg[0]             ; Stuck at GND due to stuck port data_in    ;
; i3reg:a11|se16reg[5..7]                ; Merged with i3reg:a11|se16reg[10]         ;
; i2reg:a7|EX_cont_outreg[6]             ; Merged with i2reg:a7|i2_opcode_outreg[3]  ;
; i3reg:a11|i3_opcode_outreg[3]          ; Merged with i3reg:a11|EX_cont_outreg[6]   ;
; i2reg:a7|OR_cont_outreg[3]             ; Stuck at VCC due to stuck port data_in    ;
; i2reg:a7|EX_cont_outreg[0,1]           ; Stuck at GND due to stuck port data_in    ;
; i3reg:a11|EX_cont_outreg[0,1]          ; Stuck at GND due to stuck port data_in    ;
; i2reg:a7|EX_cont_outreg[3]             ; Stuck at VCC due to stuck port data_in    ;
; i3reg:a11|EX_cont_outreg[3]            ; Stuck at VCC due to stuck port data_in    ;
; i3reg:a11|zp_i3reg[8]                  ; Lost fanout                               ;
; i2reg:a7|imm9reg[8]                    ; Lost fanout                               ;
; i3reg:a11|zp_i3reg[7]                  ; Lost fanout                               ;
; i2reg:a7|imm9reg[7]                    ; Lost fanout                               ;
; i3reg:a11|zp_i3reg[6]                  ; Lost fanout                               ;
; i2reg:a7|imm9reg[6]                    ; Lost fanout                               ;
; i3reg:a11|zp_i3reg[0..5]               ; Lost fanout                               ;
; i2reg:a7|EX_cont_outreg[7]             ; Merged with i2reg:a7|OR_cont_outreg[1]    ;
; i2reg:a7|EX_cont_outreg[4]             ; Merged with i2reg:a7|MEM_cont_outreg[1]   ;
; i2reg:a7|EX_cont_outreg[5]             ; Merged with i2reg:a7|i2_opcode_outreg[3]  ;
; i3reg:a11|EX_cont_outreg[6]            ; Merged with i3reg:a11|EX_cont_outreg[5]   ;
; i3reg:a11|EX_cont_outreg[4]            ; Merged with i3reg:a11|MEM_cont_outreg[1]  ;
; penc:a5|treg[6..8]                     ; Lost fanout                               ;
; Total Number of Removed Registers = 55 ;                                           ;
+----------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; i1reg:a3|inter1reg[32]      ; Stuck at GND              ; i2reg:a7|i2_opcode_outreg[5], i2reg:a7|EX_cont_outreg[8],                               ;
;                             ; due to stuck port data_in ; i3reg:a11|i3_opcode_outreg[5], i3reg:a11|EX_cont_outreg[8],                             ;
;                             ;                           ; i2reg:a7|OR_cont_outreg[0], i2reg:a7|OR_cont_outreg[3], i3reg:a11|zp_i3reg[8],          ;
;                             ;                           ; i2reg:a7|imm9reg[8], i3reg:a11|zp_i3reg[7], i2reg:a7|imm9reg[7], i3reg:a11|zp_i3reg[6], ;
;                             ;                           ; i2reg:a7|imm9reg[6], i3reg:a11|zp_i3reg[5], i3reg:a11|zp_i3reg[4],                      ;
;                             ;                           ; i3reg:a11|zp_i3reg[3], i3reg:a11|zp_i3reg[2], i3reg:a11|zp_i3reg[1],                    ;
;                             ;                           ; i3reg:a11|zp_i3reg[0], penc:a5|treg[6], penc:a5|treg[7], penc:a5|treg[8]                ;
; i3reg:a11|EX_cont_outreg[0] ; Stuck at GND              ; i2reg:a7|EX_cont_outreg[3], i3reg:a11|EX_cont_outreg[3]                                 ;
;                             ; due to stuck port data_in ;                                                                                         ;
; i2reg:a7|EX_cont_outreg[2]  ; Stuck at GND              ; i3reg:a11|EX_cont_outreg[2]                                                             ;
;                             ; due to stuck port data_in ;                                                                                         ;
; i2reg:a7|EX_cont_outreg[1]  ; Stuck at GND              ; i3reg:a11|EX_cont_outreg[1]                                                             ;
;                             ; due to stuck port data_in ;                                                                                         ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 324   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 160   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; mem2:a21|mem2_rtl_0_bypass[14]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[16]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[17]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[18]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[20]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[22]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[24]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[25]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[26]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[28]          ; 1       ;
; RegisterBank:a8|RAM[2][0]               ; 2       ;
; RegisterBank:a8|RAM[1][0]               ; 2       ;
; RegisterBank:a8|RAM[0][0]               ; 2       ;
; RegisterBank:a8|RAM[1][1]               ; 2       ;
; RegisterBank:a8|RAM[3][1]               ; 2       ;
; RegisterBank:a8|RAM[3][2]               ; 2       ;
; RegisterBank:a8|RAM[2][3]               ; 2       ;
; RegisterBank:a8|RAM[3][3]               ; 2       ;
; mem2:a21|mem2_rtl_0_bypass[40]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[38]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[36]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[34]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[32]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[30]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[42]          ; 1       ;
; mem2:a21|mem2_rtl_0_bypass[44]          ; 1       ;
; Total number of inverted registers = 26 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic           ;
+--------------------------------+---------------------+
; Register Name                  ; RAM Name            ;
+--------------------------------+---------------------+
; mem2:a21|mem2_rtl_0_bypass[0]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[1]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[2]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[3]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[4]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[5]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[6]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[7]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[8]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[9]  ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[10] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[11] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[12] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[13] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[14] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[15] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[16] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[17] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[18] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[19] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[20] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[21] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[22] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[23] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[24] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[25] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[26] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[27] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[28] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[29] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[30] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[31] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[32] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[33] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[34] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[35] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[36] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[37] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[38] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[39] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[40] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[41] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[42] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[43] ; mem2:a21|mem2_rtl_0 ;
; mem2:a21|mem2_rtl_0_bypass[44] ; mem2:a21|mem2_rtl_0 ;
+--------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DUT|i3reg:a11|se16reg[6]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DUT|penc:a5|treg[1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DUT|i2reg:a7|dest_outreg[2]    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DUT|i4reg:a20|W_outreg[0]      ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |DUT|i4reg:a20|W_outreg[12]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DUT|i2reg:a7|EX_cont_outreg[3] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DUT|PC:a1|pc[11]               ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; Yes        ; |DUT|i3reg:a11|B_outreg[6]      ;
; 14:1               ; 9 bits    ; 81 LEs        ; 81 LEs               ; 0 LEs                  ; Yes        ; |DUT|i3reg:a11|B_outreg[10]     ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; Yes        ; |DUT|i3reg:a11|A_outreg[1]      ;
; 14:1               ; 9 bits    ; 81 LEs        ; 81 LEs               ; 0 LEs                  ; Yes        ; |DUT|i3reg:a11|A_outreg[7]      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DUT|penc:a5|penc_out           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for mem2:a21|altsyncram:mem2_rtl_0|altsyncram_43g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem2:a21|altsyncram:mem2_rtl_0        ;
+------------------------------------+----------------------------------+----------------+
; Parameter Name                     ; Value                            ; Type           ;
+------------------------------------+----------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped        ;
; WIDTH_A                            ; 16                               ; Untyped        ;
; WIDTHAD_A                          ; 6                                ; Untyped        ;
; NUMWORDS_A                         ; 64                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped        ;
; WIDTH_B                            ; 16                               ; Untyped        ;
; WIDTHAD_B                          ; 6                                ; Untyped        ;
; NUMWORDS_B                         ; 64                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; INIT_FILE                          ; db/alu2.ram0_mem2_392d20.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_43g1                  ; Untyped        ;
+------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                           ;
+-------------------------------------------+--------------------------------+
; Name                                      ; Value                          ;
+-------------------------------------------+--------------------------------+
; Number of entity instances                ; 1                              ;
; Entity Instance                           ; mem2:a21|altsyncram:mem2_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                      ;
;     -- WIDTH_A                            ; 16                             ;
;     -- NUMWORDS_A                         ; 64                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                   ;
;     -- WIDTH_B                            ; 16                             ;
;     -- NUMWORDS_B                         ; 64                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ;
+-------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterBank:a8"                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_direct_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r0_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r4_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r5_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r6_out[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r7_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 324                         ;
;     CLR               ; 5                           ;
;     ENA               ; 157                         ;
;     ENA SLD           ; 3                           ;
;     SCLR              ; 6                           ;
;     SLD               ; 23                          ;
;     plain             ; 130                         ;
; cycloneiii_lcell_comb ; 474                         ;
;     arith             ; 21                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 16                          ;
;     normal            ; 453                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 109                         ;
;         4 data inputs ; 279                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 5.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Dec  2 16:31:24 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu2 -c alu2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file branch_null.vhd
    Info (12022): Found design unit 1: branch_null-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/branch_null.vhd Line: 28
    Info (12023): Found entity 1: branch_null File: /home/shubhang/Microprocessors/project2/Micro-Project 2/branch_null.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file RegisterBank.vhd
    Info (12022): Found design unit 1: RegisterBank-behaveReg File: /home/shubhang/Microprocessors/project2/Micro-Project 2/RegisterBank.vhd Line: 42
    Info (12023): Found entity 1: RegisterBank File: /home/shubhang/Microprocessors/project2/Micro-Project 2/RegisterBank.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file PC.vhd
    Info (12022): Found design unit 1: PC-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/PC.vhd Line: 15
    Info (12023): Found entity 1: PC File: /home/shubhang/Microprocessors/project2/Micro-Project 2/PC.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file InstrFetch.vhd
    Info (12022): Found design unit 1: InstrFetch-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/InstrFetch.vhd Line: 24
    Info (12023): Found entity 1: InstrFetch File: /home/shubhang/Microprocessors/project2/Micro-Project 2/InstrFetch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem1.vhd
    Info (12022): Found design unit 1: mem1-mem_prototype File: /home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd Line: 15
    Info (12023): Found entity 1: mem1 File: /home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file and_ir.vhd
    Info (12022): Found design unit 1: and_ir-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/and_ir.vhd Line: 16
    Info (12023): Found entity 1: and_ir File: /home/shubhang/Microprocessors/project2/Micro-Project 2/and_ir.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file penc.vhd
    Info (12022): Found design unit 1: penc-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/penc.vhd Line: 20
    Info (12023): Found entity 1: penc File: /home/shubhang/Microprocessors/project2/Micro-Project 2/penc.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file i3reg.vhd
    Info (12022): Found design unit 1: i3reg-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i3reg.vhd Line: 67
    Info (12023): Found entity 1: i3reg File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i3reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file zp.vhd
    Info (12022): Found design unit 1: zp-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/zp.vhd Line: 15
    Info (12023): Found entity 1: zp File: /home/shubhang/Microprocessors/project2/Micro-Project 2/zp.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file stall_control.vhd
    Info (12022): Found design unit 1: stall_control-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 27
    Info (12023): Found entity 1: stall_control File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file SE10.vhd
    Info (12022): Found design unit 1: SE10-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/SE10.vhd Line: 14
    Info (12023): Found entity 1: SE10 File: /home/shubhang/Microprocessors/project2/Micro-Project 2/SE10.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file SE7.vhd
    Info (12022): Found design unit 1: SE7-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/SE7.vhd Line: 14
    Info (12023): Found entity 1: SE7 File: /home/shubhang/Microprocessors/project2/Micro-Project 2/SE7.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mem2.vhd
    Info (12022): Found design unit 1: mem2-mem_prototype File: /home/shubhang/Microprocessors/project2/Micro-Project 2/mem2.vhd Line: 15
    Info (12023): Found entity 1: mem2 File: /home/shubhang/Microprocessors/project2/Micro-Project 2/mem2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file i4reg.vhd
    Info (12022): Found design unit 1: i4reg-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i4reg.vhd Line: 39
    Info (12023): Found entity 1: i4reg File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i4reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file i2reg.vhd
    Info (12022): Found design unit 1: i2reg-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i2reg.vhd Line: 49
    Info (12023): Found entity 1: i2reg File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i2reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file i1reg.vhd
    Info (12022): Found design unit 1: i1reg-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i1reg.vhd Line: 20
    Info (12023): Found entity 1: i1reg File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i1reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file data_forward_control.vhd
    Info (12022): Found design unit 1: data_forward_control-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 43
    Info (12023): Found entity 1: data_forward_control File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu2.vhd
    Info (12022): Found design unit 1: alu2-mockingjay File: /home/shubhang/Microprocessors/project2/Micro-Project 2/alu2.vhd Line: 17
    Info (12023): Found entity 1: alu2 File: /home/shubhang/Microprocessors/project2/Micro-Project 2/alu2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file beq_comp.vhd
    Info (12022): Found design unit 1: beq_comp-katniss File: /home/shubhang/Microprocessors/project2/Micro-Project 2/beq_comp.vhd Line: 16
    Info (12023): Found entity 1: beq_comp File: /home/shubhang/Microprocessors/project2/Micro-Project 2/beq_comp.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file i5reg.vhd
    Info (12022): Found design unit 1: i5reg-crucio File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i5reg.vhd Line: 21
    Info (12023): Found entity 1: i5reg File: /home/shubhang/Microprocessors/project2/Micro-Project 2/i5reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file inst_dec.vhd
    Info (12022): Found design unit 1: inst_dec-katniss File: /home/shubhang/Microprocessors/project2/Micro-Project 2/inst_dec.vhd Line: 19
    Info (12023): Found entity 1: inst_dec File: /home/shubhang/Microprocessors/project2/Micro-Project 2/inst_dec.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file DUT.vhd
    Info (12022): Found design unit 1: DUT-behave File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 13
    Info (12023): Found entity 1: DUT File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 8
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(433): object "pc_direct_out1" assigned a value but never read File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 433
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(442): object "r0_out" assigned a value but never read File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 442
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(442): object "r1_out" assigned a value but never read File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 442
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(442): object "r2_out" assigned a value but never read File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 442
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(442): object "r3_out" assigned a value but never read File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 442
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(442): object "r4_out" assigned a value but never read File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 442
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(442): object "r5_out" assigned a value but never read File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 442
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(442): object "r7_out" assigned a value but never read File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 442
Info (12128): Elaborating entity "mem1" for hierarchy "mem1:a0" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 460
Info (12128): Elaborating entity "PC" for hierarchy "PC:a1" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 461
Info (12128): Elaborating entity "InstrFetch" for hierarchy "InstrFetch:a2" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 462
Info (12128): Elaborating entity "i1reg" for hierarchy "i1reg:a3" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 463
Info (12128): Elaborating entity "and_ir" for hierarchy "and_ir:a4" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 464
Info (12128): Elaborating entity "penc" for hierarchy "penc:a5" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 468
Info (12128): Elaborating entity "inst_dec" for hierarchy "inst_dec:a6" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 469
Info (12128): Elaborating entity "i2reg" for hierarchy "i2reg:a7" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 470
Info (12128): Elaborating entity "RegisterBank" for hierarchy "RegisterBank:a8" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 474
Info (12128): Elaborating entity "SE7" for hierarchy "SE7:a9" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 475
Info (12128): Elaborating entity "SE10" for hierarchy "SE10:a10" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 476
Info (12128): Elaborating entity "i3reg" for hierarchy "i3reg:a11" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 477
Info (12128): Elaborating entity "alu2" for hierarchy "alu2:a12" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 481
Info (12128): Elaborating entity "zp" for hierarchy "zp:a14" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 482
Info (12128): Elaborating entity "beq_comp" for hierarchy "beq_comp:a15" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 483
Info (12128): Elaborating entity "branch_null" for hierarchy "branch_null:a16" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 484
Info (12128): Elaborating entity "stall_control" for hierarchy "stall_control:a18" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 487
Warning (10492): VHDL Process Statement warning at stall_control.vhd(35): signal "rf_a1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 35
Warning (10492): VHDL Process Statement warning at stall_control.vhd(35): signal "i3_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 35
Warning (10492): VHDL Process Statement warning at stall_control.vhd(35): signal "rf_a2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 35
Warning (10492): VHDL Process Statement warning at stall_control.vhd(35): signal "rf_a3_i3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 35
Warning (10492): VHDL Process Statement warning at stall_control.vhd(35): signal "i3_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 35
Warning (10492): VHDL Process Statement warning at stall_control.vhd(35): signal "i3_zp_control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 35
Warning (10492): VHDL Process Statement warning at stall_control.vhd(35): signal "mem2_RD_i3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd Line: 35
Info (12128): Elaborating entity "data_forward_control" for hierarchy "data_forward_control:a19" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 488
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(51): signal "i3_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 51
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(51): signal "i3_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 51
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(51): signal "i3_zp_control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 51
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(51): signal "mem2_RD_i3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 51
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(56): signal "i3_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 56
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(56): signal "i3_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 56
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(56): signal "i3_zp_control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 56
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(61): signal "i4_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 61
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(61): signal "rf_d3_i4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 61
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(61): signal "i4_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 61
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(61): signal "mem2_RD_i4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 61
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(66): signal "i4_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 66
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(66): signal "rf_d3_i4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 66
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(66): signal "i4_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 66
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(66): signal "mem2_RD_i4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 66
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(71): signal "i5_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 71
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(71): signal "rf_d3_i5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 71
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(71): signal "i5_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 71
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(78): signal "i3_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 78
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(78): signal "i3_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 78
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(78): signal "i3_zp_control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 78
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(78): signal "mem2_RD_i3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 78
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(83): signal "i3_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 83
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(83): signal "i3_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 83
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(83): signal "i3_zp_control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 83
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(88): signal "i4_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 88
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(88): signal "rf_d3_i4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 88
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(88): signal "i4_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 88
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(88): signal "mem2_RD_i4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 88
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(93): signal "i4_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 93
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(93): signal "rf_d3_i4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 93
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(93): signal "i4_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 93
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(93): signal "mem2_RD_i4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 93
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(98): signal "i5_dest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 98
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(98): signal "rf_d3_i5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 98
Warning (10492): VHDL Process Statement warning at data_forward_control.vhd(98): signal "i5_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd Line: 98
Info (12128): Elaborating entity "i4reg" for hierarchy "i4reg:a20" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 489
Info (12128): Elaborating entity "mem2" for hierarchy "mem2:a21" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 492
Info (12128): Elaborating entity "i5reg" for hierarchy "i5reg:a22" File: /home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd Line: 493
Warning (276020): Inferred RAM node "mem2:a21|mem2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "mem1:a0|mem" is uninferred due to inappropriate RAM size File: /home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd Line: 20
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem2:a21|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/alu2.ram0_mem2_392d20.hdl.mif
Info (12130): Elaborated megafunction instantiation "mem2:a21|altsyncram:mem2_rtl_0"
Info (12133): Instantiated megafunction "mem2:a21|altsyncram:mem2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/alu2.ram0_mem2_392d20.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43g1.tdf
    Info (12023): Found entity 1: altsyncram_43g1 File: /home/shubhang/Microprocessors/project2/Micro-Project 2/db/altsyncram_43g1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 718 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 692 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 1303 megabytes
    Info: Processing ended: Sun Dec  2 16:31:48 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:56


