{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666579470292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666579470312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 10:44:30 2022 " "Processing started: Mon Oct 24 10:44:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666579470312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666579470312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off twelveHR -c twelveHR " "Command: quartus_map --read_settings_files=on --write_settings_files=off twelveHR -c twelveHR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666579470312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666579470737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666579470737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twelvehr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twelvehr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twelveHR " "Found entity 1: twelveHR" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666579477873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666579477873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "twelveHR " "Elaborating entity \"twelveHR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666579477920 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK COUNTER_NJKFF inst " "Port \"CLK\" of type COUNTER_NJKFF and instance \"inst\" is missing source signal" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 344 768 864 472 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1666579477925 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_njkff.bdf 1 1 " "Using design file counter_njkff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_NJKFF " "Found entity 1: COUNTER_NJKFF" {  } { { "counter_njkff.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/counter_njkff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666579477951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666579477951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_NJKFF COUNTER_NJKFF:inst " "Elaborating entity \"COUNTER_NJKFF\" for hierarchy \"COUNTER_NJKFF:inst\"" {  } { { "twelveHR.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 344 768 864 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666579477951 ""}
{ "Warning" "WSGN_SEARCH_FILE" "njkkff.bdf 1 1 " "Using design file njkkff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NJKKFF " "Found entity 1: NJKKFF" {  } { { "njkkff.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/njkkff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666579477967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666579477967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NJKKFF COUNTER_NJKFF:inst\|NJKKFF:inst " "Elaborating entity \"NJKKFF\" for hierarchy \"COUNTER_NJKFF:inst\|NJKKFF:inst\"" {  } { { "counter_njkff.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.0/counter_njkff.bdf" { { 208 328 440 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666579477967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod6.bdf 1 1 " "Using design file mod6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod6 " "Found entity 1: mod6" {  } { { "mod6.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/mod6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666579477967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666579477967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod6 mod6:inst3 " "Elaborating entity \"mod6\" for hierarchy \"mod6:inst3\"" {  } { { "twelveHR.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 344 544 640 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666579477967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod12.bdf 1 1 " "Using design file mod12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod12 " "Found entity 1: mod12" {  } { { "mod12.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/mod12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666579477983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666579477983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod12 mod12:inst5 " "Elaborating entity \"mod12\" for hierarchy \"mod12:inst5\"" {  } { { "twelveHR.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 304 -192 -80 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666579477983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q1-1 GND " "Pin \"Q1-1\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 920 936 216 "Q1-1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q1-1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2-1 GND " "Pin \"Q2-1\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 944 960 216 "Q2-1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q2-1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4-1 GND " "Pin \"Q4-1\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 968 984 216 "Q4-1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q4-1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q8-1 GND " "Pin \"Q8-1\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 992 1008 216 "Q8-1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q8-1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2-2 GND " "Pin \"Q2-2\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 48 680 696 224 "Q2-2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q2-2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q8-2 GND " "Pin \"Q8-2\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 48 736 752 224 "Q8-2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q8-2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1-2 GND " "Pin \"Q1-2\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 48 656 672 224 "Q1-2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q1-2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4-2 GND " "Pin \"Q4-2\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 48 704 720 224 "Q4-2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q4-2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q8-3 GND " "Pin \"Q8-3\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 488 504 216 "Q8-3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q8-3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4-3 GND " "Pin \"Q4-3\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 464 480 216 "Q4-3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q4-3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1-3 GND " "Pin \"Q1-3\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 416 432 216 "Q1-3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q1-3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2-3 GND " "Pin \"Q2-3\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 440 456 216 "Q2-3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q2-3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q8-4 GND " "Pin \"Q8-4\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 248 264 216 "Q8-4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q8-4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4-4 GND " "Pin \"Q4-4\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 224 240 216 "Q4-4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q4-4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1-4 GND " "Pin \"Q1-4\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 176 192 216 "Q1-4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q1-4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2-4 GND " "Pin \"Q2-4\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 40 200 216 216 "Q2-4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q2-4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2-5 GND " "Pin \"Q2-5\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 48 -32 -16 224 "Q2-5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q2-5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1-5 GND " "Pin \"Q1-5\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 48 -56 -40 224 "Q1-5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q1-5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4-5 GND " "Pin \"Q4-5\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 48 -8 8 224 "Q4-5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q4-5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q8-5 GND " "Pin \"Q8-5\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 48 16 32 224 "Q8-5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q8-5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1-6 GND " "Pin \"Q1-6\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 568 -120 -104 744 "Q1-6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q1-6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4-6 GND " "Pin \"Q4-6\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 576 -24 -8 752 "Q4-6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q4-6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2-6 GND " "Pin \"Q2-6\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 576 -64 -48 752 "Q2-6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q2-6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q8-6 GND " "Pin \"Q8-6\" is stuck at GND" {  } { { "twelveHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/twelveHR.bdf" { { 576 0 16 752 "Q8-6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666579478348 "|twelveHR|Q8-6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666579478348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666579478542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666579478542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666579478656 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666579478656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666579478656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666579478672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 10:44:38 2022 " "Processing ended: Mon Oct 24 10:44:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666579478672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666579478672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666579478672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666579478672 ""}
