0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/background_rom.v,1554959263,verilog,,C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/vga_sync.v,,background_rom,,,,,,,,
C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/basic_modules.v,1553984123,verilog,,,,DecimalDigitDecoder;dffe;fulladder;halfadder;mux16v;mux2v;mux32v;mux3v;mux4v;regfile;register,,,,,,,,
C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display_top.v,1554959326,verilog,,,,display_top,,,,,,,,
C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/vga_sync.v,1554955779,verilog,,C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display_top.v,,vga_sync,,,,,,,,
