<def f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='375' type='bool llvm::LLVMTargetMachine::usesPhysRegsForPEI() const'/>
<doc f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='371'>/// True if the target uses physical regs at Prolog/Epilog insertion
  /// time. If true (most machines), all vregs must be allocated before
  /// PEI. If false (virtual-register machines), then callee-save register
  /// spilling and scavenging are not needed or used.</doc>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='238' u='c' c='_ZN12_GLOBAL__N_13PEI20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.h' l='50' c='_ZNK4llvm24WebAssemblyTargetMachine18usesPhysRegsForPEIEv'/>
