Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jan  5 20:28:11 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (881)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU_Reset_signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT/ALU_PHY/FlagZ_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (881)
--------------------------------
 There are 881 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.276        0.000                      0                 2433        0.045        0.000                      0                 2433        3.000        0.000                       0                   887  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.276        0.000                      0                 1815        0.148        0.000                      0                 1815       23.750        0.000                       0                   883  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.279        0.000                      0                 1815        0.148        0.000                      0                 1815       23.750        0.000                       0                   883  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.276        0.000                      0                 1815        0.045        0.000                      0                 1815  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.276        0.000                      0                 1815        0.045        0.000                      0                 1815  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         42.424        0.000                      0                  618        0.584        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         42.424        0.000                      0                  618        0.481        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       42.424        0.000                      0                  618        0.481        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       42.427        0.000                      0                  618        0.584        0.000                      0                  618  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.276ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.423ns  (logic 3.109ns (18.931%)  route 13.314ns (81.069%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.212    15.567    UUT/CPU_PHY/databus[0]
    SLICE_X8Y50          LUT4 (Prop_lut4_I0_O)        0.124    15.691 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.691    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.077    48.966    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 33.276    

Slack (MET) :             33.441ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.262ns  (logic 3.109ns (19.119%)  route 13.153ns (80.881%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.051    15.406    UUT/CPU_PHY/databus[0]
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.530 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    15.530    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.081    48.970    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         48.970    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 33.441    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.209ns  (logic 3.109ns (19.181%)  route 13.100ns (80.819%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.998    15.353    UUT/CPU_PHY/databus[0]
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.477 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    15.477    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X9Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y50          FDCE (Setup_fdce_C_D)        0.031    48.920    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         48.920    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                 33.444    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.220ns  (logic 3.109ns (19.167%)  route 13.111ns (80.833%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.010    15.365    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.489 r  UUT/CPU_PHY/contents_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    15.489    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.081    48.973    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.682ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.019ns  (logic 3.109ns (19.408%)  route 12.910ns (80.592%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.809    15.164    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.288 r  UUT/CPU_PHY/contents_ram[24][0]_i_1/O
                         net (fo=1, routed)           0.000    15.288    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.077    48.969    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]
  -------------------------------------------------------------------
                         required time                         48.969    
                         arrival time                         -15.288    
  -------------------------------------------------------------------
                         slack                                 33.682    

Slack (MET) :             33.764ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.939ns  (logic 3.109ns (19.505%)  route 12.830ns (80.495%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.729    15.084    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.208 r  UUT/CPU_PHY/contents_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    15.208    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    48.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -15.208    
  -------------------------------------------------------------------
                         slack                                 33.764    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 3.109ns (19.517%)  route 12.820ns (80.483%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.719    15.074    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.198 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.198    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    48.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.085ns  (logic 3.066ns (19.061%)  route 13.019ns (80.939%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 48.672 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.978     9.088    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.212 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20/O
                         net (fo=1, routed)           0.000     9.212    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11/O
                         net (fo=1, routed)           0.000     9.424    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6/O
                         net (fo=1, routed)           1.423    10.941    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.316    11.257 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           0.743    12.000    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.294    12.419    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.543 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.407    12.950    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.156    15.230    UUT/CPU_PHY/databus[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.354 r  UUT/CPU_PHY/contents_ram[48][7]_i_1/O
                         net (fo=1, routed)           0.000    15.354    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]_1[7]
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.693    48.672    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C
                         clock pessimism              0.568    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)        0.029    49.166    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]
  -------------------------------------------------------------------
                         required time                         49.166    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 3.066ns (19.058%)  route 13.021ns (80.942%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 48.672 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.978     9.088    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.212 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20/O
                         net (fo=1, routed)           0.000     9.212    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11/O
                         net (fo=1, routed)           0.000     9.424    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6/O
                         net (fo=1, routed)           1.423    10.941    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.316    11.257 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           0.743    12.000    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.294    12.419    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.543 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.407    12.950    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.158    15.232    UUT/CPU_PHY/databus[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.356 r  UUT/CPU_PHY/contents_ram[49][7]_i_1/O
                         net (fo=1, routed)           0.000    15.356    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]_1[7]
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.693    48.672    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                         clock pessimism              0.568    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)        0.031    49.168    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]
  -------------------------------------------------------------------
                         required time                         49.168    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 3.109ns (19.637%)  route 12.723ns (80.363%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.622    14.977    UUT/CPU_PHY/databus[0]
    SLICE_X11Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.101 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.101    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X11Y51         FDCE (Setup_fdce_C_D)        0.031    48.923    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.923    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                 33.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.945%)  route 0.227ns (58.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.227    -0.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.956    -0.717    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.466    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.283    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.232    -0.131    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.956    -0.717    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.466    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.283    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.102    -0.284    UUT/RS232_PHY/Data_in[6]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.070    -0.441    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.330%)  route 0.105ns (42.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.281    UUT/RS232_PHY/Data_in[7]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.072    -0.439    UUT/RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.284    UUT/RS232_PHY/Data_in[3]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[3]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.066    -0.445    UUT/RS232_PHY/Data_FF_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X24Y33         FDCE                                         r  UUT/ALU_PHY/B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/B_r_reg[6]/Q
                         net (fo=1, routed)           0.085    -0.304    UUT/CPU_PHY/B_reg[7][6]
    SLICE_X25Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  UUT/CPU_PHY/B[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/B_reg[7]_2[6]
    SLICE_X25Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X25Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X25Y33         FDCE (Hold_fdce_C_D)         0.092    -0.425    UUT/ALU_PHY/B_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/ALU_PHY/clk_out1
    SLICE_X22Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  UUT/ALU_PHY/ACC_r_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.304    UUT/CPU_PHY/ACC_reg[6]_0[5]
    SLICE_X23Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  UUT/CPU_PHY/ACC[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/D[5]
    SLICE_X23Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X23Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C
                         clock pessimism              0.249    -0.518    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.091    -0.427    UUT/ALU_PHY/ACC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  UUT/ALU_PHY/B_r_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.305    UUT/CPU_PHY/B_reg[7][1]
    SLICE_X29Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  UUT/CPU_PHY/B[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UUT/ALU_PHY/B_reg[7]_2[1]
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X29Y32         FDCE (Hold_fdce_C_D)         0.091    -0.428    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.078    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.909    -0.764    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.237    -0.528    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.064    -0.464    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X27Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/Index_Reg_r_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.292    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[2]
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  UUT/CPU_PHY/Index_Reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[2]
    SLICE_X26Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X26Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X26Y33         FDCE (Hold_fdce_C_D)         0.091    -0.426    UUT/ALU_PHY/Index_Reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X34Y35     CPU_Reset_signal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y66      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y68      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y68      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y68      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y69      contador_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y33     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y33     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y33     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y33     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.279ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.423ns  (logic 3.109ns (18.931%)  route 13.314ns (81.069%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.212    15.567    UUT/CPU_PHY/databus[0]
    SLICE_X8Y50          LUT4 (Prop_lut4_I0_O)        0.124    15.691 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.691    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.077    48.970    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         48.970    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 33.279    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.262ns  (logic 3.109ns (19.119%)  route 13.153ns (80.881%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.051    15.406    UUT/CPU_PHY/databus[0]
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.530 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    15.530    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.081    48.974    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 33.444    

Slack (MET) :             33.447ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.209ns  (logic 3.109ns (19.181%)  route 13.100ns (80.819%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.998    15.353    UUT/CPU_PHY/databus[0]
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.477 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    15.477    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X9Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X9Y50          FDCE (Setup_fdce_C_D)        0.031    48.924    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         48.924    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                 33.447    

Slack (MET) :             33.488ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.220ns  (logic 3.109ns (19.167%)  route 13.111ns (80.833%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.010    15.365    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.489 r  UUT/CPU_PHY/contents_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    15.489    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.100    48.896    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.081    48.977    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         48.977    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 33.488    

Slack (MET) :             33.685ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.019ns  (logic 3.109ns (19.408%)  route 12.910ns (80.592%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.809    15.164    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.288 r  UUT/CPU_PHY/contents_ram[24][0]_i_1/O
                         net (fo=1, routed)           0.000    15.288    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.100    48.896    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.077    48.973    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                         -15.288    
  -------------------------------------------------------------------
                         slack                                 33.685    

Slack (MET) :             33.767ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.939ns  (logic 3.109ns (19.505%)  route 12.830ns (80.495%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.729    15.084    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.208 r  UUT/CPU_PHY/contents_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    15.208    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.100    48.896    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    48.975    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -15.208    
  -------------------------------------------------------------------
                         slack                                 33.767    

Slack (MET) :             33.777ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 3.109ns (19.517%)  route 12.820ns (80.483%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.719    15.074    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.198 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.198    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.100    48.896    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    48.975    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 33.777    

Slack (MET) :             33.816ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.085ns  (logic 3.066ns (19.061%)  route 13.019ns (80.939%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 48.672 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.978     9.088    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.212 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20/O
                         net (fo=1, routed)           0.000     9.212    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11/O
                         net (fo=1, routed)           0.000     9.424    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6/O
                         net (fo=1, routed)           1.423    10.941    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.316    11.257 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           0.743    12.000    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.294    12.419    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.543 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.407    12.950    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.156    15.230    UUT/CPU_PHY/databus[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.354 r  UUT/CPU_PHY/contents_ram[48][7]_i_1/O
                         net (fo=1, routed)           0.000    15.354    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]_1[7]
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.693    48.672    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C
                         clock pessimism              0.568    49.240    
                         clock uncertainty           -0.100    49.141    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)        0.029    49.170    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]
  -------------------------------------------------------------------
                         required time                         49.170    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 33.816    

Slack (MET) :             33.816ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 3.066ns (19.058%)  route 13.021ns (80.942%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 48.672 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.978     9.088    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.212 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20/O
                         net (fo=1, routed)           0.000     9.212    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11/O
                         net (fo=1, routed)           0.000     9.424    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6/O
                         net (fo=1, routed)           1.423    10.941    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.316    11.257 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           0.743    12.000    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.294    12.419    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.543 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.407    12.950    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.158    15.232    UUT/CPU_PHY/databus[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.356 r  UUT/CPU_PHY/contents_ram[49][7]_i_1/O
                         net (fo=1, routed)           0.000    15.356    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]_1[7]
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.693    48.672    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                         clock pessimism              0.568    49.240    
                         clock uncertainty           -0.100    49.141    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)        0.031    49.172    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]
  -------------------------------------------------------------------
                         required time                         49.172    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                 33.816    

Slack (MET) :             33.826ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 3.109ns (19.637%)  route 12.723ns (80.363%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.622    14.977    UUT/CPU_PHY/databus[0]
    SLICE_X11Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.101 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.101    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.100    48.896    
    SLICE_X11Y51         FDCE (Setup_fdce_C_D)        0.031    48.927    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.927    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                 33.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.945%)  route 0.227ns (58.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.227    -0.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.956    -0.717    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.466    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.283    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.232    -0.131    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.956    -0.717    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.466    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.283    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.102    -0.284    UUT/RS232_PHY/Data_in[6]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.070    -0.441    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.330%)  route 0.105ns (42.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.281    UUT/RS232_PHY/Data_in[7]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.072    -0.439    UUT/RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.284    UUT/RS232_PHY/Data_in[3]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[3]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.066    -0.445    UUT/RS232_PHY/Data_FF_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X24Y33         FDCE                                         r  UUT/ALU_PHY/B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/B_r_reg[6]/Q
                         net (fo=1, routed)           0.085    -0.304    UUT/CPU_PHY/B_reg[7][6]
    SLICE_X25Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  UUT/CPU_PHY/B[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/B_reg[7]_2[6]
    SLICE_X25Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X25Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X25Y33         FDCE (Hold_fdce_C_D)         0.092    -0.425    UUT/ALU_PHY/B_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/ALU_PHY/clk_out1
    SLICE_X22Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  UUT/ALU_PHY/ACC_r_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.304    UUT/CPU_PHY/ACC_reg[6]_0[5]
    SLICE_X23Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  UUT/CPU_PHY/ACC[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/D[5]
    SLICE_X23Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X23Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C
                         clock pessimism              0.249    -0.518    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.091    -0.427    UUT/ALU_PHY/ACC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  UUT/ALU_PHY/B_r_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.305    UUT/CPU_PHY/B_reg[7][1]
    SLICE_X29Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  UUT/CPU_PHY/B[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UUT/ALU_PHY/B_reg[7]_2[1]
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X29Y32         FDCE (Hold_fdce_C_D)         0.091    -0.428    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.078    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.909    -0.764    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.237    -0.528    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.064    -0.464    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X27Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/Index_Reg_r_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.292    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[2]
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  UUT/CPU_PHY/Index_Reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[2]
    SLICE_X26Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X26Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X26Y33         FDCE (Hold_fdce_C_D)         0.091    -0.426    UUT/ALU_PHY/Index_Reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X34Y35     CPU_Reset_signal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y66      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y68      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y68      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y68      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y69      contador_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y33     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y33     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y33     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X30Y33     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.276ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.423ns  (logic 3.109ns (18.931%)  route 13.314ns (81.069%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.212    15.567    UUT/CPU_PHY/databus[0]
    SLICE_X8Y50          LUT4 (Prop_lut4_I0_O)        0.124    15.691 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.691    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.077    48.966    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 33.276    

Slack (MET) :             33.441ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.262ns  (logic 3.109ns (19.119%)  route 13.153ns (80.881%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.051    15.406    UUT/CPU_PHY/databus[0]
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.530 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    15.530    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.081    48.970    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         48.970    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 33.441    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.209ns  (logic 3.109ns (19.181%)  route 13.100ns (80.819%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.998    15.353    UUT/CPU_PHY/databus[0]
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.477 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    15.477    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X9Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y50          FDCE (Setup_fdce_C_D)        0.031    48.920    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         48.920    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                 33.444    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.220ns  (logic 3.109ns (19.167%)  route 13.111ns (80.833%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.010    15.365    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.489 r  UUT/CPU_PHY/contents_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    15.489    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.081    48.973    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.682ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.019ns  (logic 3.109ns (19.408%)  route 12.910ns (80.592%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.809    15.164    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.288 r  UUT/CPU_PHY/contents_ram[24][0]_i_1/O
                         net (fo=1, routed)           0.000    15.288    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.077    48.969    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]
  -------------------------------------------------------------------
                         required time                         48.969    
                         arrival time                         -15.288    
  -------------------------------------------------------------------
                         slack                                 33.682    

Slack (MET) :             33.764ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.939ns  (logic 3.109ns (19.505%)  route 12.830ns (80.495%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.729    15.084    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.208 r  UUT/CPU_PHY/contents_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    15.208    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    48.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -15.208    
  -------------------------------------------------------------------
                         slack                                 33.764    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 3.109ns (19.517%)  route 12.820ns (80.483%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.719    15.074    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.198 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.198    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    48.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.085ns  (logic 3.066ns (19.061%)  route 13.019ns (80.939%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 48.672 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.978     9.088    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.212 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20/O
                         net (fo=1, routed)           0.000     9.212    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11/O
                         net (fo=1, routed)           0.000     9.424    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6/O
                         net (fo=1, routed)           1.423    10.941    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.316    11.257 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           0.743    12.000    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.294    12.419    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.543 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.407    12.950    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.156    15.230    UUT/CPU_PHY/databus[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.354 r  UUT/CPU_PHY/contents_ram[48][7]_i_1/O
                         net (fo=1, routed)           0.000    15.354    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]_1[7]
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.693    48.672    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C
                         clock pessimism              0.568    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)        0.029    49.166    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]
  -------------------------------------------------------------------
                         required time                         49.166    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 3.066ns (19.058%)  route 13.021ns (80.942%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 48.672 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.978     9.088    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.212 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20/O
                         net (fo=1, routed)           0.000     9.212    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11/O
                         net (fo=1, routed)           0.000     9.424    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6/O
                         net (fo=1, routed)           1.423    10.941    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.316    11.257 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           0.743    12.000    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.294    12.419    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.543 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.407    12.950    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.158    15.232    UUT/CPU_PHY/databus[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.356 r  UUT/CPU_PHY/contents_ram[49][7]_i_1/O
                         net (fo=1, routed)           0.000    15.356    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]_1[7]
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.693    48.672    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                         clock pessimism              0.568    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)        0.031    49.168    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]
  -------------------------------------------------------------------
                         required time                         49.168    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 3.109ns (19.637%)  route 12.723ns (80.363%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.622    14.977    UUT/CPU_PHY/databus[0]
    SLICE_X11Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.101 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.101    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X11Y51         FDCE (Setup_fdce_C_D)        0.031    48.923    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.923    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                 33.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.945%)  route 0.227ns (58.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.227    -0.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.956    -0.717    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.466    
                         clock uncertainty            0.103    -0.363    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.180    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.232    -0.131    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.956    -0.717    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.466    
                         clock uncertainty            0.103    -0.363    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.180    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.102    -0.284    UUT/RS232_PHY/Data_in[6]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.070    -0.338    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.330%)  route 0.105ns (42.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.281    UUT/RS232_PHY/Data_in[7]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.072    -0.336    UUT/RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.284    UUT/RS232_PHY/Data_in[3]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[3]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.066    -0.342    UUT/RS232_PHY/Data_FF_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X24Y33         FDCE                                         r  UUT/ALU_PHY/B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/B_r_reg[6]/Q
                         net (fo=1, routed)           0.085    -0.304    UUT/CPU_PHY/B_reg[7][6]
    SLICE_X25Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  UUT/CPU_PHY/B[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/B_reg[7]_2[6]
    SLICE_X25Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X25Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.103    -0.414    
    SLICE_X25Y33         FDCE (Hold_fdce_C_D)         0.092    -0.322    UUT/ALU_PHY/B_reg[6]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/ALU_PHY/clk_out1
    SLICE_X22Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  UUT/ALU_PHY/ACC_r_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.304    UUT/CPU_PHY/ACC_reg[6]_0[5]
    SLICE_X23Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  UUT/CPU_PHY/ACC[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/D[5]
    SLICE_X23Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X23Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C
                         clock pessimism              0.249    -0.518    
                         clock uncertainty            0.103    -0.415    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.091    -0.324    UUT/ALU_PHY/ACC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  UUT/ALU_PHY/B_r_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.305    UUT/CPU_PHY/B_reg[7][1]
    SLICE_X29Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  UUT/CPU_PHY/B[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UUT/ALU_PHY/B_reg[7]_2[1]
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.103    -0.416    
    SLICE_X29Y32         FDCE (Hold_fdce_C_D)         0.091    -0.325    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.078    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.909    -0.764    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.237    -0.528    
                         clock uncertainty            0.103    -0.425    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.064    -0.361    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X27Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/Index_Reg_r_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.292    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[2]
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  UUT/CPU_PHY/Index_Reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[2]
    SLICE_X26Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X26Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.103    -0.414    
    SLICE_X26Y33         FDCE (Hold_fdce_C_D)         0.091    -0.323    UUT/ALU_PHY/Index_Reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.276ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.423ns  (logic 3.109ns (18.931%)  route 13.314ns (81.069%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.212    15.567    UUT/CPU_PHY/databus[0]
    SLICE_X8Y50          LUT4 (Prop_lut4_I0_O)        0.124    15.691 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.691    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.077    48.966    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         48.966    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 33.276    

Slack (MET) :             33.441ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.262ns  (logic 3.109ns (19.119%)  route 13.153ns (80.881%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.051    15.406    UUT/CPU_PHY/databus[0]
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.530 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    15.530    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.081    48.970    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         48.970    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 33.441    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.209ns  (logic 3.109ns (19.181%)  route 13.100ns (80.819%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.998    15.353    UUT/CPU_PHY/databus[0]
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.124    15.477 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    15.477    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X9Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y50          FDCE (Setup_fdce_C_D)        0.031    48.920    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         48.920    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                 33.444    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.220ns  (logic 3.109ns (19.167%)  route 13.111ns (80.833%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          3.010    15.365    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.489 r  UUT/CPU_PHY/contents_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    15.489    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.081    48.973    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.682ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.019ns  (logic 3.109ns (19.408%)  route 12.910ns (80.592%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.809    15.164    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.288 r  UUT/CPU_PHY/contents_ram[24][0]_i_1/O
                         net (fo=1, routed)           0.000    15.288    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.077    48.969    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[24][0]
  -------------------------------------------------------------------
                         required time                         48.969    
                         arrival time                         -15.288    
  -------------------------------------------------------------------
                         slack                                 33.682    

Slack (MET) :             33.764ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.939ns  (logic 3.109ns (19.505%)  route 12.830ns (80.495%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.729    15.084    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.208 r  UUT/CPU_PHY/contents_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    15.208    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    48.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -15.208    
  -------------------------------------------------------------------
                         slack                                 33.764    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 3.109ns (19.517%)  route 12.820ns (80.483%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.719    15.074    UUT/CPU_PHY/databus[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.198 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.198    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.079    48.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.085ns  (logic 3.066ns (19.061%)  route 13.019ns (80.939%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 48.672 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.978     9.088    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.212 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20/O
                         net (fo=1, routed)           0.000     9.212    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11/O
                         net (fo=1, routed)           0.000     9.424    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6/O
                         net (fo=1, routed)           1.423    10.941    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.316    11.257 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           0.743    12.000    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.294    12.419    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.543 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.407    12.950    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.156    15.230    UUT/CPU_PHY/databus[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.354 r  UUT/CPU_PHY/contents_ram[48][7]_i_1/O
                         net (fo=1, routed)           0.000    15.354    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]_1[7]
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.693    48.672    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C
                         clock pessimism              0.568    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)        0.029    49.166    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]
  -------------------------------------------------------------------
                         required time                         49.166    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 3.066ns (19.058%)  route 13.021ns (80.942%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 48.672 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.978     9.088    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.212 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20/O
                         net (fo=1, routed)           0.000     9.212    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_20_n_0
    SLICE_X13Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11/O
                         net (fo=1, routed)           0.000     9.424    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_11_n_0
    SLICE_X13Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6/O
                         net (fo=1, routed)           1.423    10.941    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_6_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.316    11.257 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           0.743    12.000    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.294    12.419    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.543 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.407    12.950    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.158    15.232    UUT/CPU_PHY/databus[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.356 r  UUT/CPU_PHY/contents_ram[49][7]_i_1/O
                         net (fo=1, routed)           0.000    15.356    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]_1[7]
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.693    48.672    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                         clock pessimism              0.568    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)        0.031    49.168    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]
  -------------------------------------------------------------------
                         required time                         49.168    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 3.109ns (19.637%)  route 12.723ns (80.363%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 48.508 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.214 r  UUT/DMA_PHY/current_state_reg[1]/Q
                         net (fo=11, routed)          0.668     0.454    UUT/DMA_PHY/current_state__0[1]
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.150     0.604 r  UUT/DMA_PHY/current_state_inst__0/O
                         net (fo=52, routed)          0.994     1.598    UUT/DMA_PHY/current_state[1]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354     1.952 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_38/O
                         net (fo=2, routed)           0.978     2.930    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.352     3.282 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=2, routed)           0.607     3.888    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.326     4.214 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.772     4.987    UUT/CPU_PHY/contents_ram_reg[52][6]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         3.944     9.054    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66/O
                         net (fo=1, routed)           0.000     9.178    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_66_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.245     9.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.423    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I0_O)      0.104     9.527 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47/O
                         net (fo=1, routed)           0.998    10.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_47_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           0.821    11.663    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.158    11.945    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_31_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.162    12.230    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.622    14.977    UUT/CPU_PHY/databus[0]
    SLICE_X11Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.101 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.101    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.528    48.508    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    48.995    
                         clock uncertainty           -0.103    48.892    
    SLICE_X11Y51         FDCE (Setup_fdce_C_D)        0.031    48.923    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.923    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                 33.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.945%)  route 0.227ns (58.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.227    -0.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.956    -0.717    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.466    
                         clock uncertainty            0.103    -0.363    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.180    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.232    -0.131    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.956    -0.717    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.466    
                         clock uncertainty            0.103    -0.363    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.180    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.102    -0.284    UUT/RS232_PHY/Data_in[6]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.070    -0.338    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.330%)  route 0.105ns (42.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.281    UUT/RS232_PHY/Data_in[7]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.072    -0.336    UUT/RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X31Y40         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/TX_Data_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.284    UUT/RS232_PHY/Data_in[3]
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/RS232_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[3]/C
                         clock pessimism              0.252    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.066    -0.342    UUT/RS232_PHY/Data_FF_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X24Y33         FDCE                                         r  UUT/ALU_PHY/B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/B_r_reg[6]/Q
                         net (fo=1, routed)           0.085    -0.304    UUT/CPU_PHY/B_reg[7][6]
    SLICE_X25Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  UUT/CPU_PHY/B[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/B_reg[7]_2[6]
    SLICE_X25Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X25Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.103    -0.414    
    SLICE_X25Y33         FDCE (Hold_fdce_C_D)         0.092    -0.322    UUT/ALU_PHY/B_reg[6]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/ALU_PHY/clk_out1
    SLICE_X22Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  UUT/ALU_PHY/ACC_r_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.304    UUT/CPU_PHY/ACC_reg[6]_0[5]
    SLICE_X23Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  UUT/CPU_PHY/ACC[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/D[5]
    SLICE_X23Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X23Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C
                         clock pessimism              0.249    -0.518    
                         clock uncertainty            0.103    -0.415    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.091    -0.324    UUT/ALU_PHY/ACC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  UUT/ALU_PHY/B_r_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.305    UUT/CPU_PHY/B_reg[7][1]
    SLICE_X29Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  UUT/CPU_PHY/B[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    UUT/ALU_PHY/B_reg[7]_2[1]
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.103    -0.416    
    SLICE_X29Y32         FDCE (Hold_fdce_C_D)         0.091    -0.325    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.078    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.909    -0.764    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y33          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.237    -0.528    
                         clock uncertainty            0.103    -0.425    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.064    -0.361    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X27Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/Index_Reg_r_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.292    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[2]
    SLICE_X26Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  UUT/CPU_PHY/Index_Reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[2]
    SLICE_X26Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X26Y33         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.103    -0.414    
    SLICE_X26Y33         FDCE (Hold_fdce_C_D)         0.091    -0.323    UUT/ALU_PHY/Index_Reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.424ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.642ns (9.132%)  route 6.388ns (90.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 48.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.964     6.299    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X27Y36         FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.683    48.662    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/C
                         clock pessimism              0.568    49.230    
                         clock uncertainty           -0.103    49.127    
    SLICE_X27Y36         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                 42.424    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/B_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/B_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.588ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.642ns (9.356%)  route 6.220ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.796     6.130    UUT/ALU_PHY/AR[0]
    SLICE_X29Y32         FDCE                                         f  UUT/ALU_PHY/B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X29Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 42.588    

Slack (MET) :             42.618ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.397%)  route 6.190ns (90.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.765     6.100    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[0]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[0]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 42.618    

Slack (MET) :             42.618ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.397%)  route 6.190ns (90.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.765     6.100    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[7]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[7]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 42.618    

Slack (MET) :             42.622ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.642ns (9.403%)  route 6.186ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.761     6.096    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 42.622    

Slack (MET) :             42.622ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.642ns (9.403%)  route 6.186ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.761     6.096    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 42.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.404%)  route 0.308ns (59.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155    -0.013    UUT/CPU_PHY/AR[0]
    SLICE_X34Y35         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X34Y35         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C
                         clock pessimism              0.237    -0.531    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.598    UUT/CPU_PHY/INT_ACK_flag_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.404%)  route 0.308ns (59.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155    -0.013    RAM_PHY/RAM_especifica/p_0_in
    SLICE_X34Y35         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
                         clock pessimism              0.237    -0.531    
    SLICE_X34Y35         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.602    CPU_Reset_signal_reg
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.306%)  route 0.351ns (62.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.198     0.030    UUT/CPU_PHY/AR[0]
    SLICE_X35Y34         FDCE                                         f  UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/CPU_PHY/clk_out1
    SLICE_X35Y34         FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[6]/C
                         clock pessimism              0.252    -0.517    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    UUT/CPU_PHY/TMP_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.242%)  route 0.384ns (64.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     0.062    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.242%)  route 0.384ns (64.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     0.062    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    UUT/DMA_PHY/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Ack_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.985%)  route 0.388ns (65.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.067    UUT/RS232_PHY/AR[0]
    SLICE_X32Y36         FDPE                                         f  UUT/RS232_PHY/Ack_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/RS232_PHY/clk_out1
    SLICE_X32Y36         FDPE                                         r  UUT/RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.272    -0.495    
    SLICE_X32Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.590    UUT/RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.877%)  route 0.427ns (67.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.273     0.105    UUT/DMA_PHY/AR[0]
    SLICE_X34Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
                         clock pessimism              0.252    -0.516    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    UUT/DMA_PHY/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.209ns (32.439%)  route 0.435ns (67.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.230     0.114    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X31Y34         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X31Y34         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.496    
    SLICE_X31Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INS_reg_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.218%)  route 0.420ns (66.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.267     0.099    UUT/CPU_PHY/AR[0]
    SLICE_X36Y35         FDCE                                         f  UUT/CPU_PHY/INS_reg_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X36Y35         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[5]/C
                         clock pessimism              0.252    -0.516    
    SLICE_X36Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    UUT/CPU_PHY/INS_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.210ns (35.292%)  route 0.385ns (64.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.046    -0.115 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.179     0.064    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X31Y35         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X31Y35         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.272    -0.495    
    SLICE_X31Y35         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.652    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.716    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.424ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.642ns (9.132%)  route 6.388ns (90.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 48.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.964     6.299    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X27Y36         FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.683    48.662    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/C
                         clock pessimism              0.568    49.230    
                         clock uncertainty           -0.103    49.127    
    SLICE_X27Y36         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                 42.424    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/B_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/B_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.588ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.642ns (9.356%)  route 6.220ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.796     6.130    UUT/ALU_PHY/AR[0]
    SLICE_X29Y32         FDCE                                         f  UUT/ALU_PHY/B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X29Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 42.588    

Slack (MET) :             42.618ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.397%)  route 6.190ns (90.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.765     6.100    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[0]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[0]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 42.618    

Slack (MET) :             42.618ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.397%)  route 6.190ns (90.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.765     6.100    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[7]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[7]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 42.618    

Slack (MET) :             42.622ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.642ns (9.403%)  route 6.186ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.761     6.096    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 42.622    

Slack (MET) :             42.622ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.642ns (9.403%)  route 6.186ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.761     6.096    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 42.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.404%)  route 0.308ns (59.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155    -0.013    UUT/CPU_PHY/AR[0]
    SLICE_X34Y35         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X34Y35         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C
                         clock pessimism              0.237    -0.531    
                         clock uncertainty            0.103    -0.428    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    UUT/CPU_PHY/INT_ACK_flag_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.404%)  route 0.308ns (59.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155    -0.013    RAM_PHY/RAM_especifica/p_0_in
    SLICE_X34Y35         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
                         clock pessimism              0.237    -0.531    
                         clock uncertainty            0.103    -0.428    
    SLICE_X34Y35         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.499    CPU_Reset_signal_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.306%)  route 0.351ns (62.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.198     0.030    UUT/CPU_PHY/AR[0]
    SLICE_X35Y34         FDCE                                         f  UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/CPU_PHY/clk_out1
    SLICE_X35Y34         FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[6]/C
                         clock pessimism              0.252    -0.517    
                         clock uncertainty            0.103    -0.414    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    UUT/CPU_PHY/TMP_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.242%)  route 0.384ns (64.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     0.062    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.103    -0.392    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.242%)  route 0.384ns (64.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     0.062    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.103    -0.392    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    UUT/DMA_PHY/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Ack_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.985%)  route 0.388ns (65.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.067    UUT/RS232_PHY/AR[0]
    SLICE_X32Y36         FDPE                                         f  UUT/RS232_PHY/Ack_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/RS232_PHY/clk_out1
    SLICE_X32Y36         FDPE                                         r  UUT/RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.103    -0.392    
    SLICE_X32Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.487    UUT/RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.877%)  route 0.427ns (67.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.273     0.105    UUT/DMA_PHY/AR[0]
    SLICE_X34Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
                         clock pessimism              0.252    -0.516    
                         clock uncertainty            0.103    -0.413    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.480    UUT/DMA_PHY/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.209ns (32.439%)  route 0.435ns (67.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.230     0.114    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X31Y34         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X31Y34         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.103    -0.393    
    SLICE_X31Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INS_reg_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.218%)  route 0.420ns (66.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.267     0.099    UUT/CPU_PHY/AR[0]
    SLICE_X36Y35         FDCE                                         f  UUT/CPU_PHY/INS_reg_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X36Y35         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[5]/C
                         clock pessimism              0.252    -0.516    
                         clock uncertainty            0.103    -0.413    
    SLICE_X36Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    UUT/CPU_PHY/INS_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.210ns (35.292%)  route 0.385ns (64.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.046    -0.115 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.179     0.064    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X31Y35         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X31Y35         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.103    -0.392    
    SLICE_X31Y35         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.549    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.424ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.642ns (9.132%)  route 6.388ns (90.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 48.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.964     6.299    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X27Y36         FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.683    48.662    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/C
                         clock pessimism              0.568    49.230    
                         clock uncertainty           -0.103    49.127    
    SLICE_X27Y36         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                 42.424    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/B_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/B_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.584ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/Index_Reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.584    

Slack (MET) :             42.588ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.642ns (9.356%)  route 6.220ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.796     6.130    UUT/ALU_PHY/AR[0]
    SLICE_X29Y32         FDCE                                         f  UUT/ALU_PHY/B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X29Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 42.588    

Slack (MET) :             42.618ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.397%)  route 6.190ns (90.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.765     6.100    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[0]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[0]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 42.618    

Slack (MET) :             42.618ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.397%)  route 6.190ns (90.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.765     6.100    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[7]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[7]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 42.618    

Slack (MET) :             42.622ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.642ns (9.403%)  route 6.186ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.761     6.096    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[1]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 42.622    

Slack (MET) :             42.622ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.642ns (9.403%)  route 6.186ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.761     6.096    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/A_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 42.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.404%)  route 0.308ns (59.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155    -0.013    UUT/CPU_PHY/AR[0]
    SLICE_X34Y35         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X34Y35         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C
                         clock pessimism              0.237    -0.531    
                         clock uncertainty            0.103    -0.428    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    UUT/CPU_PHY/INT_ACK_flag_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.404%)  route 0.308ns (59.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155    -0.013    RAM_PHY/RAM_especifica/p_0_in
    SLICE_X34Y35         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
                         clock pessimism              0.237    -0.531    
                         clock uncertainty            0.103    -0.428    
    SLICE_X34Y35         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.499    CPU_Reset_signal_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.306%)  route 0.351ns (62.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.198     0.030    UUT/CPU_PHY/AR[0]
    SLICE_X35Y34         FDCE                                         f  UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/CPU_PHY/clk_out1
    SLICE_X35Y34         FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[6]/C
                         clock pessimism              0.252    -0.517    
                         clock uncertainty            0.103    -0.414    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    UUT/CPU_PHY/TMP_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.242%)  route 0.384ns (64.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     0.062    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.103    -0.392    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.242%)  route 0.384ns (64.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     0.062    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.103    -0.392    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    UUT/DMA_PHY/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Ack_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.985%)  route 0.388ns (65.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.067    UUT/RS232_PHY/AR[0]
    SLICE_X32Y36         FDPE                                         f  UUT/RS232_PHY/Ack_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/RS232_PHY/clk_out1
    SLICE_X32Y36         FDPE                                         r  UUT/RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.103    -0.392    
    SLICE_X32Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.487    UUT/RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.877%)  route 0.427ns (67.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.273     0.105    UUT/DMA_PHY/AR[0]
    SLICE_X34Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
                         clock pessimism              0.252    -0.516    
                         clock uncertainty            0.103    -0.413    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.480    UUT/DMA_PHY/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.209ns (32.439%)  route 0.435ns (67.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.230     0.114    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X31Y34         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X31Y34         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.103    -0.393    
    SLICE_X31Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INS_reg_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.218%)  route 0.420ns (66.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.267     0.099    UUT/CPU_PHY/AR[0]
    SLICE_X36Y35         FDCE                                         f  UUT/CPU_PHY/INS_reg_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X36Y35         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[5]/C
                         clock pessimism              0.252    -0.516    
                         clock uncertainty            0.103    -0.413    
    SLICE_X36Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    UUT/CPU_PHY/INS_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.210ns (35.292%)  route 0.385ns (64.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.046    -0.115 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.179     0.064    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X31Y35         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X31Y35         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.103    -0.392    
    SLICE_X31Y35         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.549    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.427ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.642ns (9.132%)  route 6.388ns (90.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 48.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.964     6.299    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X27Y36         FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.683    48.662    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/C
                         clock pessimism              0.568    49.230    
                         clock uncertainty           -0.100    49.131    
    SLICE_X27Y36         FDCE (Recov_fdce_C_CLR)     -0.405    48.726    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]
  -------------------------------------------------------------------
                         required time                         48.726    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                 42.427    

Slack (MET) :             42.587ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/B_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/B_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.587    

Slack (MET) :             42.587ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/Index_Reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.587    

Slack (MET) :             42.587ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/Index_Reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.587    

Slack (MET) :             42.587ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.642ns (9.350%)  route 6.225ns (90.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800     6.135    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/Index_Reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 42.587    

Slack (MET) :             42.591ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.642ns (9.356%)  route 6.220ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.796     6.130    UUT/ALU_PHY/AR[0]
    SLICE_X29Y32         FDCE                                         f  UUT/ALU_PHY/B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X29Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 42.591    

Slack (MET) :             42.621ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.397%)  route 6.190ns (90.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.765     6.100    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[0]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/A_reg[0]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 42.621    

Slack (MET) :             42.621ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.397%)  route 6.190ns (90.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.765     6.100    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[7]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/A_reg[7]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 42.621    

Slack (MET) :             42.626ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.642ns (9.403%)  route 6.186ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.761     6.096    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/A_reg[1]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 42.626    

Slack (MET) :             42.626ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.642ns (9.403%)  route 6.186ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.808    -0.732    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.518    -0.214 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.425     0.211    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.124     0.335 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.761     6.096    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/A_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/A_reg[6]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 42.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.404%)  route 0.308ns (59.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155    -0.013    UUT/CPU_PHY/AR[0]
    SLICE_X34Y35         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X34Y35         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C
                         clock pessimism              0.237    -0.531    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.598    UUT/CPU_PHY/INT_ACK_flag_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.404%)  route 0.308ns (59.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155    -0.013    RAM_PHY/RAM_especifica/p_0_in
    SLICE_X34Y35         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
                         clock pessimism              0.237    -0.531    
    SLICE_X34Y35         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.602    CPU_Reset_signal_reg
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.306%)  route 0.351ns (62.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.198     0.030    UUT/CPU_PHY/AR[0]
    SLICE_X35Y34         FDCE                                         f  UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/CPU_PHY/clk_out1
    SLICE_X35Y34         FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[6]/C
                         clock pessimism              0.252    -0.517    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    UUT/CPU_PHY/TMP_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.242%)  route 0.384ns (64.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     0.062    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.242%)  route 0.384ns (64.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     0.062    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    UUT/DMA_PHY/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Ack_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.985%)  route 0.388ns (65.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.067    UUT/RS232_PHY/AR[0]
    SLICE_X32Y36         FDPE                                         f  UUT/RS232_PHY/Ack_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/RS232_PHY/clk_out1
    SLICE_X32Y36         FDPE                                         r  UUT/RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.272    -0.495    
    SLICE_X32Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.590    UUT/RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.877%)  route 0.427ns (67.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.273     0.105    UUT/DMA_PHY/AR[0]
    SLICE_X34Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/DMA_PHY/clk_out1
    SLICE_X34Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
                         clock pessimism              0.252    -0.516    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    UUT/DMA_PHY/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.209ns (32.439%)  route 0.435ns (67.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.230     0.114    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X31Y34         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X31Y34         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.496    
    SLICE_X31Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INS_reg_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.218%)  route 0.420ns (66.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.154    -0.213    UUT/RAM_PHY/RAM_especifica/CPU_Reset_signal
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.168 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.267     0.099    UUT/CPU_PHY/AR[0]
    SLICE_X36Y35         FDCE                                         f  UUT/CPU_PHY/INS_reg_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X36Y35         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[5]/C
                         clock pessimism              0.252    -0.516    
    SLICE_X36Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    UUT/CPU_PHY/INS_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.210ns (35.292%)  route 0.385ns (64.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.046    -0.115 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.179     0.064    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X31Y35         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X31Y35         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.272    -0.495    
    SLICE_X31Y35         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.652    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.716    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.641ns  (logic 5.327ns (36.388%)  route 9.313ns (63.612%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.219     4.743    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.867 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.159     5.025    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.149 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.936    11.085    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.641 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    14.641    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.009ns  (logic 1.610ns (26.790%)  route 4.399ns (73.210%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.856     5.342    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.466 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.543     6.009    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X32Y35         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 0.299ns (13.641%)  route 1.890ns (86.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.045     2.001 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.189    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X32Y35         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.356ns  (logic 1.637ns (30.574%)  route 3.718ns (69.426%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.333     1.624    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.669 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.058     1.727    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.772 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.328     4.100    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.356 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.356    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.154ns  (logic 4.521ns (37.201%)  route 7.632ns (62.799%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X32Y41         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/Q
                         net (fo=7, routed)           0.895     0.588    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[2]
    SLICE_X32Y41         LUT6 (Prop_lut6_I4_O)        0.299     0.887 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.643     1.530    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.124     1.654 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.159     1.813    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.937 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.936     7.873    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.428 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.428    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.213ns  (logic 4.568ns (44.731%)  route 5.645ns (55.269%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y44         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_fdpe_C_Q)         0.518    -0.202 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.050     0.849    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.152     1.001 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.439     1.440    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.348     1.788 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.155     5.943    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.493 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.493    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 5.278ns (51.798%)  route 4.912ns (48.202%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/DMA_PHY/clk_out1
    SLICE_X28Y41         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/Q
                         net (fo=5, routed)           1.336     1.066    UUT/DMA_PHY/RGB_G_DUTY[7]
    SLICE_X24Y42         LUT3 (Prop_lut3_I0_O)        0.124     1.190 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     1.190    UUT/DMA_PHY/LED16_G_OBUF_inst_i_22_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.722 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.722    UUT/DMA_PHY/LED16_G_OBUF_inst_i_12_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.836 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.836    UUT/DMA_PHY/LED16_G_OBUF_inst_i_7_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.950 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.950    UUT/DMA_PHY/LED16_G_OBUF_inst_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.178 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           3.575     5.754    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.710     9.464 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.464    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.164ns  (logic 4.505ns (44.325%)  route 5.659ns (55.675%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.151     0.887    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X10Y45         LUT4 (Prop_lut4_I3_O)        0.157     1.044 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.971     2.015    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.355     2.370 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.537     5.907    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.445 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.445    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.819ns  (logic 5.274ns (53.716%)  route 4.545ns (46.284%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    clk
    SLICE_X26Y40         FDCE                                         r  rgb_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  rgb_counter_reg[3]/Q
                         net (fo=7, routed)           1.004     0.737    UUT/DMA_PHY/rgb_counter_reg[1]
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.124     0.861 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     0.861    UUT/DMA_PHY/LED16_R_OBUF_inst_i_22_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.393    UUT/DMA_PHY/LED16_R_OBUF_inst_i_12_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.507 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.507    UUT/DMA_PHY/LED16_R_OBUF_inst_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.621 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.621    UUT/DMA_PHY/LED16_R_OBUF_inst_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.849 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           3.540     5.389    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.706     9.095 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     9.095    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.764ns  (logic 4.259ns (43.622%)  route 5.505ns (56.378%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y44         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_fdpe_C_Q)         0.518    -0.202 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.050     0.849    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X10Y45         LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.710     1.682    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.745     5.551    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.044 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     9.044    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.225ns  (logic 4.238ns (45.935%)  route 4.987ns (54.065%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.137     0.873    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X10Y45         LUT4 (Prop_lut4_I3_O)        0.124     0.997 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.939     1.936    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I5_O)        0.124     2.060 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.911     4.972    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.505 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.505    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 4.501ns (50.069%)  route 4.488ns (49.931%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.137     0.873    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X10Y45         LUT4 (Prop_lut4_I0_O)        0.153     1.026 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.977     2.003    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.331     2.334 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.374     4.709    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.269 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     8.269    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.485ns (54.034%)  route 3.816ns (45.966%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.008     0.744    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.146     0.890 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.719     1.609    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.328     1.937 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.089     4.026    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.582 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.582    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 4.292ns (52.177%)  route 3.934ns (47.823%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.712    -0.828    clk
    SLICE_X5Y69          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.409 r  contador_reg[16]/Q
                         net (fo=12, routed)          1.818     1.409    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.296     1.705 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.116     3.821    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.398 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.398    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.674%)  route 0.394ns (65.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.072    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X32Y35         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.417ns (72.969%)  route 0.525ns (27.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.525     0.101    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.354 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.354    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.419ns (71.107%)  route 0.576ns (28.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.576     0.152    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.407 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.407    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.410ns (70.506%)  route 0.590ns (29.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.590     0.143    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.412 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.412    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.435ns (70.212%)  route 0.609ns (29.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.609     0.184    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.455 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.455    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.412ns (67.654%)  route 0.675ns (32.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.675     0.251    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.499 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.499    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.416ns (66.483%)  route 0.714ns (33.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.714     0.290    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.542 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.542    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.373ns (64.085%)  route 0.770ns (35.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.770     0.322    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.554 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.554    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.463ns (65.320%)  route 0.777ns (34.680%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.642    -0.522    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.381 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=9, routed)           0.215    -0.166    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[7]
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.121 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.562     0.441    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.719 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     1.719    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.465ns (64.143%)  route 0.819ns (35.857%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.642    -0.522    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=10, routed)          0.275    -0.083    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[5]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.038 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.544     0.506    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     1.762 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     1.762    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.154ns  (logic 4.521ns (37.201%)  route 7.632ns (62.799%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X32Y41         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/Q
                         net (fo=7, routed)           0.895     0.588    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[2]
    SLICE_X32Y41         LUT6 (Prop_lut6_I4_O)        0.299     0.887 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.643     1.530    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.124     1.654 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.159     1.813    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.937 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.936     7.873    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.428 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.428    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.213ns  (logic 4.568ns (44.731%)  route 5.645ns (55.269%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y44         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_fdpe_C_Q)         0.518    -0.202 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.050     0.849    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.152     1.001 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.439     1.440    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.348     1.788 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.155     5.943    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.493 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.493    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 5.278ns (51.798%)  route 4.912ns (48.202%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/DMA_PHY/clk_out1
    SLICE_X28Y41         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/Q
                         net (fo=5, routed)           1.336     1.066    UUT/DMA_PHY/RGB_G_DUTY[7]
    SLICE_X24Y42         LUT3 (Prop_lut3_I0_O)        0.124     1.190 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     1.190    UUT/DMA_PHY/LED16_G_OBUF_inst_i_22_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.722 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.722    UUT/DMA_PHY/LED16_G_OBUF_inst_i_12_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.836 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.836    UUT/DMA_PHY/LED16_G_OBUF_inst_i_7_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.950 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.950    UUT/DMA_PHY/LED16_G_OBUF_inst_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.178 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           3.575     5.754    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.710     9.464 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.464    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.164ns  (logic 4.505ns (44.325%)  route 5.659ns (55.675%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.151     0.887    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X10Y45         LUT4 (Prop_lut4_I3_O)        0.157     1.044 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.971     2.015    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.355     2.370 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.537     5.907    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.445 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.445    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.819ns  (logic 5.274ns (53.716%)  route 4.545ns (46.284%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    clk
    SLICE_X26Y40         FDCE                                         r  rgb_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  rgb_counter_reg[3]/Q
                         net (fo=7, routed)           1.004     0.737    UUT/DMA_PHY/rgb_counter_reg[1]
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.124     0.861 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     0.861    UUT/DMA_PHY/LED16_R_OBUF_inst_i_22_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.393    UUT/DMA_PHY/LED16_R_OBUF_inst_i_12_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.507 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.507    UUT/DMA_PHY/LED16_R_OBUF_inst_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.621 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.621    UUT/DMA_PHY/LED16_R_OBUF_inst_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.849 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           3.540     5.389    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.706     9.095 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     9.095    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.764ns  (logic 4.259ns (43.622%)  route 5.505ns (56.378%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y44         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_fdpe_C_Q)         0.518    -0.202 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.050     0.849    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X10Y45         LUT4 (Prop_lut4_I2_O)        0.124     0.973 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.710     1.682    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.745     5.551    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.044 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     9.044    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.225ns  (logic 4.238ns (45.935%)  route 4.987ns (54.065%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.137     0.873    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X10Y45         LUT4 (Prop_lut4_I3_O)        0.124     0.997 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.939     1.936    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I5_O)        0.124     2.060 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.911     4.972    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.505 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.505    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 4.501ns (50.069%)  route 4.488ns (49.931%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.137     0.873    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X10Y45         LUT4 (Prop_lut4_I0_O)        0.153     1.026 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.977     2.003    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.331     2.334 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.374     4.709    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.269 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     8.269    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.485ns (54.034%)  route 3.816ns (45.966%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.008     0.744    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.146     0.890 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.719     1.609    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.328     1.937 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.089     4.026    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.582 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.582    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 4.292ns (52.177%)  route 3.934ns (47.823%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.712    -0.828    clk
    SLICE_X5Y69          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.409 r  contador_reg[16]/Q
                         net (fo=12, routed)          1.818     1.409    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.296     1.705 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.116     3.821    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.398 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.398    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.674%)  route 0.394ns (65.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.206    -0.161    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.072    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X32Y35         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.417ns (72.969%)  route 0.525ns (27.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.525     0.101    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.354 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.354    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.419ns (71.107%)  route 0.576ns (28.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.576     0.152    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.407 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.407    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.410ns (70.506%)  route 0.590ns (29.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.590     0.143    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.412 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.412    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.435ns (70.212%)  route 0.609ns (29.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.609     0.184    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.455 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.455    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.412ns (67.654%)  route 0.675ns (32.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.675     0.251    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.499 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.499    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.416ns (66.483%)  route 0.714ns (33.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.714     0.290    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.542 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.542    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.373ns (64.085%)  route 0.770ns (35.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y51         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.770     0.322    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.554 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.554    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.463ns (65.320%)  route 0.777ns (34.680%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.642    -0.522    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.381 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=9, routed)           0.215    -0.166    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[7]
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.121 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.562     0.441    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.719 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     1.719    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.465ns (64.143%)  route 0.819ns (35.857%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.642    -0.522    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=10, routed)          0.275    -0.083    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[5]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.038 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.544     0.506    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     1.762 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     1.762    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           876 Endpoints
Min Delay           876 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.136ns  (logic 1.734ns (14.286%)  route 10.402ns (85.714%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.467    10.932    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.056 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           1.081    12.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.682    -1.339    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.623ns  (logic 1.734ns (14.917%)  route 9.889ns (85.083%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.467    10.932    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.056 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.567    11.623    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.687    -1.334    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.553ns  (logic 1.858ns (16.081%)  route 9.695ns (83.919%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.083    10.548    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X10Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.672 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.378    11.050    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.174 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.379    11.553    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.687    -1.334    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.545ns  (logic 1.759ns (15.235%)  route 9.786ns (84.765%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.292    10.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.149    10.906 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.639    11.545    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.731    -1.289    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.428ns  (logic 1.610ns (14.086%)  route 9.819ns (85.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.964    11.428    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X27Y36         FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.683    -1.338    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/B_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.265ns  (logic 1.610ns (14.291%)  route 9.655ns (85.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800    11.265    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/B_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.265ns  (logic 1.610ns (14.291%)  route 9.655ns (85.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800    11.265    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.265ns  (logic 1.610ns (14.291%)  route 9.655ns (85.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800    11.265    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.265ns  (logic 1.610ns (14.291%)  route 9.655ns (85.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800    11.265    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/B_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.260ns  (logic 1.610ns (14.296%)  route 9.651ns (85.704%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.796    11.260    UUT/ALU_PHY/AR[0]
    SLICE_X29Y32         FDCE                                         f  UUT/ALU_PHY/B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.510ns (43.685%)  route 0.657ns (56.315%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X32Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.129     0.349    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.048     0.397 r  UUT/ALU_PHY/FlagZ_i_i_15/O
                         net (fo=2, routed)           0.182     0.579    UUT/CPU_PHY/FlagZ_r
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.107     0.686 r  UUT/CPU_PHY/FlagZ_i_i_17/O
                         net (fo=1, routed)           0.082     0.769    UUT/CPU_PHY/FlagZ_i_i_17_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.814 r  UUT/CPU_PHY/FlagZ_i_i_7/O
                         net (fo=1, routed)           0.118     0.931    UUT/CPU_PHY/FlagZ_i_i_7_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  UUT/CPU_PHY/FlagZ_i_i_2/O
                         net (fo=1, routed)           0.146     1.122    UUT/CPU_PHY/ALU_PHY/FlagZ_i0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.167 r  UUT/CPU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     1.167    UUT/ALU_PHY/FlagZ_i_reg_0
    SLICE_X28Y30         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.903    -0.770    UUT/ALU_PHY/clk_out1
    SLICE_X28Y30         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.154ns  (logic 0.427ns (19.799%)  route 1.728ns (80.201%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.991     1.283    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.328 f  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.267     1.595    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.640 f  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.258     1.898    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.943 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.211     2.154    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.299ns (13.853%)  route 1.857ns (86.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.001 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155     2.155    RAM_PHY/RAM_especifica/p_0_in
    SLICE_X34Y35         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.299ns (13.853%)  route 1.857ns (86.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.001 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155     2.155    UUT/CPU_PHY/AR[0]
    SLICE_X34Y35         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X34Y35         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.179ns  (logic 0.298ns (13.656%)  route 1.881ns (86.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.044     2.000 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.179     2.179    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X31Y35         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X31Y35         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.187ns  (logic 0.472ns (21.563%)  route 1.715ns (78.437%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.991     1.283    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.267     1.595    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.640 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.323     1.962    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.007 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.134     2.142    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.187 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.000     2.187    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.198ns  (logic 0.299ns (13.583%)  route 1.900ns (86.417%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.001 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.198     2.198    UUT/CPU_PHY/AR[0]
    SLICE_X35Y34         FDCE                                         f  UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/CPU_PHY/clk_out1
    SLICE_X35Y34         FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.230ns  (logic 0.297ns (13.302%)  route 1.933ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.043     1.999 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         0.231     2.230    UUT/CPU_PHY/INS_reg_reg[0]_7[0]
    SLICE_X34Y34         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/CPU_PHY/clk_out1
    SLICE_X34Y34         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.230ns  (logic 0.299ns (13.387%)  route 1.932ns (86.613%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.045     2.001 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.230     2.230    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X31Y34         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X31Y34         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.299ns (13.383%)  route 1.932ns (86.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.001 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     2.231    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           876 Endpoints
Min Delay           876 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.136ns  (logic 1.734ns (14.286%)  route 10.402ns (85.714%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.467    10.932    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.056 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           1.081    12.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.682    -1.339    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.623ns  (logic 1.734ns (14.917%)  route 9.889ns (85.083%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.467    10.932    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.056 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.567    11.623    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.687    -1.334    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.553ns  (logic 1.858ns (16.081%)  route 9.695ns (83.919%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.083    10.548    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X10Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.672 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.378    11.050    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.174 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.379    11.553    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.687    -1.334    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.545ns  (logic 1.759ns (15.235%)  route 9.786ns (84.765%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 r  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.292    10.757    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.149    10.906 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.639    11.545    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.731    -1.289    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.428ns  (logic 1.610ns (14.086%)  route 9.819ns (85.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.964    11.428    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X27Y36         FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.683    -1.338    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[1][4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/B_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.265ns  (logic 1.610ns (14.291%)  route 9.655ns (85.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800    11.265    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/B_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.265ns  (logic 1.610ns (14.291%)  route 9.655ns (85.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800    11.265    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.265ns  (logic 1.610ns (14.291%)  route 9.655ns (85.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800    11.265    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.265ns  (logic 1.610ns (14.291%)  route 9.655ns (85.709%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.800    11.265    UUT/ALU_PHY/AR[0]
    SLICE_X28Y32         FDCE                                         f  UUT/ALU_PHY/Index_Reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X28Y32         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/B_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.260ns  (logic 1.610ns (14.296%)  route 9.651ns (85.704%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.855     5.341    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.465 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.796    11.260    UUT/ALU_PHY/AR[0]
    SLICE_X29Y32         FDCE                                         f  UUT/ALU_PHY/B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X29Y32         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.510ns (43.685%)  route 0.657ns (56.315%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X32Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.129     0.349    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.048     0.397 r  UUT/ALU_PHY/FlagZ_i_i_15/O
                         net (fo=2, routed)           0.182     0.579    UUT/CPU_PHY/FlagZ_r
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.107     0.686 r  UUT/CPU_PHY/FlagZ_i_i_17/O
                         net (fo=1, routed)           0.082     0.769    UUT/CPU_PHY/FlagZ_i_i_17_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.814 r  UUT/CPU_PHY/FlagZ_i_i_7/O
                         net (fo=1, routed)           0.118     0.931    UUT/CPU_PHY/FlagZ_i_i_7_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  UUT/CPU_PHY/FlagZ_i_i_2/O
                         net (fo=1, routed)           0.146     1.122    UUT/CPU_PHY/ALU_PHY/FlagZ_i0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.167 r  UUT/CPU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     1.167    UUT/ALU_PHY/FlagZ_i_reg_0
    SLICE_X28Y30         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.903    -0.770    UUT/ALU_PHY/clk_out1
    SLICE_X28Y30         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.154ns  (logic 0.427ns (19.799%)  route 1.728ns (80.201%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.991     1.283    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.328 f  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.267     1.595    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.640 f  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.258     1.898    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.943 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.211     2.154    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.299ns (13.853%)  route 1.857ns (86.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.001 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155     2.155    RAM_PHY/RAM_especifica/p_0_in
    SLICE_X34Y35         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    clk
    SLICE_X34Y35         FDPE                                         r  CPU_Reset_signal_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.299ns (13.853%)  route 1.857ns (86.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.001 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.155     2.155    UUT/CPU_PHY/AR[0]
    SLICE_X34Y35         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/CPU_PHY/clk_out1
    SLICE_X34Y35         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.179ns  (logic 0.298ns (13.656%)  route 1.881ns (86.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.044     2.000 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.179     2.179    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X31Y35         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X31Y35         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.187ns  (logic 0.472ns (21.563%)  route 1.715ns (78.437%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.991     1.283    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.267     1.595    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.640 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.323     1.962    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.007 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.134     2.142    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.187 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.000     2.187    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y34         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.198ns  (logic 0.299ns (13.583%)  route 1.900ns (86.417%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.001 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.198     2.198    UUT/CPU_PHY/AR[0]
    SLICE_X35Y34         FDCE                                         f  UUT/CPU_PHY/TMP_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/CPU_PHY/clk_out1
    SLICE_X35Y34         FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.230ns  (logic 0.297ns (13.302%)  route 1.933ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.043     1.999 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         0.231     2.230    UUT/CPU_PHY/INS_reg_reg[0]_7[0]
    SLICE_X34Y34         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.905    -0.768    UUT/CPU_PHY/clk_out1
    SLICE_X34Y34         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.230ns  (logic 0.299ns (13.387%)  route 1.932ns (86.613%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.045     2.001 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.230     2.230    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X31Y34         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X31Y34         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.299ns (13.383%)  route 1.932ns (86.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.702     1.956    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.001 f  UUT/RAM_PHY/RAM_especifica/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.230     2.231    UUT/DMA_PHY/AR[0]
    SLICE_X33Y36         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/DMA_PHY/clk_out1
    SLICE_X33Y36         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C





