TimeQuest Timing Analyzer report for 68k_glue
Sun Jan 17 13:40:57 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'as'
 12. Setup: 'clk'
 13. Hold: 'as'
 14. Hold: 'clk'
 15. Minimum Pulse Width: 'as'
 16. Minimum Pulse Width: 'clk'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Setup Transfers
 26. Hold Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; 68k_glue                                                          ;
; Device Family      ; MAX7000S                                                          ;
; Device Name        ; EPM7128SLC84-15                                                   ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow Model                                                        ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; as         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { as }  ;
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 76.92 MHz ; 76.92 MHz       ; as         ;      ;
; 76.92 MHz ; 76.92 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Setup Summary                   ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; as    ; -12.000 ; -252.000      ;
; clk   ; -12.000 ; -24.000       ;
+-------+---------+---------------+


+-------------------------------+
; Hold Summary                  ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; as    ; 5.000 ; 0.000         ;
; clk   ; 5.000 ; 0.000         ;
+-------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------+
; Minimum Pulse Width Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; as    ; -4.500 ; -189.000      ;
; clk   ; -4.500 ; -18.000       ;
+-------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'as'                                                                                                                                             ;
+---------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[0]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[1]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[1]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[2]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[2]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[2]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[3]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[3]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[3]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[3]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[9]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[10] ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[9]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[11] ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[9]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[10] ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[12] ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[9]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[10] ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[11] ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[13] ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 1.000        ; 0.000      ; 9.000      ;
+---------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                          ;
+---------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.000 ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ; SPI_Master_With_Single_CS:UUT|r_CS_n              ; clk          ; clk         ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; SPI_Master_With_Single_CS:UUT|r_CS_n              ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.000      ;
; -12.000 ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.000      ;
+---------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'as'                                                                                                                                            ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[0]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[1]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[1]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[2]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[2]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[2]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[3]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[3]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[3]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[3]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[4]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[5]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[6]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[7]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[8]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[9]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[9]  ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[10] ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[9]  ; lpm_counter:counter_rtl_0|dffs[10] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[11] ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[9]  ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[10] ; lpm_counter:counter_rtl_0|dffs[11] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[12] ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[8]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[9]  ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[10] ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[11] ; lpm_counter:counter_rtl_0|dffs[12] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[13] ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[1]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[0]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[2]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[3]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[4]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[5]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[6]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; lpm_counter:counter_rtl_0|dffs[7]  ; lpm_counter:counter_rtl_0|dffs[13] ; as           ; as          ; 0.000        ; 0.000      ; 9.000      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.000 ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ; SPI_Master_With_Single_CS:UUT|r_CS_n              ; clk          ; clk         ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; SPI_Master_With_Single_CS:UUT|r_CS_n              ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ; clk          ; clk         ; 0.000        ; 0.000      ; 9.000      ;
; 5.000 ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ; clk          ; clk         ; 0.000        ; 0.000      ; 9.000      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'as'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[0]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[0]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[10] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[10] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[11] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[11] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[12] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[12] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[13] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[13] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[14] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[14] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[15] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[15] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[16] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[16] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[17] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[17] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[18] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[18] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[19] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[19] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[1]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[1]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[20] ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[20] ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[2]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[2]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[3]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[3]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[4]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[4]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[5]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[5]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[6]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[6]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[7]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[7]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[8]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[8]  ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[9]  ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; as    ; Fall       ; lpm_counter:counter_rtl_0|dffs[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; as|dataout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; as|dataout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[19]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[19]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[20]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[20]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; as    ; Rise       ; counter_rtl_0|dffs[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; as    ; Rise       ; counter_rtl_0|dffs[9]|clk          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; clk   ; Rise       ; SPI_Master_With_Single_CS:UUT|r_CS_n              ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; clk   ; Rise       ; SPI_Master_With_Single_CS:UUT|r_CS_n              ;
; -4.500 ; 0.500        ; 5.000          ; High Pulse Width ; clk   ; Rise       ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ;
; -4.500 ; 0.500        ; 5.000          ; Low Pulse Width  ; clk   ; Rise       ; SPI_Master_With_Single_CS:UUT|r_SM_CS.state_bit_0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; UUT|r_CS_n|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; UUT|r_CS_n|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; UUT|r_SM_CS.state_bit_0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; UUT|r_SM_CS.state_bit_0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|dataout                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|dataout                                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; as         ; 35.000 ; 35.000 ; Rise       ; as              ;
;  data[0]  ; as         ; 32.000 ; 32.000 ; Rise       ; as              ;
;  data[1]  ; as         ; 32.000 ; 32.000 ; Rise       ; as              ;
;  data[2]  ; as         ; 35.000 ; 35.000 ; Rise       ; as              ;
;  data[3]  ; as         ; 33.000 ; 33.000 ; Rise       ; as              ;
;  data[4]  ; as         ; 32.000 ; 32.000 ; Rise       ; as              ;
;  data[5]  ; as         ; 32.000 ; 32.000 ; Rise       ; as              ;
;  data[6]  ; as         ; 32.000 ; 32.000 ; Rise       ; as              ;
;  data[7]  ; as         ; 32.000 ; 32.000 ; Rise       ; as              ;
; dc        ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; io1_sel   ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; ram1_sel  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; ram2_sel  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; ram3_sel  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; ram4_sel  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; rdl       ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; rdu       ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; rom_sel   ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; wrl       ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; wru       ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; data[*]   ; as         ; 35.000 ; 35.000 ; Fall       ; as              ;
;  data[0]  ; as         ; 32.000 ; 32.000 ; Fall       ; as              ;
;  data[1]  ; as         ; 32.000 ; 32.000 ; Fall       ; as              ;
;  data[2]  ; as         ; 35.000 ; 35.000 ; Fall       ; as              ;
;  data[3]  ; as         ; 33.000 ; 33.000 ; Fall       ; as              ;
;  data[4]  ; as         ; 32.000 ; 32.000 ; Fall       ; as              ;
;  data[5]  ; as         ; 32.000 ; 32.000 ; Fall       ; as              ;
;  data[6]  ; as         ; 32.000 ; 32.000 ; Fall       ; as              ;
;  data[7]  ; as         ; 32.000 ; 32.000 ; Fall       ; as              ;
; dc        ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; io1_sel   ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; io2_sel   ; as         ; 8.000  ; 8.000  ; Fall       ; as              ;
; ram1_sel  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; ram2_sel  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; ram3_sel  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; ram4_sel  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; rdl       ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; rdu       ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; rom_sel   ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; wrl       ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; wru       ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; ss1       ; clk        ; 8.000  ; 8.000  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
;  data[0]  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
;  data[1]  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
;  data[2]  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
;  data[3]  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
;  data[4]  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
;  data[5]  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
;  data[6]  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
;  data[7]  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; dc        ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; io1_sel   ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; ram1_sel  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; ram2_sel  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; ram3_sel  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; ram4_sel  ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; rdl       ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; rdu       ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; rom_sel   ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; wrl       ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; wru       ; as         ; 15.000 ; 15.000 ; Rise       ; as              ;
; data[*]   ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
;  data[0]  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
;  data[1]  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
;  data[2]  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
;  data[3]  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
;  data[4]  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
;  data[5]  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
;  data[6]  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
;  data[7]  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; dc        ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; io1_sel   ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; io2_sel   ; as         ; 8.000  ; 8.000  ; Fall       ; as              ;
; ram1_sel  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; ram2_sel  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; ram3_sel  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; ram4_sel  ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; rdl       ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; rdu       ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; rom_sel   ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; wrl       ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; wru       ; as         ; 15.000 ; 15.000 ; Fall       ; as              ;
; ss1       ; clk        ; 8.000  ; 8.000  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[1]    ; data[0]     ; 32.000 ; 30.000 ; 30.000 ; 32.000 ;
; addr[1]    ; data[1]     ; 32.000 ; 30.000 ; 30.000 ; 32.000 ;
; addr[1]    ; data[2]     ; 34.000 ; 35.000 ; 35.000 ; 34.000 ;
; addr[1]    ; data[3]     ; 34.000 ; 33.000 ; 33.000 ; 34.000 ;
; addr[1]    ; data[4]     ; 32.000 ; 30.000 ; 30.000 ; 32.000 ;
; addr[1]    ; data[5]     ; 32.000 ; 30.000 ; 30.000 ; 32.000 ;
; addr[1]    ; data[6]     ; 32.000 ; 30.000 ; 30.000 ; 32.000 ;
; addr[1]    ; data[7]     ; 32.000 ; 30.000 ; 30.000 ; 32.000 ;
; addr[1]    ; dc          ; 16.000 ; 15.000 ; 15.000 ; 16.000 ;
; addr[2]    ; data[0]     ; 32.000 ; 32.000 ; 32.000 ; 32.000 ;
; addr[2]    ; data[1]     ; 32.000 ; 32.000 ; 32.000 ; 32.000 ;
; addr[2]    ; data[2]     ; 35.000 ; 33.000 ; 33.000 ; 35.000 ;
; addr[2]    ; data[3]     ; 33.000 ; 33.000 ; 33.000 ; 33.000 ;
; addr[2]    ; data[4]     ; 32.000 ; 32.000 ; 32.000 ; 32.000 ;
; addr[2]    ; data[5]     ; 32.000 ; 32.000 ; 32.000 ; 32.000 ;
; addr[2]    ; data[6]     ; 32.000 ; 32.000 ; 32.000 ; 32.000 ;
; addr[2]    ; data[7]     ; 32.000 ; 32.000 ; 32.000 ; 32.000 ;
; addr[2]    ; dc          ; 15.000 ; 15.000 ; 15.000 ; 15.000 ;
; addr[20]   ; data[0]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[20]   ; data[1]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[20]   ; data[2]     ; 35.000 ; 34.000 ; 34.000 ; 35.000 ;
; addr[20]   ; data[3]     ; 33.000 ; 34.000 ; 34.000 ; 33.000 ;
; addr[20]   ; data[4]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[20]   ; data[5]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[20]   ; data[6]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[20]   ; data[7]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[20]   ; dc          ; 15.000 ; 16.000 ; 16.000 ; 15.000 ;
; addr[20]   ; io1_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[20]   ; ram1_sel    ;        ; 15.000 ; 15.000 ;        ;
; addr[20]   ; ram2_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[20]   ; ram3_sel    ;        ; 15.000 ; 15.000 ;        ;
; addr[20]   ; ram4_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[20]   ; rom_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[21]   ; data[0]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[21]   ; data[1]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[21]   ; data[2]     ; 35.000 ; 34.000 ; 34.000 ; 35.000 ;
; addr[21]   ; data[3]     ; 33.000 ; 34.000 ; 34.000 ; 33.000 ;
; addr[21]   ; data[4]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[21]   ; data[5]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[21]   ; data[6]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[21]   ; data[7]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[21]   ; dc          ; 15.000 ; 16.000 ; 16.000 ; 15.000 ;
; addr[21]   ; io1_sel     ; 15.000 ;        ;        ; 15.000 ;
; addr[21]   ; ram1_sel    ;        ; 15.000 ; 15.000 ;        ;
; addr[21]   ; ram2_sel    ;        ; 15.000 ; 15.000 ;        ;
; addr[21]   ; ram3_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[21]   ; ram4_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[21]   ; rom_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[22]   ; data[0]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; addr[22]   ; data[1]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; addr[22]   ; data[2]     ; 34.000 ; 35.000 ; 35.000 ; 34.000 ;
; addr[22]   ; data[3]     ; 34.000 ; 33.000 ; 33.000 ; 34.000 ;
; addr[22]   ; data[4]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; addr[22]   ; data[5]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; addr[22]   ; data[6]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; addr[22]   ; data[7]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; addr[22]   ; dc          ; 16.000 ; 15.000 ; 15.000 ; 16.000 ;
; addr[22]   ; io1_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[22]   ; ram1_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[22]   ; ram2_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[22]   ; ram3_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[22]   ; ram4_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[22]   ; rom_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[23]   ; data[0]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[23]   ; data[1]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[23]   ; data[2]     ; 35.000 ; 35.000 ; 35.000 ; 35.000 ;
; addr[23]   ; data[3]     ; 33.000 ; 35.000 ; 35.000 ; 33.000 ;
; addr[23]   ; data[4]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[23]   ; data[5]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[23]   ; data[6]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[23]   ; data[7]     ; 24.000 ; 32.000 ; 32.000 ; 24.000 ;
; addr[23]   ; dc          ; 15.000 ; 17.000 ; 17.000 ; 15.000 ;
; addr[23]   ; io1_sel     ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; ram1_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; ram2_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; ram3_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; ram4_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; rom_sel     ;        ; 15.000 ; 15.000 ;        ;
; data[0]    ; data[0]     ; 24.000 ;        ;        ; 24.000 ;
; data[1]    ; data[1]     ; 24.000 ;        ;        ; 24.000 ;
; data[2]    ; data[2]     ; 35.000 ;        ;        ; 35.000 ;
; data[2]    ; dc          ; 15.000 ;        ;        ; 15.000 ;
; data[3]    ; data[3]     ; 33.000 ;        ;        ; 33.000 ;
; data[4]    ; data[4]     ; 24.000 ;        ;        ; 24.000 ;
; data[5]    ; data[5]     ; 24.000 ;        ;        ; 24.000 ;
; data[6]    ; data[6]     ; 24.000 ;        ;        ; 24.000 ;
; data[7]    ; data[7]     ; 24.000 ;        ;        ; 24.000 ;
; lds        ; data[0]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; lds        ; data[1]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; lds        ; data[2]     ; 33.000 ; 35.000 ; 35.000 ; 33.000 ;
; lds        ; data[3]     ; 33.000 ; 33.000 ; 33.000 ; 33.000 ;
; lds        ; data[4]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; lds        ; data[5]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; lds        ; data[6]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; lds        ; data[7]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; lds        ; dc          ; 15.000 ; 15.000 ; 15.000 ; 15.000 ;
; lds        ; rdl         ;        ; 15.000 ; 15.000 ;        ;
; lds        ; wrl         ;        ; 15.000 ; 15.000 ;        ;
; rst        ; rst_h       ;        ; 15.000 ; 15.000 ;        ;
; rw         ; data[0]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; rw         ; data[1]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; rw         ; data[2]     ; 34.000 ; 35.000 ; 35.000 ; 34.000 ;
; rw         ; data[3]     ; 34.000 ; 33.000 ; 33.000 ; 34.000 ;
; rw         ; data[4]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; rw         ; data[5]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; rw         ; data[6]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; rw         ; data[7]     ; 32.000 ; 24.000 ; 24.000 ; 32.000 ;
; rw         ; dc          ; 16.000 ; 15.000 ; 15.000 ; 16.000 ;
; rw         ; rdl         ; 15.000 ;        ;        ; 15.000 ;
; rw         ; rdu         ; 15.000 ;        ;        ; 15.000 ;
; rw         ; rom_sel     ; 15.000 ;        ;        ; 15.000 ;
; rw         ; wrl         ;        ; 15.000 ; 15.000 ;        ;
; rw         ; wru         ;        ; 15.000 ; 15.000 ;        ;
; uds        ; rdu         ;        ; 15.000 ; 15.000 ;        ;
; uds        ; wru         ;        ; 15.000 ; 15.000 ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[1]    ; data[0]     ; 32.000 ; 23.000 ; 23.000 ; 32.000 ;
; addr[1]    ; data[1]     ; 32.000 ; 23.000 ; 23.000 ; 32.000 ;
; addr[1]    ; data[2]     ; 32.000 ; 23.000 ; 23.000 ; 32.000 ;
; addr[1]    ; data[3]     ; 32.000 ; 23.000 ; 23.000 ; 32.000 ;
; addr[1]    ; data[4]     ; 32.000 ; 23.000 ; 23.000 ; 32.000 ;
; addr[1]    ; data[5]     ; 32.000 ; 23.000 ; 23.000 ; 32.000 ;
; addr[1]    ; data[6]     ; 32.000 ; 23.000 ; 23.000 ; 32.000 ;
; addr[1]    ; data[7]     ; 32.000 ; 23.000 ; 23.000 ; 32.000 ;
; addr[1]    ; dc          ; 16.000 ; 15.000 ; 15.000 ; 16.000 ;
; addr[2]    ; data[0]     ; 15.000 ; 23.000 ; 23.000 ; 15.000 ;
; addr[2]    ; data[1]     ; 15.000 ; 23.000 ; 23.000 ; 15.000 ;
; addr[2]    ; data[2]     ; 24.000 ; 23.000 ; 23.000 ; 24.000 ;
; addr[2]    ; data[3]     ; 24.000 ; 23.000 ; 23.000 ; 24.000 ;
; addr[2]    ; data[4]     ; 15.000 ; 23.000 ; 23.000 ; 15.000 ;
; addr[2]    ; data[5]     ; 15.000 ; 23.000 ; 23.000 ; 15.000 ;
; addr[2]    ; data[6]     ; 15.000 ; 23.000 ; 23.000 ; 15.000 ;
; addr[2]    ; data[7]     ; 15.000 ; 23.000 ; 23.000 ; 15.000 ;
; addr[2]    ; dc          ; 15.000 ; 15.000 ; 15.000 ; 15.000 ;
; addr[20]   ; data[0]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[20]   ; data[1]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[20]   ; data[2]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[20]   ; data[3]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[20]   ; data[4]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[20]   ; data[5]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[20]   ; data[6]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[20]   ; data[7]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[20]   ; dc          ; 15.000 ; 16.000 ; 16.000 ; 15.000 ;
; addr[20]   ; io1_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[20]   ; ram1_sel    ;        ; 15.000 ; 15.000 ;        ;
; addr[20]   ; ram2_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[20]   ; ram3_sel    ;        ; 15.000 ; 15.000 ;        ;
; addr[20]   ; ram4_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[20]   ; rom_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[21]   ; data[0]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[21]   ; data[1]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[21]   ; data[2]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[21]   ; data[3]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[21]   ; data[4]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[21]   ; data[5]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[21]   ; data[6]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[21]   ; data[7]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[21]   ; dc          ; 15.000 ; 16.000 ; 16.000 ; 15.000 ;
; addr[21]   ; io1_sel     ; 15.000 ;        ;        ; 15.000 ;
; addr[21]   ; ram1_sel    ;        ; 15.000 ; 15.000 ;        ;
; addr[21]   ; ram2_sel    ;        ; 15.000 ; 15.000 ;        ;
; addr[21]   ; ram3_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[21]   ; ram4_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[21]   ; rom_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[22]   ; data[0]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; addr[22]   ; data[1]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; addr[22]   ; data[2]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; addr[22]   ; data[3]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; addr[22]   ; data[4]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; addr[22]   ; data[5]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; addr[22]   ; data[6]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; addr[22]   ; data[7]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; addr[22]   ; dc          ; 16.000 ; 15.000 ; 15.000 ; 16.000 ;
; addr[22]   ; io1_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[22]   ; ram1_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[22]   ; ram2_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[22]   ; ram3_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[22]   ; ram4_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[22]   ; rom_sel     ;        ; 15.000 ; 15.000 ;        ;
; addr[23]   ; data[0]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[23]   ; data[1]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[23]   ; data[2]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[23]   ; data[3]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[23]   ; data[4]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[23]   ; data[5]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[23]   ; data[6]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[23]   ; data[7]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; addr[23]   ; dc          ; 15.000 ; 17.000 ; 17.000 ; 15.000 ;
; addr[23]   ; io1_sel     ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; ram1_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; ram2_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; ram3_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; ram4_sel    ; 15.000 ;        ;        ; 15.000 ;
; addr[23]   ; rom_sel     ;        ; 15.000 ; 15.000 ;        ;
; data[0]    ; data[0]     ; 24.000 ;        ;        ; 24.000 ;
; data[1]    ; data[1]     ; 24.000 ;        ;        ; 24.000 ;
; data[2]    ; data[2]     ; 33.000 ;        ;        ; 33.000 ;
; data[2]    ; dc          ; 15.000 ;        ;        ; 15.000 ;
; data[3]    ; data[3]     ; 33.000 ;        ;        ; 33.000 ;
; data[4]    ; data[4]     ; 24.000 ;        ;        ; 24.000 ;
; data[5]    ; data[5]     ; 24.000 ;        ;        ; 24.000 ;
; data[6]    ; data[6]     ; 24.000 ;        ;        ; 24.000 ;
; data[7]    ; data[7]     ; 24.000 ;        ;        ; 24.000 ;
; lds        ; data[0]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; lds        ; data[1]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; lds        ; data[2]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; lds        ; data[3]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; lds        ; data[4]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; lds        ; data[5]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; lds        ; data[6]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; lds        ; data[7]     ; 24.000 ; 15.000 ; 15.000 ; 24.000 ;
; lds        ; dc          ; 15.000 ; 15.000 ; 15.000 ; 15.000 ;
; lds        ; rdl         ;        ; 15.000 ; 15.000 ;        ;
; lds        ; wrl         ;        ; 15.000 ; 15.000 ;        ;
; rst        ; rst_h       ;        ; 15.000 ; 15.000 ;        ;
; rw         ; data[0]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; rw         ; data[1]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; rw         ; data[2]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; rw         ; data[3]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; rw         ; data[4]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; rw         ; data[5]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; rw         ; data[6]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; rw         ; data[7]     ; 15.000 ; 24.000 ; 24.000 ; 15.000 ;
; rw         ; dc          ; 16.000 ; 15.000 ; 15.000 ; 16.000 ;
; rw         ; rdl         ; 15.000 ;        ;        ; 15.000 ;
; rw         ; rdu         ; 15.000 ;        ;        ; 15.000 ;
; rw         ; rom_sel     ; 15.000 ;        ;        ; 15.000 ;
; rw         ; wrl         ;        ; 15.000 ; 15.000 ;        ;
; rw         ; wru         ;        ; 15.000 ; 15.000 ;        ;
; uds        ; rdu         ;        ; 15.000 ; 15.000 ;        ;
; uds        ; wru         ;        ; 15.000 ; 15.000 ;        ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; data[*]   ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[0]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[1]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[2]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[3]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[4]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[5]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[6]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[7]  ; as         ; 22.000 ;      ; Rise       ; as              ;
; data[*]   ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[0]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[1]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[2]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[3]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[4]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[5]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[6]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[7]  ; as         ; 22.000 ;      ; Fall       ; as              ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; data[*]   ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[0]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[1]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[2]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[3]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[4]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[5]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[6]  ; as         ; 22.000 ;      ; Rise       ; as              ;
;  data[7]  ; as         ; 22.000 ;      ; Rise       ; as              ;
; data[*]   ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[0]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[1]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[2]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[3]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[4]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[5]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[6]  ; as         ; 22.000 ;      ; Fall       ; as              ;
;  data[7]  ; as         ; 22.000 ;      ; Fall       ; as              ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; data[*]   ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[0]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[1]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[2]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[3]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[4]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[5]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[6]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[7]  ; as         ; 22.000    ;           ; Rise       ; as              ;
; data[*]   ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[0]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[1]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[2]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[3]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[4]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[5]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[6]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[7]  ; as         ; 22.000    ;           ; Fall       ; as              ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; data[*]   ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[0]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[1]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[2]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[3]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[4]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[5]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[6]  ; as         ; 22.000    ;           ; Rise       ; as              ;
;  data[7]  ; as         ; 22.000    ;           ; Rise       ; as              ;
; data[*]   ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[0]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[1]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[2]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[3]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[4]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[5]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[6]  ; as         ; 22.000    ;           ; Fall       ; as              ;
;  data[7]  ; as         ; 22.000    ;           ; Fall       ; as              ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; as         ; as       ; 0        ; 0        ; 0        ; 231      ;
; clk        ; clk      ; 3        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; as         ; as       ; 0        ; 0        ; 0        ; 231      ;
; clk        ; clk      ; 3        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 136   ; 136  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 136   ; 136  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 17 13:40:57 2021
Info: Command: quartus_sta 68k_glue -c 68k_glue
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Warning (335095): TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family.
Critical Warning (332012): Synopsys Design Constraints File file not found: '68k_glue.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name as as
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "buffer[7]~54|dataout"
    Warning (332126): Node "buffer[7]~54|[1]"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "dataout[7]~62|[1]"
    Warning (332126): Node "dataout[7]~62|dataout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "buffer[6]~50|dataout"
    Warning (332126): Node "buffer[6]~50|[1]"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "dataout[6]~58|[1]"
    Warning (332126): Node "dataout[6]~58|dataout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "buffer[5]~46|dataout"
    Warning (332126): Node "buffer[5]~46|[1]"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "dataout[5]~54|[1]"
    Warning (332126): Node "dataout[5]~54|dataout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "buffer[4]~42|dataout"
    Warning (332126): Node "buffer[4]~42|[1]"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "dataout[4]~50|[1]"
    Warning (332126): Node "dataout[4]~50|dataout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "buffer[3]~62|dataout"
    Warning (332126): Node "buffer[3]~62|[2]"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "status[3]~14|dataout"
    Warning (332126): Node "status[3]~39|[1]"
    Warning (332126): Node "status[3]~39|pexpout"
    Warning (332126): Node "status[3]~38|pexpin"
    Warning (332126): Node "status[3]~38|pexpout"
    Warning (332126): Node "status[3]~14|pexpin"
    Warning (332126): Node "status[3]~38|[1]"
    Warning (332126): Node "status[3]~14|[1]"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "dataout[3]~46|pexpin"
    Warning (332126): Node "dataout[3]~46|dataout"
    Warning (332126): Node "dataout[3]~83|[1]"
    Warning (332126): Node "dataout[3]~83|pexpout"
    Warning (332126): Node "dataout[3]~82|pexpin"
    Warning (332126): Node "dataout[3]~82|pexpout"
    Warning (332126): Node "dataout[3]~82|[1]"
    Warning (332126): Node "dataout[3]~46|[1]"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "buffer[2]~58|dataout"
    Warning (332126): Node "buffer[2]~58|[2]"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "status[2]~18|dataout"
    Warning (332126): Node "status[2]~29|[1]"
    Warning (332126): Node "status[2]~29|pexpout"
    Warning (332126): Node "status[2]~28|pexpin"
    Warning (332126): Node "status[2]~28|pexpout"
    Warning (332126): Node "status[2]~18|pexpin"
    Warning (332126): Node "status[2]~28|[1]"
    Warning (332126): Node "status[2]~18|[1]"
Warning (332125): Found combinational loop of 5 nodes
    Warning (332126): Node "dataout[2]~42|pexpin"
    Warning (332126): Node "dataout[2]~42|dataout"
    Warning (332126): Node "dataout[2]~72|[0]"
    Warning (332126): Node "dataout[2]~72|pexpout"
    Warning (332126): Node "dataout[2]~42|[1]"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "buffer[1]~38|dataout"
    Warning (332126): Node "buffer[1]~38|[1]"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "dataout[1]~38|[1]"
    Warning (332126): Node "dataout[1]~38|dataout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "buffer[0]~34|dataout"
    Warning (332126): Node "buffer[0]~34|[1]"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "dataout[0]~34|[1]"
    Warning (332126): Node "dataout[0]~34|dataout"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.000      -252.000 as 
    Info (332119):   -12.000       -24.000 clk 
Info (332146): Worst-case hold slack is 5.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.000         0.000 as 
    Info (332119):     5.000         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.500      -189.000 as 
    Info (332119):    -4.500       -18.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 455 megabytes
    Info: Processing ended: Sun Jan 17 13:40:57 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


