/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.6.3. DO NOT MODIFY.
*/
module Fractran
    ( // Inputs
      input  clk // clock
    , input  rst // reset
    , input  en // enable
    , input [7:0] accumulator
    , input [7:0] fraction

      // Outputs
    , output wire  oe
    , output wire [7:0] scratch
    );
  wire [8:0] result;

  assign result = {1'b0,   8'b00000000};

  assign oe = result[8:8];

  assign scratch = result[7:0];


endmodule

