// Seed: 3619931237
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  assign module_1.id_0 = 0;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_4;
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri1  id_3,
    output tri0  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  always @(posedge -1 or(id_6)) begin : LABEL_0
    disable id_7;
  end
endmodule
