git clone --depth 1 --no-tags https://github.com/im-world/SystemVerilog-Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/501259100
git clone --depth 1 --no-tags https://github.com/adhyansuri/Pulse-Width-Modulator.git f:/verilog_sva_gh_scraper/data/full_repos/500984295
git clone --depth 1 --no-tags https://github.com/MichalBlk/fiona.git f:/verilog_sva_gh_scraper/data/full_repos/505067470
git clone --depth 1 --no-tags https://github.com/mehhdiii/RISC-V-5-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/493445911
git clone --depth 1 --no-tags https://github.com/behcetmuhammed/RISC-V-Tabanli-Islemci-Tasarimi.git f:/verilog_sva_gh_scraper/data/full_repos/492943179
git clone --depth 1 --no-tags https://github.com/JinsonWu/Digital_Circuit_and_System_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/494337065
git clone --depth 1 --no-tags https://github.com/yasho2249/ece593_project.git f:/verilog_sva_gh_scraper/data/full_repos/494660805
git clone --depth 1 --no-tags https://github.com/10RE/VE470-repo.git f:/verilog_sva_gh_scraper/data/full_repos/494884359
git clone --depth 1 --no-tags https://github.com/mio-19/uart.v.git f:/verilog_sva_gh_scraper/data/full_repos/496459172
git clone --depth 1 --no-tags https://github.com/djak1/Verifikacija.git f:/verilog_sva_gh_scraper/data/full_repos/496617188
git clone --depth 1 --no-tags https://github.com/AlExx1022/Pseudo-Random-Pattern.git f:/verilog_sva_gh_scraper/data/full_repos/492538923
git clone --depth 1 --no-tags https://github.com/a29712049/Hierarchical-Design-of-3-8-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/507739983
git clone --depth 1 --no-tags https://github.com/bolero021/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/510979489
git clone --depth 1 --no-tags https://github.com/hwcho1/test.git f:/verilog_sva_gh_scraper/data/full_repos/501520058
git clone --depth 1 --no-tags https://github.com/TatshSiow/HW4.git f:/verilog_sva_gh_scraper/data/full_repos/502251567
git clone --depth 1 --no-tags https://github.com/SangTruongTan/Lab3_RMIT.git f:/verilog_sva_gh_scraper/data/full_repos/492544963
git clone --depth 1 --no-tags https://github.com/siglabsoss/Daryl-Workspace.git f:/verilog_sva_gh_scraper/data/full_repos/512547247
git clone --depth 1 --no-tags https://github.com/marcotulio956/neuron.modelingIC.git f:/verilog_sva_gh_scraper/data/full_repos/518686894
git clone --depth 1 --no-tags https://github.com/xhulio11/HW-2-Project.git f:/verilog_sva_gh_scraper/data/full_repos/519285121
git clone --depth 1 --no-tags https://github.com/va1ery/clean_mhrd.git f:/verilog_sva_gh_scraper/data/full_repos/514747002
git clone --depth 1 --no-tags https://github.com/KevinPrakash/carry_save_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/514751126
git clone --depth 1 --no-tags https://github.com/DIPS6114/fifo_bfm_topology-.git f:/verilog_sva_gh_scraper/data/full_repos/516407247
git clone --depth 1 --no-tags https://github.com/QuocVDo/2UCIS-CPU-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/518628518
git clone --depth 1 --no-tags https://github.com/ngrabbs/arm_projects.git f:/verilog_sva_gh_scraper/data/full_repos/518813875
git clone --depth 1 --no-tags https://github.com/TDD-II-22/lab1-g03.git f:/verilog_sva_gh_scraper/data/full_repos/521834183
git clone --depth 1 --no-tags https://github.com/paptil9/edge_detector.git f:/verilog_sva_gh_scraper/data/full_repos/538253203
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_led_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/540050627
git clone --depth 1 --no-tags https://github.com/MIET-APS-Labs/RISC-V_based_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/540806779
git clone --depth 1 --no-tags https://github.com/dqgarcia/fpga-final.git f:/verilog_sva_gh_scraper/data/full_repos/509664374
git clone --depth 1 --no-tags https://github.com/zhwren/vcs.git f:/verilog_sva_gh_scraper/data/full_repos/509907803
git clone --depth 1 --no-tags https://github.com/imjp2020/System-Verilog-Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/529540779
git clone --depth 1 --no-tags https://github.com/wunonomei/test.git f:/verilog_sva_gh_scraper/data/full_repos/526509368
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab1.git f:/verilog_sva_gh_scraper/data/full_repos/534417234
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/simple-ready-valid-handshake-protocol-interface.git f:/verilog_sva_gh_scraper/data/full_repos/534487311
git clone --depth 1 --no-tags https://github.com/jayantjaiswal100/Car-Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/533908725
git clone --depth 1 --no-tags https://github.com/haseebnadeem/practice-sv.git f:/verilog_sva_gh_scraper/data/full_repos/533666841
git clone --depth 1 --no-tags https://github.com/anmehta4/Basic-Hardware-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/529366048
git clone --depth 1 --no-tags https://github.com/romantitovmephi/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/530193030
git clone --depth 1 --no-tags https://github.com/uw-acme/CERN_RD53B_SEE.git f:/verilog_sva_gh_scraper/data/full_repos/531678099
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/uart-transmitter-Tx-implementation-in-system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/536085633
git clone --depth 1 --no-tags https://github.com/nishtahir/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/535140653
git clone --depth 1 --no-tags https://github.com/RachelRachelRachelRachel/DigitalDesign-and-ComputerArchitecture-RSIC-V-Edition-Tony-s-example-and-practicing.git f:/verilog_sva_gh_scraper/data/full_repos/537374590
git clone --depth 1 --no-tags https://github.com/mohammed-nurulhoque/r55.git f:/verilog_sva_gh_scraper/data/full_repos/527315718
git clone --depth 1 --no-tags https://github.com/FPGA-James/common_lib.git f:/verilog_sva_gh_scraper/data/full_repos/522593043
git clone --depth 1 --no-tags https://github.com/arctic-marmoset/nebula.git f:/verilog_sva_gh_scraper/data/full_repos/504069824
git clone --depth 1 --no-tags https://github.com/taneroksuz/wolv-z4.git f:/verilog_sva_gh_scraper/data/full_repos/499518023
git clone --depth 1 --no-tags https://github.com/choiyeonwooo/QUIQCL.git f:/verilog_sva_gh_scraper/data/full_repos/495884555
git clone --depth 1 --no-tags https://github.com/kareemfarahat/32-bit-pipelined-ARM-processor.git f:/verilog_sva_gh_scraper/data/full_repos/494885514
git clone --depth 1 --no-tags https://github.com/SteveLRojas/NeonFox_DE1.git f:/verilog_sva_gh_scraper/data/full_repos/493479517
git clone --depth 1 --no-tags https://github.com/pantanag/Convolution-Accelerator-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/493700280
git clone --depth 1 --no-tags https://github.com/AlexNguyenJJ/ece111-hw6.git f:/verilog_sva_gh_scraper/data/full_repos/494707603
git clone --depth 1 --no-tags https://github.com/yoav-git/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/498336877
git clone --depth 1 --no-tags https://github.com/muzammil002/Verilog_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/498270014
git clone --depth 1 --no-tags https://github.com/qianlinxyc/clk_uvc.git f:/verilog_sva_gh_scraper/data/full_repos/504726717
git clone --depth 1 --no-tags https://github.com/sasonii/digitalsystems_tests_spring2022_ex2.git f:/verilog_sva_gh_scraper/data/full_repos/505038771
git clone --depth 1 --no-tags https://github.com/anhdv0/KTMT_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/508398046
git clone --depth 1 --no-tags https://github.com/tarun-prakash/PSD_CHIP_V2.git f:/verilog_sva_gh_scraper/data/full_repos/511281040
git clone --depth 1 --no-tags https://github.com/JamesEdgeley/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/518025460
git clone --depth 1 --no-tags https://github.com/versonforgit/learn-systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/513342791
git clone --depth 1 --no-tags https://github.com/diogoasilveira/LOAC-UFCG.git f:/verilog_sva_gh_scraper/data/full_repos/500879788
git clone --depth 1 --no-tags https://github.com/millfi/CPU-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/499444773
git clone --depth 1 --no-tags https://github.com/orzelAr3k/FPGA-procesor.git f:/verilog_sva_gh_scraper/data/full_repos/499472824
git clone --depth 1 --no-tags https://github.com/MrShelDie/Cordic.git f:/verilog_sva_gh_scraper/data/full_repos/500655305
git clone --depth 1 --no-tags https://github.com/c28504693/HW5-PRPG.git f:/verilog_sva_gh_scraper/data/full_repos/502341479
git clone --depth 1 --no-tags https://github.com/lixing865/FPGA_072.git f:/verilog_sva_gh_scraper/data/full_repos/500329707
git clone --depth 1 --no-tags https://github.com/PaulManriquez/MIPS-Monocycle-18-08-22.git f:/verilog_sva_gh_scraper/data/full_repos/526371709
git clone --depth 1 --no-tags https://github.com/tzchuen/sample-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/516480217
git clone --depth 1 --no-tags https://github.com/silicanet/opentitan.git f:/verilog_sva_gh_scraper/data/full_repos/511558129
git clone --depth 1 --no-tags https://github.com/luizademelo/TP-ISL-2022-1.git f:/verilog_sva_gh_scraper/data/full_repos/516413236
git clone --depth 1 --no-tags https://github.com/AP090/AtomicSoC.git f:/verilog_sva_gh_scraper/data/full_repos/520619798
git clone --depth 1 --no-tags https://github.com/ZongzeL/NPU_v2_work.git f:/verilog_sva_gh_scraper/data/full_repos/525139356
git clone --depth 1 --no-tags https://github.com/merajhasan88/jpegdecoder-systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/529305335
git clone --depth 1 --no-tags https://github.com/imjp2020/UVM-Learning.git f:/verilog_sva_gh_scraper/data/full_repos/529541383
git clone --depth 1 --no-tags https://github.com/Andrew-Makin/Frogger.git f:/verilog_sva_gh_scraper/data/full_repos/528643181
git clone --depth 1 --no-tags https://github.com/UandersonSilva/floating_point.git f:/verilog_sva_gh_scraper/data/full_repos/539005488
git clone --depth 1 --no-tags https://github.com/dh73/MaskMyBit.git f:/verilog_sva_gh_scraper/data/full_repos/532638997
git clone --depth 1 --no-tags https://github.com/PhenomIIX6/PhenomIIX6.git f:/verilog_sva_gh_scraper/data/full_repos/531349402
git clone --depth 1 --no-tags https://github.com/Moizali21/100-Days-Of-RTL---SV-.git f:/verilog_sva_gh_scraper/data/full_repos/533656709
git clone --depth 1 --no-tags https://github.com/Carlos12001/gray_code_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/540161934
git clone --depth 1 --no-tags https://github.com/nipulkumar-11/ivl_uvm_dir_wise.git f:/verilog_sva_gh_scraper/data/full_repos/540470062
git clone --depth 1 --no-tags https://github.com/Montuck/UART-Digital-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/540606941
git clone --depth 1 --no-tags https://github.com/Ckkyo/DPSK.git f:/verilog_sva_gh_scraper/data/full_repos/536845535
git clone --depth 1 --no-tags https://github.com/01fe21mve004/01FE21MVEOO4-ADLV.git f:/verilog_sva_gh_scraper/data/full_repos/535983600
git clone --depth 1 --no-tags https://github.com/IvanRenison/Practico1_arquitectura_de_computadoras__SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/529699906
git clone --depth 1 --no-tags https://github.com/MUBEENAUQI/Verilog_programs.git f:/verilog_sva_gh_scraper/data/full_repos/533911749
git clone --depth 1 --no-tags https://github.com/bwtinplace/bwtinplace.git f:/verilog_sva_gh_scraper/data/full_repos/530683530
git clone --depth 1 --no-tags https://github.com/reigenatk/385-week-5.git f:/verilog_sva_gh_scraper/data/full_repos/538190025
git clone --depth 1 --no-tags https://github.com/FTBF/ITA-BPM-firmware.git f:/verilog_sva_gh_scraper/data/full_repos/534720645
git clone --depth 1 --no-tags https://github.com/ALTair700/SV_For_Design.git f:/verilog_sva_gh_scraper/data/full_repos/535562494
git clone --depth 1 --no-tags https://github.com/JelluJane/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/506424627
git clone --depth 1 --no-tags https://github.com/poorvi01w/Car_Parking_system.git f:/verilog_sva_gh_scraper/data/full_repos/513930891
git clone --depth 1 --no-tags https://github.com/Atm06/Project_Traffic-lights-Simlator.git f:/verilog_sva_gh_scraper/data/full_repos/520351112
git clone --depth 1 --no-tags https://github.com/piyushagrawal4578/branching1.git f:/verilog_sva_gh_scraper/data/full_repos/523604527
git clone --depth 1 --no-tags https://github.com/kochaika/verilog-demo.git f:/verilog_sva_gh_scraper/data/full_repos/538961045
git clone --depth 1 --no-tags https://github.com/Aser-Abdelfatah/Single-Precision-Floating-Point-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/532398157
git clone --depth 1 --no-tags https://github.com/HITSZ-NSCSCC22/OpenSource-LA32-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/527475317
git clone --depth 1 --no-tags https://github.com/brucexi999/UBC-CPEN-211.git f:/verilog_sva_gh_scraper/data/full_repos/503050489
git clone --depth 1 --no-tags https://github.com/ptrvsrg/NSU-digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/496608562
git clone --depth 1 --no-tags https://github.com/kaz778/CNN_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/496111777
git clone --depth 1 --no-tags https://github.com/andrewboutros/npu-2.0.git f:/verilog_sva_gh_scraper/data/full_repos/520878031
