-- generated by newgenasym Thu Apr 09 17:15:33 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tlk3132zen is
    port (    
	AGND1:     IN     STD_LOGIC;    
	AGND10:    IN     STD_LOGIC;    
	AGND11:    IN     STD_LOGIC;    
	AGND12:    IN     STD_LOGIC;    
	AGND2:     IN     STD_LOGIC;    
	AGND3:     IN     STD_LOGIC;    
	AGND4:     IN     STD_LOGIC;    
	AGND5:     IN     STD_LOGIC;    
	AGND6:     IN     STD_LOGIC;    
	AGND7:     IN     STD_LOGIC;    
	AGND8:     IN     STD_LOGIC;    
	AGND9:     IN     STD_LOGIC;    
	AMUX0:     OUT    STD_LOGIC;    
	AMUX1:     OUT    STD_LOGIC;    
	AVDD1:     IN     STD_LOGIC;    
	AVDD2:     IN     STD_LOGIC;    
	AVDD3:     IN     STD_LOGIC;    
	AVDD4:     IN     STD_LOGIC;    
	AVDD5:     IN     STD_LOGIC;    
	AVDD6:     IN     STD_LOGIC;    
	AVDD7:     IN     STD_LOGIC;    
	AVDD8:     IN     STD_LOGIC;    
	AVDD9:     IN     STD_LOGIC;    
	CODE:      IN     STD_LOGIC;    
	CP_OUT:    OUT    STD_LOGIC;    
	DGND1:     IN     STD_LOGIC;    
	DGND10:    IN     STD_LOGIC;    
	DGND11:    IN     STD_LOGIC;    
	DGND12:    IN     STD_LOGIC;    
	DGND13:    IN     STD_LOGIC;    
	DGND14:    IN     STD_LOGIC;    
	DGND15:    IN     STD_LOGIC;    
	DGND16:    IN     STD_LOGIC;    
	DGND17:    IN     STD_LOGIC;    
	DGND18:    IN     STD_LOGIC;    
	DGND19:    IN     STD_LOGIC;    
	DGND2:     IN     STD_LOGIC;    
	DGND20:    IN     STD_LOGIC;    
	DGND21:    IN     STD_LOGIC;    
	DGND22:    IN     STD_LOGIC;    
	DGND23:    IN     STD_LOGIC;    
	DGND24:    IN     STD_LOGIC;    
	DGND25:    IN     STD_LOGIC;    
	DGND26:    IN     STD_LOGIC;    
	DGND27:    IN     STD_LOGIC;    
	DGND28:    IN     STD_LOGIC;    
	DGND29:    IN     STD_LOGIC;    
	DGND3:     IN     STD_LOGIC;    
	DGND30:    IN     STD_LOGIC;    
	DGND31:    IN     STD_LOGIC;    
	DGND32:    IN     STD_LOGIC;    
	DGND33:    IN     STD_LOGIC;    
	DGND4:     IN     STD_LOGIC;    
	DGND5:     IN     STD_LOGIC;    
	DGND6:     IN     STD_LOGIC;    
	DGND7:     IN     STD_LOGIC;    
	DGND8:     IN     STD_LOGIC;    
	DGND9:     IN     STD_LOGIC;    
	DVDD1:     IN     STD_LOGIC;    
	DVDD10:    IN     STD_LOGIC;    
	DVDD11:    IN     STD_LOGIC;    
	DVDD2:     IN     STD_LOGIC;    
	DVDD3:     IN     STD_LOGIC;    
	DVDD4:     IN     STD_LOGIC;    
	DVDD5:     IN     STD_LOGIC;    
	DVDD6:     IN     STD_LOGIC;    
	DVDD7:     IN     STD_LOGIC;    
	DVDD8:     IN     STD_LOGIC;    
	DVDD9:     IN     STD_LOGIC;    
	ENABLE:    IN     STD_LOGIC;    
	GPI1:      IN     STD_LOGIC;    
	GPO0:      OUT    STD_LOGIC;    
	GPO1:      OUT    STD_LOGIC;    
	GPO2:      OUT    STD_LOGIC;    
	GPO3:      OUT    STD_LOGIC;    
	GPO4:      OUT    STD_LOGIC;    
	MDC:       IN     STD_LOGIC;    
	MDIO:      INOUT  STD_LOGIC;    
	PLOOP:     IN     STD_LOGIC;    
	PRBS_EN:   IN     STD_LOGIC;    
	PRTAD0:    IN     STD_LOGIC;    
	PRTAD1:    IN     STD_LOGIC;    
	PRTAD2:    IN     STD_LOGIC;    
	PRTAD3:    IN     STD_LOGIC;    
	PRTAD4:    IN     STD_LOGIC;    
	RDN0:      IN     STD_LOGIC;    
	RDN1:      IN     STD_LOGIC;    
	RDP0:      IN     STD_LOGIC;    
	RDP1:      IN     STD_LOGIC;    
	REFCLK:    IN     STD_LOGIC;    
	REFCLKN:   INOUT  STD_LOGIC;    
	REFCLKP:   INOUT  STD_LOGIC;    
	RES1:      INOUT  STD_LOGIC;    
	RES3:      INOUT  STD_LOGIC;    
	RES4:      INOUT  STD_LOGIC;    
	\rst#\:    IN     STD_LOGIC;    
	RXC0:      OUT    STD_LOGIC;    
	RXC1:      OUT    STD_LOGIC;    
	RXC4:      OUT    STD_LOGIC;    
	RXC5:      OUT    STD_LOGIC;    
	RXCLK0:    OUT    STD_LOGIC;    
	RXCLK1:    OUT    STD_LOGIC;    
	RXD0:      OUT    STD_LOGIC;    
	RXD1:      OUT    STD_LOGIC;    
	RXD10:     OUT    STD_LOGIC;    
	RXD11:     OUT    STD_LOGIC;    
	RXD12:     OUT    STD_LOGIC;    
	RXD13:     OUT    STD_LOGIC;    
	RXD14:     OUT    STD_LOGIC;    
	RXD15:     OUT    STD_LOGIC;    
	RXD2:      OUT    STD_LOGIC;    
	RXD3:      OUT    STD_LOGIC;    
	RXD4:      OUT    STD_LOGIC;    
	RXD5:      OUT    STD_LOGIC;    
	RXD6:      OUT    STD_LOGIC;    
	RXD7:      OUT    STD_LOGIC;    
	RXD8:      OUT    STD_LOGIC;    
	RXD9:      OUT    STD_LOGIC;    
	SLOOP:     IN     STD_LOGIC;    
	SPEED0:    IN     STD_LOGIC;    
	SPEED1:    IN     STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDN0:      OUT    STD_LOGIC;    
	TDN1:      OUT    STD_LOGIC;    
	TDO:       OUT    STD_LOGIC;    
	TDP0:      OUT    STD_LOGIC;    
	TDP1:      OUT    STD_LOGIC;    
	TESTEN:    IN     STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	\trst#\:   IN     STD_LOGIC;    
	TST_OUT:   INOUT  STD_LOGIC;    
	TXC0:      IN     STD_LOGIC;    
	TXC1:      IN     STD_LOGIC;    
	TXC4:      IN     STD_LOGIC;    
	TXC5:      IN     STD_LOGIC;    
	TXCLK0:    IN     STD_LOGIC;    
	TXCLK1:    IN     STD_LOGIC;    
	TXD0:      IN     STD_LOGIC;    
	TXD1:      IN     STD_LOGIC;    
	TXD10:     IN     STD_LOGIC;    
	TXD11:     IN     STD_LOGIC;    
	TXD12:     IN     STD_LOGIC;    
	TXD13:     IN     STD_LOGIC;    
	TXD14:     IN     STD_LOGIC;    
	TXD15:     IN     STD_LOGIC;    
	TXD2:      IN     STD_LOGIC;    
	TXD3:      IN     STD_LOGIC;    
	TXD4:      IN     STD_LOGIC;    
	TXD5:      IN     STD_LOGIC;    
	TXD6:      IN     STD_LOGIC;    
	TXD7:      IN     STD_LOGIC;    
	TXD8:      IN     STD_LOGIC;    
	TXD9:      IN     STD_LOGIC;    
	VCO_TL_TST: IN     STD_LOGIC;    
	VDD_CML:   IN     STD_LOGIC;    
	VDD_PLL:   IN     STD_LOGIC;    
	VDDA_CP:   IN     STD_LOGIC;    
	VDDA_VCO:  IN     STD_LOGIC;    
	VDDD1:     IN     STD_LOGIC;    
	VDDD2:     IN     STD_LOGIC;    
	VDDD3:     IN     STD_LOGIC;    
	VDDD4:     IN     STD_LOGIC;    
	VDDM:      IN     STD_LOGIC;    
	VDDO1:     IN     STD_LOGIC;    
	VDDO2:     IN     STD_LOGIC;    
	VDDO3:     IN     STD_LOGIC;    
	VDDO4:     IN     STD_LOGIC;    
	VDDQ1:     IN     STD_LOGIC;    
	VDDQ10:    IN     STD_LOGIC;    
	VDDQ11:    IN     STD_LOGIC;    
	VDDQ12:    IN     STD_LOGIC;    
	VDDQ2:     IN     STD_LOGIC;    
	VDDQ3:     IN     STD_LOGIC;    
	VDDQ4:     IN     STD_LOGIC;    
	VDDQ5:     IN     STD_LOGIC;    
	VDDQ6:     IN     STD_LOGIC;    
	VDDQ7:     IN     STD_LOGIC;    
	VDDQ8:     IN     STD_LOGIC;    
	VDDQ9:     IN     STD_LOGIC;    
	VDDR1:     IN     STD_LOGIC;    
	VDDR2:     IN     STD_LOGIC;    
	VDDT1:     IN     STD_LOGIC;    
	VDDT2:     IN     STD_LOGIC;    
	VDDT3:     IN     STD_LOGIC;    
	VDDT4:     IN     STD_LOGIC;    
	VDDT5:     IN     STD_LOGIC;    
	VPP0:      IN     STD_LOGIC;    
	VPP1:      IN     STD_LOGIC;    
	VREF1:     IN     STD_LOGIC;    
	VREF2:     IN     STD_LOGIC;    
	VSS_CML:   IN     STD_LOGIC;    
	VSS_PLL:   IN     STD_LOGIC;    
	VSSA_CP:   IN     STD_LOGIC;    
	VSSA_VCO:  IN     STD_LOGIC;    
	VTUNE:     IN     STD_LOGIC);
end tlk3132zen;
