#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 20 11:51:48 2021
# Process ID: 8260
# Current directory: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --run_board_selection
# Log file: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log/vivado.log
# Journal file: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
update_compile_order -fileset sources_1
TE::hw_build_design -export_prebuilt
open_run impl_1
open_bd_design {E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd}
open_bd_design {E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:i2s_receiver:1.0 i2s_receiver_0
endgroup
set_property -dict [list CONFIG.C_DEPTH {1024}] [get_bd_cells i2s_receiver_0]
delete_bd_objs [get_bd_cells i2s_receiver_0]
