// Seed: 4058728731
module module_0;
  wire id_1 = id_1;
  module_2(
      id_1, id_1
  );
  tri0 id_4 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 module_1 = 1;
  timeunit 1ps;
  always force id_2 = id_7;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(id_1 or posedge 1) if (1) #1;
endmodule
