Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jan 24 15:53:25 2019
| Host         : Acer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   161 |
| Unused register locations in slices containing registers |   307 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             539 |          148 |
| No           | No                    | Yes                    |             113 |           32 |
| No           | Yes                   | No                     |              80 |           26 |
| Yes          | No                    | No                     |             806 |          204 |
| Yes          | No                    | Yes                    |             270 |          112 |
| Yes          | Yes                   | No                     |             853 |          246 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                        Enable Signal                                                                        |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0                                                                                      |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/all_pass_filter_0/U0/s_axis_tready_i_1_n_0                                                                                    |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                        |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                    |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst//i__n_0                                                                                       | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst//i___0_n_0                                                                                    | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                    |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/SystemReset_0/U0/delay[5]_i_2_n_0                                                                                                                  | system_i/SystemReset_0/U0/clear                                                                                                        |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                               | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                               | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                               | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                               | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/p_1_in[31]                                                                                        | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/p_1_in[23]                                                                                        | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/p_1_in[15]                                                                                        | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/p_1_in[7]                                                                                         | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                               | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                               | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                               | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                              | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |                4 |             11 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_0/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_1/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_2/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_3/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_4/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_8/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_7/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_6/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             | system_i/PWM_GENERATOR_5/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/all_pass_filter_0/U0/last_sample0                                                                                                                  |                                                                                                                                        |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_3/U0/clear                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_0/U0/clear                                                                                                      |                6 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_5/U0/clear                                                                                                      |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_2/U0/clear                                                                                                      |                6 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                6 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_1/U0/clear                                                                                                      |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_4/U0/clear                                                                                                      |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_7/U0/clear                                                                                                      |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_6/U0/clear                                                                                                      |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                        |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                           | system_i/PWM_GENERATOR_8/U0/clear                                                                                                      |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_tvalid                                                                                 | system_i/all_pass_filter_0/U0/s_axis_tready_i_1_n_0                                                                                    |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                        |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                        |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                        |                3 |             14 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                        |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                7 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                        |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0   |                                                                                                                                        |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                        |                6 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream1_samples_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream8_samples_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream8_samples_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream8_samples_reg_0_63_0_2_i_1_n_0                                                                                                |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream7_samples_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream7_samples_reg_0_63_0_2_i_1_n_0                                                                                                |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream6_samples_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream6_samples_reg_0_63_0_2_i_1_n_0                                                                                                |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream5_samples_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_1_n_0                                                                                                |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_1_n_0                                                                                                |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream1_samples_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream1_samples_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream5_samples_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream5_samples_reg_0_63_0_2_i_1_n_0                                                                                                |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream2_samples_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream2_samples_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream3_samples_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream2_samples_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream6_samples_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream3_samples_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream3_samples_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream4_samples_reg_0_63_0_2_i_1_n_0                                                                                                |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream4_samples_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream4_samples_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream3_samples_reg_0_63_0_2_i_1_n_0                                                                                                |                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/stream4_samples_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                        |                6 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                        |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                        |                8 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                        |                4 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                        |                6 |             28 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/count[31]_i_2_n_0                                                                                                                   | system_i/DelayUnit_0/U0/count[31]_i_1_n_0                                                                                              |                8 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                             | system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          |               17 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                        |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                        |                6 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                        |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             57 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/w_10                                                                                                                                |                                                                                                                                        |               12 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             |                                                                                                                                        |               32 |            106 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_1_n_0                                                                                                           | system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0                                                                                      |               62 |            140 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/w_10                                                                                                                                | system_i/DelayUnit_0/U0/w_1[31]_i_1_n_0                                                                                                |               56 |            192 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/DelayUnit_0/U0/r_10                                                                                                                                | system_i/DelayUnit_0/U0/r_1[31]_i_1_n_0                                                                                                |               63 |            224 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                             |                                                                                                                                        |              165 |            695 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 4      |                     6 |
| 6      |                     3 |
| 8      |                    37 |
| 10     |                     9 |
| 11     |                     1 |
| 12     |                    29 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    69 |
+--------+-----------------------+


