0.6
2019.2
Oct 24 2019
19:01:44
F:/Learning/CPU/GitHub/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1573094217,verilog,,,,glbl,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sim_1/new/basys_sim.v,1574231659,verilog,,,,basys_sim,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sim_1/new/cpu_sim.v,1573696499,verilog,,,,cpu_sim,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/7_SegLED.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/ALU.v,,SegLED,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/ALU.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Adder.v,,ALU,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Adder.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CLU.v,,Adder,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CLU.v,1574240984,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CPU.v,,CLU,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CPU.v,1573969702,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Extend.v,,CPU,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Extend.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v,,Extend,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v,1573971986,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Jump.v,,IRAM,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Jump.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/LeftShift_2.v,,Jump,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/LeftShift_2.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/MUX_4_r.v,,LeftShift_2,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/MUX_4_r.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Mux_2.v,,MUX_4_r,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Mux_2.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Mux_4.v,,Mux_2,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Mux_4.v,1573698221,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/PC.v,,Mux_4,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/PC.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/RAM.v,,PC,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/RAM.v,1573970389,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Register.v,,RAM,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Register.v,1573696499,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/basys3.v,,Register,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/basys3.v,1573969032,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/keyboard_clk.v,,basys3,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/keyboard_clk.v,1574231225,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/mux4_r2.v,,keyboard_clk,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/mux4_r2.v,1573697812,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/timeDiv.v,,mux4_r2,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/timeDiv.v,1573699884,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sim_1/new/basys_sim.v,,timeDiv,,,,,,,,
