Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon May 22 17:01:35 2023
| Host         : DESKTOP-ROOP1B8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  120         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (426)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 120 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (426)
--------------------------------------------------
 There are 426 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  448          inf        0.000                      0                  448           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           448 Endpoints
Min Delay           448 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.765ns  (logic 6.673ns (30.661%)  route 15.092ns (69.339%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.726 r  iExUnit/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.801     8.527    ifFetch/data0[2]
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.302     8.829 r  ifFetch/MEM_reg_0_31_0_0_i_4/O
                         net (fo=19, routed)          1.838    10.667    iMEM/MEM_reg_0_31_12_12/A2
    SLICE_X8Y23          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115    10.782 r  iMEM/MEM_reg_0_31_12_12/SP/O
                         net (fo=2, routed)           1.099    11.881    ifFetch/MemData[12]
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    12.005 r  ifFetch/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    12.005    idDecode/cat_OBUF[6]_inst_i_3_1
    SLICE_X7Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    12.222 r  idDecode/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.911    13.133    idDecode/digits[12]
    SLICE_X11Y21         LUT6 (Prop_lut6_I2_O)        0.299    13.432 r  idDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.328    15.760    idDecode/display/digit__29[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152    15.912 r  idDecode/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.114    18.026    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    21.765 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.765    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.582ns  (logic 6.649ns (30.807%)  route 14.933ns (69.193%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.726 r  iExUnit/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.801     8.527    ifFetch/data0[2]
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.302     8.829 r  ifFetch/MEM_reg_0_31_0_0_i_4/O
                         net (fo=19, routed)          1.838    10.667    iMEM/MEM_reg_0_31_12_12/A2
    SLICE_X8Y23          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115    10.782 r  iMEM/MEM_reg_0_31_12_12/SP/O
                         net (fo=2, routed)           1.099    11.881    ifFetch/MemData[12]
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    12.005 r  ifFetch/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    12.005    idDecode/cat_OBUF[6]_inst_i_3_1
    SLICE_X7Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    12.222 r  idDecode/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.911    13.133    idDecode/digits[12]
    SLICE_X11Y21         LUT6 (Prop_lut6_I2_O)        0.299    13.432 r  idDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.363    15.795    idDecode/display/digit__29[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.153    15.948 r  idDecode/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.920    17.868    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    21.582 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.582    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.315ns  (logic 6.672ns (31.301%)  route 14.643ns (68.699%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.726 r  iExUnit/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.801     8.527    ifFetch/data0[2]
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.302     8.829 r  ifFetch/MEM_reg_0_31_0_0_i_4/O
                         net (fo=19, routed)          1.838    10.667    iMEM/MEM_reg_0_31_12_12/A2
    SLICE_X8Y23          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115    10.782 r  iMEM/MEM_reg_0_31_12_12/SP/O
                         net (fo=2, routed)           1.099    11.881    ifFetch/MemData[12]
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    12.005 r  ifFetch/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    12.005    idDecode/cat_OBUF[6]_inst_i_3_1
    SLICE_X7Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    12.222 r  idDecode/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.911    13.133    idDecode/digits[12]
    SLICE_X11Y21         LUT6 (Prop_lut6_I2_O)        0.299    13.432 r  idDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.329    15.761    idDecode/display/digit__29[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152    15.913 r  idDecode/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664    17.577    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    21.315 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.315    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.221ns  (logic 6.435ns (30.325%)  route 14.786ns (69.675%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.726 r  iExUnit/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.801     8.527    ifFetch/data0[2]
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.302     8.829 r  ifFetch/MEM_reg_0_31_0_0_i_4/O
                         net (fo=19, routed)          1.838    10.667    iMEM/MEM_reg_0_31_12_12/A2
    SLICE_X8Y23          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115    10.782 r  iMEM/MEM_reg_0_31_12_12/SP/O
                         net (fo=2, routed)           1.099    11.881    ifFetch/MemData[12]
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    12.005 r  ifFetch/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    12.005    idDecode/cat_OBUF[6]_inst_i_3_1
    SLICE_X7Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    12.222 r  idDecode/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.911    13.133    idDecode/digits[12]
    SLICE_X11Y21         LUT6 (Prop_lut6_I2_O)        0.299    13.432 r  idDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.329    15.761    idDecode/display/digit__29[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124    15.885 r  idDecode/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807    17.692    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    21.221 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.221    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.137ns  (logic 6.410ns (30.327%)  route 14.727ns (69.673%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.726 r  iExUnit/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.801     8.527    ifFetch/data0[2]
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.302     8.829 r  ifFetch/MEM_reg_0_31_0_0_i_4/O
                         net (fo=19, routed)          1.838    10.667    iMEM/MEM_reg_0_31_12_12/A2
    SLICE_X8Y23          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115    10.782 r  iMEM/MEM_reg_0_31_12_12/SP/O
                         net (fo=2, routed)           1.099    11.881    ifFetch/MemData[12]
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    12.005 r  ifFetch/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    12.005    idDecode/cat_OBUF[6]_inst_i_3_1
    SLICE_X7Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    12.222 r  idDecode/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.911    13.133    idDecode/digits[12]
    SLICE_X11Y21         LUT6 (Prop_lut6_I2_O)        0.299    13.432 r  idDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.363    15.795    idDecode/display/digit__29[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124    15.919 r  idDecode/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714    17.633    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    21.137 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.137    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.087ns  (logic 6.441ns (30.546%)  route 14.646ns (69.454%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.726 r  iExUnit/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.801     8.527    ifFetch/data0[2]
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.302     8.829 r  ifFetch/MEM_reg_0_31_0_0_i_4/O
                         net (fo=19, routed)          1.838    10.667    iMEM/MEM_reg_0_31_12_12/A2
    SLICE_X8Y23          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115    10.782 f  iMEM/MEM_reg_0_31_12_12/SP/O
                         net (fo=2, routed)           1.099    11.881    ifFetch/MemData[12]
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    12.005 f  ifFetch/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    12.005    idDecode/cat_OBUF[6]_inst_i_3_1
    SLICE_X7Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    12.222 f  idDecode/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.911    13.133    idDecode/digits[12]
    SLICE_X11Y21         LUT6 (Prop_lut6_I2_O)        0.299    13.432 f  idDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.328    15.760    idDecode/display/digit__29[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124    15.884 r  idDecode/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    17.552    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.087 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.087    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.040ns  (logic 7.101ns (33.751%)  route 13.939ns (66.249%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.711 r  iExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.711    iExUnit/p_2_out_carry_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.933 r  iExUnit/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.991     8.924    ifFetch/data0[4]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.299     9.223 r  ifFetch/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          0.639     9.862    iMEM/MEM_reg_0_31_7_7/A4
    SLICE_X8Y21          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.591    10.454 f  iMEM/MEM_reg_0_31_7_7/SP/O
                         net (fo=2, routed)           0.691    11.145    ifFetch/MemData[7]
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.269 f  ifFetch/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    11.269    idDecode/cat_OBUF[6]_inst_i_2_2
    SLICE_X10Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    11.483 f  idDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.233    12.715    idDecode/digits[7]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.297    13.012 f  idDecode/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.503    15.515    idDecode/display/digit__29[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124    15.639 r  idDecode/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.881    17.520    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.040 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.040    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.898ns  (logic 4.047ns (25.456%)  route 11.851ns (74.544%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.711 r  iExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.711    iExUnit/p_2_out_carry_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.933 f  iExUnit/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.991     8.924    ifFetch/data0[4]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.299     9.223 f  ifFetch/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.551    10.774    ifFetch/PC_reg[0]_5
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124    10.898 r  ifFetch/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.641    11.539    ifFetch/plusOp_carry_i_13_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.663 r  ifFetch/plusOp_carry_i_7/O
                         net (fo=16, routed)          1.262    12.926    ifFetch/plusOp_carry_i_7_n_0
    SLICE_X3Y22          LUT3 (Prop_lut3_I2_O)        0.124    13.050 r  ifFetch/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    13.050    iExUnit/S[1]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.600 r  iExUnit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.600    iExUnit/plusOp_carry_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  iExUnit/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.714    iExUnit/plusOp_carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 r  iExUnit/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    13.837    iExUnit/plusOp_carry__1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.171 r  iExUnit/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.586    14.757    ifFetch/nextAdr__0[13]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.332    15.089 r  ifFetch/PC[13]_i_1/O
                         net (fo=1, routed)           0.809    15.898    ifFetch/nextAdr[13]
    SLICE_X3Y25          FDRE                                         r  ifFetch/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.125ns  (logic 4.028ns (26.631%)  route 11.097ns (73.369%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.711 r  iExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.711    iExUnit/p_2_out_carry_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.933 f  iExUnit/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.991     8.924    ifFetch/data0[4]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.299     9.223 f  ifFetch/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.551    10.774    ifFetch/PC_reg[0]_5
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124    10.898 r  ifFetch/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.641    11.539    ifFetch/plusOp_carry_i_13_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.663 r  ifFetch/plusOp_carry_i_7/O
                         net (fo=16, routed)          1.262    12.926    ifFetch/plusOp_carry_i_7_n_0
    SLICE_X3Y22          LUT3 (Prop_lut3_I2_O)        0.124    13.050 r  ifFetch/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    13.050    iExUnit/S[1]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.600 r  iExUnit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.600    iExUnit/plusOp_carry_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  iExUnit/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.714    iExUnit/plusOp_carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 r  iExUnit/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    13.837    iExUnit/plusOp_carry__1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.150 r  iExUnit/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.642    14.791    ifFetch/nextAdr__0[15]
    SLICE_X3Y26          LUT3 (Prop_lut3_I2_O)        0.334    15.125 r  ifFetch/PC[15]_i_3/O
                         net (fo=1, routed)           0.000    15.125    ifFetch/nextAdr[15]
    SLICE_X3Y26          FDRE                                         r  ifFetch/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.027ns  (logic 3.904ns (25.979%)  route 11.123ns (74.021%))
  Logic Levels:           14  (CARRY4=5 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[1]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ifFetch/PC_reg[1]/Q
                         net (fo=64, routed)          2.479     2.935    ifFetch/PC_reg_rep[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  ifFetch/RF_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.804     4.863    idDecode/RF_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.009 r  idDecode/RF_reg_r2_0_7_0_5/RAMA/O
                         net (fo=4, routed)           0.904     5.913    ifFetch/RD2[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.328     6.241 r  ifFetch/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.814     7.055    iExUnit/MEM_reg_0_31_0_0_i_2[0]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.711 r  iExUnit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.711    iExUnit/p_2_out_carry_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.933 f  iExUnit/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.991     8.924    ifFetch/data0[4]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.299     9.223 f  ifFetch/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.551    10.774    ifFetch/PC_reg[0]_5
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124    10.898 r  ifFetch/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.641    11.539    ifFetch/plusOp_carry_i_13_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.663 r  ifFetch/plusOp_carry_i_7/O
                         net (fo=16, routed)          1.262    12.926    ifFetch/plusOp_carry_i_7_n_0
    SLICE_X3Y22          LUT3 (Prop_lut3_I2_O)        0.124    13.050 r  ifFetch/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    13.050    iExUnit/S[1]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.600 r  iExUnit/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.600    iExUnit/plusOp_carry_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  iExUnit/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.714    iExUnit/plusOp_carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.048 r  iExUnit/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.677    14.724    ifFetch/nextAdr__0[9]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.303    15.027 r  ifFetch/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    15.027    ifFetch/nextAdr[9]
    SLICE_X3Y26          FDRE                                         r  ifFetch/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncerEn/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncerEn/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.900%)  route 0.129ns (50.100%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  debouncerEn/Q2_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debouncerEn/Q2_reg/Q
                         net (fo=2, routed)           0.129     0.257    debouncerEn/Q2
    SLICE_X0Y16          FDRE                                         r  debouncerEn/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncerEn/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncerEn/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  debouncerEn/Q1_reg/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncerEn/Q1_reg/Q
                         net (fo=1, routed)           0.118     0.259    debouncerEn/Q1
    SLICE_X0Y15          FDRE                                         r  debouncerEn/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncerRst/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncerRst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  debouncerRst/Q1_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncerRst/Q1_reg/Q
                         net (fo=1, routed)           0.170     0.311    debouncerRst/Q1_reg_n_0
    SLICE_X0Y15          FDRE                                         r  debouncerRst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncerRst/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncerRst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.555%)  route 0.188ns (59.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  debouncerRst/Q2_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debouncerRst/Q2_reg/Q
                         net (fo=2, routed)           0.188     0.316    debouncerRst/Q2
    SLICE_X0Y16          FDRE                                         r  debouncerRst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.436%)  route 0.169ns (47.564%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[2]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ifFetch/PC_reg[2]/Q
                         net (fo=64, routed)          0.169     0.310    ifFetch/PC_reg_rep[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.355 r  ifFetch/PC[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    ifFetch/nextAdr_0[2]
    SLICE_X3Y21          FDRE                                         r  ifFetch/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[0]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ifFetch/PC_reg[0]/Q
                         net (fo=67, routed)          0.181     0.322    ifFetch/PC_reg[0]_0[0]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.367 r  ifFetch/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    ifFetch/nextAdr_0[0]
    SLICE_X3Y21          FDRE                                         r  ifFetch/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE                         0.000     0.000 r  display/cnt_reg[10]/C
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[10]
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/cnt_reg[8]_i_1_n_5
    SLICE_X40Y22         FDRE                                         r  display/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE                         0.000     0.000 r  display/cnt_reg[2]/C
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[2]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/cnt_reg[0]_i_1_n_5
    SLICE_X40Y20         FDRE                                         r  display/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  display/cnt_reg[6]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[6]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/cnt_reg[4]_i_1_n_5
    SLICE_X40Y21         FDRE                                         r  display/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ifFetch/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ifFetch/PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.754%)  route 0.196ns (51.246%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  ifFetch/PC_reg[0]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ifFetch/PC_reg[0]/Q
                         net (fo=67, routed)          0.196     0.337    ifFetch/PC_reg[0]_0[0]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.382 r  ifFetch/PC[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    ifFetch/nextAdr_0[3]
    SLICE_X3Y21          FDRE                                         r  ifFetch/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------





