
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1731448                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486636                       # Number of bytes of host memory used
host_op_rate                                  2038714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1623.35                       # Real time elapsed on the host
host_tick_rate                              626364459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2810742482                       # Number of instructions simulated
sim_ops                                    3309541784                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1079217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2156999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 160407071                       # Number of branches fetched
system.switch_cpus.committedInsts           810742481                       # Number of instructions committed
system.switch_cpus.committedOps             952056227                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387178                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387178                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    301175619                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    297513273                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    116935109                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            37203179                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     822969666                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            822969666                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1291201635                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    720318021                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           168247842                       # Number of load instructions
system.switch_cpus.num_mem_refs             277503395                       # number of memory refs
system.switch_cpus.num_store_insts          109255553                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      47460664                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             47460664                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     60337521                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     35598553                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         595333784     62.53%     62.53% # Class of executed instruction
system.switch_cpus.op_class::IntMult         51118541      5.37%     67.90% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.90% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5537405      0.58%     68.48% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3662406      0.38%     68.87% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1507405      0.16%     69.03% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        4994148      0.52%     69.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      6010310      0.63%     70.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          841129      0.09%     70.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        5214797      0.55%     70.82% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           332928      0.03%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::MemRead        168247842     17.67%     88.52% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       109255553     11.48%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          952056248                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3743                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1088                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2338097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        37521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4676195                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38609                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1076005                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       176230                       # Transaction distribution
system.membus.trans_dist::CleanEvict           901535                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3228                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1076006                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1625922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1610310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3236232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3236232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     80768128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     79931136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    160699264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               160699264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1079234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1079234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1079234                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2284923421                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2263335386                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10226014665                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2317454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       483289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2955863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20643                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2317453                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7014286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7014292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    338579712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              338580224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1101057                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22557440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3439155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114474                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3396803     98.77%     98.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41264      1.20%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1088      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3439155                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2462151063                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4874928075                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     69435264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          69435392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     11332864                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       11332864                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       542463                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             542464                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        88538                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             88538                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     68287521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             68287647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      11145535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            11145535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      11145535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     68287521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            79433183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    177055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1079137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002921039100                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        10016                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        10016                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1966635                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            167120                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     542464                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     88538                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1084928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  177076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  5789                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            70413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           158592                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           147358                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           138110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            78524                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            37945                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            48080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            43394                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            38868                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            48307                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           41738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           38111                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           44984                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           66592                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           35847                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           42276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            41296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19856                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            12116                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            12904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             5954                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             9114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            10952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             5910                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5702                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5895                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            5848                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            6142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            7242                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6706                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            7136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           14259                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 21082856270                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5395695000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            41316712520                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19536.74                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38286.74                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  657726                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 108221                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.95                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               61.12                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1084928                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              177076                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 539701                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 539438                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  8350                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  8368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 10008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 10012                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 10018                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 10017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 10017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 10018                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 10017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 10016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 10019                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 10032                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 10034                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 10023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 10018                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 10016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 10016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 10016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       490223                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   163.996418                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   145.235307                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   117.764138                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11498      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       415373     84.73%     87.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        30248      6.17%     93.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        10516      2.15%     95.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         7143      1.46%     96.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         9216      1.88%     98.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5955      1.21%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          164      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          110      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       490223                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        10016                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    107.730531                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    95.875538                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    58.156790                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31            39      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63         1678     16.75%     17.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95         3695     36.89%     54.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127         2191     21.88%     75.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159          960      9.58%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191          504      5.03%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223          359      3.58%     94.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-255          229      2.29%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287          165      1.65%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-319           99      0.99%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-351           55      0.55%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-383           26      0.26%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-415           14      0.14%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-447            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-543            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        10016                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        10016                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.674920                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.658129                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.751337                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1649     16.46%     16.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              18      0.18%     16.64% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            8308     82.95%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              22      0.22%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              19      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        10016                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              69064896                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 370496                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               11330048                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               69435392                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            11332864                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       67.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       11.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    68.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    11.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.62                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016807222625                       # Total gap between requests
system.mem_ctrls0.avgGap                   1611416.80                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     69064768                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     11330048                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 67923149.568000048399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 11142765.945678986609                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1084926                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       177076                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  41316642520                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23543271128978                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38082.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 132955742.90                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   60.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1431691380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           760962015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2547002220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         307614600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    149633168670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    264447108960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      499393385445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       491.138573                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 686017832117                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 296836269291                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2068507980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1099434270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5158050240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         616492440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    268518990360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    164332564320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      522059877210                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       513.430395                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 424730621613                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 558123479795                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     68706432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          68706560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     11224576                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       11224576                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       536769                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             536770                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        87692                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             87692                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     67570737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             67570863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      11039037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            11039037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      11039037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     67570737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            78609900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    175360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1068825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002953975428                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         9913                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         9913                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1950384                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            165534                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     536770                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     87692                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1073540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  175384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  4713                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            69681                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           157926                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           148927                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           136254                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            78896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            42044                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            53605                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            39425                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            36877                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            41736                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40424                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           36458                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           43021                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           62364                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           37380                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           43809                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            40072                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            19888                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12286                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12690                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             6030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             9154                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            10874                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             6459                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5996                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            5778                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            6246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            7622                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            5714                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           14054                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 20779649239                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5344135000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            40820155489                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19441.55                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38191.55                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  650772                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 106708                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                60.89                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               60.85                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1073540                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              175384                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 534515                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 534312                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  8341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  8351                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  9901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  9906                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  9928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  9933                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  9919                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  9914                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       486689                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   163.609106                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   145.010267                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   117.109979                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11511      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       413041     84.87%     87.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        29322      6.02%     93.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        10591      2.18%     95.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         7098      1.46%     96.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         9113      1.87%     98.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5762      1.18%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          159      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           92      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       486689                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         9913                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    107.813074                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    95.217950                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    60.591163                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15             1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31           35      0.35%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47          452      4.56%      4.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63         1357     13.69%     18.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79         1846     18.62%     37.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95         1785     18.01%     55.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111         1248     12.59%     67.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127          820      8.27%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143          532      5.37%     81.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159          400      4.04%     85.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175          224      2.26%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191          208      2.10%     89.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207          190      1.92%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          149      1.50%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239          151      1.52%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255          113      1.14%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271           96      0.97%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287           83      0.84%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303           56      0.56%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319           50      0.50%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335           35      0.35%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351           31      0.31%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367           18      0.18%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383           13      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399            4      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::400-415            7      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-431            7      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::432-447            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-463            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         9913                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         9913                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.688187                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.672055                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.736130                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1563     15.77%     15.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              10      0.10%     15.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            8309     83.82%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              17      0.17%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              14      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         9913                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              68404928                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 301632                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               11221952                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               68706560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            11224576                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       67.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       11.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    67.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    11.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.61                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016806686780                       # Total gap between requests
system.mem_ctrls1.avgGap                   1628292.33                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     68404800                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     11221952                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 67274090.627063706517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 11036456.737839432433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1073538                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       175384                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  40820085489                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23598922419790                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38023.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 134555731.54                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   60.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1381004520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           734021310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2442372660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         302185800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    148065090120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    265766776800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      498957288810                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       490.709685                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 689455552467                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 293398548941                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2093962080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1112963445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5189052120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         613104660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    268708385400                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    164173201920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      522156507225                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       513.525428                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 424316595614                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 558537505794                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1258864                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1258864                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1258864                       # number of overall hits
system.l2.overall_hits::total                 1258864                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1079232                       # number of demand (read+write) misses
system.l2.demand_misses::total                1079234                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1079232                       # number of overall misses
system.l2.overall_misses::total               1079234                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       172638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  95854380540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95854553178                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       172638                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  95854380540                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95854553178                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2338096                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2338098                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2338096                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2338098                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.461586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.461586                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.461586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.461586                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        86319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88817.214964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88817.210334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        86319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88817.214964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88817.210334                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              176230                       # number of writebacks
system.l2.writebacks::total                    176230                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1079232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1079234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1079232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1079234                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       155370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  86631566694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  86631722064                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       155370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  86631566694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  86631722064                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.461586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.461586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.461586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.461586                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80271.495558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80271.490765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80271.495558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80271.490765                       # average overall mshr miss latency
system.l2.replacements                        1101057                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       307059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           307059                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       307059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       307059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17415                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3228                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    284936100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     284936100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.156373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.156373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88270.167286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88270.167286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    257260483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    257260483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.156373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.156373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79696.556072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79696.556072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       172638                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       172638                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        86319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        86319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       155370                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       155370                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77685                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1241449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1241449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1076004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1076004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  95569444440                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  95569444440                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2317453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2317453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.464305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.464305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88818.856101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88818.856101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1076004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1076004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  86374306211                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  86374306211                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.464305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.464305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80273.220370                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80273.220370                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     4667009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1102081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.234724                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.337090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.092060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   993.569864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.970283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          586                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75860289                       # Number of tag accesses
system.l2.tags.data_accesses                 75860289                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    810742501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2811031799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    810742501                       # number of overall hits
system.cpu.icache.overall_hits::total      2811031799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       176808                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       176808                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       176808                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       176808                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    810742503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2811032724                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    810742503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2811032724                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        88404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   191.143784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        88404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   191.143784                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       175140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       175140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       175140                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       175140                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87570                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    810742501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2811031799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       176808                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       176808                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    810742503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2811032724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        88404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   191.143784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       175140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       175140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87570                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2811032724                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3038954.296216                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.591282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.335903                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      109630277161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     109630277161                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    269961844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        936203912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    269961844                       # number of overall hits
system.cpu.dcache.overall_hits::total       936203912                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2336217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7925685                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2336217                       # number of overall misses
system.cpu.dcache.overall_misses::total       7925685                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 111755557563                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 111755557563                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 111755557563                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 111755557563                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    272298061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    944129597                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    272298061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    944129597                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47836.120345                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14100.428867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47836.120345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14100.428867                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1255404                       # number of writebacks
system.cpu.dcache.writebacks::total           1255404                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2336217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2336217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2336217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2336217                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 109807153419                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 109807153419                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 109807153419                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 109807153419                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002474                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002474                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 47002.120702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47002.120702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 47002.120702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47002.120702                       # average overall mshr miss latency
system.cpu.dcache.replacements                7932241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    163723017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       566018589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2315574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7544712                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 111275077653                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111275077653                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    166038591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    573563301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48055.073020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14748.750867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2315574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2315574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 109343889771                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 109343889771                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47221.073380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47221.073380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    106238827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      370185323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       380973                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    480479910                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    480479910                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    106259470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    370566296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 23275.682314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1261.191502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    463263648                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    463263648                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22441.682314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22441.682314                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      2994599                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8922407                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6813                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     20587290                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20587290                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      2996478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      8929220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000627                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000763                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10956.514103                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3021.765742                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19020204                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19020204                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000627                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10122.514103                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10122.514103                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      2996478                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8929220                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      2996478                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8929220                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           961988036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7932497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.271781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.047136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.952164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30791549681                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30791549681                       # Number of data accesses

---------- End Simulation Statistics   ----------
