Model {
  Name			  "simu_lwr_rig_essentiels"
  Version		  8.1
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.318"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [-8.0, -8.0, 1216.0, 1896.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1166.0, 1722.0]
	ZoomFactor		[1.2858757062146891]
	Offset			[654.1124780316344, -363.08260105448159]
      }
    }
  }
  Created		  "Fri Feb 04 17:21:42 2011"
  Creator		  "maxime"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "adminuser"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Nov 18 16:44:47 2014"
  RTWModifiedTimeStamp	  338229625
  ModelVersionFormat	  "1.%<AutoIncrement:318>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "simu_lwr_rig_essentiels"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "simu_lwr_rig_essentiels"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.13.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.13.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.13.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.13.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.13.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.13.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.13.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C++"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "On"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Code Generation"
      ConfigPrmDlgPosition     [ 202, 57, 1079, 662 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    18
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      DigitalClock
      SampleTime	      "1"
    }
    Block {
      BlockType		      DiscreteFilter
      NumeratorSource	      "Dialog"
      Numerator		      "[1]"
      DenominatorSource	      "Dialog"
      Denominator	      "[1 0.5]"
      InitialStatesSource     "Dialog"
      InitialStates	      "0"
      InputProcessing	      "Elements as channels (sample based)"
      ExternalReset	      "None"
      InitialDenominatorStates "0"
      FilterStructure	      "Direct form II"
      SampleTime	      "-1"
      a0EqualsOne	      off
      NumCoefMin	      "[]"
      NumCoefMax	      "[]"
      DenCoefMin	      "[]"
      DenCoefMax	      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      StateDataTypeStr	      "Inherit: Same as input"
      MultiplicandDataTypeStr "Inherit: Same as input"
      NumCoefDataTypeStr      "Inherit: Inherit via internal rule"
      DenCoefDataTypeStr      "Inherit: Inherit via internal rule"
      NumProductDataTypeStr   "Inherit: Inherit via internal rule"
      DenProductDataTypeStr   "Inherit: Inherit via internal rule"
      NumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      DenAccumDataTypeStr     "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Integration: Forward Euler"
      gainval		      "1.0"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      InitialConditionMode    "State and output"
      SampleTime	      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      IgnoreLimit	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      FromWorkspace
      VariableName	      "simulink_input"
      OutDataTypeStr	      "Inherit: auto"
      SampleTime	      "-1"
      Interpolate	      on
      ZeroCross		      off
      OutputAfterFinalValue   "Extrapolation"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      SaveFormat	      "Array"
      FixptAsFi		      off
      NumInputs		      "1"
    }
    Block {
      BlockType		      UnitDelay
      InitialCondition	      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
      HasFrameUpgradeWarning  on
    }
  }
  System {
    Name		    "simu_lwr_rig_essentiels"
    Location		    [-8, -8, 1208, 1888]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "129"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "301"
    Block {
      BlockType		      DigitalClock
      Name		      "Digital Clock"
      SID		      "2"
      Position		      [1325, 58, 1390, 82]
      ZOrder		      -2
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      16
      SampleTime	      "tec"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "Ic md10"
      SID		      "119"
      Ports		      [1]
      Position		      [1480, 130, 1550, 160]
      ZOrder		      51
      ForegroundColor	      "red"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      16
      VariableName	      "qs"
      MaxDataPoints	      "inf"
      SampleTime	      "tec"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "Ic md3"
      SID		      "8"
      Ports		      [1]
      Position		      [1480, 55, 1550, 85]
      ZOrder		      -8
      ForegroundColor	      "red"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      16
      VariableName	      "ts"
      MaxDataPoints	      "inf"
      SampleTime	      "tec"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "Ic md4"
      SID		      "294"
      Ports		      [1]
      Position		      [1310, 387, 1420, 423]
      ZOrder		      99
      ForegroundColor	      "red"
      NamePlacement	      "alternate"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      16
      VariableName	      "taus"
      MaxDataPoints	      "inf"
      SampleTime	      "tec"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "Ic md5"
      SID		      "117"
      Ports		      [1]
      Position		      [1480, 190, 1550, 220]
      ZOrder		      53
      ForegroundColor	      "red"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      16
      VariableName	      "qds"
      MaxDataPoints	      "inf"
      SampleTime	      "tec"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "Ic md6"
      SID		      "118"
      Ports		      [1]
      Position		      [1480, 250, 1550, 280]
      ZOrder		      52
      ForegroundColor	      "red"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      16
      VariableName	      "qdds"
      MaxDataPoints	      "inf"
      SampleTime	      "tec"
    }
    Block {
      BlockType		      SubSystem
      Name		      "LWR MDD FULL"
      SID		      "157"
      Ports		      [1, 3]
      Position		      [1305, 114, 1430, 296]
      ZOrder		      66
      ForegroundColor	      "blue"
      BackgroundColor	      "blue"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"LWR MDD FULL"
	Location		[-8, -8, 1208, 1888]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"175"
	Block {
	  BlockType		  Inport
	  Name			  "tau"
	  SID			  "158"
	  Position		  [95, 123, 125, 137]
	  ZOrder		  9
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator"
	  SID			  "159"
	  Ports			  [1, 1]
	  Position		  [410, 136, 440, 264]
	  ZOrder		  7
	  InitialCondition	  "qd0"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator1"
	  SID			  "160"
	  Ports			  [1, 1]
	  Position		  [505, 137, 535, 263]
	  ZOrder		  8
	  InitialCondition	  "q0"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "MDD LWR RIG ESS"
	  SID			  "161"
	  Ports			  [3, 1]
	  Position		  [165, 94, 285, 306]
	  ZOrder		  13
	  LibraryVersion	  "1.32"
	  ErrorFcn		  "Stateflow.Translate.translate"
	  PermitHierarchicalResolution "ExplicitOnly"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  SFBlockType		  "MATLAB Function"
	  System {
	    Name		    "MDD LWR RIG ESS"
	    Location		    [223, 338, 826, 833]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "27"
	    Block {
	      BlockType		      Inport
	      Name		      "tau"
	      SID		      "161::26"
	      Position		      [20, 101, 40, 119]
	      ZOrder		      11
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "qs"
	      SID		      "161::21"
	      Position		      [20, 136, 40, 154]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "qds"
	      SID		      "161::22"
	      Position		      [20, 171, 40, 189]
	      ZOrder		      8
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      "161::19"
	      Ports		      [1, 1]
	      Position		      [270, 230, 320, 270]
	      ZOrder		      5
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      S-Function
	      Name		      " SFunction "
	      SID		      "161::18"
	      Tag		      "Stateflow S-Function simu_lwr_rig_essentiels 2"
	      Ports		      [3, 2]
	      Position		      [180, 115, 230, 195]
	      ZOrder		      4
	      FunctionName	      "sf_sfun"
	      Parameters	      "fc1,fc2,fc3,fc4,fc5,fc6,fc7,fv1,fv2,fv3,fv4,fv5,fv6,fv7,g3,ia3,ia4,ia5,ia6,ia7,my2,my4,my5,my"
	      "6,rl3,rl5,xx2,xx4,zz1,zz2,zz4"
	      PortCounts	      "[3 2]"
	      EnableBusSupport	      on
	      Port {
		PortNumber		2
		Name			"qdds"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      "161::20"
	      Position		      [460, 241, 480, 259]
	      ZOrder		      6
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "qdds"
	      SID		      "161::5"
	      Position		      [460, 101, 480, 119]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "tau"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "qs"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "qds"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      Name		      "qdds"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      2
	      DstBlock		      "qdds"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "qs"
	  SID			  "162"
	  Position		  [600, 88, 630, 102]
	  ZOrder		  10
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qds"
	  SID			  "163"
	  Position		  [505, 88, 535, 102]
	  ZOrder		  11
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "qdds"
	  SID			  "164"
	  Position		  [410, 88, 440, 102]
	  ZOrder		  12
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [24, 0]
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "qds"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 135; -342, 0; 0, -65]
	    DstBlock		    "MDD LWR RIG ESS"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Integrator1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integrator1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 157; -452, 0; 0, -157]
	    DstBlock		    "MDD LWR RIG ESS"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "qs"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "tau"
	  SrcPort		  1
	  DstBlock		  "MDD LWR RIG ESS"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MDD LWR RIG ESS"
	  SrcPort		  1
	  Points		  [90, 0]
	  Branch {
	    DstBlock		    "Integrator"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "qdds"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PID "
      SID		      "262"
      Ports		      [4, 1]
      Position		      [1040, 91, 1180, 314]
      ZOrder		      91
      ForegroundColor	      "darkGreen"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"PID "
	Location		[-8, -8, 1208, 1888]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"175"
	Block {
	  BlockType		  Inport
	  Name			  "qdr"
	  SID			  "265"
	  Position		  [375, 485, 405, 500]
	  ZOrder		  93
	  BlockRotation		  270
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "qr"
	  SID			  "264"
	  Position		  [375, 240, 405, 255]
	  ZOrder		  92
	  BlockRotation		  270
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "q"
	  SID			  "263"
	  Position		  [20, 270, 35, 300]
	  ZOrder		  91
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "antiwindup"
	  SID			  "271"
	  Position		  [335, 155, 350, 185]
	  ZOrder		  95
	  NamePlacement		  "alternate"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  " Filter"
	  SID			  "243"
	  Ports			  [1, 1]
	  Position		  [180, 417, 240, 453]
	  ZOrder		  83
	  InputPortMap		  "u0"
	  Numerator		  "[0.5 0.5]"
	  Denominator		  "[1]"
	  SampleTime		  "tec"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  SID			  "256"
	  Ports			  [3, 1]
	  Position		  [650, 350, 670, 370]
	  ZOrder		  85
	  ShowName		  off
	  FontSize		  14
	  IconShape		  "round"
	  Inputs		  "+++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add2"
	  SID			  "272"
	  Ports			  [2, 1]
	  Position		  [525, 350, 545, 370]
	  ZOrder		  96
	  ShowName		  off
	  FontSize		  14
	  IconShape		  "round"
	  Inputs		  "++|"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add4"
	  SID			  "260"
	  Ports			  [2, 1]
	  Position		  [380, 275, 400, 295]
	  ZOrder		  89
	  ShowName		  off
	  FontSize		  14
	  IconShape		  "round"
	  Inputs		  "+-|"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add5"
	  SID			  "261"
	  Ports			  [2, 1]
	  Position		  [380, 425, 400, 445]
	  ZOrder		  90
	  ShowName		  off
	  FontSize		  14
	  IconShape		  "round"
	  Inputs		  "|-+"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "Discrete Derivateur"
	  SID			  "230"
	  Ports			  [1, 1]
	  Position		  [280, 417, 340, 453]
	  ZOrder		  81
	  InputPortMap		  "u0"
	  Numerator		  "[1 -1]"
	  Denominator		  "[tec]"
	  SampleTime		  "tec"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Discrete-Time\nIntegrator"
	  SID			  "229"
	  Ports			  [1, 1]
	  Position		  [455, 344, 490, 376]
	  ZOrder		  80
	  IntegratorMethod	  "Integration: Backward Euler"
	  SampleTime		  "tec"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "delay, évite l'algebric loop"
	  SID			  "295"
	  Position		  [435, 135, 470, 205]
	  ZOrder		  97
	  InitialCondition	  "[ 0 0 0 0 0 0 0 ]"
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "tec"
	}
	Block {
	  BlockType		  Gain
	  Name			  "derivate"
	  SID			  "259"
	  Position		  [575, 420, 605, 450]
	  ZOrder		  88
	  Gain			  "kd"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "integral"
	  SID			  "258"
	  Position		  [575, 345, 605, 375]
	  ZOrder		  87
	  Gain			  "ki"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "proportionnal"
	  SID			  "257"
	  Position		  [575, 270, 605, 300]
	  ZOrder		  86
	  Gain			  "kp"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "tau"
	  SID			  "266"
	  Position		  [715, 353, 745, 367]
	  ZOrder		  94
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "proportionnal"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Add1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "tau"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "q"
	  SrcPort		  1
	  Points		  [112, 0]
	  Branch {
	    Points		    [0, 150]
	    DstBlock		    " Filter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Add4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Add4"
	  SrcPort		  1
	  Points		  [22, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Discrete-Time\nIntegrator"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "proportionnal"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  " Filter"
	  SrcPort		  1
	  DstBlock		  "Discrete Derivateur"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "derivate"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Add1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Discrete Derivateur"
	  SrcPort		  1
	  DstBlock		  "Add5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "integral"
	  SrcPort		  1
	  DstBlock		  "Add1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add5"
	  SrcPort		  1
	  DstBlock		  "derivate"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "qdr"
	  SrcPort		  1
	  DstBlock		  "Add5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "qr"
	  SrcPort		  1
	  DstBlock		  "Add4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add2"
	  SrcPort		  1
	  DstBlock		  "integral"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Discrete-Time\nIntegrator"
	  SrcPort		  1
	  DstBlock		  "Add2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay, évite l'algebric loop"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "Add2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "antiwindup"
	  SrcPort		  1
	  DstBlock		  "delay, évite l'algebric loop"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay1"
      SID		      "153"
      Position		      [1210, 188, 1245, 222]
      ZOrder		      58
      ForegroundColor	      "darkGreen"
      InitialCondition	      "[ 0 0 0 0 0 0 0 ]"
      InputProcessing	      "Elements as channels (sample based)"
      SampleTime	      "tec"
    }
    Block {
      BlockType		      FromWorkspace
      Name		      "qdg"
      SID		      "155"
      Position		      [665, 106, 775, 134]
      ZOrder		      62
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      16
      VariableName	      "[t qdr]"
      SampleTime	      "tec"
    }
    Block {
      BlockType		      FromWorkspace
      Name		      "qr"
      SID		      "156"
      Position		      [665, 161, 775, 189]
      ZOrder		      50
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      16
      VariableName	      "[t qr]"
      SampleTime	      "tec"
    }
    Block {
      BlockType		      Constant
      Name		      "zero"
      SID		      "301"
      Position		      [975, 270, 1005, 300]
      ZOrder		      102
      Value		      "zeros(1,7)"
      SampleTime	      "Inf"
    }
    Line {
      SrcBlock		      "Digital Clock"
      SrcPort		      1
      DstBlock		      "Ic md3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "LWR MDD FULL"
      SrcPort		      2
      DstBlock		      "Ic md5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "LWR MDD FULL"
      SrcPort		      3
      DstBlock		      "Ic md6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unit Delay1"
      SrcPort		      1
      Points		      [23, 0]
      Branch {
	Points			[0, 200]
	DstBlock		"Ic md4"
	DstPort			1
      }
      Branch {
	DstBlock		"LWR MDD FULL"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "qdg"
      SrcPort		      1
      DstBlock		      "PID "
      DstPort		      1
    }
    Line {
      SrcBlock		      "LWR MDD FULL"
      SrcPort		      1
      Points		      [29, 0]
      Branch {
	DstBlock		"Ic md10"
	DstPort			1
      }
      Branch {
	Points			[0, 413; -768, 0; 0, -328]
	DstBlock		"PID "
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "qr"
      SrcPort		      1
      DstBlock		      "PID "
      DstPort		      2
    }
    Line {
      SrcBlock		      "zero"
      SrcPort		      1
      DstBlock		      "PID "
      DstPort		      4
    }
    Line {
      SrcBlock		      "PID "
      SrcPort		      1
      DstBlock		      "Unit Delay1"
      DstPort		      1
    }
  }
}
# Finite State Machines
#
#    Stateflow Version 7.6 (R2013a) dated Jan 19 2013, 14:32:20
#
#

Stateflow {
  machine {
    id			    1
    name		    "simu_lwr_rig_essentiels"
    created		    "02-Apr-2013 19:02:48"
    isLibrary		    0
    firstTarget		    42
    sfVersion		    76014001.0015
  }
  chart {
    id			    2
    name		    "LWR MDD FULL/MDD LWR RIG ESS"
    windowPosition	    [357.331 483.407 167 391]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1280 1024 1.041050272174191]
    treeNode		    [0 3 0 0]
    firstTransition	    40
    firstJunction	    39
    viewObj		    2
    visible		    1
    machine		    1
    subviewS {
    }
    ssIdHighWaterMark	    167
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    4
    chartFileNumber	    2
    disableImplicitCasting  1
    eml {
      name		      "lwr_mdd_rig_ess"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "%    lwr 4+ irccyn (version rigide -paramètres essentiels seulements-)\n%    copyright (c) 2014 b"
      "y irccyn, anthony jubien (anthony.jubien@irccyn.ec-nantes.fr)\n%    creation: 1.0  date: 18/11/14   anthony jubi"
      "en\n%    revision: 	    date: 18/11/14   anthony jubien\n%    nécessite la toolbox matlab coder et visual studio"
      " pour convertir en .c/.mex function\n%    !!divulgation/distribution sans l'accord de l'auteur prohibée!!\n\nfun"
      "ction qdds = lwr_mdd_rig_ess(tau, qs, qds, rl3 , rl5 , g3 , fv1,fc1,fv2,fc2,ia3,fv3,fc3,ia4,fv4,fc4,ia5,fv5,fc5,"
      "ia6,fv6,fc6,ia7,fv7,fc7,zz1,xx2,zz2,my2,xx4,zz4,my4,my5,my6)\n\nd2spi = 0.63661977236758134307553505349006 ; % ="
      " 2/pi\nta = 100 ; \n% sign(X) remplacé par d2spi*atan(ta*(X) pour éviter les instabilités numériques du passage "
      "par 0\n\n%positions\nq1   = qs(1) ;\nq2   = qs(2) ;\nq3   = qs(3) ;\nq4   = qs(4) ;\nq5   = qs(5) ;\nq6   = qs(6"
      ") ;\nq7   = qs(7) ;\n\n%vitesses\nqd1   = qds(1) ;\nqd2   = qds(2) ;\nqd3   = qds(3) ;\nqd4   = qds(4) ;\nqd5   "
      "= qds(5) ;\nqd6   = qds(6) ;\nqd7   = qds(7) ;\n\n%couples moteurs\ngam1   = tau(1) ;\ngam2   = tau(2) ;\ngam3  "
      " = tau(3) ;\ngam4   = tau(4) ;\ngam5   = tau(5) ;\ngam6   = tau(6) ;\ngam7   = tau(7) ;\n\n% modèle dynamique di"
      "rect du kuka lwr (paramètres essentiels seulements)\n% calculés par symoro+\n\ns2=sin(q2);\nc2=cos(q2);\ns3=sin("
      "q3);\nc3=cos(q3);\ns4=sin(q4);\nc4=cos(q4);\ns5=sin(q5);\nc5=cos(q5);\ns6=sin(q6);\nc6=cos(q6);\nwi12=qd1.*s2;\n"
      "wi22=c2.*qd1;\nwi13=-(qd2.*s3) + c3.*wi12;\nwi23=-(c3.*qd2) - s3.*wi12;\nw33=qd3 + wi22;\njpr113=-(rl3.*s3);\njp"
      "r133=-(c3.*rl3);\njpr213=-(c3.*rl3);\njpr233=rl3.*s3;\nwi14=-(s4.*w33) + c4.*wi13;\nwi24=-(c4.*w33) - s4.*wi13;\n"
      "w34=qd4 + wi23;\nwi15=s5.*w34 + c5.*wi14;\nwi25=c5.*w34 - s5.*wi14;\nw35=qd5 - wi24;\njpr115=-(rl5.*s5);\njpr135"
      "=c5.*rl5;\njpr215=-(c5.*rl5);\njpr235=-(rl5.*s5);\nwi16=s6.*w35 + c6.*wi15;\nwi26=c6.*w35 - s6.*wi15;\nw36=qd6 -"
      " wi25;\njw12=wi12.*xx2;\njw32=qd2.*zz2;\nkw12=jw32.*wi22;\nkw22=jw12.*qd2 - jw32.*wi12;\nkw32=-(jw12.*wi22);\nwq"
      "12=qd2.*wi22;\nwq22=-(qd2.*wi12);\nwq13=qd3.*wi23;\nwq23=-(qd3.*wi13);\nlw13=-(qd2.*rl3.*s3.*wi22) + c3.*rl3.*wi"
      "12.*wi22;\nlw23=-(c3.*qd2.*rl3.*wi22) - rl3.*s3.*wi12.*wi22;\nlw33=-(qd2.^2.*rl3) - rl3.*wi12.^2;\njw14=wi14.*xx"
      "4;\njw34=w34.*zz4;\nkw14=jw34.*wi24;\nkw24=jw14.*w34 - jw34.*wi14;\nkw34=-(jw14.*wi24);\nsw14=my4.*wi14.*wi24;\n"
      "sw24=-(my4.*w34.^2) - my4.*wi14.^2;\nsw34=my4.*w34.*wi24;\nwq14=qd4.*wi24;\nwq24=-(qd4.*wi14);\nsw15=my5.*wi15.*"
      "wi25;\nsw25=-(my5.*w35.^2) - my5.*wi15.^2;\nsw35=my5.*w35.*wi25;\nwq15=qd5.*wi25;\nwq25=-(qd5.*wi15);\nlw15=-(rl"
      "5.*s5.*w34.*wi24) - c5.*rl5.*wi14.*wi24;\nlw25=-(c5.*rl5.*w34.*wi24) + rl5.*s5.*wi14.*wi24;\nlw35=-(rl5.*w34.^2)"
      " - rl5.*wi14.^2;\nsw16=my6.*wi16.*wi26;\nsw26=-(my6.*w36.^2) - my6.*wi16.^2;\nsw36=my6.*w36.*wi26;\nwq16=qd6.*wi"
      "26;\njd7=1./ia7;\ngw7=gam7 - fv7.*qd7 - fc7.*d2spi*atan(ta*(qd7));\njd6=1./ia6;\nju46=-(jd6.*my6);\ngw6=gam6 - f"
      "v6.*qd6 - fc6.*d2spi*atan(ta*(qd6));\ngk446=ju46.*my6;\nng66=my6.*wq16;\nvs46=gw6.*ju46;\nap46=sw16 + vs46;\nap6"
      "6=ng66 + sw36;\ngx436=-(c6.*my6);\ngx446=c6.*gk446;\ngx636=-(my6.*s6);\ngx646=gk446.*s6;\ntkt516=-(c6.*my6);\ntk"
      "t536=-(my6.*s6);\ntkt446=c6.*gx446;\ntkt646=c6.*gx646;\ntkt666=gx646.*s6;\nvbe45=-(ap46.*c6) - sw15 + s6.*sw26;\n"
      "vbe55=ap66 - sw25;\nvbe65=-(ap46.*s6) - c6.*sw26 - sw35;\njd5=1./ia5;\nju45=-(jd5.*my5);\nju55=jd5.*tkt536;\ngw5"
      "=gam5 - fv5.*qd5 - fc5.*d2spi*atan(ta*(qd5));\ngk445=ju45.*my5 + tkt446;\ngk455=-(ju45.*tkt536);\ngk545=ju55.*my"
      "5;\ngk555=-(ju55.*tkt536);\nng15=lw35.*my5 + lw25.*tkt516;\nng25=-(gx436.*lw15) - gx636.*lw35;\nng35=-(lw15.*my5"
      ") + lw25.*tkt536;\nng45=gk445.*lw15 + gk455.*lw25 + lw35.*tkt646 - gx436.*wq25;\nng55=gk545.*lw15 + gk555.*lw25 "
      "+ tkt516.*wq15;\nng65=lw15.*tkt646 + lw35.*tkt666 + my5.*wq15 - gx636.*wq25;\nvs45=gw5.*ju45 + ng45;\nvs55=gw5.*"
      "ju55 + ng55;\nap45=-vbe45 + vs45;\nap55=-vbe55 + vs55;\nap65=ng65 - vbe65;\ngx115=jpr215.*tkt516;\ngx125=-(gx436"
      ".*jpr115);\ngx145=gk445.*jpr115 + gk545.*jpr215 + gx436.*s5;\ngx155=gk455.*jpr115 + gk555.*jpr215 + c5.*tkt516;\n"
      "gx315=jpr235.*tkt516;\ngx325=-(gx436.*jpr135);\ngx335=-(jpr135.*my5) + jpr235.*tkt536;\ngx345=-(c5.*gx436) + gk4"
      "45.*jpr135 + gk545.*jpr235;\ngx355=gk455.*jpr135 + gk555.*jpr235 + s5.*tkt516;\ngx415=-(s5.*tkt516);\ngx425=-(c5"
      ".*gx436);\ngx435=-(c5.*my5) - s5.*tkt536;\ngx445=c5.*gk445 - gk545.*s5;\ngx455=c5.*gk455 - gk555.*s5;\ngx615=c5."
      "*tkt516;\ngx625=-(gx436.*s5);\ngx635=-(my5.*s5) + c5.*tkt536;\ngx645=c5.*gk545 + gk445.*s5;\ngx655=c5.*gk555 + g"
      "k455.*s5;\ngx665=s5.*tkt646;\ntkt115=c5.*gx115 + gx145.*jpr115 + gx155.*jpr215 - gx125.*s5;\ntkt215=jpr115.*my5 "
      "- jpr215.*tkt536;\ntkt315=c5.*gx315 + gx345.*jpr115 + gx355.*jpr215 - gx325.*s5;\ntkt415=c5.*gx415 + gx445.*jpr1"
      "15 + gx455.*jpr215 - gx425.*s5;\ntkt515=-(c5.*my5) - gx636.*s5 - jpr115.*tkt646;\ntkt615=c5.*gx615 + gx645.*jpr1"
      "15 + gx655.*jpr215 - gx625.*s5;\ntkt335=c5.*gx325 + gx345.*jpr135 + gx355.*jpr235 + gx315.*s5;\ntkt435=c5.*gx425"
      " + gx445.*jpr135 + gx455.*jpr235 + gx415.*s5;\ntkt535=c5.*gx636 - my5.*s5 - jpr135.*tkt646;\ntkt635=c5.*gx625 + "
      "gx645.*jpr135 + gx655.*jpr235 + gx615.*s5;\ntkt445=c5.*gx445 - gx455.*s5;\ntkt545=-(c5.*tkt646);\ntkt645=c5.*gx6"
      "45 - gx655.*s5;\ntkt665=c5.*gx655 + gx645.*s5;\nmje114=tkt115 + xx4;\nmje614=my4 + tkt615;\nmje334=tkt335 + zz4;"
      "\nmje434=-my4 + tkt435;\nvbe14=-(ap45.*jpr115) - ap55.*jpr215 - kw14 - c5.*ng15 + ng25.*s5;\nvbe24=-kw24 + ng35;"
      "\nvbe34=-(ap45.*jpr135) - ap55.*jpr235 - kw34 - c5.*ng25 - ng15.*s5;\nvbe44=-(ap45.*c5) + ap55.*s5 - sw14;\nvbe5"
      "4=ap65 - sw24;\nvbe64=-(ap55.*c5) - ap45.*s5 - sw34;\njd4=1./(ia4 + mje334);\nju14=jd4.*tkt315;\nju24=-(gx335.*j"
      "d4);\nju34=jd4.*mje334;\nju44=jd4.*mje434;\nju54=jd4.*tkt535;\nju64=jd4.*tkt635;\ngw4=gam4 - fv4.*qd4 + vbe34 - "
      "fc4.*d2spi*atan(ta*(qd4));\ngk114=mje114 - ju14.*tkt315;\ngk124=gx335.*ju14 + tkt215;\ngk134=-(ju14.*mje334) + t"
      "kt315;\ngk214=tkt215 - ju24.*tkt315;\ngk224=gx335.*ju24;\ngk234=-gx335 - ju24.*mje334;\ngk314=tkt315 - ju34.*tkt"
      "315;\ngk324=-gx335 + gx335.*ju34;\ngk334=mje334 - ju34.*mje334;\ngk414=-(ju44.*tkt315) + tkt415;\ngk424=-gx435 +"
      " gx335.*ju44;\ngk434=-(ju44.*mje334) + mje434;\ngk444=-(ju44.*mje434) + tkt445;\ngk454=-(ju44.*tkt535) + tkt545;"
      "\ngk464=-(ju44.*tkt635) + tkt645;\ngk514=-(ju54.*tkt315) + tkt515;\ngk524=gx335.*ju54;\ngk534=-(ju54.*mje334) + "
      "tkt535;\ngk544=-(ju54.*mje434) + tkt545;\ngk554=-(ju54.*tkt535) + tkt666;\ngk564=-gx665 - ju54.*tkt635;\ngk614=m"
      "je614 - ju64.*tkt315;\ngk624=-gx635 + gx335.*ju64;\ngk634=-(ju64.*mje334) + tkt635;\ngk644=-(ju64.*mje434) + tkt"
      "645;\ngk654=-gx665 - ju64.*tkt535;\ngk664=-(ju64.*tkt635) + tkt665;\nng14=gk114.*wq14 + gk124.*wq24;\nng24=gk214"
      ".*wq14 + gk224.*wq24;\nng34=gk314.*wq14 + gk324.*wq24;\nng44=gk414.*wq14 + gk424.*wq24;\nng54=gk514.*wq14 + gk52"
      "4.*wq24;\nng64=gk614.*wq14 + gk624.*wq24;\nvs14=gw4.*ju14 + ng14;\nvs24=gw4.*ju24 + ng24;\nvs34=gw4.*ju34 + ng34"
      ";\nvs44=gw4.*ju44 + ng44;\nvs54=gw4.*ju54 + ng54;\nvs64=gw4.*ju64 + ng64;\nap14=-vbe14 + vs14;\nap24=-vbe24 + vs"
      "24;\nap34=-vbe34 + vs34;\nap44=-vbe44 + vs44;\nap54=-vbe54 + vs54;\nap64=-vbe64 + vs64;\ngx114=c4.*gk114 - gk214"
      ".*s4;\ngx124=c4.*gk124 - gk224.*s4;\ngx314=-(c4.*gk214) - gk114.*s4;\ngx324=-(c4.*gk224) - gk124.*s4;\ngx334=-(c"
      "4.*gk234) - gk134.*s4;\ngx414=c4.*gk414 - gk514.*s4;\ngx424=c4.*gk424 - gk524.*s4;\ngx434=c4.*gk434 - gk534.*s4;"
      "\ngx444=c4.*gk444 - gk544.*s4;\ngx454=c4.*gk454 - gk554.*s4;\ngx614=-(c4.*gk514) - gk414.*s4;\ngx624=-(c4.*gk524"
      ") - gk424.*s4;\ngx634=-(c4.*gk534) - gk434.*s4;\ngx644=-(c4.*gk544) - gk444.*s4;\ngx654=-(c4.*gk554) - gk454.*s4"
      ";\ngx664=-(c4.*gk564) - gk464.*s4;\ntkt114=c4.*gx114 - gx124.*s4;\ntkt214=c4.*gk314 - gk324.*s4;\ntkt314=c4.*gx3"
      "14 - gx324.*s4;\ntkt414=c4.*gx414 - gx424.*s4;\ntkt514=c4.*gk614 - gk624.*s4;\ntkt614=c4.*gx614 - gx624.*s4;\ntk"
      "t334=-(c4.*gx324) - gx314.*s4;\ntkt434=-(c4.*gx424) - gx414.*s4;\ntkt534=-(c4.*gk624) - gk614.*s4;\ntkt634=-(c4."
      "*gx624) - gx614.*s4;\ntkt444=c4.*gx444 - gx454.*s4;\ntkt544=c4.*gk644 - gk654.*s4;\ntkt644=c4.*gx644 - gx654.*s4"
      ";\nvbe13=-(ap14.*c4) + ap24.*s4;\nvbe33=ap24.*c4 + ap14.*s4;\nvbe43=-(ap44.*c4) + ap54.*s4;\njd3=1./(ia3 + tkt33"
      "4);\nju13=jd3.*tkt314;\nju23=gx334.*jd3;\nju33=jd3.*tkt334;\nju43=jd3.*tkt434;\nju53=jd3.*tkt534;\nju63=jd3.*tkt"
      "634;\ngw3=gam3 - fv3.*qd3 + vbe33 - fc3.*d2spi*atan(ta*(qd3));\ngk113=tkt114 - ju13.*tkt314;\ngk123=-(gx334.*ju1"
      "3) + tkt214;\ngk133=tkt314 - ju13.*tkt334;\ngk143=tkt414 - ju13.*tkt434;\ngk153=tkt514 - ju13.*tkt534;\ngk163=tk"
      "t614 - ju13.*tkt634;\ngk213=tkt214 - ju23.*tkt314;\ngk223=gk334 - gx334.*ju23;\ngk233=gx334 - ju23.*tkt334;\ngk2"
      "43=gx434 - ju23.*tkt434;\ngk253=gk634 - ju23.*tkt534;\ngk263=gx634 - ju23.*tkt634;\ngk313=tkt314 - ju33.*tkt314;"
      "\ngk323=gx334 - gx334.*ju33;\ngk333=tkt334 - ju33.*tkt334;\ngk343=tkt434 - ju33.*tkt434;\ngk353=tkt534 - ju33.*t"
      "kt534;\ngk363=tkt634 - ju33.*tkt634;\ngk413=-(ju43.*tkt314) + tkt414;\ngk423=gx434 - gx334.*ju43;\ngk433=-(ju43."
      "*tkt334) + tkt434;\ngk443=-(ju43.*tkt434) + tkt444;\ngk453=-(ju43.*tkt534) + tkt544;\ngk463=-(ju43.*tkt634) + tk"
      "t644;\ngk513=-(ju53.*tkt314) + tkt514;\ngk523=gk634 - gx334.*ju53;\ngk533=-(ju53.*tkt334) + tkt534;\ngk543=-(ju5"
      "3.*tkt434) + tkt544;\ngk553=gk664 - ju53.*tkt534;\ngk563=gx664 - ju53.*tkt634;\ngk613=-(ju63.*tkt314) + tkt614;\n"
      "gk623=gx634 - gx334.*ju63;\ngk633=-(ju63.*tkt334) + tkt634;\ngk643=-(ju63.*tkt434) + tkt644;\ngk653=gx664 - ju63"
      ".*tkt534;\nng13=gk143.*lw13 + gk153.*lw23 + gk163.*lw33 + gk113.*wq13 + gk123.*wq23;\nng23=gk243.*lw13 + gk253.*"
      "lw23 + gk263.*lw33 + gk213.*wq13 + gk223.*wq23;\nng33=gk343.*lw13 + gk353.*lw23 + gk363.*lw33 + gk313.*wq13 + gk"
      "323.*wq23;\nng43=gk443.*lw13 + gk453.*lw23 + gk463.*lw33 + gk413.*wq13 + gk423.*wq23;\nng53=gk543.*lw13 + gk553."
      "*lw23 + gk563.*lw33 + gk513.*wq13 + gk523.*wq23;\nvs13=gw3.*ju13 + ng13;\nvs23=gw3.*ju23 + ng23;\nvs33=gw3.*ju33"
      " + ng33;\nvs43=gw3.*ju43 + ng43;\nvs53=gw3.*ju53 + ng53;\nap13=-vbe13 + vs13;\nap23=ap34 + vs23;\nap33=-vbe33 + "
      "vs33;\nap43=-vbe43 + vs43;\nap53=ap64 + vs53;\ngx113=c3.*gk113 + gk413.*jpr113 + gk513.*jpr213 - gk213.*s3;\ngx1"
      "23=c3.*gk123 + gk423.*jpr113 + gk523.*jpr213 - gk223.*s3;\ngx143=c3.*gk143 + gk443.*jpr113 + gk543.*jpr213 - gk2"
      "43.*s3;\ngx153=c3.*gk153 + gk453.*jpr113 + gk553.*jpr213 - gk253.*s3;\ngx313=-(c3.*gk213) + gk413.*jpr133 + gk51"
      "3.*jpr233 - gk113.*s3;\ngx323=-(c3.*gk223) + gk423.*jpr133 + gk523.*jpr233 - gk123.*s3;\ngx333=-(c3.*gk233) + gk"
      "433.*jpr133 + gk533.*jpr233 - gk133.*s3;\ngx343=-(c3.*gk243) + gk443.*jpr133 + gk543.*jpr233 - gk143.*s3;\ngx353"
      "=-(c3.*gk253) + gk453.*jpr133 + gk553.*jpr233 - gk153.*s3;\ngx413=c3.*gk413 - gk513.*s3;\ngx423=c3.*gk423 - gk52"
      "3.*s3;\ngx433=c3.*gk433 - gk533.*s3;\ngx443=c3.*gk443 - gk543.*s3;\ngx453=c3.*gk453 - gk553.*s3;\ntkt113=c3.*gx1"
      "13 + gx143.*jpr113 + gx153.*jpr213 - gx123.*s3;\ntkt213=c3.*gk313 + gk343.*jpr113 + gk353.*jpr213 - gk323.*s3;\n"
      "tkt313=c3.*gx313 + gx343.*jpr113 + gx353.*jpr213 - gx323.*s3;\ntkt413=c3.*gx413 + gx443.*jpr113 + gx453.*jpr213 "
      "- gx423.*s3;\ntkt513=c3.*gk613 + gk643.*jpr113 + gk653.*jpr213 - gk623.*s3;\ntkt333=-(c3.*gx323) + gx343.*jpr133"
      " + gx353.*jpr233 - gx313.*s3;\ntkt433=-(c3.*gx423) + gx443.*jpr133 + gx453.*jpr233 - gx413.*s3;\ntkt533=-(c3.*gk"
      "623) + gk643.*jpr133 + gk653.*jpr233 - gk613.*s3;\nmje112=tkt113 + xx2;\nmje332=tkt333 + zz2;\nmje432=-my2 + tkt"
      "433;\nvbe12=-(ap13.*c3) - ap43.*jpr113 - ap53.*jpr213 - kw12 + ap23.*s3;\nvbe22=-ap33 - kw22;\nvbe32=ap23.*c3 - "
      "ap43.*jpr133 - ap53.*jpr233 - kw32 + ap13.*s3;\njd2=1./mje332;\nju12=jd2.*tkt313;\nju22=gx333.*jd2;\nju42=jd2.*m"
      "je432;\nju52=jd2.*tkt533;\ngw2=gam2 - fv2.*qd2 + vbe32 - fc2.*d2spi*atan(ta*(qd2));\ngk112=mje112 - ju12.*tkt313"
      ";\ngk122=-(gx333.*ju12) + tkt213;\ngk212=tkt213 - ju22.*tkt313;\ngk222=gk333 - gx333.*ju22;\ngk412=-(ju42.*tkt31"
      "3) + tkt413;\ngk422=gx433 - gx333.*ju42;\ngk512=-(ju52.*tkt313) + tkt513;\ngk522=gk633 - gx333.*ju52;\nng12=gk11"
      "2.*wq12 + gk122.*wq22;\nng22=gk212.*wq12 + gk222.*wq22;\nvs12=gw2.*ju12 + ng12;\nvs22=gw2.*ju22 + ng22;\nap12=-v"
      "be12 + vs12;\nap22=-vbe22 + vs22;\ngx312=c2.*gk212 + gk112.*s2;\ngx322=c2.*gk222 + gk122.*s2;\ngx612=c2.*gk512 +"
      " gk412.*s2;\ngx622=c2.*gk522 + gk422.*s2;\ntkt332=c2.*gx322 + gx312.*s2;\ntkt632=c2.*gx622 + gx612.*s2;\nmje331="
      "tkt332 + zz1;\nvbe31=-(ap22.*c2) - ap12.*s2;\njd1=1./mje331;\nju61=jd1.*tkt632;\ngw1=gam1 - fv1.*qd1 + vbe31 - f"
      "c1.*d2spi*atan(ta*(qd1));\ngu1=-(g3.*ju61);\nqdp1=-gu1 + gw1.*jd1;\nvr12=qdp1.*s2 + wq12;\nvr22=c2.*qdp1 + wq22;"
      "\nvr42=-(g3.*s2);\nvr52=-(c2.*g3);\ngu2=ju12.*vr12 + ju22.*vr22 + ju42.*vr42 + ju52.*vr52;\nqdp2=-gu2 + gw2.*jd2"
      ";\nvr13=-(qdp2.*s3) + c3.*vr12 + wq13;\nvr23=-(c3.*qdp2) - s3.*vr12 + wq23;\nvr43=lw13 + jpr133.*qdp2 + jpr113.*"
      "vr12 + c3.*vr42;\nvr53=lw23 + jpr233.*qdp2 + jpr213.*vr12 - s3.*vr42;\nvr63=lw33 + vr52;\ngu3=ju13.*vr13 + ju33."
      "*vr22 + ju23.*vr23 + ju43.*vr43 + ju53.*vr53 + ju63.*vr63;\nqdp3=-gu3 + gw3.*jd3;\nwp33=qdp3 + vr22;\nvr14=c4.*v"
      "r13 - s4.*wp33 + wq14;\nvr24=-(s4.*vr13) - c4.*wp33 + wq24;\nvr44=c4.*vr43 - s4.*vr63;\nvr54=-(s4.*vr43) - c4.*v"
      "r63;\ngu4=ju14.*vr14 + ju34.*vr23 + ju24.*vr24 + ju44.*vr44 + ju64.*vr53 + ju54.*vr54;\nqdp4=-gu4 + gw4.*jd4;\nw"
      "p34=qdp4 + vr23;\nvr45=lw15 + jpr115.*vr14 + c5.*vr44 + s5.*vr53 + jpr135.*wp34;\nvr55=lw25 + jpr215.*vr14 - s5."
      "*vr44 + c5.*vr53 + jpr235.*wp34;\nvr65=lw35 - vr54;\ngu5=ju45.*vr45 + ju55.*vr55;\nqdp5=-gu5 + gw5.*jd5;\nvr46=c"
      "6.*vr45 + s6.*vr65;\ngu6=ju46.*vr46;\nqdp6=-gu6 + gw6.*jd6;\nqdp7=gw7.*jd7;\n\n\nqdds = [ qdp1 qdp2 qdp3 qdp4 qd"
      "p5 qdp6 qdp7 ]';\n\nend\n\n\n\n\n\n"
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  data {
    id			    4
    ssIdNumber		    4
    name		    "tau"
    linkNode		    [2 0 5]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"7"
      }
      type {
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "double"
  }
  data {
    id			    5
    ssIdNumber		    6
    name		    "qs"
    linkNode		    [2 4 6]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"7"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    6
    ssIdNumber		    7
    name		    "qds"
    linkNode		    [2 5 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"7"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    140
    name		    "rl3"
    linkNode		    [2 6 8]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 24
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    8
    ssIdNumber		    142
    name		    "rl5"
    linkNode		    [2 7 9]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 25
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    9
    ssIdNumber		    157
    name		    "g3"
    linkNode		    [2 8 10]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 14
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    10
    ssIdNumber		    5
    name		    "qdds"
    linkNode		    [2 9 11]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"7"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    11
    ssIdNumber		    8
    name		    "fv1"
    linkNode		    [2 10 12]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 7
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    12
    ssIdNumber		    9
    name		    "fc1"
    linkNode		    [2 11 13]
    scope		    PARAMETER_DATA
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    13
    ssIdNumber		    10
    name		    "fv2"
    linkNode		    [2 12 14]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 8
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    14
    ssIdNumber		    11
    name		    "fc2"
    linkNode		    [2 13 15]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 1
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    15
    ssIdNumber		    12
    name		    "ia3"
    linkNode		    [2 14 16]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 15
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    16
    ssIdNumber		    13
    name		    "fv3"
    linkNode		    [2 15 17]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 9
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    17
    ssIdNumber		    14
    name		    "fc3"
    linkNode		    [2 16 18]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 2
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    18
    ssIdNumber		    15
    name		    "ia4"
    linkNode		    [2 17 19]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 16
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    19
    ssIdNumber		    16
    name		    "fv4"
    linkNode		    [2 18 20]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 10
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    20
    ssIdNumber		    17
    name		    "fc4"
    linkNode		    [2 19 21]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 3
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    21
    ssIdNumber		    18
    name		    "ia5"
    linkNode		    [2 20 22]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 17
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    22
    ssIdNumber		    19
    name		    "fv5"
    linkNode		    [2 21 23]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 11
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    23
    ssIdNumber		    20
    name		    "fc5"
    linkNode		    [2 22 24]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 4
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    24
    ssIdNumber		    21
    name		    "ia6"
    linkNode		    [2 23 25]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 18
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    25
    ssIdNumber		    22
    name		    "fv6"
    linkNode		    [2 24 26]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 12
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    26
    ssIdNumber		    23
    name		    "fc6"
    linkNode		    [2 25 27]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 5
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    27
    ssIdNumber		    24
    name		    "ia7"
    linkNode		    [2 26 28]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 19
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    28
    ssIdNumber		    25
    name		    "fv7"
    linkNode		    [2 27 29]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 13
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    29
    ssIdNumber		    26
    name		    "fc7"
    linkNode		    [2 28 30]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 6
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    30
    ssIdNumber		    77
    name		    "zz1"
    linkNode		    [2 29 31]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 28
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    31
    ssIdNumber		    37
    name		    "xx2"
    linkNode		    [2 30 32]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 26
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    32
    ssIdNumber		    78
    name		    "zz2"
    linkNode		    [2 31 33]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 29
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    33
    ssIdNumber		    94
    name		    "my2"
    linkNode		    [2 32 34]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 20
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    34
    ssIdNumber		    39
    name		    "xx4"
    linkNode		    [2 33 35]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 27
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    35
    ssIdNumber		    80
    name		    "zz4"
    linkNode		    [2 34 36]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 30
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    36
    ssIdNumber		    96
    name		    "my4"
    linkNode		    [2 35 37]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 21
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    37
    ssIdNumber		    97
    name		    "my5"
    linkNode		    [2 36 38]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 22
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    38
    ssIdNumber		    98
    name		    "my6"
    linkNode		    [2 37 0]
    scope		    PARAMETER_DATA
    paramIndexForInitFromWorkspace 23
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  junction {
    id			    39
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    40
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      39
      intersection	      [1 0 -1 0 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [21.175 25.975 14.625 42.575]
    subviewer		    2
    drawStyle		    SMART
    slide {
      sticky		      BOTH_STICK
    }
    executionOrder	    1
    ssIdNumber		    2
  }
  instance {
    id			    41
    name		    "LWR MDD FULL/MDD LWR RIG ESS"
    machine		    1
    chart		    2
  }
  target {
    id			    42
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
