<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sensorclient: Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sensorclient
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f7xx__ll__dma_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_DMA_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_DMA_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Array used to get the DMA stream register offset versus stream index LL_DMA_STREAM_x */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t STREAM_OFFSET_TAB[] =</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  (uint8_t)(<a class="code" href="group__Peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a> - <a class="code" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  (uint8_t)(<a class="code" href="group__Peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a> - <a class="code" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  (uint8_t)(<a class="code" href="group__Peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a> - <a class="code" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  (uint8_t)(<a class="code" href="group__Peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a> - <a class="code" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  (uint8_t)(<a class="code" href="group__Peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a> - <a class="code" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  (uint8_t)(<a class="code" href="group__Peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a> - <a class="code" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  (uint8_t)(<a class="code" href="group__Peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a> - <a class="code" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  (uint8_t)(<a class="code" href="group__Peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a> - <a class="code" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if defined(DMA_SxCR_CHSEL_3)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DMA_CHANNEL_SELECTION_8_15</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA_SxCR_CHSEL_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;{</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  uint32_t PeriphOrM2MSrcAddress;  </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  uint32_t MemoryOrM2MDstAddress;  </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  uint32_t Direction;              </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  uint32_t Mode;                   </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  uint32_t PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  uint32_t MemoryOrM2MDstIncMode;  </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  uint32_t PeriphOrM2MSrcDataSize; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  uint32_t MemoryOrM2MDstDataSize; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  uint32_t NbData;                 </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  uint32_t Channel;                </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  uint32_t Priority;               </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  uint32_t FIFOMode;               </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  uint32_t FIFOThreshold;          </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  uint32_t MemBurst;               </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  uint32_t PeriphBurst;            </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;} LL_DMA_InitTypeDef;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_0                   0x00000000U</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_1                   0x00000001U</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_2                   0x00000002U</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_3                   0x00000003U</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_4                   0x00000004U</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_5                   0x00000005U</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_6                   0x00000006U</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_7                   0x00000007U</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_ALL                 0xFFFF0000U</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U               </span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_SxCR_DIR_0            </span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_SxCR_DIR_1            </span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U               </span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_SxCR_CIRC             </span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_PFCTRL                DMA_SxCR_PFCTRL           </span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_DISABLE  0x00000000U               </span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_ENABLE   DMA_SxCR_DBM              </span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U               </span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_SxCR_PINC             </span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U               </span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_SxCR_MINC             </span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U               </span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_SxCR_PSIZE_0          </span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_SxCR_PSIZE_1          </span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U               </span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_SxCR_MSIZE_0          </span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_SxCR_MSIZE_1          </span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define LL_DMA_OFFSETSIZE_PSIZE           0x00000000U               </span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define LL_DMA_OFFSETSIZE_FIXEDTO4        DMA_SxCR_PINCOS           </span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U               </span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_SxCR_PL_0             </span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_SxCR_PL_1             </span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_SxCR_PL               </span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_0                  0x00000000U                                                </span><span class="comment">/* Select Channel0 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_1                  DMA_SxCR_CHSEL_0                                           </span><span class="comment">/* Select Channel1 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_2                  DMA_SxCR_CHSEL_1                                           </span><span class="comment">/* Select Channel2 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_3                  (DMA_SxCR_CHSEL_0 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel3 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_4                  DMA_SxCR_CHSEL_2                                           </span><span class="comment">/* Select Channel4 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_5                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                      </span><span class="comment">/* Select Channel5 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_6                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel6 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_7                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)   </span><span class="comment">/* Select Channel7 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#if defined(DMA_CHANNEL_SELECTION_8_15)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_8                  DMA_SxCR_CHSEL_3                                           </span><span class="comment">/* Select Channel8 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_9                  (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_0)                      </span><span class="comment">/* Select Channel9 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_10                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel10 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_11                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)   </span><span class="comment">/* Select Channel11 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_12                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2)                      </span><span class="comment">/* Select Channel12 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_13                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)   </span><span class="comment">/* Select Channel13 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_14                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)   </span><span class="comment">/* Select Channel14 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_15                 DMA_SxCR_CHSEL                                             </span><span class="comment">/* Select Channel15 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA_CHANNEL_SELECTION_8_15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_SINGLE              0x00000000U                             </span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC4                DMA_SxCR_MBURST_0                       </span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC8                DMA_SxCR_MBURST_1                       </span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC16               (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1) </span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_SINGLE              0x00000000U                             </span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC4                DMA_SxCR_PBURST_0                       </span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC8                DMA_SxCR_PBURST_1                       </span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC16               (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1) </span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOMODE_DISABLE           0x00000000U                             </span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOMODE_ENABLE            DMA_SxFCR_DMDIS                         </span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_0_25            0x00000000U                             </span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_25_50           DMA_SxFCR_FS_0                          </span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_50_75           DMA_SxFCR_FS_1                          </span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_75_100          (DMA_SxFCR_FS_1 | DMA_SxFCR_FS_0)       </span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_EMPTY           DMA_SxFCR_FS_2                          </span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_FULL            (DMA_SxFCR_FS_2 | DMA_SxFCR_FS_0)       </span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_4          0x00000000U                             </span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_2          DMA_SxFCR_FTH_0                         </span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_3_4          DMA_SxFCR_FTH_1                         </span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_FULL         DMA_SxFCR_FTH                           </span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM0          0x00000000U                             </span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM1          DMA_SxCR_CT                             </span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__)   \</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) &gt; ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__)   \</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"> LL_DMA_STREAM_7)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__)   \</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA1_Stream0 : \</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA1_Stream1 : \</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA2_Stream1 : \</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA1_Stream2 : \</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA2_Stream2 : \</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA1_Stream3 : \</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA2_Stream3 : \</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA1_Stream4 : \</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA2_Stream4 : \</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA1_Stream5 : \</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA2_Stream5 : \</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA1_Stream6 : \</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA2_Stream6 : \</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_7))) ? DMA1_Stream7 : \</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"> DMA2_Stream7)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableStream(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;{</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;}</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableStream(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;{</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;}</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledStream(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;{</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>));</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;}</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Configuration)</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;{</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR,</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;             <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>,</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;             Configuration);</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Direction)</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;{</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>, Direction);</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;}</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataTransferDirection(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;{</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>));</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;}</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mode)</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;{</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>, Mode);</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;}</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;{</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>));</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;{</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>, IncrementMode);</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;}</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphIncMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>));</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;}</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>, IncrementMode);</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;}</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryIncMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;{</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>));</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Size)</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;{</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>, Size);</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;}</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160; </div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphSize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;{</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>));</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;}</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Size)</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;{</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>, Size);</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;}</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160; </div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemorySize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;{</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>));</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;}</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetIncOffsetSize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t OffsetSize)</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;{</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>, OffsetSize);</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;}</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetIncOffsetSize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;{</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>));</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;}</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetStreamPriorityLevel(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Priority)</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;{</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>, Priority);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;}</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160; </div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetStreamPriorityLevel(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;{</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>));</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;}</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t NbData)</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;{</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;NDTR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>, NbData);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;}</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160; </div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataLength(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;{</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;NDTR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>));</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;}</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160; </div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetChannelSelection(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Channel)</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;{</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a>, Channel);</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;}</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160; </div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetChannelSelection(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;{</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a>));</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;}</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryBurstxfer(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mburst)</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;{</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>, Mburst);</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;}</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160; </div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryBurstxfer(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;{</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>));</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;}</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160; </div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphBurstxfer(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Pburst)</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;{</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>, Pburst);</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;}</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160; </div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphBurstxfer(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;{</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>));</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;}</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160; </div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetCurrentTargetMem(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t CurrentMemory)</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;{</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;   <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>, CurrentMemory);</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;}</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160; </div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetCurrentTargetMem(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;{</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>));</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;}</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160; </div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableDoubleBufferMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;{</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;}</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160; </div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableDoubleBufferMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;{</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;}</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160; </div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetFIFOStatus(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;{</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>));</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;}</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160; </div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableFifoMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;{</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>);</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;}</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160; </div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableFifoMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;{</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>);</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;}</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160; </div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetFIFOThreshold(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Threshold)</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;{</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>, Threshold);</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;}</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160; </div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetFIFOThreshold(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;{</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>));</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;}</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160; </div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigFifo(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold)</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;{</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>|<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>, FifoMode|FifoThreshold);</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;}</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160; </div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;{</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  {</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, SrcAddress);</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, DstAddress);</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  }</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  {</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, SrcAddress);</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, DstAddress);</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  }</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;}</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160; </div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;{</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, MemoryAddress);</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;}</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160; </div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t PeriphAddress)</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;{</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, PeriphAddress);</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;}</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160; </div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;{</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR));</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;}</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160; </div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;{</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR));</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;}</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160; </div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;{</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, MemoryAddress);</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;}</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160; </div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  {</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, MemoryAddress);</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  }</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160; </div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetM2MSrcAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  {</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;   <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR));</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  }</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160; </div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetM2MDstAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;{</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR));</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;}</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160; </div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemory1Address(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Address)</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;{</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M1AR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae057bfb6e5d7b553b668a050fcdb152d">DMA_SxM1AR_M1A</a>, Address);</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;}</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160; </div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemory1Address(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;{</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <span class="keywordflow">return</span> (((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M1AR);</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;}</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160; </div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;{</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>));</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;}</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160; </div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;{</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>));</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;}</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160; </div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;{</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>));</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;}</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160; </div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;{</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>));</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;}</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160; </div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;{</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>));</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;}</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160; </div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;{</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>));</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;}</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160; </div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;{</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>));</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;}</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160; </div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;{</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>));</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;} </div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160; </div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;{</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>));</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160; </div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;{</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>));</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;}</div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160; </div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;{</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>));</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;}</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160; </div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;{</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>));</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;}</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160; </div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;{</div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>));</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;}</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160; </div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;{</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>));</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;}</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160; </div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;{</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>));</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;}</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160; </div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;{</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>));</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;} </div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160; </div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;{</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>));</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;}</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160; </div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;{</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>));</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;}</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160; </div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;{</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>));</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;}</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160; </div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;{</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>));</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;}</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160; </div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;{</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>));</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;}</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160; </div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;{</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>));</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;}</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160; </div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;{</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>));</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;}</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160; </div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;{</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>));</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;} </div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160; </div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;{</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>));</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;}</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160; </div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;{</div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>));</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;}</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160; </div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;{</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>));</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;}</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160; </div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;{</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>));</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;}</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160; </div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;{</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>));</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;}</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160; </div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;{</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>));</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;}</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160; </div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;{</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>));</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;}</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160; </div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;{</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>));</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;}</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160; </div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;{</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>));</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;}</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;{</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>));</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;}</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160; </div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;{</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>));</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;}</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160; </div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;{</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>));</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;}</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160; </div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;{</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>));</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;}</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160; </div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;{</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>));</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;}</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160; </div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;{</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>));</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;}</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160; </div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;{</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ,<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>)==(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>));</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;}</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160; </div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;{</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a>);</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;}</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160; </div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;{</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a>);</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;}</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160; </div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;{</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a>);</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;}</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160; </div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;{</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a>);</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;}</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160; </div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;{</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a>);</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;}</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160; </div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;{</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a>);</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;}</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160; </div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;{</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a>);</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;}</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160; </div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;{</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a>);</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;}</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160; </div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;{</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a>);</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;}</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160; </div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;{</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a>);</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;}</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160; </div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;{</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a>);</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;}</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160; </div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;{</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a>);</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;}</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160; </div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;{</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a>);</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;}</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160; </div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;{</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a>);</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;}</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160; </div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;{</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a>);</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;}</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160; </div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;{</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a>);</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;}</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160; </div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;{</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a>);</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;}</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160; </div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;{</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a>);</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;}</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160; </div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;{</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a>);</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;}</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160; </div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;{</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a>);</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;}</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160; </div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;{</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a>);</div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;}</div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160; </div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;{</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a>);</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;}</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160; </div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;{</div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a>);</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;}</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160; </div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;{</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a>);</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;}</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160; </div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;{</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a>);</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;}</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160; </div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;{</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a>);</div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;}</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160; </div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;{</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a>);</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;}</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160; </div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;{</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a>);</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;}</div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160; </div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;{</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a>);</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;}</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160; </div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;{</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a>);</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;}</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160; </div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;{</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a>);</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;}</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160; </div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;{</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a>);</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;}</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160; </div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE0(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;{</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a>);</div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;}</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160; </div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;{</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a>);</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;}</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160; </div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;{</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a>);</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;}</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160; </div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;{</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">LIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a>);</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;}</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160; </div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;{</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a>);</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;}</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160; </div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;{</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a>);</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;}</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160; </div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;{</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a>);</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;}</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160; </div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;{</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> , <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a>);</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;}</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160; </div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;{</div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;}</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160; </div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;{</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;}</div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160; </div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;{</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;}</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160; </div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_DME(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;{</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;}</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160; </div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_FE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;{</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;}</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160; </div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;{</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;}</div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160; </div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;{</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;}</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160; </div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;{</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;}</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160; </div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_DME(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;{</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;}</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160; </div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_FE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;{</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;}</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160; </div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_HT(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;{</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>) == <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;}</div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160; </div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;{</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>) == <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;}</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160; </div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TC(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;{</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>) == <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;}</div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160; </div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_DME(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;{</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>) == <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;}</div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160; </div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_FE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;{</div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>) == <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;}</div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160; </div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160; </div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;uint32_t LL_DMA_Init(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;uint32_t LL_DMA_DeInit(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Stream);</div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160; </div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160; </div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160; </div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;}</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160; </div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadf6b8892189f3779f7fecf529ed87c74"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06352">stm32f746xx.h:6352</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a></div><div class="ttdeci">#define DMA_SxCR_TCIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06114">stm32f746xx.h:6114</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacaecc56f94a9af756d077cf7df1b6c41"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a></div><div class="ttdeci">#define DMA_SxCR_DMEIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06123">stm32f746xx.h:6123</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga44f83ba08feb98240a553403d977b8d1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06343">stm32f746xx.h:6343</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf21350cce8c4cb5d7c6fcf5edc930cf8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a></div><div class="ttdeci">#define DMA_LISR_TCIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06186">stm32f746xx.h:6186</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga64f15eaf1dd30450d1d35ee517507321"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a></div><div class="ttdeci">#define DMA_HISR_TCIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06263">stm32f746xx.h:6263</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html_aacb4a0977d281bc809cb5974e178bc2b"><div class="ttname"><a href="structDMA__TypeDef.html#aacb4a0977d281bc809cb5974e178bc2b">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00384">stm32f746xx.h:384</a></div></div>
<div class="ttc" id="astructDMA__Stream__TypeDef_html"><div class="ttname"><a href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00372">stm32f746xx.h:372</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacd88be16962491e41e586f5109014bc6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06372">stm32f746xx.h:6372</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga5b4152cef577e37eccc9311d8bdbf3c2"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a></div><div class="ttdeci">#define DMA1_Stream1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01236">stm32f746xx.h:1236</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00382">stm32f746xx.h:382</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2cef7eeccd11737c1ebf5735284046cc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06390">stm32f746xx.h:6390</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga33394fe20a3567c8baaeb15ad9aab586"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06393">stm32f746xx.h:6393</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga13a7fe097608bc5031d42ba69effed20"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a></div><div class="ttdeci">#define DMA_SxCR_HTIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06117">stm32f746xx.h:6117</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae02aec39ded937b3ce816d3df4520d9b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a></div><div class="ttdeci">#define DMA_LISR_TCIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06201">stm32f746xx.h:6201</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga44e5bf8adbb2646d325cba8d5dd670d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a></div><div class="ttdeci">#define DMA_LISR_TCIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06171">stm32f746xx.h:6171</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga01fd1397b41221f5bdf6f107cb92e196"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a></div><div class="ttdeci">#define DMA_LISR_DMEIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06180">stm32f746xx.h:6180</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa9d761752657a3d268da5434a04c6c6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06316">stm32f746xx.h:6316</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7f73fa93a4e01fbf279e920eca139807"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06381">stm32f746xx.h:6381</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa10c891ee2ec333b7f87eea5886d574f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a></div><div class="ttdeci">#define DMA_LISR_HTIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06174">stm32f746xx.h:6174</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaba9ca2264bc381abe0f4183729ab1fb1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a></div><div class="ttdeci">#define DMA_SxFCR_FEIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06152">stm32f746xx.h:6152</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga79bcc3f8e773206a66aba95c6f889d6f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a></div><div class="ttdeci">#define DMA_LISR_FEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06228">stm32f746xx.h:6228</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae057bfb6e5d7b553b668a050fcdb152d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae057bfb6e5d7b553b668a050fcdb152d">DMA_SxM1AR_M1A</a></div><div class="ttdeci">#define DMA_SxM1AR_M1A</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06429">stm32f746xx.h:6429</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaed7cbbbc0602d00e101e3f57aa3b696a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06375">stm32f746xx.h:6375</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa4903814bfc12dd6193416374fbddf8c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a></div><div class="ttdeci">#define DMA_LISR_DMEIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06210">stm32f746xx.h:6210</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga69e01e2f6a5cd1c800321e4121f8e788"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06378">stm32f746xx.h:6378</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0cd826db0b9ea5544d1a93beb90f8972"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a></div><div class="ttdeci">#define DMA_LISR_TEIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06207">stm32f746xx.h:6207</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf716f1bc12ea70f49802d84fb77646e8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a></div><div class="ttdeci">#define DMA_HISR_DMEIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06287">stm32f746xx.h:6287</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00183">stm32f7xx.h:183</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafbc4fecde60c09e12f10113a156bb922"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a></div><div class="ttdeci">#define DMA_LISR_FEIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06213">stm32f746xx.h:6213</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6181727d13abbc46283ff22ce359e3b9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a></div><div class="ttdeci">#define DMA_LISR_HTIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06219">stm32f746xx.h:6219</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga52d6df2b5ab2b43da273a702fe139b59"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06310">stm32f746xx.h:6310</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabc7edcd7404f0dcf19a724dfad22026a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a></div><div class="ttdeci">#define DMA_LISR_DMEIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06195">stm32f746xx.h:6195</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html_a01a90a5fcd6459e10b81c0ab737dd2e3"><div class="ttname"><a href="structDMA__TypeDef.html#a01a90a5fcd6459e10b81c0ab737dd2e3">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00385">stm32f746xx.h:385</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9a5aea54a390886f7de82e87e6dfc936"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06334">stm32f746xx.h:6334</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad20a0a5e103def436d4e329fc0888482"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a></div><div class="ttdeci">#define DMA_HISR_TCIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06233">stm32f746xx.h:6233</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06161">stm32f746xx.h:6161</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0a51c601387d1ae49333d5ace8ae86ee"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06301">stm32f746xx.h:6301</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga42e529507a40f0dc4c16da7cc6d659db"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06402">stm32f746xx.h:6402</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab7b58e7ba316d3fc296f4433b3e62c38"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a></div><div class="ttdeci">#define DMA_HISR_DMEIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06257">stm32f746xx.h:6257</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ed3ab4e5d7975f985eb25dc65f99be3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06298">stm32f746xx.h:6298</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06100">stm32f746xx.h:6100</a></div></div>
<div class="ttc" id="astm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga0d3c52aa35dcc68f78b704dfde57ba95"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a></div><div class="ttdeci">#define DMA1_Stream0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01235">stm32f746xx.h:1235</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06068">stm32f746xx.h:6068</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadf353426d72702c7801416ba36d53dc6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a></div><div class="ttdeci">#define DMA_SxCR_CHSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06057">stm32f746xx.h:6057</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06126">stm32f746xx.h:6126</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06073">stm32f746xx.h:6073</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9a4e90af967fa0a76c842384264e0e52"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06399">stm32f746xx.h:6399</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa55d19705147a6ee16effe9ec1012a72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06387">stm32f746xx.h:6387</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5210736d34dc24eb9507975921233137"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06295">stm32f746xx.h:6295</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad43cdafa5acfcd683b7a2ee8976dd8ba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a></div><div class="ttdeci">#define DMA_LISR_TEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06222">stm32f746xx.h:6222</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafcce25c245499f9e62cb757e1871d973"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a></div><div class="ttdeci">#define DMA_HISR_TCIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06278">stm32f746xx.h:6278</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_gac51deb54ff7cfe1290dfcf517ae67127"><div class="ttname"><a href="group__Peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a></div><div class="ttdeci">#define DMA1_Stream3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01238">stm32f746xx.h:1238</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00193">stm32f7xx.h:193</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga50332abe2e7b5a4f9cffd65d9a29382a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06369">stm32f746xx.h:6369</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06106">stm32f746xx.h:6106</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafb297f94bde8d1aea580683d466ca8ca"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a></div><div class="ttdeci">#define DMA_HISR_FEIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06260">stm32f746xx.h:6260</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9005d4b958193fbd701c879eede467c1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a></div><div class="ttdeci">#define DMA_HISR_TEIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06284">stm32f746xx.h:6284</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacab90057201b1da9774308ff3fb6cfa1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a></div><div class="ttdeci">#define DMA_HISR_FEIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06290">stm32f746xx.h:6290</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadf8056629f4948fb236b4339e213cc69"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06357">stm32f746xx.h:6357</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0d39c14138e9ff216c203b288137144b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a></div><div class="ttdeci">#define DMA_HISR_HTIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06251">stm32f746xx.h:6251</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga48a551ee91d3f07dd74347fdb35c703d"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a></div><div class="ttdeci">#define DMA1_Stream2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01237">stm32f746xx.h:1237</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06079">stm32f746xx.h:6079</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06087">stm32f746xx.h:6087</a></div></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00059">cmsis_armcc.h:59</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga99c42b194213872753460ef9b7745213"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a></div><div class="ttdeci">#define DMA_LISR_FEIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06198">stm32f746xx.h:6198</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06076">stm32f746xx.h:6076</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_gab2d8a917a0e4ea99a22ac6ebf279bc72"><div class="ttname"><a href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a></div><div class="ttdeci">#define DMA1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01234">stm32f746xx.h:1234</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga39a0a7f42498f71dedae8140483b7ced"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06384">stm32f746xx.h:6384</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7494c54901b8f5bcb4894d20b8cfafed"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06325">stm32f746xx.h:6325</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga0ded7bed8969fe2e2d616e7f90eb7654"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a></div><div class="ttdeci">#define DMA1_Stream5_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01240">stm32f746xx.h:1240</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga74d540802cadde42bdd6debae5d8ab89"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a></div><div class="ttdeci">#define DMA_LISR_TEIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06192">stm32f746xx.h:6192</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00185">stm32f7xx.h:185</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0d62494b31bb830433ddd683f4872519"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a></div><div class="ttdeci">#define DMA_HISR_FEIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06275">stm32f746xx.h:6275</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5824a64683ce2039260c952d989bf420"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06346">stm32f746xx.h:6346</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae19254e8ad726a73c6edc01bc7cf2cfa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06313">stm32f746xx.h:6313</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06092">stm32f746xx.h:6092</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5367443a1378eef82aed62ca22763952"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a></div><div class="ttdeci">#define DMA_LISR_FEIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06183">stm32f746xx.h:6183</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga58998ddc40adb6361704d6c9dad08125"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a></div><div class="ttdeci">#define DMA1_Stream6_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01241">stm32f746xx.h:1241</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae0f58173c721a4cee3f3885b352fa2a3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06322">stm32f746xx.h:6322</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaeee99c36ba3ea56cdb4f73a0b01fb602"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a></div><div class="ttdeci">#define DMA_SxCR_TEIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06120">stm32f746xx.h:6120</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga72de97ebc9d063dceb38bada91c44878"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a></div><div class="ttdeci">#define DMA_LISR_DMEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06225">stm32f746xx.h:6225</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06164">stm32f746xx.h:6164</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0d70d58a4423ac8973c30ddbc7404b44"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06411">stm32f746xx.h:6411</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab7a0b2cc41c63504195714614e59dc8e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06340">stm32f746xx.h:6340</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga04304a9f8891e325247c0aaa4c9fac72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a></div><div class="ttdeci">#define DMA_LISR_HTIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06204">stm32f746xx.h:6204</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf535d1a3209d2e2e0e616e2d7501525d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a></div><div class="ttdeci">#define DMA_HISR_HTIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06236">stm32f746xx.h:6236</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadbc3f7e52c0688bed4b71fa37666901d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a></div><div class="ttdeci">#define DMA_LISR_TCIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06216">stm32f746xx.h:6216</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga96cea0049553ab806bbc956f52528c37"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06337">stm32f746xx.h:6337</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad2f38b0c141a9afb3943276dacdcb969"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06328">stm32f746xx.h:6328</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga960f094539b5afc7f9d5e45b7909afe6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a></div><div class="ttdeci">#define DMA_HISR_TEIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06239">stm32f746xx.h:6239</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7680fc5f5e6c0032044f1d8ab7766de8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06319">stm32f746xx.h:6319</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac5ee964eee9c88fa28d32ce3ea6478f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a></div><div class="ttdeci">#define DMA_HISR_DMEIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06272">stm32f746xx.h:6272</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5dfaba3a5db7cdcbddf9ee5974b44c2f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a></div><div class="ttdeci">#define DMA_LISR_TEIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06177">stm32f746xx.h:6177</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06097">stm32f746xx.h:6097</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06084">stm32f746xx.h:6084</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3bb23848f8a022a47ab4abd5aa9b7d39"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a></div><div class="ttdeci">#define DMA_HISR_DMEIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06242">stm32f746xx.h:6242</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06408">stm32f746xx.h:6408</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga95e9989cbd70b18d833bb4cfcb8afce9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06360">stm32f746xx.h:6360</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00189">stm32f7xx.h:189</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga56094479dc9b173b00ccfb199d8a2853"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a></div><div class="ttdeci">#define DMA_SxFCR_FS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06155">stm32f746xx.h:6155</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf8f0afa9a6526f7f4413766417a56be8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06405">stm32f746xx.h:6405</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00191">stm32f7xx.h:191</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html_a11adb689c874d38b49fa44990323b653"><div class="ttname"><a href="structDMA__TypeDef.html#a11adb689c874d38b49fa44990323b653">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00386">stm32f746xx.h:386</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00181">stm32f7xx.h:181</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadba8d24329c676d70560eda0b8c1e5b0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a></div><div class="ttdeci">#define DMA_HISR_HTIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06281">stm32f746xx.h:6281</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad29468aa609150e241d9ae62c477cf45"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a></div><div class="ttdeci">#define DMA_HISR_TCIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06248">stm32f746xx.h:6248</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga62e0e1a1121885de705e618855ba83b0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a></div><div class="ttdeci">#define DMA_SxNDT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06131">stm32f746xx.h:6131</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf6d8adf52567aee2969492db65d448d4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06331">stm32f746xx.h:6331</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06103">stm32f746xx.h:6103</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga757a3c0d866c0fe68c6176156065a26b"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a></div><div class="ttdeci">#define DMA1_Stream4_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01239">stm32f746xx.h:1239</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html_a1e4f50b935bab2520788ae936f2e55c1"><div class="ttname"><a href="structDMA__TypeDef.html#a1e4f50b935bab2520788ae936f2e55c1">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00387">stm32f746xx.h:387</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga84ab215e0b217547745beefb65dfefdf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06363">stm32f746xx.h:6363</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ca25185d14a1f0c208ec8ceadc787a6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a></div><div class="ttdeci">#define DMA_LISR_HTIF2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06189">stm32f746xx.h:6189</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga15b404d9e1601cf3627cbf0163b50221"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06396">stm32f746xx.h:6396</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadea53385fca360f16c4474db1cf18bc1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a></div><div class="ttdeci">#define DMA_HISR_FEIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06245">stm32f746xx.h:6245</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad9432964145dc55af9186aea425e9963"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06307">stm32f746xx.h:6307</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1a7ec01955fb504a5aa4f9f16a9ac52c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a></div><div class="ttdeci">#define DMA_HISR_TEIF6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06254">stm32f746xx.h:6254</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1e5ea118900178d4fa2d19656c1b48ff"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06414">stm32f746xx.h:6414</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad70bf852fd8c24d79fcc104c950a589f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06366">stm32f746xx.h:6366</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabea10cdf2d3b0773b4e6b7fc9422f361"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06304">stm32f746xx.h:6304</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8617bf8160d1027879ffd354e04908d9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a></div><div class="ttdeci">#define DMA_HISR_HTIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06266">stm32f746xx.h:6266</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06063">stm32f746xx.h:6063</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf16fb0e5d87f704c89824f961bfb7637"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a></div><div class="ttdeci">#define DMA_HISR_TEIF5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06269">stm32f746xx.h:6269</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06111">stm32f746xx.h:6111</a></div></div>
<div class="ttc" id="agroup__Peripheral__memory__map_html_ga82186dd6d3f60995d428b34c041919d7"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a></div><div class="ttdeci">#define DMA1_Stream7_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01242">stm32f746xx.h:1242</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafe80a122bf0537e8c95877ccf2b7b6d9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l06349">stm32f746xx.h:6349</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7fa0798ce446ea982b63045445b7ab90.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6c6bdc422c144b2667a0314b64db47af.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__dma_8h.html">stm32f7xx_ll_dma.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
