# RISCV_Project
# Architecture 
This RISC-V core has been implemented in accordance with the RISC-V official documentation, we chose to cover the RV32IM ISAs.
It comes with an Instruction Cache, a Data Cache and their relative controllers, a Branch Prediction Unit made of 2-bit predictors, 
