$date
	Sat Sep  7 22:03:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module h264coretransform_wrapper $end
$var wire 1 ! CLK $end
$var wire 1 " ENABLE $end
$var wire 1 # RESET $end
$var wire 36 $ XXIN [35:0] $end
$var wire 14 % YNOUT [13:0] $end
$var wire 1 & VALID $end
$var wire 1 ' READY $end
$scope module DUT $end
$var wire 1 ! CLK $end
$var wire 1 " ENABLE $end
$var wire 1 # RESET $end
$var wire 36 ( XXIN [35:0] $end
$var wire 1 ) en_pipeline1 $end
$var wire 1 * en_pipeline7 $end
$var wire 1 + en_pipeline8 $end
$var wire 2 , yny [1:0] $end
$var wire 2 - ynx [1:0] $end
$var wire 9 . xx3 [8:0] $end
$var wire 9 / xx2 [8:0] $end
$var wire 9 0 xx1 [8:0] $end
$var wire 9 1 xx0 [8:0] $end
$var wire 1 2 input_1 $end
$var wire 1 3 en_pipeline5 $end
$var wire 1 4 en_pipeline4 $end
$var wire 1 5 en_pipeline3 $end
$var wire 1 6 en_pipeline2 $end
$var reg 1 ' READY $end
$var reg 1 & VALID $end
$var reg 14 7 YNOUT [13:0] $end
$var reg 1 8 en_pipeline6 $end
$var reg 12 9 ff00 [11:0] $end
$var reg 12 : ff01 [11:0] $end
$var reg 12 ; ff02 [11:0] $end
$var reg 12 < ff03 [11:0] $end
$var reg 12 = ff0p [11:0] $end
$var reg 12 > ff0pu [11:0] $end
$var reg 12 ? ff10 [11:0] $end
$var reg 12 @ ff11 [11:0] $end
$var reg 12 A ff12 [11:0] $end
$var reg 12 B ff13 [11:0] $end
$var reg 12 C ff1p [11:0] $end
$var reg 12 D ff1pu [11:0] $end
$var reg 12 E ff20 [11:0] $end
$var reg 12 F ff21 [11:0] $end
$var reg 12 G ff22 [11:0] $end
$var reg 12 H ff23 [11:0] $end
$var reg 12 I ff2p [11:0] $end
$var reg 12 J ff2pu [11:0] $end
$var reg 12 K ff3p [11:0] $end
$var reg 12 L ff3pu [11:0] $end
$var reg 12 M ffx0 [11:0] $end
$var reg 12 N ffx0_in [11:0] $end
$var reg 12 O ffx1 [11:0] $end
$var reg 12 P ffx1_in [11:0] $end
$var reg 12 Q ffx2 [11:0] $end
$var reg 12 R ffx2_in [11:0] $end
$var reg 12 S ffx3 [11:0] $end
$var reg 12 T ffx3_in [11:0] $end
$var reg 3 U ixx [2:0] $end
$var reg 4 V iyn [3:0] $end
$var reg 1 W valid1 $end
$var reg 1 X valid1_in $end
$var reg 1 Y valid2 $end
$var reg 10 Z xt0 [9:0] $end
$var reg 10 [ xt0_in [9:0] $end
$var reg 10 \ xt1 [9:0] $end
$var reg 10 ] xt1_in [9:0] $end
$var reg 10 ^ xt2 [9:0] $end
$var reg 10 _ xt2_in [9:0] $end
$var reg 10 ` xt3 [9:0] $end
$var reg 10 a xt3_in [9:0] $end
$var reg 14 b ynout_in [13:0] $end
$var reg 2 c yny1 [1:0] $end
$var reg 2 d yny2 [1:0] $end
$var reg 4 e ynyx [3:0] $end
$var reg 13 f yt0 [12:0] $end
$var reg 13 g yt0_in [12:0] $end
$var reg 13 h yt1 [12:0] $end
$var reg 13 i yt1_in [12:0] $end
$var reg 13 j yt2 [12:0] $end
$var reg 13 k yt2_in [12:0] $end
$var reg 13 l yt3 [12:0] $end
$var reg 13 m yt3_in [12:0] $end
$scope module controller $end
$var wire 1 ! CLK $end
$var wire 1 " ENABLE $end
$var wire 1 # RESET $end
$var wire 1 2 input_1 $end
$var reg 3 n c_state1 [2:0] $end
$var reg 1 6 en_pipeline2 $end
$var reg 1 5 en_pipeline3 $end
$var reg 1 4 en_pipeline4 $end
$var reg 1 3 en_pipeline5 $end
$var reg 3 o n_state1 [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 o
bx n
bx m
b0 l
bx k
b0 j
bx i
b0 h
bx g
b0 f
b0 e
b0 d
b0 c
bx b
bx a
b0 `
bx _
b0 ^
bx ]
b0 \
bx [
b0 Z
0Y
xX
0W
b0 V
b0 U
bx T
b0 S
bx R
b0 Q
bx P
b0 O
bx N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
x8
b0 7
06
05
04
03
02
bz 1
bz 0
bz /
bz .
b0 -
b0 ,
0+
0*
z)
bz (
0'
0&
b0 %
bz $
z#
z"
0!
$end
#10000
0)
0"
0#
b0 n
1'
x*
xW
1!
#20000
0!
#30000
x+
xY
1!
#40000
0!
#50000
b10 a
b0 _
b101001100 ]
b101011000 [
b10101101 1
b10100110 0
b10100110 /
b10101011 .
b1 o
b10101011010100110010100110010101101 $
b10101011010100110010100110010101101 (
1)
1"
1#
x&
1!
#60000
0!
#70000
b1111111111 a
b1111111111 _
b101010001 ]
b101010101 [
b10101010 1
b10101000 0
b10101001 /
b10101011010101001010101000010101010 $
b10101011010101001010101000010101010 (
b10 T
b1100 R
b100 P
b1010100100 N
0X
08
16
b10 o
b10 `
b101001100 \
b101011000 Z
12
b1 U
b1 n
1!
#80000
0!
#90000
b1111110111 a
b1111111100 _
b101001010 ]
b101001001 [
b10100000 1
b10100011 0
b10100111 /
b10101001 .
b10101001010100111010100011010100000 $
b10101001010100111010100011010100000 (
b11 ,
b11 -
15
b11 o
b1 T
b100 R
b111111111101 P
b1010100110 N
b10 L
b1111 e
b10 n
b10 U
b1111111111 `
b1111111111 ^
b101010001 \
b101010101 Z
b10 S
b1100 Q
b100 O
b1010100100 M
0*
0W
1!
#100000
0!
#110000
b1111111100 a
b1111111110 _
b101001110 ]
b101001000 [
b10100010 1
b10100110 0
b10101000 /
b10100110 .
b10100110010101000010100110010100010 $
b10100110010101000010100110010100010 (
b1 L
b10 >
b111111111111 T
b111111111111 R
b111111101010 P
b1010010011 N
14
05
b100 o
0+
0Y
b10 <
b1100 ;
b100 :
b1010100100 9
b1 S
b100 Q
b111111111101 O
b1010100110 M
b1111110111 `
b1111111100 ^
b101001010 \
b101001001 Z
b11 U
b11 n
1!
#120000
0!
#130000
0)
0"
13
04
b101 o
b0 T
b111111111010 R
b111111110110 P
b1010010110 N
b111111111111 L
b1 D
b100 n
0'
b100 U
b1111111100 `
b1111111110 ^
b101001110 \
b101001000 Z
b1 B
b100 A
b111111111101 @
b1010100110 ?
b111111111111 S
b111111111111 Q
b111111101010 O
b1010010011 M
0&
1!
#140000
0!
#150000
b0 L
b111111111111 J
1X
18
03
06
b110 o
b111111111111 H
b111111111111 G
b111111101010 F
b1010010011 E
b0 S
b111111111010 Q
b111111110110 O
b1010010110 M
b101 U
b101 n
1!
#160000
0!
#170000
b111111111010 L
b100 D
b1100 >
b10 -
b111 o
b1110 e
b10 m
b10 k
b0 i
b10 g
b110 n
b1 V
b110 U
1*
1W
b11 c
b111111111111 I
b1 C
b10 =
1!
#180000
0!
#190000
b0 L
b1 D
b10 >
b10 ,
b11 -
b11111111111110 b
b10010 m
b101 k
b11 i
b110 g
b1011 e
b0 o
1+
1Y
b11 d
b10 l
b10 j
b10 f
b111111111010 K
b100 C
b1100 =
b10 V
b111 U
b111 n
1!
#200000
0!
#210000
b1 ,
b111 e
b10 m
b10 k
b0 i
b10 g
b1000 b
b0 n
b11 V
02
b0 U
b10 c
b0 K
b1 C
b10 =
b10010 l
b101 j
b11 h
b110 f
1&
b11111111111110 %
b11111111111110 7
1!
#220000
0!
#230000
b111111111010 L
b100 D
b1100 >
b10 ,
b10 -
b10 b
b1010 e
b1000 %
b1000 7
b10 d
b10 l
b10 j
b0 h
b10 f
b1 c
b100 V
1!
#230001
