
---------- Begin Simulation Statistics ----------
final_tick                               160653653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195141                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722140                       # Number of bytes of host memory used
host_op_rate                                   195530                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   512.45                       # Real time elapsed on the host
host_tick_rate                              313500630                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160654                       # Number of seconds simulated
sim_ticks                                160653653000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.606537                       # CPI: cycles per instruction
system.cpu.discardedOps                        197525                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27829466                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.622457                       # IPC: instructions per cycle
system.cpu.numCycles                        160653653                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132824187                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        371005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            502                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397360                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642726                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112891                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110694                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.896019                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51419458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51419458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51419962                       # number of overall hits
system.cpu.dcache.overall_hits::total        51419962                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       729047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         729047                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       736962                       # number of overall misses
system.cpu.dcache.overall_misses::total        736962                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35227773000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35227773000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35227773000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35227773000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52148505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52148505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52156924                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52156924                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013980                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013980                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014130                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48320.304452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48320.304452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47801.342539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47801.342539                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101262                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3323                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.473067                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       609447                       # number of writebacks
system.cpu.dcache.writebacks::total            609447                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52316                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52316                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32292024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32292024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33107741999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33107741999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013127                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013127                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47717.666251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47717.666251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48357.884434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48357.884434                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683619                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40781827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40781827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       389623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        389623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14567557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14567557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41171450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41171450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37388.852814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37388.852814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13780920000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13780920000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35390.956648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35390.956648                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10637631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10637631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20660216000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20660216000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60868.459508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60868.459508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18511104000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18511104000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64422.301107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64422.301107                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    815717999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    815717999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103137.943988                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103137.943988                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.542872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52104677                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.104885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.542872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104998643                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104998643                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703653                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057161                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235500                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235500                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235500                       # number of overall hits
system.cpu.icache.overall_hits::total        10235500                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73397000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73397000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73397000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73397000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236273                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94950.840880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94950.840880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94950.840880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94950.840880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71851000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71851000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92950.840880                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92950.840880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92950.840880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92950.840880                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235500                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235500                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94950.840880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94950.840880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71851000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71851000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92950.840880                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92950.840880                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.147274                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13242.267788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.147274                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.711225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.711225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473319                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473319                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 160653653000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               483242                       # number of demand (read+write) hits
system.l2.demand_hits::total                   483342                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data              483242                       # number of overall hits
system.l2.overall_hits::total                  483342                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201402                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202075                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            201402                       # number of overall misses
system.l2.overall_misses::total                202075                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67393000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20892387000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20959780000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67393000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20892387000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20959780000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684644                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685417                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684644                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685417                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.870634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294821                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.870634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294821                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100138.187221                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103734.754372                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103722.776197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100138.187221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103734.754372                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103722.776197                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111726                       # number of writebacks
system.l2.writebacks::total                    111726                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53933000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16864056000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16917989000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53933000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16864056000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16917989000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294813                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294813                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80138.187221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83735.388313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83723.407730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80138.187221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83735.388313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83723.407730                       # average overall mshr miss latency
system.l2.replacements                         169438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       609447                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           609447                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       609447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       609447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150542                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136798                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14479487000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14479487000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.476084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.476084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105845.750669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105845.750669                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11743547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11743547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.476084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85845.896870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85845.896870                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.870634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100138.187221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100138.187221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.870634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80138.187221                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80138.187221                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        332700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            332700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6412900000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6412900000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.162606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99264.751409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99264.751409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64599                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64599                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5120509000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5120509000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79266.072230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79266.072230                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32150.225155                       # Cycle average of tags in use
system.l2.tags.total_refs                     1369163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202206                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.771129                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.261513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        74.289133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32031.674509                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23982                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5678882                       # Number of tag accesses
system.l2.tags.data_accesses                  5678882                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006898696500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6637                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6637                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              548546                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             105183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111726                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202069                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111726                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111726                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.438903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.472745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.420101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6484     97.69%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.18%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.830646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.800099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3935     59.29%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      1.15%     60.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2455     36.99%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      2.43%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6637                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12932416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7150464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  160653575000                       # Total gap between requests
system.mem_ctrls.avgGap                     511969.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12886720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7149120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 268104.703476615017                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 80214298.021595552564                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 44500201.934406057000                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          673                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201396                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111726                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19372750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6507099000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3802802349000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28785.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32309.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34036861.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12889344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12932416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7150464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7150464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          673                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201396                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202069                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111726                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111726                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       268105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     80230631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80498736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       268105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       268105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     44508568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        44508568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     44508568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       268105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     80230631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       125007304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               202028                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111705                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7085                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2738446750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1010140000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6526471750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13554.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32304.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132717                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70536                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       110469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.753650                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.720585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.156341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        77176     69.86%     69.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11243     10.18%     80.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4736      4.29%     84.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1217      1.10%     85.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8877      8.04%     93.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          628      0.57%     94.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          397      0.36%     94.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          429      0.39%     94.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5766      5.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       110469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12929792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7149120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.482403                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               44.500202                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       392921340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       208823670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      716077740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     290430360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12681252480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32308953750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34483463040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81081922380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.700148                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  89307476500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5364320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  65981856500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       395905860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       210406185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      726402180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     292669740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12681252480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  33376431510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33584534400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   81267602355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.855926                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  86958765750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5364320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  68330567250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65272                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111726                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57210                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136797                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       573074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 573074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20082880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20082880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202069                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202069    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202069                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           817909000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1091988250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721173                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          131884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052906                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054783                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82821760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82892416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169438                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7150464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           854855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000821                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028645                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 854153     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    702      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             854855                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 160653653000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2588923000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2053933995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
