
<html><head><title>Connections from VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668923" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Connections from VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Analog Mixed-Signal,Spectre AMS Designer,Spectre AMS Designer," />
<meta name="prod_subfeature" content="VHDL-AMS,Verilog-AMS, Verilog-AMS, VHDL-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668923" />
<meta name="NextFile" content="Importing_Verilog-AMS_Modules_into_VHDL.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Connecting_VHDL_Blocks_to_SPICE_Blocks.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Connections from VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Connecting_VHDL_Blocks_to_SPICE_Blocks.html" title="Connecting_VHDL_Blocks_to_SPICE_Blocks">Connecting_VHDL_Blocks_to_SPIC ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Importing_Verilog-AMS_Modules_into_VHDL.html" title="Importing_Verilog-AMS_Modules_into_VHDL">Importing_Verilog-AMS_Modules_ ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Connections from VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="ConnectionsfromVHDLandVHDLAMSBlockstoVerilogandVerilogAMSBlocks-wrealCoercion"></span><span class="confluence-anchor-link" id="ConnectionsfromVHDLandVHDLAMSBlockstoVerilogandVerilogAMSBlocks-wrealCoercion"></span><span class="confluence-anchor-link" id="ConnectionsfromVHDLandVHDLAMSBlockstoVerilogandVerilogAMSBlocks-directConnections"></span><span class="confluence-anchor-link" id="ConnectionsfromVHDLandVHDLAMSBlockstoVerilogandVerilogAMSBlocks-1033420"></span>The AMS Designer simulator supports the following direct connections between VHDL or VHDL-AMS, Verilog or Verilog-AMS, and SIE-based Interface Elements:</p>
<ul><li>You can instantiate VHDL (digital) blocks in Verilog (digital) blocks and Verilog (digital) blocks in VHDL (digital) blocks.</li><li>
<p>You can connect a Verilog<code><span>&#160;</span>wire<span>&#160;</span></code>to a VHDL<code><span>&#160;</span>real<span>&#160;</span></code>(when the VHDL<span>&#160;</span><code>real</code>&#160;is below); the software treats the<span>&#160;</span><code>wire</code>&#160;as a Verilog-AMS <a class="message-url" href="../verilogamsref/chap4.html#wreal">wreal</a>signal.</p>

<p>When you instantiate a VHDL block containing<span>&#160;</span><code>real</code><span>&#160;</span>signal ports on a schematic, you create a connection of VHDL<span>&#160;</span><code>real</code><span>&#160;</span>signals to Verilog-AMS wires from above. In such a situation, the simulator coerces the Verilog-AMS<span>&#160;</span><code>wire</code><span>&#160;</span>to become a digital<span>&#160;</span><code>wreal</code><span>&#160;</span>to integrate such VHDL blocks into the AMS flow.</p>
</li><li>You can connect a VHDL-AMS<code><span>&#160;</span>real<span>&#160;</span></code>signal to a Verilog-AMS<code><span>&#160;</span>wire.</code><span>&#160;</span>The software treats the<code><span>&#160;</span>wire<span>&#160;</span></code>as a Verilog-AMS<code><span>&#160;</span>wreal<span>&#160;</span></code>value. For example:<br /><code>entity vh3 is<br />&#160;&#160;&#160;&#160;port (vh3_port_net : IN real);<br />end;<br /><br />module top;<br />&#160;&#160;&#160;&#160;wire w;<br />&#160;&#160;&#160;&#160;vh3 v1(w); // w coerced to wreal<br />endmodule</code></li><li>You can connect VHDL bidirectional ports of type<code><span>&#160;</span>real<span>&#160;</span></code>to Verilog-AMS<code><span>&#160;</span>wreals.</code><span>&#160;</span>The resolution function used at the language boundaries is selected based on the drivers present. If there are no Verilog-AMS drivers present, the VHDL resolution function is used at the language boundary. If the Verilog-AMS drivers are present, the Verilog-AMS<code><span>&#160;</span>wreal<span>&#160;</span></code>resolution is selected to resolve the values at the mixed-language boundary. The resolution semantics on the signals that are not directly connected to the mixed-language boundary continue to follow the semantics of the language in which they are defined.</li><li>You can connect a VHDL-AMS terminal port to a Verilog (digital) net or a VHDL (digital) signal port of type<code><span>&#160;</span>std_logic<span>&#160;</span></code>or<code><span>&#160;</span>std_ulogic<span>&#160;</span></code>to a Verilog-AMS analog net.<br />The software manages discipline resolution, driver-receiver segregation, and connect module insertion (at the Verilog boundary) automatically. Connect modules are always Verilog-AMS connect modules (VHDL-AMS does not provide for using connect modules). The software supports driver access functions by querying the digital ports of connect modules.</li><li>You can connect a Verilog-AMS wreal net to a VHDL port of type<code><span>&#160;</span>std_logic<span>&#160;</span></code>when a Verilog-AMS wreal module is on top of a VHDL module. An R2L interface element is inserted between the wreal net and the<span style=""><span>&#160;</span>std_logic<span>&#160;</span></span>port.</li><li>You can connect a VHDL-AMS terminal or signal port to a Verilog-AMS analog or domainless net without using a shell.</li><li>You can connect a VHDL (digital)<code><span>&#160;</span>real<span>&#160;</span></code>signal port to a Verilog-AMS<code><span>&#160;</span>wreal<span>&#160;</span></code>net without using a shell.</li><li>You can connect a VHDL (digital)<code><span>&#160;</span>real<span>&#160;</span></code>vector to Verilog-AMS<code><span>&#160;</span>wreal<span>&#160;</span></code>array. Following are supported:<ul><li>Verilog instantiation of VHDL with wreal array in port connection</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>VHDL instantiation of Verilog with real vector in port connection</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Input/output ports of the above</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Verilog-VHDL-Verilog and VHDL-Verilog-VHDL connections</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>VHDL-derived real vector connections</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><code>wrealXState<span>&#160;</span></code>and<code><span>&#160;</span>wrealZState<span>&#160;</span></code>for VHDL/mixed-language design</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Reversed vector/array definitions ([1:0] vector/array definition connects to [0:1])<br /><br />If there is a mismatch in the port width in any of the above scenarios, the simulator generates an error.</li></ul></li><li>You can make composite connections between VHDL (digital) signals and Verilog-AMS nets.</li><li>Any VHDL connection to an SIE interface element must:<ul><li>Correctly collapse the VHDL portion of the net, just as with normal port connections</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Take any VHDL drivers into account in the shadow input</li></ul></li><li>For SIE interface element to VHDL connection:<ul><li>Collapsed nets will include VHDL drivers</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Resolved value of collapsed net will be fed back to VHDL</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Shadow net will be fed by VHDL drivers converted to Verilog</li></ul></li><li>For a trangate to VHDL connection:<ul><li>Collapsed net, which is connected to tran network, will include converted VHDL drivers</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Output of tran network will be fed to VHDL</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Shadow net and tran network will include VHDL drivers</li></ul></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Connecting_VHDL_Blocks_to_SPICE_Blocks.html" id="prev" title="Connecting_VHDL_Blocks_to_SPICE_Blocks">Connecting_VHDL_Blocks_to_SPIC ...</a></em></b><b><em><a href="Importing_Verilog-AMS_Modules_into_VHDL.html" id="nex" title="Importing_Verilog-AMS_Modules_into_VHDL">Importing_Verilog-AMS_Modules_ ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>