============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 09 2025  12:42:10 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     414   3345.709  2038.943     5384.652 
  CSKIP1              skip4                   46    356.592   158.984      515.576 
    FA1               full_adder               6     48.797    15.228       64.025 
    FA2               full_adder_100          11     75.072    37.157      112.229 
    FA3               full_adder_99           11     77.574    37.157      114.732 
    FA4               full_adder_98            9     70.067    23.756       93.823 
  skip_loop[1].CSKIP2 skip4_107               45    377.862   157.243      535.106 
    FA1               full_adder_97            9     76.323    27.063      103.386 
    FA2               full_adder_96            9     72.570    27.063       99.633 
    FA3               full_adder_95            9     72.570    27.063       99.633 
    FA4               full_adder_94            7     65.062    16.969       82.031 
  skip_loop[2].CSKIP2 skip4_106               45    357.843   152.283      510.127 
    FA1               full_adder_93            8     72.570    22.016       94.585 
    FA2               full_adder_92            9     72.570    27.063       99.633 
    FA3               full_adder_91            9     72.570    27.063       99.633 
    FA4               full_adder_90            9     62.560    27.063       89.623 
  skip_loop[3].CSKIP2 skip4_105               45    357.843   153.937      511.780 
    FA1               full_adder_89            9     76.323    27.063      103.386 
    FA2               full_adder_88            9     72.570    27.063       99.633 
    FA3               full_adder_87            9     72.570    27.063       99.633 
    FA4               full_adder_86            9     62.560    27.063       89.623 
  skip_loop[4].CSKIP2 skip4_104               39    377.862   128.614      506.477 
    FA1               full_adder_85            9     76.323    27.063      103.386 
    FA2               full_adder_84            7     71.318    18.622       89.940 
    FA3               full_adder_83            7     71.318    18.622       89.940 
    FA4               full_adder_82            7     75.072    18.622       93.694 
  skip_loop[5].CSKIP2 skip4_103               35    365.350   111.732      477.083 
    FA1               full_adder_81            7     75.072    18.622       93.694 
    FA2               full_adder_80            7     70.067    20.275       90.343 
    FA3               full_adder_79            6     76.323    13.575       89.898 
    FA4               full_adder_78            6     67.565    13.575       81.140 
  skip_loop[6].CSKIP2 skip4_102               41    385.370   140.362      525.731 
    FA1               full_adder_77            7     71.318    20.275       91.594 
    FA2               full_adder_76            7     80.077    20.275      100.352 
    FA3               full_adder_75            7     76.323    20.275       96.599 
    FA4               full_adder_74           11     81.328    33.850      115.178 
  skip_loop[7].CSKIP2 skip4_101               51    489.219   174.299      663.518 
    FA1               full_adder_73           11     91.338    33.850      125.188 
    FA2               full_adder_72           11    108.854    33.850      142.705 
    FA3               full_adder_71           11    108.854    33.850      142.705 
    FA4               full_adder_70            9    101.347    25.410      126.757 
