

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2'
================================================================
* Date:           Tue Apr 11 22:26:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput_VITIS_LOOP_34_2  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   5953|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     569|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     569|   6034|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln33_1_fu_125_p2     |         +|   0|  0|    13|           5|           1|
    |add_ln33_fu_137_p2       |         +|   0|  0|    11|           3|           1|
    |add_ln34_fu_196_p2       |         +|   0|  0|    11|           3|           1|
    |add_ln35_fu_181_p2       |         +|   0|  0|    13|           4|           4|
    |and_ln35_fu_253_p2       |       and|   0|  0|   512|         512|         512|
    |icmp_ln33_fu_119_p2      |      icmp|   0|  0|    10|           5|           6|
    |icmp_ln34_fu_143_p2      |      icmp|   0|  0|     9|           3|           4|
    |or_ln35_fu_259_p2        |        or|   0|  0|   512|         512|         512|
    |select_ln33_1_fu_157_p3  |    select|   0|  0|     3|           1|           3|
    |select_ln33_fu_149_p3    |    select|   0|  0|     3|           1|           1|
    |shl_ln35_1_fu_241_p2     |       shl|   0|  0|  2171|         512|         512|
    |shl_ln35_fu_232_p2       |       shl|   0|  0|  2171|          32|         512|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    |xor_ln35_fu_247_p2       |       xor|   0|  0|   512|         512|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  5953|        2106|        2073|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |empty_fu_58                           |   9|          2|  512|       1024|
    |i_fu_62                               |   9|          2|    3|          6|
    |indvar_flatten_fu_66                  |   9|          2|    5|         10|
    |j_fu_54                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|  536|       1072|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |AB_load_reg_322                     |   32|   0|   32|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |empty_fu_58                         |  512|   0|  512|          0|
    |i_fu_62                             |    3|   0|    3|          0|
    |icmp_ln33_reg_303                   |    1|   0|    1|          0|
    |indvar_flatten_fu_66                |    5|   0|    5|          0|
    |j_fu_54                             |    3|   0|    3|          0|
    |trunc_ln35_1_reg_317                |    2|   0|    2|          0|
    |trunc_ln35_1_reg_317_pp0_iter1_reg  |    2|   0|    2|          0|
    |trunc_ln35_reg_307                  |    2|   0|    2|          0|
    |trunc_ln35_reg_307_pp0_iter1_reg    |    2|   0|    2|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  569|   0|  569|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ABpartial_load  |   in|  512|     ap_none|                                    ABpartial_load|        scalar|
|AB_address0     |  out|    4|   ap_memory|                                                AB|         array|
|AB_ce0          |  out|    1|   ap_memory|                                                AB|         array|
|AB_q0           |   in|   32|   ap_memory|                                                AB|         array|
|p_out           |  out|  512|      ap_vld|                                             p_out|       pointer|
|p_out_ap_vld    |  out|    1|      ap_vld|                                             p_out|       pointer|
+----------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ABpartial_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %ABpartial_load"   --->   Operation 10 'read' 'ABpartial_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %ABpartial_load_read, i512 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp_eq  i5 %indvar_flatten_load, i5 16" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 18 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln33_1 = add i5 %indvar_flatten_load, i5 1" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 19 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc72, void %for.end74.exitStub" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 20 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln33 = add i3 %i_load, i3 1" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 23 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln34 = icmp_eq  i3 %j_load, i3 4" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 24 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln33 = select i1 %icmp_ln34, i3 0, i3 %j_load" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 25 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln33_1 = select i1 %icmp_ln34, i3 %add_ln33, i3 %i_load" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 26 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i3 %select_ln33_1" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 27 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln35, i2 0" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 28 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i3 %select_ln33" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 29 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln35 = add i4 %tmp_3, i4 %zext_ln35_2" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 30 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i4 %add_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 31 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln35_3" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 32 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 33 'load' 'AB_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i3 %select_ln33" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 34 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln34 = add i3 %select_ln33, i3 1" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 35 'add' 'add_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln34 = store i5 %add_ln33_1, i5 %indvar_flatten" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 36 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln34 = store i3 %select_ln33_1, i3 %i" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 37 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln34 = store i3 %add_ln34, i3 %j" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 39 'load' 'AB_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_load5 = load i512 %empty"   --->   Operation 55 'load' 'p_load5' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out, i512 %p_load5"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.03>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_load = load i512 %empty" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 40 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @writeoutput_VITIS_LOOP_34_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 42 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 44 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %trunc_ln35, i2 %trunc_ln35_1, i5 0" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 45 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %add_ln" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 46 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%shl_ln35 = shl i512 4294967295, i512 %zext_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 47 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%zext_ln35_1 = zext i32 %AB_load" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 48 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%shl_ln35_1 = shl i512 %zext_ln35_1, i512 %zext_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 49 'shl' 'shl_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%xor_ln35 = xor i512 %shl_ln35, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 50 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%and_ln35 = and i512 %p_load, i512 %xor_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 51 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (4.44ns) (out node of the LUT)   --->   "%or_ln35 = or i512 %shl_ln35_1, i512 %and_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 52 'or' 'or_ln35' <Predicate = true> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln34 = store i512 %or_ln35, i512 %empty" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 53 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc69" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 54 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ABpartial_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0100]
empty               (alloca           ) [ 0111]
i                   (alloca           ) [ 0100]
indvar_flatten      (alloca           ) [ 0100]
ABpartial_load_read (read             ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln33           (icmp             ) [ 0110]
add_ln33_1          (add              ) [ 0000]
br_ln33             (br               ) [ 0000]
j_load              (load             ) [ 0000]
i_load              (load             ) [ 0000]
add_ln33            (add              ) [ 0000]
icmp_ln34           (icmp             ) [ 0000]
select_ln33         (select           ) [ 0000]
select_ln33_1       (select           ) [ 0000]
trunc_ln35          (trunc            ) [ 0111]
tmp_3               (bitconcatenate   ) [ 0000]
zext_ln35_2         (zext             ) [ 0000]
add_ln35            (add              ) [ 0000]
zext_ln35_3         (zext             ) [ 0000]
AB_addr             (getelementptr    ) [ 0110]
trunc_ln35_1        (trunc            ) [ 0111]
add_ln34            (add              ) [ 0000]
store_ln34          (store            ) [ 0000]
store_ln34          (store            ) [ 0000]
store_ln34          (store            ) [ 0000]
AB_load             (load             ) [ 0101]
p_load              (load             ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty_11            (speclooptripcount) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
specloopname_ln34   (specloopname     ) [ 0000]
add_ln              (bitconcatenate   ) [ 0000]
zext_ln35           (zext             ) [ 0000]
shl_ln35            (shl              ) [ 0000]
zext_ln35_1         (zext             ) [ 0000]
shl_ln35_1          (shl              ) [ 0000]
xor_ln35            (xor              ) [ 0000]
and_ln35            (and              ) [ 0000]
or_ln35             (or               ) [ 0000]
store_ln34          (store            ) [ 0000]
br_ln34             (br               ) [ 0000]
p_load5             (load             ) [ 0000]
write_ln0           (write            ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ABpartial_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABpartial_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeoutput_VITIS_LOOP_34_2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="empty_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ABpartial_load_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="512" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="0"/>
<pin id="73" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ABpartial_load_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="512" slack="0"/>
<pin id="79" dir="0" index="2" bw="512" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="AB_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="512" slack="0"/>
<pin id="108" dir="0" index="1" bw="512" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln33_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln33_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="j_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln33_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln34_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln33_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln33_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln35_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln35_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln35_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln35_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln35_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln34_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln34_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln34_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln34_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="512" slack="2"/>
<pin id="219" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="2"/>
<pin id="223" dir="0" index="2" bw="2" slack="2"/>
<pin id="224" dir="0" index="3" bw="1" slack="0"/>
<pin id="225" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln35_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln35_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="33" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln35_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln35_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35_1/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xor_ln35_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="512" slack="0"/>
<pin id="249" dir="0" index="1" bw="512" slack="0"/>
<pin id="250" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="and_ln35_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="512" slack="0"/>
<pin id="255" dir="0" index="1" bw="512" slack="0"/>
<pin id="256" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="or_ln35_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="512" slack="0"/>
<pin id="261" dir="0" index="1" bw="512" slack="0"/>
<pin id="262" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln34_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="512" slack="0"/>
<pin id="267" dir="0" index="1" bw="512" slack="2"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_load5_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="512" slack="1"/>
<pin id="272" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="281" class="1005" name="empty_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="512" slack="0"/>
<pin id="283" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="296" class="1005" name="indvar_flatten_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln33_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="307" class="1005" name="trunc_ln35_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="2"/>
<pin id="309" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="312" class="1005" name="AB_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="trunc_ln35_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="2"/>
<pin id="319" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln35_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="AB_load_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AB_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="70" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="131" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="131" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="143" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="137" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="134" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="149" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="169" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="195"><net_src comp="149" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="149" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="125" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="157" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="196" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="231"><net_src comp="220" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="228" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="232" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="217" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="241" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="277"><net_src comp="54" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="284"><net_src comp="58" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="292"><net_src comp="62" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="299"><net_src comp="66" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="306"><net_src comp="119" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="165" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="315"><net_src comp="83" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="320"><net_src comp="192" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="325"><net_src comp="90" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 : ABpartial_load | {1 }
	Port: blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 : AB | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln33 : 2
		add_ln33_1 : 2
		br_ln33 : 3
		j_load : 1
		i_load : 1
		add_ln33 : 2
		icmp_ln34 : 2
		select_ln33 : 3
		select_ln33_1 : 3
		trunc_ln35 : 4
		tmp_3 : 5
		zext_ln35_2 : 4
		add_ln35 : 6
		zext_ln35_3 : 7
		AB_addr : 8
		AB_load : 9
		trunc_ln35_1 : 4
		add_ln34 : 4
		store_ln34 : 3
		store_ln34 : 4
		store_ln34 : 5
	State 2
		write_ln0 : 1
	State 3
		zext_ln35 : 1
		shl_ln35 : 2
		shl_ln35_1 : 2
		xor_ln35 : 3
		and_ln35 : 3
		or_ln35 : 3
		store_ln34 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln35_fu_247        |    0    |   512   |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln35_fu_253        |    0    |   512   |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln35_fu_259         |    0    |   512   |
|----------|--------------------------------|---------|---------|
|    shl   |         shl_ln35_fu_232        |    0    |   104   |
|          |        shl_ln35_1_fu_241       |    0    |   100   |
|----------|--------------------------------|---------|---------|
|          |        add_ln33_1_fu_125       |    0    |    13   |
|    add   |         add_ln33_fu_137        |    0    |    11   |
|          |         add_ln35_fu_181        |    0    |    13   |
|          |         add_ln34_fu_196        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln33_fu_119        |    0    |    9    |
|          |        icmp_ln34_fu_143        |    0    |    8    |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln33_fu_149       |    0    |    3    |
|          |      select_ln33_1_fu_157      |    0    |    3    |
|----------|--------------------------------|---------|---------|
|   read   | ABpartial_load_read_read_fu_70 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_76     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln35_fu_165       |    0    |    0    |
|          |       trunc_ln35_1_fu_192      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_3_fu_169          |    0    |    0    |
|          |          add_ln_fu_220         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       zext_ln35_2_fu_177       |    0    |    0    |
|   zext   |       zext_ln35_3_fu_187       |    0    |    0    |
|          |        zext_ln35_fu_228        |    0    |    0    |
|          |       zext_ln35_1_fu_238       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1811  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    AB_addr_reg_312   |    4   |
|    AB_load_reg_322   |   32   |
|     empty_reg_281    |   512  |
|       i_reg_289      |    3   |
|   icmp_ln33_reg_303  |    1   |
|indvar_flatten_reg_296|    5   |
|       j_reg_274      |    3   |
| trunc_ln35_1_reg_317 |    2   |
|  trunc_ln35_reg_307  |    2   |
+----------------------+--------+
|         Total        |   564  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1811  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   564  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   564  |  1820  |
+-----------+--------+--------+--------+
