INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cordrew/Desktop/574_Vivado_Projects/Homework1/Homework1.srcs/sources_1/new/Problem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cordrew/Desktop/574_Vivado_Projects/Homework1/Homework1.srcs/sim_1/new/Problem_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cordrew/Desktop/574_Vivado_Projects/Homework1/Homework1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
