5 13 181 4 *
8 /home/bryce3/trevorw/covered/diags/verilog 2 -t (main) 2 -vcd (do_while2.vcd) 2 -o (do_while2.cdd) 2 -v (do_while2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 do_while2.v 1 27 1
2 1 6 90009 2 1 100c 0 0 32 1 b
2 2 6 90009 5 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 7 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 107000b 1 0 31 0 32 17 0 ffffffff 0 6f f 0
1 b 2 4 7000b 1 0 31 0 32 17 0 ffffffff 0 64 0 0
4 3 6 2 0
4 2 1 3 0
3 1 main.$u0 "main.$u0" 0 do_while2.v 0 12 1
2 4 8 70007 2 1 100c 0 0 32 1 b
2 5 8 30003 0 1 1410 0 0 32 1 a
2 6 8 30007 2 37 1e 4 5
2 7 10 d000d 1 0 1008 0 0 32 48 1 0
2 8 10 90009 14 1 101c 0 0 32 1 a
2 9 10 9000d 14 6 1298 7 8 32 18 0 ffffffff fffffffe 1 6e 1
2 10 10 50005 0 1 1410 0 0 32 1 a
2 11 10 5000d 14 37 3a 9 10
2 12 11 130014 1 0 1008 0 0 32 48 a 0
2 13 11 f000f 2 1 100c 0 0 32 1 b
2 14 11 f0014 2 6 1288 12 13 32 18 0 ffffffff fffffff5 a 64 0
2 15 11 a000a 14 1 1008 0 0 32 1 a
2 16 11 a0015 14 d 120c 14 15 1 18 0 1 1 1 0 0
2 17 11 30017 14 42 e 16 0
4 17 2 11 0
4 11 0 17 17
4 6 11 11 11
3 1 main.$u1 "main.$u1" 0 do_while2.v 0 25 1
