##################################################################################################
## 
##  Xilinx, Inc. 2010            www.xilinx.com 
##  Sat Dec 25 07:33:20 2021

##  Generated by MIG Version 4.2
##  
##################################################################################################
##  File name :       design_zynq_mig_7series_0_0.xdc
##  Details :     Constraints file
##                    FPGA Family:       ZYNQ
##                    FPGA Part:         XC7Z035-FFG676
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Frequency:         800 MHz
##                    Time Period:       1250 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->Components->MT41J256m16XX-125
## Data Width: 32
## Time Period: 1250
## Data Mask: 1
##################################################################################################

set_property IO_BUFFER_TYPE NONE [get_ports {ddr3_ck_n[*]} ]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr3_ck_p[*]} ]
          
#create_clock -period 5 [get_ports sys_clk_i]
          
#create_clock -period 5 [get_ports clk_ref_i]
          
############## NET - IOSTANDARD ##################

set_property -dict { PACKAGE_PIN C1   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[0] }];set_property -dict { PACKAGE_PIN E2   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[1] }];set_property -dict { PACKAGE_PIN D3   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[2] }];set_property -dict { PACKAGE_PIN F4   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[3] }];set_property -dict { PACKAGE_PIN D1   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[4] }];set_property -dict { PACKAGE_PIN G4   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[5] }];set_property -dict { PACKAGE_PIN D4   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[6] }];set_property -dict { PACKAGE_PIN E1   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[7] }];set_property -dict { PACKAGE_PIN H2   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[8] }];set_property -dict { PACKAGE_PIN G1   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[9] }];set_property -dict { PACKAGE_PIN L3   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[10] }];set_property -dict { PACKAGE_PIN H3   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[11] }];set_property -dict { PACKAGE_PIN K3   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[12] }];set_property -dict { PACKAGE_PIN H4   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[13] }];set_property -dict { PACKAGE_PIN J1   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[14] }];set_property -dict { PACKAGE_PIN H1   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[15] }];set_property -dict { PACKAGE_PIN L5   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[16] }];set_property -dict { PACKAGE_PIN N1   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[17] }];set_property -dict { PACKAGE_PIN M2   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[18] }];set_property -dict { PACKAGE_PIN M6   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[19] }];set_property -dict { PACKAGE_PIN L2   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[20] }];set_property -dict { PACKAGE_PIN N4   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[21] }];set_property -dict { PACKAGE_PIN L4   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[22] }];set_property -dict { PACKAGE_PIN M4   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[23] }];set_property -dict { PACKAGE_PIN M7   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[24] }];set_property -dict { PACKAGE_PIN J5   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[25] }];set_property -dict { PACKAGE_PIN K8   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[26] }];set_property -dict { PACKAGE_PIN J6   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[27] }];set_property -dict { PACKAGE_PIN K6   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[28] }];set_property -dict { PACKAGE_PIN K5   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[29] }];set_property -dict { PACKAGE_PIN N7   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[30] }];set_property -dict { PACKAGE_PIN K7   IOSTANDARD SSTL15 } [get_ports { ddr3_dq[31] }];set_property -dict { PACKAGE_PIN F3   IOSTANDARD SSTL15 } [get_ports { ddr3_dm[0] }];set_property -dict { PACKAGE_PIN J4   IOSTANDARD SSTL15 } [get_ports { ddr3_dm[1] }];set_property -dict { PACKAGE_PIN M5   IOSTANDARD SSTL15 } [get_ports { ddr3_dm[2] }];set_property -dict { PACKAGE_PIN N6   IOSTANDARD SSTL15 } [get_ports { ddr3_dm[3] }];set_property -dict { PACKAGE_PIN G2   IOSTANDARD DIFF_SSTL15 } [get_ports { ddr3_dqs_p[0] }];set_property -dict { PACKAGE_PIN F2   IOSTANDARD DIFF_SSTL15 } [get_ports { ddr3_dqs_n[0] }];set_property -dict { PACKAGE_PIN K2   IOSTANDARD DIFF_SSTL15 } [get_ports { ddr3_dqs_p[1] }];set_property -dict { PACKAGE_PIN K1   IOSTANDARD DIFF_SSTL15 } [get_ports { ddr3_dqs_n[1] }];set_property -dict { PACKAGE_PIN N3   IOSTANDARD DIFF_SSTL15 } [get_ports { ddr3_dqs_p[2] }];set_property -dict { PACKAGE_PIN N2   IOSTANDARD DIFF_SSTL15 } [get_ports { ddr3_dqs_n[2] }];set_property -dict { PACKAGE_PIN M8   IOSTANDARD DIFF_SSTL15 } [get_ports { ddr3_dqs_p[3] }];set_property -dict { PACKAGE_PIN L8   IOSTANDARD DIFF_SSTL15 } [get_ports { ddr3_dqs_n[3] }];set_property -dict { PACKAGE_PIN A8   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[0] }];set_property -dict { PACKAGE_PIN A2   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[1] }];set_property -dict { PACKAGE_PIN D6   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[2] }];set_property -dict { PACKAGE_PIN C9   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[3] }];set_property -dict { PACKAGE_PIN D5   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[4] }];set_property -dict { PACKAGE_PIN A9   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[5] }];set_property -dict { PACKAGE_PIN E7   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[6] }];set_property -dict { PACKAGE_PIN B9   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[7] }];set_property -dict { PACKAGE_PIN G7   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[8] }];set_property -dict { PACKAGE_PIN A7   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[9] }];set_property -dict { PACKAGE_PIN C2   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[10] }];set_property -dict { PACKAGE_PIN F8   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[11] }];set_property -dict { PACKAGE_PIN B1   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[12] }];set_property -dict { PACKAGE_PIN B10  IOSTANDARD SSTL15 } [get_ports { ddr3_addr[13] }];set_property -dict { PACKAGE_PIN F7   IOSTANDARD SSTL15 } [get_ports { ddr3_addr[14] }];set_property -dict { PACKAGE_PIN B7   IOSTANDARD SSTL15 } [get_ports { ddr3_ba[0] }];set_property -dict { PACKAGE_PIN B2   IOSTANDARD SSTL15 } [get_ports { ddr3_ba[1] }];set_property -dict { PACKAGE_PIN A3   IOSTANDARD SSTL15 } [get_ports { ddr3_ba[2] }];set_property -dict { PACKAGE_PIN B6   IOSTANDARD DIFF_SSTL15 } [get_ports ddr3_ck_p];set_property -dict { PACKAGE_PIN A5   IOSTANDARD DIFF_SSTL15 } [get_ports ddr3_ck_n];set_property -dict { PACKAGE_PIN C4   IOSTANDARD SSTL15 } [get_ports ddr3_ras_n];set_property -dict { PACKAGE_PIN B4   IOSTANDARD SSTL15 } [get_ports ddr3_cas_n];set_property -dict { PACKAGE_PIN B5   IOSTANDARD SSTL15 } [get_ports ddr3_we_n];set_property -dict { PACKAGE_PIN C3   IOSTANDARD SSTL15 } [get_ports ddr3_cke];set_property -dict { PACKAGE_PIN A4   IOSTANDARD SSTL15 } [get_ports ddr3_odt];set_property -dict { PACKAGE_PIN C6   IOSTANDARD SSTL15 } [get_ports ddr3_cs_n];set_property -dict { PACKAGE_PIN A10  IOSTANDARD SSTL15 } [get_ports ddr3_reset_n];



set_property LOC PHASER_OUT_PHY_X1Y19 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y18 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y17 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y16 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y22 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y21 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y20 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]


set_property LOC PHASER_IN_PHY_X1Y19 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y18 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y17 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y16 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y22 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y21 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y20 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]





set_property LOC OUT_FIFO_X1Y19 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y18 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y17 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y16 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X1Y22 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y21 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y20 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]


set_property LOC IN_FIFO_X1Y19 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y18 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y17 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y16 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]


set_property LOC PHY_CONTROL_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]


set_property LOC PHASER_REF_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]


set_property LOC OLOGIC_X1Y243 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y231 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y219 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y207 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]



set_property LOC PLLE2_ADV_X1Y5 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/plle2_i}]
set_property LOC MMCME2_ADV_X1Y5 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_mmcm.mmcm_i}]
          


set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] \
                    -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] \
                    -setup 6

set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] \
                    -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] \
                    -hold 5

set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]

set_multicycle_path -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] -setup 2 -start
set_multicycle_path -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] -hold 1 -start

#set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20
set_max_delay -to [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}] 20
set_max_delay -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] -datapath_only 5
#set_false_path -through [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]
set_false_path -through [get_nets -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst_i}]
          
set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *ddr3_infrastructure/rstdiv0_sync_r1_reg*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] 20
          