v 20150101 2
L 300 700 600 700 3 0 0 0 -1 -1
L 300 100 600 100 3 0 0 0 -1 -1
A 40 400 398 311 98 3 0 2 0 -1 -1
L 300 700 300 800 3 0 0 0 -1 -1
L 300 100 300 0 3 0 0 0 -1 -1
V 1050 400 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
L 300 500 425 500 3 0 2 0 100 100
L 300 300 425 300 3 0 2 0 100 100
A 600 500 400 270 76 3 0 0 0 -1 -1
A 600 300 400 14 76 3 0 0 0 -1 -1
P 1100 400 1300 400 1 0 1
{
T 1100 300 5 8 0 1 0 0 1
pinnumber=1
T 1100 300 5 8 0 1 0 0 1
pinseq=1
T 1100 450 5 8 0 1 0 0 1
pinlabel=OUT
T 1200 300 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 0 50 5 8 0 1 0 0 1
pinnumber=2
T 0 50 5 8 0 1 0 0 1
pinseq=2
T 0 100 5 8 0 1 0 0 1
pinlabel=IN0
T 350 -25 5 8 0 1 0 0 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 0 250 5 8 0 1 0 0 1
pinnumber=3
T 0 250 5 8 0 1 0 0 1
pinseq=3
T 0 350 5 8 0 1 0 0 1
pinlabel=IN1
T 450 250 5 8 0 1 0 0 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 0 450 5 8 0 1 0 0 1
pinnumber=4
T 0 450 5 8 0 1 0 0 1
pinseq=4
T 0 550 5 8 0 1 0 0 1
pinlabel=nIN2
T 450 500 5 8 0 1 0 0 1
pintype=in
}
P 300 700 0 700 1 0 1
{
T 0 650 5 8 0 1 0 0 1
pinnumber=5
T 0 650 5 8 0 1 0 0 1
pinseq=5
T 0 750 5 8 0 1 0 0 1
pinlabel=IN3
T 350 750 5 8 0 1 0 0 1
pintype=in
}
T 800 350 8 10 1 1 0 6 1
refdes=U?
T 150 900 5 8 0 0 0 0 1
device=nor
T 150 1250 5 8 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 150 1400 9 10 0 0 0 0 1
numslots=0
T 150 1050 9 10 0 0 0 0 1
footprint=unknown
