<stg><name>solveComplmentaryPatch</name>


<trans_list>

<trans id="820" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="3" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="3" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="16" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="22" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="33" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="35" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="38" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="40" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="43" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="45" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="57" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="59" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="61" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="64" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="68" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="72" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln980" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln980" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="80" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1033" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1033" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="call181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="86" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="86" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="call181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="92" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39 %z_top_min_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_min_read

]]></Node>
<StgValue><ssdm name="z_top_min_read_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
:49 %current_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_z_i_index"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
:50 %new_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_index"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
:51 %new_z_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64">
<![CDATA[
:52 %tmp = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 4, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42 %original_d_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %original_d

]]></Node>
<StgValue><ssdm name="original_d_read"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43 %original_c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %original_c

]]></Node>
<StgValue><ssdm name="original_c_read"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44 %white_space_height_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="white_space_height_read_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45 %complementary_apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46 %previous_z_top_min_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_z_top_min_read

]]></Node>
<StgValue><ssdm name="previous_z_top_min_read_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %nPatchesAtOriginal_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nPatchesAtOriginal

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal_read"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64">
<![CDATA[
:52 %tmp = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 4, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:53 %br_ln860 = br void

]]></Node>
<StgValue><ssdm name="br_ln860"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 %add_ln862, void %.split192, i3 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln862 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln862"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln860 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln860"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln860 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln860"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln860 = br i1 %icmp_ln860, void %.split192, void

]]></Node>
<StgValue><ssdm name="br_ln860"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %icmp_ln865 = icmp_eq  i64 %z_top_min_read_1, i64 %previous_z_top_min_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln865"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln865 = br i1 %icmp_ln865, void %.loopexit26, void

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln867 = add i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_ln867"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln868 = br void

]]></Node>
<StgValue><ssdm name="br_ln868"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="158" st_id="4" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="159" st_id="5" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="160" st_id="6" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="161" st_id="7" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="163" st_id="9" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="166" st_id="12" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="167" st_id="13" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="168" st_id="14" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="169" st_id="15" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split192:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln862, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split192:2 %tmp_38 = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split192:0 %specloopname_ln860 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln860"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split192:2 %tmp_38 = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split192:3 %current_z_i_index_addr = getelementptr i32 %current_z_i_index, i64 0, i64 %zext_ln860

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split192:4 %store_ln862 = store i32 %tmp_38, i3 %current_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln862"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.split192:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i3 %add_ln868, void %.split190, i3 0, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln868 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln868"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln868 = icmp_eq  i3 %i_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln868"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln868 = br i1 %icmp_ln868, void %.split190, void %.loopexit26.loopexit

]]></Node>
<StgValue><ssdm name="br_ln868"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="3">
<![CDATA[
.split190:0 %i_1_cast = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split190:2 %current_z_i_index_addr_1 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
.split190:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split190:1 %specloopname_ln868 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln868"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
.split190:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split190:4 %add_ln870 = add i32 %current_z_i_index_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split190:5 %new_z_i_index_addr = getelementptr i32 %new_z_i_index, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split190:6 %store_ln870 = store i32 %add_ln870, i3 %new_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.split190:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.loopexit26.loopexit:0 %br_ln0 = br void %.loopexit26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit26:0 %empty_65 = phi i32 %tmp, void, i32 %add_ln867, void %.loopexit26.loopexit

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.loopexit26:1 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit26:2 %br_ln876 = br i1 %tmp_41, void, void

]]></Node>
<StgValue><ssdm name="br_ln876"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln887 = add i32 %p_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln887"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln888 = add i32 %empty_65, i32 1

]]></Node>
<StgValue><ssdm name="add_ln888"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln889 = br void

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln878 = add i32 %p_read_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln878"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln879 = add i32 %empty_65, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln879"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln880 = br void

]]></Node>
<StgValue><ssdm name="br_ln880"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_3 = phi i3 %add_ln889, void %.split188, i3 0, void

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln889 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln889"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln889 = icmp_eq  i3 %i_3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln889"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln889 = br i1 %icmp_ln889, void %.split188, void %.loopexit24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="3">
<![CDATA[
.split188:0 %i_3_cast = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split188:2 %current_z_i_index_addr_3 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
.split188:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split188:1 %specloopname_ln889 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln889"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
.split188:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split188:4 %add_ln891 = add i32 %current_z_i_index_load_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln891"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split188:5 %new_z_i_index_addr_2 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split188:6 %store_ln891 = store i32 %add_ln891, i3 %new_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="store_ln891"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.split188:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24.loopexit:0 %br_ln0 = br void %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24.loopexit206:0 %br_ln0 = br void %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:3 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
.loopexit24:4 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="220" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i3 %add_ln880, void %.split186, i3 0, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln880 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln880"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln880 = icmp_eq  i3 %i_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln880"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln880 = br i1 %icmp_ln880, void %.split186, void %.loopexit24.loopexit206

]]></Node>
<StgValue><ssdm name="br_ln880"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="3">
<![CDATA[
.split186:0 %i_2_cast = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split186:2 %current_z_i_index_addr_2 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="3">
<![CDATA[
.split186:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split186:1 %specloopname_ln880 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln880"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="3">
<![CDATA[
.split186:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split186:4 %add_ln882 = add i32 %current_z_i_index_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln882"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split186:5 %new_z_i_index_addr_1 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split186:6 %store_ln882 = store i32 %add_ln882, i3 %new_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.split186:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:0 %counter_0 = phi i32 %p_read_3, void %.loopexit24.loopexit, i32 %add_ln878, void %.loopexit24.loopexit206

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:1 %counterUpshift_0 = phi i32 %add_ln887, void %.loopexit24.loopexit, i32 %p_read, void %.loopexit24.loopexit206

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:2 %empty_68 = phi i32 %add_ln888, void %.loopexit24.loopexit, i32 %add_ln879, void %.loopexit24.loopexit206

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
.loopexit24:4 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit24:5 %add_ln895 = add i32 %GDn_points_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln895"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit24:6 %icmp_ln895 = icmp_slt  i32 %empty_68, i32 %add_ln895

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit24:7 %select_ln895 = select i1 %icmp_ln895, i32 %empty_68, i32 %add_ln895

]]></Node>
<StgValue><ssdm name="select_ln895"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24:8 %br_ln897 = br void

]]></Node>
<StgValue><ssdm name="br_ln897"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="243" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i3 0, void %.loopexit24, i3 %add_ln897, void %.split184

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln897 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln897"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln897 = icmp_eq  i3 %i_4, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln897 = br i1 %icmp_ln897, void %.split184, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln897"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="3">
<![CDATA[
.split184:0 %i_4_cast = zext i3 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split184:2 %new_z_i_index_addr_3 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split184:5 %GDn_points_addr_1 = getelementptr i32 %GDn_points, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="GDn_points_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="3">
<![CDATA[
.split184:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="253" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="3">
<![CDATA[
.split184:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
.split184:7 %conv4 = sitofp i32 %GDn_points_load_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="255" st_id="28" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
.split184:7 %conv4 = sitofp i32 %GDn_points_load_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="256" st_id="29" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split184:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="257" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="3">
<![CDATA[
.split184:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split184:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="259" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="3">
<![CDATA[
.split184:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="260" st_id="31" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
.split184:4 %conv = sitofp i32 %new_z_i_index_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="261" st_id="31" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split184:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="262" st_id="32" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
.split184:4 %conv = sitofp i32 %new_z_i_index_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split184:22 %tmp_40 = fcmp_olt  i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="264" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split184:1 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="265" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
.split184:9 %bitcast_ln899 = bitcast i32 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln899"/></StgValue>
</operation>

<operation id="266" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split184:10 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln899, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="267" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="32">
<![CDATA[
.split184:11 %trunc_ln899 = trunc i32 %bitcast_ln899

]]></Node>
<StgValue><ssdm name="trunc_ln899"/></StgValue>
</operation>

<operation id="268" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
.split184:12 %bitcast_ln899_1 = bitcast i32 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln899_1"/></StgValue>
</operation>

<operation id="269" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split184:13 %tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln899_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="270" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="23" op_0_bw="32">
<![CDATA[
.split184:14 %trunc_ln899_1 = trunc i32 %bitcast_ln899_1

]]></Node>
<StgValue><ssdm name="trunc_ln899_1"/></StgValue>
</operation>

<operation id="271" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split184:15 %icmp_ln899 = icmp_ne  i8 %tmp_37, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="272" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split184:16 %icmp_ln899_1 = icmp_eq  i23 %trunc_ln899, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="273" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split184:17 %or_ln899 = or i1 %icmp_ln899_1, i1 %icmp_ln899

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="274" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split184:18 %icmp_ln899_2 = icmp_ne  i8 %tmp_39, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln899_2"/></StgValue>
</operation>

<operation id="275" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split184:19 %icmp_ln899_3 = icmp_eq  i23 %trunc_ln899_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_3"/></StgValue>
</operation>

<operation id="276" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split184:20 %or_ln899_1 = or i1 %icmp_ln899_3, i1 %icmp_ln899_2

]]></Node>
<StgValue><ssdm name="or_ln899_1"/></StgValue>
</operation>

<operation id="277" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split184:21 %and_ln899 = and i1 %or_ln899, i1 %or_ln899_1

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split184:22 %tmp_40 = fcmp_olt  i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split184:23 %and_ln899_1 = and i1 %and_ln899, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln899_1"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split184:24 %dc = select i1 %and_ln899_1, i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
.split184:25 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split184:26 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split184:27 %tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="32">
<![CDATA[
.split184:28 %tmp_105 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split184:29 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_105, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="79" op_0_bw="25">
<![CDATA[
.split184:30 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8">
<![CDATA[
.split184:31 %zext_ln341 = zext i8 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split184:32 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split184:33 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split184:34 %sub_ln1311 = sub i8 127, i8 %tmp_104

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="8">
<![CDATA[
.split184:35 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split184:36 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="9">
<![CDATA[
.split184:37 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="79" op_0_bw="32">
<![CDATA[
.split184:38 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split184:39 %r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split184:40 %r_V_4 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
.split184:41 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1">
<![CDATA[
.split184:42 %zext_ln662 = zext i1 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split184:43 %tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_4, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split184:44 %val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split184:45 %result_V_9 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_9"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split184:46 %result_V_13 = select i1 %p_Result_s, i32 %result_V_9, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_13"/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split184:47 %store_ln899 = store i32 %result_V_13, i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="store_ln899"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.split184:48 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0 %i_5 = phi i3 %add_ln902, void %.split182, i3 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1 %add_ln902 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln902"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3 %icmp_ln902 = icmp_eq  i3 %i_5, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln902"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4 %empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5 %br_ln902 = br i1 %icmp_ln902, void %.split182, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln902"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="3">
<![CDATA[
.split182:0 %i_5_cast = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split182:2 %new_z_i_index_addr_4 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_4"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="3">
<![CDATA[
.split182:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="315" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="3">
<![CDATA[
.split182:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
.split182:4 %conv5 = sitofp i32 %new_z_i_index_load_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="317" st_id="37" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
.split182:4 %conv5 = sitofp i32 %new_z_i_index_load_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split182:11 %tmp_43 = fcmp_olt  i32 %conv5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split182:1 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
.split182:5 %bitcast_ln904 = bitcast i32 %conv5

]]></Node>
<StgValue><ssdm name="bitcast_ln904"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:6 %tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln904, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="23" op_0_bw="32">
<![CDATA[
.split182:7 %trunc_ln904 = trunc i32 %bitcast_ln904

]]></Node>
<StgValue><ssdm name="trunc_ln904"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split182:8 %icmp_ln904 = icmp_ne  i8 %tmp_42, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln904"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split182:9 %icmp_ln904_1 = icmp_eq  i23 %trunc_ln904, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln904_1"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split182:10 %or_ln904 = or i1 %icmp_ln904_1, i1 %icmp_ln904

]]></Node>
<StgValue><ssdm name="or_ln904"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split182:11 %tmp_43 = fcmp_olt  i32 %conv5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split182:12 %and_ln904 = and i1 %or_ln904, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="and_ln904"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split182:13 %data_V_2 = select i1 %and_ln904, i32 0, i32 %bitcast_ln904

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split182:14 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:15 %tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="32">
<![CDATA[
.split182:16 %tmp_107 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split182:17 %mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_107, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="79" op_0_bw="25">
<![CDATA[
.split182:18 %zext_ln15_2 = zext i25 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
.split182:19 %zext_ln341_2 = zext i8 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split182:20 %add_ln341_2 = add i9 %zext_ln341_2, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341_2"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split182:21 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split182:22 %sub_ln1311_2 = sub i8 127, i8 %tmp_106

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="8">
<![CDATA[
.split182:23 %sext_ln1311_2 = sext i8 %sub_ln1311_2

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split182:24 %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="9">
<![CDATA[
.split182:25 %sh_prom_i_i_i_i_i54_cast_cast_cast = sext i9 %ush_2

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i54_cast_cast_cast"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="79" op_0_bw="32">
<![CDATA[
.split182:26 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i54_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i54_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split182:27 %r_V_5 = lshr i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split182:28 %r_V_6 = shl i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
.split182:29 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1">
<![CDATA[
.split182:30 %zext_ln662_2 = zext i1 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split182:31 %tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_6, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split182:32 %val_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split182:33 %result_V_10 = sub i32 0, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V_10"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split182:34 %result_V = select i1 %p_Result_2, i32 %result_V_10, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split182:35 %store_ln904 = store i32 %result_V, i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="store_ln904"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.split182:36 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="352" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="353" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0 %i_6 = phi i3 %add_ln908, void %.split180, i3 0, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="354" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1 %add_ln908 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="355" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="356" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3 %icmp_ln908 = icmp_eq  i3 %i_6, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="357" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4 %empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="358" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5 %br_ln908 = br i1 %icmp_ln908, void %.split180, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln908"/></StgValue>
</operation>

<operation id="359" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="3">
<![CDATA[
.split180:0 %i_6_cast13 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="i_6_cast13"/></StgValue>
</operation>

<operation id="360" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split180:2 %new_z_i_index_addr_5 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_6_cast13

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_5"/></StgValue>
</operation>

<operation id="361" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="3">
<![CDATA[
.split180:3 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="362" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="3">
<![CDATA[
.split180:3 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>

<operation id="363" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.split180:4 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_6, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="364" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="16">
<![CDATA[
.split180:5 %zext_ln54 = zext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="365" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.split180:6 %shl_ln54_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_6, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="366" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="14">
<![CDATA[
.split180:7 %zext_ln54_1 = zext i14 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split180:8 %sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
.split180:9 %shl_ln54_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %new_z_i_index_load_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="369" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="38" op_0_bw="37">
<![CDATA[
.split180:10 %sext_ln54 = sext i37 %shl_ln54_2

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="370" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
.split180:11 %shl_ln54_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %new_z_i_index_load_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_3"/></StgValue>
</operation>

<operation id="371" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="38" op_0_bw="35">
<![CDATA[
.split180:12 %sext_ln54_1 = sext i35 %shl_ln54_3

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="372" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split180:13 %sub_ln54_1 = sub i38 %sext_ln54, i38 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="373" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split180:14 %or_ln54 = or i17 %sub_ln54, i17 16

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="374" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="38" op_0_bw="17">
<![CDATA[
.split180:15 %sext_ln54_2 = sext i17 %or_ln54

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="375" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split180:16 %add_ln54 = add i38 %sub_ln54_1, i38 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="376" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="38">
<![CDATA[
.split180:17 %sext_ln910 = sext i38 %add_ln54

]]></Node>
<StgValue><ssdm name="sext_ln910"/></StgValue>
</operation>

<operation id="377" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="129" op_0_bw="64">
<![CDATA[
.split180:18 %zext_ln910 = zext i64 %sext_ln910

]]></Node>
<StgValue><ssdm name="zext_ln910"/></StgValue>
</operation>

<operation id="378" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split180:19 %mul_ln910 = mul i129 %zext_ln910, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln910"/></StgValue>
</operation>

<operation id="379" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split180:20 %tmp_62 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln910, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="380" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="60">
<![CDATA[
.split180:21 %zext_ln910_3 = zext i60 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln910_3"/></StgValue>
</operation>

<operation id="381" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split180:22 %GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln910_3

]]></Node>
<StgValue><ssdm name="GDarray_addr"/></StgValue>
</operation>

<operation id="382" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="192" op_0_bw="11">
<![CDATA[
.split180:23 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="383" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split180:24 %tmp_57 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln910, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="384" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split180:25 %shl_ln910_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_57, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln910_1"/></StgValue>
</operation>

<operation id="385" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split180:26 %shl_ln910_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_62, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln910_2"/></StgValue>
</operation>

<operation id="386" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="63">
<![CDATA[
.split180:27 %zext_ln910_1 = zext i63 %shl_ln910_2

]]></Node>
<StgValue><ssdm name="zext_ln910_1"/></StgValue>
</operation>

<operation id="387" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split180:28 %sub_ln910 = sub i64 %zext_ln910_1, i64 %shl_ln910_1

]]></Node>
<StgValue><ssdm name="sub_ln910"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split180:29 %add_ln910 = add i64 %sext_ln910, i64 %sub_ln910

]]></Node>
<StgValue><ssdm name="add_ln910"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="389" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split180:1 %specloopname_ln908 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln908"/></StgValue>
</operation>

<operation id="390" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="192" op_0_bw="11">
<![CDATA[
.split180:23 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="391" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split180:30 %shl_ln1 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln910, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="392" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="192" op_0_bw="67">
<![CDATA[
.split180:31 %zext_ln910_2 = zext i67 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln910_2"/></StgValue>
</operation>

<operation id="393" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split180:32 %lshr_ln910 = lshr i192 %GDarray_load, i192 %zext_ln910_2

]]></Node>
<StgValue><ssdm name="lshr_ln910"/></StgValue>
</operation>

<operation id="394" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="192">
<![CDATA[
.split180:33 %trunc_ln910 = trunc i192 %lshr_ln910

]]></Node>
<StgValue><ssdm name="trunc_ln910"/></StgValue>
</operation>

<operation id="395" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split180:34 %new_z_i_addr = getelementptr i64 %new_z_i, i64 0, i64 %i_6_cast13

]]></Node>
<StgValue><ssdm name="new_z_i_addr"/></StgValue>
</operation>

<operation id="396" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split180:35 %store_ln910 = store i64 %trunc_ln910, i3 %new_z_i_addr

]]></Node>
<StgValue><ssdm name="store_ln910"/></StgValue>
</operation>

<operation id="397" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.split180:36 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="398" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0 %new_z_i_atTop_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3"/></StgValue>
</operation>

<operation id="399" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1 %new_z_i_atTop_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1"/></StgValue>
</operation>

<operation id="400" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2 %new_z_i_atTop_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2"/></StgValue>
</operation>

<operation id="401" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:3 %new_z_i_atTop_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3"/></StgValue>
</operation>

<operation id="402" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:4 %new_z_i_atTop_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4"/></StgValue>
</operation>

<operation id="403" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:5 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="404" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0 %i_7 = phi i3 %add_ln919, void %.split17819, i3 1, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="405" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="406" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:2 %icmp_ln914 = icmp_eq  i3 %i_7, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln914"/></StgValue>
</operation>

<operation id="407" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="408" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4 %br_ln914 = br i1 %icmp_ln914, void %.split178, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln914"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split178:0 %add_ln919 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln919"/></StgValue>
</operation>

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="3">
<![CDATA[
.split178:1 %trunc_ln919_cast = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln919_cast"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split178:3 %new_z_i_addr_1 = getelementptr i64 %new_z_i, i64 0, i64 %trunc_ln919_cast

]]></Node>
<StgValue><ssdm name="new_z_i_addr_1"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="3">
<![CDATA[
.split178:4 %new_z_i_load = load i3 %new_z_i_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_load"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="3">
<![CDATA[
.split178:7 %trunc_ln916 = trunc i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln916"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split178:8 %switch_ln916 = switch i2 %trunc_ln916, void %branch3, i2 1, void %.split178..split17819_crit_edge, i2 2, void %branch1, i2 3, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln916"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.split17819:0 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="416" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="3">
<![CDATA[
.split178:4 %new_z_i_load = load i3 %new_z_i_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_load"/></StgValue>
</operation>

<operation id="417" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="3">
<![CDATA[
.split178:5 %zext_ln916 = zext i3 %add_ln919

]]></Node>
<StgValue><ssdm name="zext_ln916"/></StgValue>
</operation>

<operation id="418" st_id="46" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="419" st_id="47" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="420" st_id="48" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="421" st_id="49" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="422" st_id="50" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="423" st_id="51" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="424" st_id="52" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="425" st_id="53" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="426" st_id="54" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="427" st_id="55" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="428" st_id="56" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="429" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split178:2 %specloopname_ln914 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln914"/></StgValue>
</operation>

<operation id="430" st_id="57" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split178:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln916, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>

<operation id="431" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch2:0 %store_ln916 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="432" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln916 = br void %.split17819

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="433" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch1:0 %store_ln916 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="434" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln916 = br void %.split17819

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="435" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split178..split17819_crit_edge:0 %store_ln916 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="436" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
.split178..split17819_crit_edge:1 %br_ln916 = br void %.split17819

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="437" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch3:0 %store_ln916 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="438" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch3:1 %store_ln916 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="439" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln916" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln916 = br void %.split17819

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="440" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="441" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_8 = phi i3 %add_ln926, void %.split176, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="442" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:1 %layerSMin = phi i64 %layerSMin_1, void %.split176, i64 9223372036854775807, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="layerSMin"/></StgValue>
</operation>

<operation id="443" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2 %layerWithSmallestShift = phi i32 %layerWithSmallestShift_1, void %.split176, i32 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift"/></StgValue>
</operation>

<operation id="444" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %add_ln926 = add i3 %i_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln926"/></StgValue>
</operation>

<operation id="445" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="446" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5 %icmp_ln926 = icmp_eq  i3 %i_8, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln926"/></StgValue>
</operation>

<operation id="447" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="448" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7 %br_ln926 = br i1 %icmp_ln926, void %.split176, void

]]></Node>
<StgValue><ssdm name="br_ln926"/></StgValue>
</operation>

<operation id="449" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64">
<![CDATA[
.split176:0 %new_z_i_atTop_3_1_load_1 = load i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1_load_1"/></StgValue>
</operation>

<operation id="450" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64">
<![CDATA[
.split176:1 %new_z_i_atTop_3_2_load_1 = load i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2_load_1"/></StgValue>
</operation>

<operation id="451" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64">
<![CDATA[
.split176:2 %new_z_i_atTop_3_3_load_1 = load i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3_load_1"/></StgValue>
</operation>

<operation id="452" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64">
<![CDATA[
.split176:3 %new_z_i_atTop_3_4_load_1 = load i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4_load_1"/></StgValue>
</operation>

<operation id="453" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="3">
<![CDATA[
.split176:5 %trunc_ln928 = trunc i3 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln928"/></StgValue>
</operation>

<operation id="454" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split176:6 %tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %new_z_i_atTop_3_1_load_1, i64 %new_z_i_atTop_3_2_load_1, i64 %new_z_i_atTop_3_3_load_1, i64 %new_z_i_atTop_3_4_load_1, i2 %trunc_ln928

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="455" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split176:7 %sub_ln928 = sub i64 %tmp_49, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln928"/></StgValue>
</operation>

<operation id="456" st_id="59" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64">
<![CDATA[
.split176:8 %dc_3 = sitodp i64 %sub_ln928

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="457" st_id="60" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64">
<![CDATA[
.split176:8 %dc_3 = sitodp i64 %sub_ln928

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="458" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64">
<![CDATA[
.split176:9 %data_V_3 = bitcast i64 %dc_3

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="459" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:10 %tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="460" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="52" op_0_bw="64">
<![CDATA[
.split176:11 %tmp_109 = trunc i64 %data_V_3

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="461" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split176:4 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="462" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.split176:12 %mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_109, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_3"/></StgValue>
</operation>

<operation id="463" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="169" op_0_bw="54">
<![CDATA[
.split176:13 %zext_ln15_3 = zext i54 %mantissa_3

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="464" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="11">
<![CDATA[
.split176:14 %zext_ln510 = zext i11 %tmp_108

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="465" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split176:15 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="466" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.split176:16 %isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="467" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split176:17 %sub_ln1311_3 = sub i11 1023, i11 %tmp_108

]]></Node>
<StgValue><ssdm name="sub_ln1311_3"/></StgValue>
</operation>

<operation id="468" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="11">
<![CDATA[
.split176:18 %sext_ln1311_3 = sext i11 %sub_ln1311_3

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="469" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split176:19 %ush_3 = select i1 %isNeg_3, i12 %sext_ln1311_3, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="470" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="12">
<![CDATA[
.split176:20 %sh_prom_i_i_i_i_i91_cast_cast_cast = sext i12 %ush_3

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i91_cast_cast_cast"/></StgValue>
</operation>

<operation id="471" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="169" op_0_bw="32">
<![CDATA[
.split176:21 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i91_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i91_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="472" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split176:22 %r_V_7 = lshr i169 %zext_ln15_3, i169 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="473" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split176:23 %r_V_8 = shl i169 %zext_ln15_3, i169 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="474" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
.split176:24 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_7, i32 53

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="475" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="1">
<![CDATA[
.split176:25 %zext_ln662_3 = zext i1 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="476" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split176:26 %tmp_59 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_8, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="477" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split176:27 %val_3 = select i1 %isNeg_3, i64 %zext_ln662_3, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>

<operation id="478" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split176:28 %icmp_ln928 = icmp_slt  i64 %val_3, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="icmp_ln928"/></StgValue>
</operation>

<operation id="479" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="2">
<![CDATA[
.split176:29 %zext_ln928 = zext i2 %trunc_ln928

]]></Node>
<StgValue><ssdm name="zext_ln928"/></StgValue>
</operation>

<operation id="480" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split176:30 %layerWithSmallestShift_1 = select i1 %icmp_ln928, i32 %zext_ln928, i32 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift_1"/></StgValue>
</operation>

<operation id="481" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split176:31 %layerSMin_1 = select i1 %icmp_ln928, i64 %val_3, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="layerSMin_1"/></StgValue>
</operation>

<operation id="482" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln926" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.split176:32 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="483" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64">
<![CDATA[
:0 %new_z_i_atTop_3_1_load = load i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1_load"/></StgValue>
</operation>

<operation id="484" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64">
<![CDATA[
:1 %new_z_i_atTop_3_2_load = load i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2_load"/></StgValue>
</operation>

<operation id="485" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64">
<![CDATA[
:2 %new_z_i_atTop_3_3_load = load i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3_load"/></StgValue>
</operation>

<operation id="486" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64">
<![CDATA[
:3 %new_z_i_atTop_3_4_load = load i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4_load"/></StgValue>
</operation>

<operation id="487" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="2" op_0_bw="32">
<![CDATA[
:4 %trunc_ln946 = trunc i32 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="trunc_ln946"/></StgValue>
</operation>

<operation id="488" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:5 %tmp_45 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %new_z_i_atTop_3_1_load, i64 %new_z_i_atTop_3_2_load, i64 %new_z_i_atTop_3_3_load, i64 %new_z_i_atTop_3_4_load, i2 %trunc_ln946

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="489" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %sub_ln948 = sub i64 %tmp_45, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln948"/></StgValue>
</operation>

<operation id="490" st_id="62" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64">
<![CDATA[
:7 %dc_2 = sitodp i64 %sub_ln948

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="491" st_id="63" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64">
<![CDATA[
:7 %dc_2 = sitodp i64 %sub_ln948

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="492" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64">
<![CDATA[
:8 %data_V_4 = bitcast i64 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="493" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="64">
<![CDATA[
:9 %p_Result_3 = trunc i64 %data_V_4

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="494" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="63">
<![CDATA[
:10 %zext_ln368 = zext i63 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="495" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64">
<![CDATA[
:11 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="496" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %tmp_46 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="497" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="52" op_0_bw="64">
<![CDATA[
:13 %trunc_ln948 = trunc i64 %data_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln948"/></StgValue>
</operation>

<operation id="498" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14 %icmp_ln948 = icmp_ne  i11 %tmp_46, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln948"/></StgValue>
</operation>

<operation id="499" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15 %icmp_ln948_1 = icmp_eq  i52 %trunc_ln948, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln948_1"/></StgValue>
</operation>

<operation id="500" st_id="63" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %tmp_48 = fcmp_olt  i64 %bitcast_ln521, i64 1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="501" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %or_ln948 = or i1 %icmp_ln948_1, i1 %icmp_ln948

]]></Node>
<StgValue><ssdm name="or_ln948"/></StgValue>
</operation>

<operation id="502" st_id="64" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %tmp_48 = fcmp_olt  i64 %bitcast_ln521, i64 1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="503" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18 %and_ln948 = and i1 %or_ln948, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln948"/></StgValue>
</operation>

<operation id="504" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln948 = br i1 %and_ln948, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln948"/></StgValue>
</operation>

<operation id="505" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln895, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_4"/></StgValue>
</operation>

<operation id="506" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_3 = sext i37 %shl_ln54_4

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="507" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln895, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_5"/></StgValue>
</operation>

<operation id="508" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_4 = sext i35 %shl_ln54_5

]]></Node>
<StgValue><ssdm name="sext_ln54_4"/></StgValue>
</operation>

<operation id="509" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_2 = sub i38 %sext_ln54_3, i38 %sext_ln54_4

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="510" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_1 = add i38 %sub_ln54_2, i38 24592

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="511" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln950 = sext i38 %add_ln54_1

]]></Node>
<StgValue><ssdm name="sext_ln950"/></StgValue>
</operation>

<operation id="512" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln950 = zext i64 %sext_ln950

]]></Node>
<StgValue><ssdm name="zext_ln950"/></StgValue>
</operation>

<operation id="513" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln950 = mul i129 %zext_ln950, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln950"/></StgValue>
</operation>

<operation id="514" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_68 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln950, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="515" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln950_3 = zext i60 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln950_3"/></StgValue>
</operation>

<operation id="516" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_1 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln950_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_1"/></StgValue>
</operation>

<operation id="517" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_1 = load i11 %GDarray_addr_1

]]></Node>
<StgValue><ssdm name="GDarray_load_1"/></StgValue>
</operation>

<operation id="518" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_60 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln950, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="519" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln950_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_60, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln950_1"/></StgValue>
</operation>

<operation id="520" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln950_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_68, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln950_2"/></StgValue>
</operation>

<operation id="521" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln950_1 = zext i63 %shl_ln950_2

]]></Node>
<StgValue><ssdm name="zext_ln950_1"/></StgValue>
</operation>

<operation id="522" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln950 = sub i64 %zext_ln950_1, i64 %shl_ln950_1

]]></Node>
<StgValue><ssdm name="sub_ln950"/></StgValue>
</operation>

<operation id="523" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln950 = add i64 %sub_ln950, i64 %sext_ln950

]]></Node>
<StgValue><ssdm name="add_ln950"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="524" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_1 = load i11 %GDarray_addr_1

]]></Node>
<StgValue><ssdm name="GDarray_load_1"/></StgValue>
</operation>

<operation id="525" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln2 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln950, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="526" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln950_2 = zext i67 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln950_2"/></StgValue>
</operation>

<operation id="527" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln950 = lshr i192 %GDarray_load_1, i192 %zext_ln950_2

]]></Node>
<StgValue><ssdm name="lshr_ln950"/></StgValue>
</operation>

<operation id="528" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln950 = trunc i192 %lshr_ln950

]]></Node>
<StgValue><ssdm name="trunc_ln950"/></StgValue>
</operation>

<operation id="529" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln951 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln951"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="530" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge:0 %z_top_min_0 = phi i64 %trunc_ln950, void, i64 %tmp_45, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="531" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1 %sub_ln953 = sub i64 %z_top_min_0, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln953"/></StgValue>
</operation>

<operation id="532" st_id="66" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:2 %dc_4 = sitodp i64 %sub_ln953

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="533" st_id="67" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:2 %dc_4 = sitodp i64 %sub_ln953

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>

<operation id="534" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:3 %data_V_5 = bitcast i64 %dc_4

]]></Node>
<StgValue><ssdm name="data_V_5"/></StgValue>
</operation>

<operation id="535" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge:4 %p_Result_4 = trunc i64 %data_V_5

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="536" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge:5 %zext_ln368_1 = zext i63 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="537" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:6 %bitcast_ln521_1 = bitcast i64 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="bitcast_ln521_1"/></StgValue>
</operation>

<operation id="538" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7 %tmp_51 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="539" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge:8 %trunc_ln953 = trunc i64 %data_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln953"/></StgValue>
</operation>

<operation id="540" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:9 %icmp_ln953 = icmp_ne  i11 %tmp_51, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln953"/></StgValue>
</operation>

<operation id="541" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge:10 %icmp_ln953_1 = icmp_eq  i52 %trunc_ln953, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln953_1"/></StgValue>
</operation>

<operation id="542" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12 %tmp_53 = fcmp_olt  i64 %bitcast_ln521_1, i64 1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="543" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:11 %or_ln953 = or i1 %icmp_ln953_1, i1 %icmp_ln953

]]></Node>
<StgValue><ssdm name="or_ln953"/></StgValue>
</operation>

<operation id="544" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12 %tmp_53 = fcmp_olt  i64 %bitcast_ln521_1, i64 1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="545" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:13 %and_ln953 = and i1 %or_ln953, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln953"/></StgValue>
</operation>

<operation id="546" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:14 %br_ln953 = br i1 %and_ln953, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln953"/></StgValue>
</operation>

<operation id="547" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln895, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_6"/></StgValue>
</operation>

<operation id="548" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_5 = sext i37 %shl_ln54_6

]]></Node>
<StgValue><ssdm name="sext_ln54_5"/></StgValue>
</operation>

<operation id="549" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln895, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_7"/></StgValue>
</operation>

<operation id="550" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_6 = sext i35 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="sext_ln54_6"/></StgValue>
</operation>

<operation id="551" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_3 = sub i38 %sext_ln54_5, i38 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="552" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_2 = add i38 %sub_ln54_3, i38 18448

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="553" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln955 = sext i38 %add_ln54_2

]]></Node>
<StgValue><ssdm name="sext_ln955"/></StgValue>
</operation>

<operation id="554" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln955 = zext i64 %sext_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="555" st_id="68" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln955 = mul i129 %zext_ln955, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln955"/></StgValue>
</operation>

<operation id="556" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_69 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln955, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="557" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln955_3 = zext i60 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln955_3"/></StgValue>
</operation>

<operation id="558" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_2 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln955_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_2"/></StgValue>
</operation>

<operation id="559" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_2 = load i11 %GDarray_addr_2

]]></Node>
<StgValue><ssdm name="GDarray_load_2"/></StgValue>
</operation>

<operation id="560" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_63 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln955, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="561" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln955_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_63, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln955_1"/></StgValue>
</operation>

<operation id="562" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln955_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_69, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln955_2"/></StgValue>
</operation>

<operation id="563" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln955_1 = zext i63 %shl_ln955_2

]]></Node>
<StgValue><ssdm name="zext_ln955_1"/></StgValue>
</operation>

<operation id="564" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln955 = sub i64 %zext_ln955_1, i64 %shl_ln955_1

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="565" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln955 = add i64 %sub_ln955, i64 %sext_ln955

]]></Node>
<StgValue><ssdm name="add_ln955"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="566" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_2 = load i11 %GDarray_addr_2

]]></Node>
<StgValue><ssdm name="GDarray_load_2"/></StgValue>
</operation>

<operation id="567" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln3 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln955, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="568" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln955_2 = zext i67 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln955_2"/></StgValue>
</operation>

<operation id="569" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln955 = lshr i192 %GDarray_load_2, i192 %zext_ln955_2

]]></Node>
<StgValue><ssdm name="lshr_ln955"/></StgValue>
</operation>

<operation id="570" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln955 = trunc i192 %lshr_ln955

]]></Node>
<StgValue><ssdm name="trunc_ln955"/></StgValue>
</operation>

<operation id="571" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln956 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln956"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="572" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge4:0 %z_top_min_1 = phi i64 %trunc_ln955, void, i64 %z_top_min_0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="z_top_min_1"/></StgValue>
</operation>

<operation id="573" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:1 %sub_ln958 = sub i64 %z_top_min_1, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="574" st_id="70" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:2 %dc_5 = sitodp i64 %sub_ln958

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="575" st_id="71" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:2 %dc_5 = sitodp i64 %sub_ln958

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>

<operation id="576" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:3 %data_V_6 = bitcast i64 %dc_5

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="577" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge4:4 %p_Result_5 = trunc i64 %data_V_6

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="578" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge4:5 %zext_ln368_2 = zext i63 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="579" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:6 %bitcast_ln521_2 = bitcast i64 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="bitcast_ln521_2"/></StgValue>
</operation>

<operation id="580" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge4:7 %tmp_54 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="581" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge4:8 %trunc_ln958 = trunc i64 %data_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln958"/></StgValue>
</operation>

<operation id="582" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge4:9 %icmp_ln958 = icmp_ne  i11 %tmp_54, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="583" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge4:10 %icmp_ln958_1 = icmp_eq  i52 %trunc_ln958, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_1"/></StgValue>
</operation>

<operation id="584" st_id="71" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:12 %tmp_56 = fcmp_olt  i64 %bitcast_ln521_2, i64 1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="585" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:11 %or_ln958 = or i1 %icmp_ln958_1, i1 %icmp_ln958

]]></Node>
<StgValue><ssdm name="or_ln958"/></StgValue>
</operation>

<operation id="586" st_id="72" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:12 %tmp_56 = fcmp_olt  i64 %bitcast_ln521_2, i64 1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="587" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:13 %and_ln958 = and i1 %or_ln958, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln958"/></StgValue>
</operation>

<operation id="588" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:14 %br_ln958 = br i1 %and_ln958, void %._crit_edge5, void

]]></Node>
<StgValue><ssdm name="br_ln958"/></StgValue>
</operation>

<operation id="589" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln895, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_8"/></StgValue>
</operation>

<operation id="590" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_7 = sext i37 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="sext_ln54_7"/></StgValue>
</operation>

<operation id="591" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln895, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_9"/></StgValue>
</operation>

<operation id="592" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_8 = sext i35 %shl_ln54_9

]]></Node>
<StgValue><ssdm name="sext_ln54_8"/></StgValue>
</operation>

<operation id="593" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_4 = sub i38 %sext_ln54_7, i38 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="594" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_3 = add i38 %sub_ln54_4, i38 12304

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="595" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln960 = sext i38 %add_ln54_3

]]></Node>
<StgValue><ssdm name="sext_ln960"/></StgValue>
</operation>

<operation id="596" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln960 = zext i64 %sext_ln960

]]></Node>
<StgValue><ssdm name="zext_ln960"/></StgValue>
</operation>

<operation id="597" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln960 = mul i129 %zext_ln960, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln960"/></StgValue>
</operation>

<operation id="598" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_70 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln960, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="599" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln960_3 = zext i60 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln960_3"/></StgValue>
</operation>

<operation id="600" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_3 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln960_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_3"/></StgValue>
</operation>

<operation id="601" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_3 = load i11 %GDarray_addr_3

]]></Node>
<StgValue><ssdm name="GDarray_load_3"/></StgValue>
</operation>

<operation id="602" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_64 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln960, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="603" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln960_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_64, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln960_1"/></StgValue>
</operation>

<operation id="604" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln960_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_70, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln960_2"/></StgValue>
</operation>

<operation id="605" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln960_1 = zext i63 %shl_ln960_2

]]></Node>
<StgValue><ssdm name="zext_ln960_1"/></StgValue>
</operation>

<operation id="606" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln960 = sub i64 %zext_ln960_1, i64 %shl_ln960_1

]]></Node>
<StgValue><ssdm name="sub_ln960"/></StgValue>
</operation>

<operation id="607" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln960 = add i64 %sub_ln960, i64 %sext_ln960

]]></Node>
<StgValue><ssdm name="add_ln960"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="608" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_3 = load i11 %GDarray_addr_3

]]></Node>
<StgValue><ssdm name="GDarray_load_3"/></StgValue>
</operation>

<operation id="609" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln4 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln960, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="610" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln960_2 = zext i67 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln960_2"/></StgValue>
</operation>

<operation id="611" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln960 = lshr i192 %GDarray_load_3, i192 %zext_ln960_2

]]></Node>
<StgValue><ssdm name="lshr_ln960"/></StgValue>
</operation>

<operation id="612" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln960 = trunc i192 %lshr_ln960

]]></Node>
<StgValue><ssdm name="trunc_ln960"/></StgValue>
</operation>

<operation id="613" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln961 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln961"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="614" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge5:0 %z_top_min_2 = phi i64 %trunc_ln960, void, i64 %z_top_min_1, void %._crit_edge4

]]></Node>
<StgValue><ssdm name="z_top_min_2"/></StgValue>
</operation>

<operation id="615" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge5:1 %new_z_i_atTop_3_load = load i64 %new_z_i_atTop_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_load"/></StgValue>
</operation>

<operation id="616" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:2 %sub_ln963 = sub i64 %z_top_min_2, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln963"/></StgValue>
</operation>

<operation id="617" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:3 %mul_ln963 = mul i64 %sub_ln963, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="mul_ln963"/></StgValue>
</operation>

<operation id="618" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge5:4 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln963, i32 63

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="619" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:5 %select_ln963 = select i1 %tmp_71, i64 %new_z_i_atTop_3_load, i64 %z_top_min_2

]]></Node>
<StgValue><ssdm name="select_ln963"/></StgValue>
</operation>

<operation id="620" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:6 %nPatchesAtComplementary = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtComplementary"/></StgValue>
</operation>

<operation id="621" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:7 %add_ln979 = add i32 %nPatchesAtComplementary, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln979"/></StgValue>
</operation>

<operation id="622" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:8 %icmp_ln980 = icmp_sgt  i32 %nPatchesAtComplementary, i32 %nPatchesAtOriginal_read

]]></Node>
<StgValue><ssdm name="icmp_ln980"/></StgValue>
</operation>

<operation id="623" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:9 %br_ln980 = br i1 %icmp_ln980, void %arrayidx1543.case.2, void

]]></Node>
<StgValue><ssdm name="br_ln980"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="624" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="0">
<![CDATA[
:0 %call_ln999 = call void @delete_patch, i32 %n_patches, i32 %nPatchesAtComplementary, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %add_ln979

]]></Node>
<StgValue><ssdm name="call_ln999"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="625" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln980" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="0">
<![CDATA[
:0 %call_ln999 = call void @delete_patch, i32 %n_patches, i32 %nPatchesAtComplementary, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %add_ln979

]]></Node>
<StgValue><ssdm name="call_ln999"/></StgValue>
</operation>

<operation id="626" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln980" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1001 = br void %arrayidx1543.case.2

]]></Node>
<StgValue><ssdm name="br_ln1001"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="627" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="25" op_45_bw="26" op_46_bw="64" op_47_bw="64" op_48_bw="1" op_49_bw="1" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0">
<![CDATA[
arrayidx1543.case.2:0 %ppl_assign2 = call i32 @makePatch_alignedToLine.2, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %complementary_apexZ0_read, i64 %select_ln963, i32 %ppl_read, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="628" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="25" op_45_bw="26" op_46_bw="64" op_47_bw="64" op_48_bw="1" op_49_bw="1" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0">
<![CDATA[
arrayidx1543.case.2:0 %ppl_assign2 = call i32 @makePatch_alignedToLine.2, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %complementary_apexZ0_read, i64 %select_ln963, i32 %ppl_read, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="629" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1543.case.2:1 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="630" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx1543.case.2:2 %lastPatchIdx = add i32 %n_patches_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="lastPatchIdx"/></StgValue>
</operation>

<operation id="631" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
arrayidx1543.case.2:3 %tmp_65 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %lastPatchIdx, i2 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="632" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="32">
<![CDATA[
arrayidx1543.case.2:4 %trunc_ln1011 = trunc i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="trunc_ln1011"/></StgValue>
</operation>

<operation id="633" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
arrayidx1543.case.2:5 %tmp_76_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln1011, i5 0

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="634" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="32">
<![CDATA[
arrayidx1543.case.2:6 %trunc_ln1011_1 = trunc i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="trunc_ln1011_1"/></StgValue>
</operation>

<operation id="635" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx1543.case.2:7 %tmp_77_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln1011_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="636" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx1543.case.2:8 %sub_ln1011 = sub i10 %tmp_76_cast, i10 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="sub_ln1011"/></StgValue>
</operation>

<operation id="637" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx1543.case.2:9 %or_ln1011 = or i10 %sub_ln1011, i10 1

]]></Node>
<StgValue><ssdm name="or_ln1011"/></StgValue>
</operation>

<operation id="638" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="10">
<![CDATA[
arrayidx1543.case.2:10 %zext_ln1011 = zext i10 %or_ln1011

]]></Node>
<StgValue><ssdm name="zext_ln1011"/></StgValue>
</operation>

<operation id="639" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1543.case.2:11 %patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln1011

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr"/></StgValue>
</operation>

<operation id="640" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
arrayidx1543.case.2:12 %or_ln1012 = or i34 %tmp_65, i34 1

]]></Node>
<StgValue><ssdm name="or_ln1012"/></StgValue>
</operation>

<operation id="641" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="7" op_0_bw="34">
<![CDATA[
arrayidx1543.case.2:13 %trunc_ln1012 = trunc i34 %or_ln1012

]]></Node>
<StgValue><ssdm name="trunc_ln1012"/></StgValue>
</operation>

<operation id="642" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx1543.case.2:14 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln1012, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="643" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="34">
<![CDATA[
arrayidx1543.case.2:15 %trunc_ln1012_1 = trunc i34 %or_ln1012

]]></Node>
<StgValue><ssdm name="trunc_ln1012_1"/></StgValue>
</operation>

<operation id="644" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
arrayidx1543.case.2:16 %p_shl10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln1012_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="645" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx1543.case.2:17 %sub_ln1012 = sub i10 %p_shl_cast, i10 %p_shl10_cast

]]></Node>
<StgValue><ssdm name="sub_ln1012"/></StgValue>
</operation>

<operation id="646" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx1543.case.2:18 %or_ln1012_1 = or i10 %sub_ln1012, i10 1

]]></Node>
<StgValue><ssdm name="or_ln1012_1"/></StgValue>
</operation>

<operation id="647" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="10">
<![CDATA[
arrayidx1543.case.2:19 %zext_ln1012 = zext i10 %or_ln1012_1

]]></Node>
<StgValue><ssdm name="zext_ln1012"/></StgValue>
</operation>

<operation id="648" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1543.case.2:20 %patches_parameters_2_addr_9 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln1012

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_9"/></StgValue>
</operation>

<operation id="649" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx1543.case.2:21 %patches_parameters_2_load = load i10 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="650" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx1543.case.2:22 %patches_parameters_2_load_9 = load i10 %patches_parameters_2_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_9"/></StgValue>
</operation>

<operation id="651" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1543.case.2:27 %tmp_72 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %n_patches_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="652" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayidx1543.case.2:28 %icmp_ln1033 = icmp_sgt  i30 %tmp_72, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1033"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="653" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx1543.case.2:21 %patches_parameters_2_load = load i10 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="654" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx1543.case.2:22 %patches_parameters_2_load_9 = load i10 %patches_parameters_2_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_9"/></StgValue>
</operation>

<operation id="655" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1543.case.2:23 %sub_ln1017 = sub i64 %original_c_read, i64 %patches_parameters_2_load

]]></Node>
<StgValue><ssdm name="sub_ln1017"/></StgValue>
</operation>

<operation id="656" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1543.case.2:24 %sub_ln1017_1 = sub i64 %original_d_read, i64 %patches_parameters_2_load_9

]]></Node>
<StgValue><ssdm name="sub_ln1017_1"/></StgValue>
</operation>

<operation id="657" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1543.case.2:25 %icmp_ln1017 = icmp_slt  i64 %sub_ln1017, i64 %sub_ln1017_1

]]></Node>
<StgValue><ssdm name="icmp_ln1017"/></StgValue>
</operation>

<operation id="658" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1543.case.2:26 %select_ln1017 = select i1 %icmp_ln1017, i64 %sub_ln1017_1, i64 %sub_ln1017

]]></Node>
<StgValue><ssdm name="select_ln1017"/></StgValue>
</operation>

<operation id="659" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1543.case.2:29 %br_ln1033 = br i1 %icmp_ln1033, void %.critedge, void %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="br_ln1033"/></StgValue>
</operation>

<operation id="660" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1033" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:0 %br_ln0 = br void %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="661" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader28:0 %i_9 = phi i3 %add_ln1043, void, i3 0, void %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="662" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader28:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="663" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:2 %icmp_ln1043 = icmp_eq  i3 %i_9, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1043"/></StgValue>
</operation>

<operation id="664" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader28:3 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="665" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:4 %add_ln1043 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1043"/></StgValue>
</operation>

<operation id="666" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:5 %br_ln1043 = br i1 %icmp_ln1043, void %.split, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1043"/></StgValue>
</operation>

<operation id="667" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln1043 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln1043"/></StgValue>
</operation>

<operation id="668" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.split:1 %switch_ln1045 = switch i32 %n_patches_read, void %arraydecay8.case.0, i32 32, void %arraydecay18010.case.291088, i32 31, void %arraydecay18010.case.281052, i32 30, void %arraydecay18010.case.271016, i32 4, void %arraydecay18010.case.180, i32 5, void %arraydecay18010.case.2116, i32 6, void %arraydecay18010.case.3152, i32 7, void %arraydecay18010.case.4188, i32 8, void %arraydecay18010.case.5224, i32 9, void %arraydecay18010.case.6260, i32 10, void %arraydecay18010.case.7296, i32 11, void %arraydecay18010.case.8332, i32 12, void %arraydecay18010.case.9368, i32 13, void %arraydecay18010.case.10404, i32 14, void %arraydecay18010.case.11440, i32 15, void %arraydecay18010.case.12476, i32 16, void %arraydecay18010.case.13512, i32 17, void %arraydecay18010.case.14548, i32 18, void %arraydecay18010.case.15584, i32 19, void %arraydecay18010.case.16620, i32 20, void %arraydecay18010.case.17656, i32 21, void %arraydecay18010.case.18692, i32 22, void %arraydecay18010.case.19728, i32 23, void %arraydecay18010.case.20764, i32 24, void %arraydecay18010.case.21800, i32 25, void %arraydecay18010.case.22836, i32 26, void %arraydecay18010.case.23872, i32 27, void %arraydecay18010.case.24908, i32 28, void %arraydecay18010.case.25944, i32 29, void %arraydecay18010.case.26980

]]></Node>
<StgValue><ssdm name="switch_ln1045"/></StgValue>
</operation>

<operation id="669" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
arraydecay8.case.0:0 %switch_ln1045 = switch i32 %n_patches_read, void %arraydecay18010.case.0, i32 34, void %arraydecay18010.case.31, i32 33, void %arraydecay18010.case.30

]]></Node>
<StgValue><ssdm name="switch_ln1045"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="670" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.26980:0 %tmp_100 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="671" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.25944:0 %tmp_99 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="672" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.24908:0 %tmp_98 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="673" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.23872:0 %tmp_97 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="674" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.22836:0 %tmp_96 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="675" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.21800:0 %tmp_95 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="676" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.20764:0 %tmp_94 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="677" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.19728:0 %tmp_93 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="678" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.18692:0 %tmp_92 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="679" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.17656:0 %tmp_91 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="680" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.16620:0 %tmp_90 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="681" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.15584:0 %tmp_89 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="682" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.14548:0 %tmp_88 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="683" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.13512:0 %tmp_87 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="684" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.12476:0 %tmp_86 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="685" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.11440:0 %tmp_85 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="686" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.10404:0 %tmp_84 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="687" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.9368:0 %tmp_83 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="688" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.8332:0 %tmp_82 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="689" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.7296:0 %tmp_81 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="690" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.6260:0 %tmp_80 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="691" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.5224:0 %tmp_79 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="692" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.4188:0 %tmp_78 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="693" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.3152:0 %tmp_77 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="694" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.2116:0 %tmp_76 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="695" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.180:0 %tmp_75 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="696" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.271016:0 %tmp_74 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="697" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.281052:0 %tmp_73 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="698" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.291088:0 %tmp_66 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="699" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.30:0 %tmp_103 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="700" st_id="82" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.31:0 %tmp_102 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="701" st_id="82" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0" op_5_bw="0">
<![CDATA[
arraydecay18010.case.0:0 %tmp_101 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="702" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.26980:0 %tmp_100 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="703" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.25944:0 %tmp_99 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="704" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.24908:0 %tmp_98 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="705" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.23872:0 %tmp_97 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="706" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.22836:0 %tmp_96 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="707" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.21800:0 %tmp_95 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="708" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.20764:0 %tmp_94 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="709" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.19728:0 %tmp_93 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="710" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.18692:0 %tmp_92 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="711" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.17656:0 %tmp_91 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="712" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.16620:0 %tmp_90 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="713" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.15584:0 %tmp_89 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="714" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.14548:0 %tmp_88 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="715" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.13512:0 %tmp_87 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="716" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.12476:0 %tmp_86 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="717" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.11440:0 %tmp_85 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="718" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.10404:0 %tmp_84 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="719" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.9368:0 %tmp_83 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="720" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.8332:0 %tmp_82 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="721" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.7296:0 %tmp_81 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="722" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.6260:0 %tmp_80 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="723" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.5224:0 %tmp_79 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="724" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.4188:0 %tmp_78 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="725" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.3152:0 %tmp_77 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="726" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.2116:0 %tmp_76 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="727" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.180:0 %tmp_75 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="728" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.271016:0 %tmp_74 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="729" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.281052:0 %tmp_73 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="730" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.291088:0 %tmp_66 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="731" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.30:0 %tmp_103 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="732" st_id="83" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.31:0 %tmp_102 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="733" st_id="83" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0" op_5_bw="0">
<![CDATA[
arraydecay18010.case.0:0 %tmp_101 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="734" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.26980:0 %tmp_100 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="735" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.25944:0 %tmp_99 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="736" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.24908:0 %tmp_98 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="737" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.23872:0 %tmp_97 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="738" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.22836:0 %tmp_96 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="739" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.21800:0 %tmp_95 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="740" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.20764:0 %tmp_94 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="741" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.19728:0 %tmp_93 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="742" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.18692:0 %tmp_92 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="743" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.17656:0 %tmp_91 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="744" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.16620:0 %tmp_90 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="745" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.15584:0 %tmp_89 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="746" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.14548:0 %tmp_88 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="747" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.13512:0 %tmp_87 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="748" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.12476:0 %tmp_86 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="749" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.11440:0 %tmp_85 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="750" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.10404:0 %tmp_84 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="751" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.9368:0 %tmp_83 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="752" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.8332:0 %tmp_82 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="753" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.7296:0 %tmp_81 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="754" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.6260:0 %tmp_80 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="755" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.5224:0 %tmp_79 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="756" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.4188:0 %tmp_78 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="757" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.3152:0 %tmp_77 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="758" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.2116:0 %tmp_76 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="759" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.180:0 %tmp_75 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="760" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.271016:0 %tmp_74 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="761" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.281052:0 %tmp_73 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="762" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.291088:0 %tmp_66 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="763" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.30:0 %tmp_103 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="764" st_id="84" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0" op_6_bw="0">
<![CDATA[
arraydecay18010.case.31:0 %tmp_102 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="765" st_id="84" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0" op_5_bw="0">
<![CDATA[
arraydecay18010.case.0:0 %tmp_101 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="766" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.26980:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="767" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.25944:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="768" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.24908:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="769" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.23872:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="770" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.22836:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="771" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.21800:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="772" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.20764:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="773" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.19728:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="774" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.18692:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="775" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.17656:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="776" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.16620:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="777" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.15584:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="778" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.14548:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="779" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.13512:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="780" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.12476:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="781" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.11440:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="782" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.10404:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="783" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.9368:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="784" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.8332:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="785" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.7296:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="786" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.6260:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="787" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.5224:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="788" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.4188:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="789" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.3152:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="790" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.2116:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="791" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.180:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="792" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.271016:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="793" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.281052:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="794" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.291088:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="795" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.30:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="796" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.31:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="797" st_id="85" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0" op_5_bw="0">
<![CDATA[
arraydecay18010.case.0:0 %tmp_101 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i_9, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="798" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="n_patches_read" val="!32"/>
<literal name="n_patches_read" val="!31"/>
<literal name="n_patches_read" val="!30"/>
<literal name="n_patches_read" val="!4"/>
<literal name="n_patches_read" val="!5"/>
<literal name="n_patches_read" val="!6"/>
<literal name="n_patches_read" val="!7"/>
<literal name="n_patches_read" val="!8"/>
<literal name="n_patches_read" val="!9"/>
<literal name="n_patches_read" val="!10"/>
<literal name="n_patches_read" val="!11"/>
<literal name="n_patches_read" val="!12"/>
<literal name="n_patches_read" val="!13"/>
<literal name="n_patches_read" val="!14"/>
<literal name="n_patches_read" val="!15"/>
<literal name="n_patches_read" val="!16"/>
<literal name="n_patches_read" val="!17"/>
<literal name="n_patches_read" val="!18"/>
<literal name="n_patches_read" val="!19"/>
<literal name="n_patches_read" val="!20"/>
<literal name="n_patches_read" val="!21"/>
<literal name="n_patches_read" val="!22"/>
<literal name="n_patches_read" val="!23"/>
<literal name="n_patches_read" val="!24"/>
<literal name="n_patches_read" val="!25"/>
<literal name="n_patches_read" val="!26"/>
<literal name="n_patches_read" val="!27"/>
<literal name="n_patches_read" val="!28"/>
<literal name="n_patches_read" val="!29"/>
<literal name="n_patches_read" val="!34"/>
<literal name="n_patches_read" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
arraydecay18010.case.0:1 %br_ln1045 = br void %arraydecay8.exit

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="799" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0">
<![CDATA[
arraydecay8.exit:0 %call181 = phi i1 %tmp_101, void %arraydecay18010.case.0, i1 %tmp_103, void %arraydecay18010.case.30, i1 %tmp_102, void %arraydecay18010.case.31, i1 %tmp_75, void %arraydecay18010.case.180, i1 %tmp_76, void %arraydecay18010.case.2116, i1 %tmp_77, void %arraydecay18010.case.3152, i1 %tmp_78, void %arraydecay18010.case.4188, i1 %tmp_79, void %arraydecay18010.case.5224, i1 %tmp_80, void %arraydecay18010.case.6260, i1 %tmp_81, void %arraydecay18010.case.7296, i1 %tmp_82, void %arraydecay18010.case.8332, i1 %tmp_83, void %arraydecay18010.case.9368, i1 %tmp_84, void %arraydecay18010.case.10404, i1 %tmp_85, void %arraydecay18010.case.11440, i1 %tmp_86, void %arraydecay18010.case.12476, i1 %tmp_87, void %arraydecay18010.case.13512, i1 %tmp_88, void %arraydecay18010.case.14548, i1 %tmp_89, void %arraydecay18010.case.15584, i1 %tmp_90, void %arraydecay18010.case.16620, i1 %tmp_91, void %arraydecay18010.case.17656, i1 %tmp_92, void %arraydecay18010.case.18692, i1 %tmp_93, void %arraydecay18010.case.19728, i1 %tmp_94, void %arraydecay18010.case.20764, i1 %tmp_95, void %arraydecay18010.case.21800, i1 %tmp_96, void %arraydecay18010.case.22836, i1 %tmp_97, void %arraydecay18010.case.23872, i1 %tmp_98, void %arraydecay18010.case.24908, i1 %tmp_99, void %arraydecay18010.case.25944, i1 %tmp_100, void %arraydecay18010.case.26980, i1 %tmp_74, void %arraydecay18010.case.271016, i1 %tmp_73, void %arraydecay18010.case.281052, i1 %tmp_66, void %arraydecay18010.case.291088

]]></Node>
<StgValue><ssdm name="call181"/></StgValue>
</operation>

<operation id="800" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arraydecay8.exit:1 %br_ln1045 = br i1 %call181, void %.critedge.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln1045"/></StgValue>
</operation>

<operation id="801" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1043" val="0"/>
<literal name="call181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="802" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1033" val="1"/>
<literal name="icmp_ln1043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
.critedge.loopexit:0 %br_ln0 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="803" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge:0 %current_z_top_index_0 = phi i32 %add_ln1063, void %.loopexit, i32 %select_ln895, void %arrayidx1543.case.2, i32 %select_ln895, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="804" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.critedge:1 %z_top_min_4 = phi i64 %tmp_45, void %.loopexit, i64 %select_ln963, void %arrayidx1543.case.2, i64 %select_ln963, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_4"/></StgValue>
</operation>

<operation id="805" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:2 %newret = insertvalue i384 <undef>, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="806" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:3 %newret2 = insertvalue i384 %newret, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="807" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:4 %newret4 = insertvalue i384 %newret2, i32 %current_z_top_index_0

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="808" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:5 %newret6 = insertvalue i384 %newret4, i32 %counter_0

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="809" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:6 %newret8 = insertvalue i384 %newret6, i32 %counterUpshift_0

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="810" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:7 %newret5 = insertvalue i384 %newret8, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="811" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:8 %newret7 = insertvalue i384 %newret5, i64 %select_ln1017

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="812" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:9 %newret9 = insertvalue i384 %newret7, i64 %z_top_min_4

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="813" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="384">
<![CDATA[
.critedge:10 %ret_ln1008 = ret i384 %newret9

]]></Node>
<StgValue><ssdm name="ret_ln1008"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="814" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
.loopexit:0 %call_ln1061 = call void @delete_patch, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="call_ln1061"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="815" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
.loopexit:0 %call_ln1061 = call void @delete_patch, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="call_ln1061"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="816" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="25" op_45_bw="26" op_46_bw="64" op_47_bw="64" op_48_bw="1" op_49_bw="1" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0">
<![CDATA[
.loopexit:2 %call_ret1 = call i32 @makePatch_alignedToLine.2, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %complementary_apexZ0_read, i64 %tmp_45, i32 %ppl_assign2, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="817" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="25" op_45_bw="26" op_46_bw="64" op_47_bw="64" op_48_bw="1" op_49_bw="1" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0">
<![CDATA[
.loopexit:2 %call_ret1 = call i32 @makePatch_alignedToLine.2, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %complementary_apexZ0_read, i64 %tmp_45, i32 %ppl_assign2, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="818" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1 %add_ln1063 = add i32 %select_ln895, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1063"/></StgValue>
</operation>

<operation id="819" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:3 %br_ln1069 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1069"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
