############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "estimate_ISI"
set_directive_interface -mode s_axilite "estimate_ISI" inputs
set_directive_interface -mode s_axilite "estimate_ISI" rem
set_directive_interface -mode s_axilite "estimate_ISI" output
