INFO: [VRFC 10-163] Analyzing VHDL file "E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/Lab_1_Switch_led/Lab_1_Switch_led.srcs/sim_1/new/switch_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'switch_sim'
