{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 18:42:38 2023 " "Info: Processing started: Sun Dec 17 18:42:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "au:inst7\|gf " "Warning: Node \"au:inst7\|gf\" is a latch" {  } { { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } } { "d:/install/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/install/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg register ir:inst\|x\[2\] 77.44 MHz 12.914 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.44 MHz between source memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"ir:inst\|x\[2\]\" (period= 12.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.134 ns + Longest memory register " "Info: + Longest memory to register delay is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y8; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[2\] 2 MEM M4K_X23_Y8 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y8; Fanout = 2; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[2\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.206 ns) 4.971 ns lpm_ram_io:inst1\|datatri\[2\]~14 3 COMB LCCOMB_X19_Y8_N10 2 " "Info: 3: + IC(1.004 ns) + CELL(0.206 ns) = 4.971 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 2; COMB Node = 'lpm_ram_io:inst1\|datatri\[2\]~14'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] lpm_ram_io:inst1|datatri[2]~14 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/install/quartus2/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.460 ns) 6.134 ns ir:inst\|x\[2\] 4 REG LCFF_X19_Y8_N27 18 " "Info: 4: + IC(0.703 ns) + CELL(0.460 ns) = 6.134 ns; Loc. = LCFF_X19_Y8_N27; Fanout = 18; REG Node = 'ir:inst\|x\[2\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { lpm_ram_io:inst1|datatri[2]~14 ir:inst|x[2] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.427 ns ( 72.17 % ) " "Info: Total cell delay = 4.427 ns ( 72.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.707 ns ( 27.83 % ) " "Info: Total interconnect delay = 1.707 ns ( 27.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] lpm_ram_io:inst1|datatri[2]~14 ir:inst|x[2] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] {} lpm_ram_io:inst1|datatri[2]~14 {} ir:inst|x[2] {} } { 0.000ns 0.000ns 1.004ns 0.703ns } { 0.000ns 3.761ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.103 ns - Smallest " "Info: - Smallest clock skew is -0.103 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.745 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.745 ns ir:inst\|x\[2\] 3 REG LCFF_X19_Y8_N27 18 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.745 ns; Loc. = LCFF_X19_Y8_N27; Fanout = 18; REG Node = 'ir:inst\|x\[2\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.34 % ) " "Info: Total cell delay = 1.766 ns ( 64.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.66 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { clk clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.848 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.835 ns) 2.848 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y8 8 " "Info: 3: + IC(0.770 ns) + CELL(0.835 ns) = 2.848 ns; Loc. = M4K_X23_Y8; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.94 % ) " "Info: Total cell delay = 1.935 ns ( 67.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 32.06 % ) " "Info: Total interconnect delay = 0.913 ns ( 32.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { clk clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] lpm_ram_io:inst1|datatri[2]~14 ir:inst|x[2] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] {} lpm_ram_io:inst1|datatri[2]~14 {} ir:inst|x[2] {} } { 0.000ns 0.000ns 1.004ns 0.703ns } { 0.000ns 3.761ns 0.206ns 0.460ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { clk clk~clkctrl ir:inst|x[2] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst6\|R0\[6\] input\[6\] clk 8.436 ns register " "Info: tsu for register \"reg_group:inst6\|R0\[6\]\" (data pin = \"input\[6\]\", clock pin = \"clk\") is 8.436 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.208 ns + Longest pin register " "Info: + Longest pin to register delay is 11.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns input\[6\] 1 PIN PIN_104 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; PIN Node = 'input\[6\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 421 -1464 -1296 437 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.640 ns) + CELL(0.624 ns) 8.209 ns inst12\[6\]~3 2 COMB LCCOMB_X21_Y8_N2 2 " "Info: 2: + IC(6.640 ns) + CELL(0.624 ns) = 8.209 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 2; COMB Node = 'inst12\[6\]~3'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { input[6] inst12[6]~3 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 416 -1216 -1168 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 8.790 ns mux2_1:inst19\|y\[6\]~9 3 COMB LCCOMB_X21_Y8_N28 4 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 8.790 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 4; COMB Node = 'mux2_1:inst19\|y\[6\]~9'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { inst12[6]~3 mux2_1:inst19|y[6]~9 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/a/Desktop/Gcpu/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.460 ns) 11.208 ns reg_group:inst6\|R0\[6\] 4 REG LCFF_X22_Y6_N31 2 " "Info: 4: + IC(1.958 ns) + CELL(0.460 ns) = 11.208 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 2; REG Node = 'reg_group:inst6\|R0\[6\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { mux2_1:inst19|y[6]~9 reg_group:inst6|R0[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.235 ns ( 19.94 % ) " "Info: Total cell delay = 2.235 ns ( 19.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.973 ns ( 80.06 % ) " "Info: Total interconnect delay = 8.973 ns ( 80.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "11.208 ns" { input[6] inst12[6]~3 mux2_1:inst19|y[6]~9 reg_group:inst6|R0[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "11.208 ns" { input[6] {} input[6]~combout {} inst12[6]~3 {} mux2_1:inst19|y[6]~9 {} reg_group:inst6|R0[6] {} } { 0.000ns 0.000ns 6.640ns 0.375ns 1.958ns } { 0.000ns 0.945ns 0.624ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.732 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns reg_group:inst6\|R0\[6\] 3 REG LCFF_X22_Y6_N31 2 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 2; REG Node = 'reg_group:inst6\|R0\[6\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl reg_group:inst6|R0[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl reg_group:inst6|R0[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R0[6] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "11.208 ns" { input[6] inst12[6]~3 mux2_1:inst19|y[6]~9 reg_group:inst6|R0[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "11.208 ns" { input[6] {} input[6]~combout {} inst12[6]~3 {} mux2_1:inst19|y[6]~9 {} reg_group:inst6|R0[6] {} } { 0.000ns 0.000ns 6.640ns 0.375ns 1.958ns } { 0.000ns 0.945ns 0.624ns 0.206ns 0.460ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl reg_group:inst6|R0[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R0[6] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[6\] ir:inst\|x\[4\] 17.233 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[6\]\" through register \"ir:inst\|x\[4\]\" is 17.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.749 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns ir:inst\|x\[4\] 3 REG LCFF_X22_Y8_N7 13 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X22_Y8_N7; Fanout = 13; REG Node = 'ir:inst\|x\[4\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl ir:inst|x[4] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl ir:inst|x[4] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[4] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.180 ns + Longest register pin " "Info: + Longest register to pin delay is 14.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[4\] 1 REG LCFF_X22_Y8_N7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N7; Fanout = 13; REG Node = 'ir:inst\|x\[4\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[4] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.499 ns) 2.079 ns au:inst7\|Equal0~6 2 COMB LCCOMB_X22_Y7_N6 9 " "Info: 2: + IC(1.580 ns) + CELL(0.499 ns) = 2.079 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 9; COMB Node = 'au:inst7\|Equal0~6'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { ir:inst|x[4] au:inst7|Equal0~6 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.370 ns) 3.960 ns au:inst7\|Add0~7 3 COMB LCCOMB_X22_Y6_N18 2 " "Info: 3: + IC(1.511 ns) + CELL(0.370 ns) = 3.960 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'au:inst7\|Add0~7'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { au:inst7|Equal0~6 au:inst7|Add0~7 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.621 ns) 5.701 ns au:inst7\|Add0~14 4 COMB LCCOMB_X21_Y7_N18 2 " "Info: 4: + IC(1.120 ns) + CELL(0.621 ns) = 5.701 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 2; COMB Node = 'au:inst7\|Add0~14'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { au:inst7|Add0~7 au:inst7|Add0~14 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.787 ns au:inst7\|Add0~16 5 COMB LCCOMB_X21_Y7_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.787 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'au:inst7\|Add0~16'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst7|Add0~14 au:inst7|Add0~16 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.873 ns au:inst7\|Add0~18 6 COMB LCCOMB_X21_Y7_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.873 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 2; COMB Node = 'au:inst7\|Add0~18'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst7|Add0~16 au:inst7|Add0~18 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.959 ns au:inst7\|Add0~20 7 COMB LCCOMB_X21_Y7_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.959 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 2; COMB Node = 'au:inst7\|Add0~20'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst7|Add0~18 au:inst7|Add0~20 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.045 ns au:inst7\|Add0~22 8 COMB LCCOMB_X21_Y7_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.045 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 2; COMB Node = 'au:inst7\|Add0~22'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst7|Add0~20 au:inst7|Add0~22 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.551 ns au:inst7\|Add0~23 9 COMB LCCOMB_X21_Y7_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 6.551 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 1; COMB Node = 'au:inst7\|Add0~23'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst7|Add0~22 au:inst7|Add0~23 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.366 ns) 8.018 ns au:inst7\|t\[6\]~36 10 COMB LCCOMB_X21_Y8_N8 1 " "Info: 10: + IC(1.101 ns) + CELL(0.366 ns) = 8.018 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 1; COMB Node = 'au:inst7\|t\[6\]~36'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { au:inst7|Add0~23 au:inst7|t[6]~36 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 8.758 ns inst12\[6\]~3 11 COMB LCCOMB_X21_Y8_N2 2 " "Info: 11: + IC(0.370 ns) + CELL(0.370 ns) = 8.758 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 2; COMB Node = 'inst12\[6\]~3'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { au:inst7|t[6]~36 inst12[6]~3 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 416 -1216 -1168 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(3.226 ns) 14.180 ns output\[6\] 12 PIN PIN_129 0 " "Info: 12: + IC(2.196 ns) + CELL(3.226 ns) = 14.180 ns; Loc. = PIN_129; Fanout = 0; PIN Node = 'output\[6\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.422 ns" { inst12[6]~3 output[6] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 552 -544 -368 568 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.302 ns ( 44.44 % ) " "Info: Total cell delay = 6.302 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.878 ns ( 55.56 % ) " "Info: Total interconnect delay = 7.878 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "14.180 ns" { ir:inst|x[4] au:inst7|Equal0~6 au:inst7|Add0~7 au:inst7|Add0~14 au:inst7|Add0~16 au:inst7|Add0~18 au:inst7|Add0~20 au:inst7|Add0~22 au:inst7|Add0~23 au:inst7|t[6]~36 inst12[6]~3 output[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "14.180 ns" { ir:inst|x[4] {} au:inst7|Equal0~6 {} au:inst7|Add0~7 {} au:inst7|Add0~14 {} au:inst7|Add0~16 {} au:inst7|Add0~18 {} au:inst7|Add0~20 {} au:inst7|Add0~22 {} au:inst7|Add0~23 {} au:inst7|t[6]~36 {} inst12[6]~3 {} output[6] {} } { 0.000ns 1.580ns 1.511ns 1.120ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.101ns 0.370ns 2.196ns } { 0.000ns 0.499ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.370ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl ir:inst|x[4] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[4] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "14.180 ns" { ir:inst|x[4] au:inst7|Equal0~6 au:inst7|Add0~7 au:inst7|Add0~14 au:inst7|Add0~16 au:inst7|Add0~18 au:inst7|Add0~20 au:inst7|Add0~22 au:inst7|Add0~23 au:inst7|t[6]~36 inst12[6]~3 output[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "14.180 ns" { ir:inst|x[4] {} au:inst7|Equal0~6 {} au:inst7|Add0~7 {} au:inst7|Add0~14 {} au:inst7|Add0~16 {} au:inst7|Add0~18 {} au:inst7|Add0~20 {} au:inst7|Add0~22 {} au:inst7|Add0~23 {} au:inst7|t[6]~36 {} inst12[6]~3 {} output[6] {} } { 0.000ns 1.580ns 1.511ns 1.120ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.101ns 0.370ns 2.196ns } { 0.000ns 0.499ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.370ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[6\] output\[6\] 13.631 ns Longest " "Info: Longest tpd from source pin \"input\[6\]\" to destination pin \"output\[6\]\" is 13.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns input\[6\] 1 PIN PIN_104 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; PIN Node = 'input\[6\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 421 -1464 -1296 437 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.640 ns) + CELL(0.624 ns) 8.209 ns inst12\[6\]~3 2 COMB LCCOMB_X21_Y8_N2 2 " "Info: 2: + IC(6.640 ns) + CELL(0.624 ns) = 8.209 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 2; COMB Node = 'inst12\[6\]~3'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { input[6] inst12[6]~3 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 416 -1216 -1168 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(3.226 ns) 13.631 ns output\[6\] 3 PIN PIN_129 0 " "Info: 3: + IC(2.196 ns) + CELL(3.226 ns) = 13.631 ns; Loc. = PIN_129; Fanout = 0; PIN Node = 'output\[6\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.422 ns" { inst12[6]~3 output[6] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 552 -544 -368 568 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.795 ns ( 35.18 % ) " "Info: Total cell delay = 4.795 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.836 ns ( 64.82 % ) " "Info: Total interconnect delay = 8.836 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "13.631 ns" { input[6] inst12[6]~3 output[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "13.631 ns" { input[6] {} input[6]~combout {} inst12[6]~3 {} output[6] {} } { 0.000ns 0.000ns 6.640ns 2.196ns } { 0.000ns 0.945ns 0.624ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_group:inst6\|R3\[3\] input\[3\] clk -1.594 ns register " "Info: th for register \"reg_group:inst6\|R3\[3\]\" (data pin = \"input\[3\]\", clock pin = \"clk\") is -1.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 120 -136 32 136 "clk" "" } { 112 32 64 128 "clk" "" } { 336 -752 -712 352 "clk" "" } { 344 160 192 360 "clk" "" } { 96 424 448 112 "clk" "" } { 96 -944 -896 112 "clk" "" } { 304 0 22 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns reg_group:inst6\|R3\[3\] 3 REG LCFF_X21_Y8_N21 2 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X21_Y8_N21; Fanout = 2; REG Node = 'reg_group:inst6\|R3\[3\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl reg_group:inst6|R3[3] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl reg_group:inst6|R3[3] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R3[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.648 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns input\[3\] 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'input\[3\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 421 -1464 -1296 437 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.624 ns) 3.646 ns inst12\[3\]~6 2 COMB LCCOMB_X20_Y8_N2 2 " "Info: 2: + IC(1.932 ns) + CELL(0.624 ns) = 3.646 ns; Loc. = LCCOMB_X20_Y8_N2; Fanout = 2; COMB Node = 'inst12\[3\]~6'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { input[3] inst12[3]~6 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 416 -1216 -1168 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.206 ns) 4.540 ns mux2_1:inst19\|y\[3\]~12 3 COMB LCCOMB_X21_Y8_N20 4 " "Info: 3: + IC(0.688 ns) + CELL(0.206 ns) = 4.540 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 4; COMB Node = 'mux2_1:inst19\|y\[3\]~12'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { inst12[3]~6 mux2_1:inst19|y[3]~12 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/a/Desktop/Gcpu/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.648 ns reg_group:inst6\|R3\[3\] 4 REG LCFF_X21_Y8_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.648 ns; Loc. = LCFF_X21_Y8_N21; Fanout = 2; REG Node = 'reg_group:inst6\|R3\[3\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mux2_1:inst19|y[3]~12 reg_group:inst6|R3[3] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.028 ns ( 43.63 % ) " "Info: Total cell delay = 2.028 ns ( 43.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.620 ns ( 56.37 % ) " "Info: Total interconnect delay = 2.620 ns ( 56.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { input[3] inst12[3]~6 mux2_1:inst19|y[3]~12 reg_group:inst6|R3[3] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "4.648 ns" { input[3] {} input[3]~combout {} inst12[3]~6 {} mux2_1:inst19|y[3]~12 {} reg_group:inst6|R3[3] {} } { 0.000ns 0.000ns 1.932ns 0.688ns 0.000ns } { 0.000ns 1.090ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl reg_group:inst6|R3[3] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst6|R3[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { input[3] inst12[3]~6 mux2_1:inst19|y[3]~12 reg_group:inst6|R3[3] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "4.648 ns" { input[3] {} input[3]~combout {} inst12[3]~6 {} mux2_1:inst19|y[3]~12 {} reg_group:inst6|R3[3] {} } { 0.000ns 0.000ns 1.932ns 0.688ns 0.000ns } { 0.000ns 1.090ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 18:42:39 2023 " "Info: Processing ended: Sun Dec 17 18:42:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
