// Seed: 2018740053
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    input tri1 id_10
);
  wire id_12;
  `define pp_13 0
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    input tri id_5,
    input wor id_6,
    input uwire id_7,
    output wor id_8,
    output supply1 id_9,
    output tri1 id_10,
    input tri1 id_11,
    input uwire id_12
);
  assign id_8 = id_6;
  assign id_9 = 1;
  module_0(
      id_8, id_5, id_6, id_5, id_11, id_9, id_7, id_12, id_6, id_5, id_5
  );
  wire id_14;
  wire id_15;
  id_16(
      id_12
  );
  assign id_4 = id_12;
  tri id_17 = 1, id_18;
  wire id_19, id_20;
endmodule
