R. Alur , C. Courcoubetis , N. Halbwachs , T. A. Henzinger , P.-H. Ho , X. Nicollin , A. Olivero , J. Sifakis , S. Yovine, The algorithmic analysis of hybrid systems, Theoretical Computer Science, v.138 n.1, p.3-34, Feb. 6, 1995[doi>10.1016/0304-3975(94)00202-T]
Rajeev Alur , Tomás Feder , Thomas A. Henzinger, The benefits of relaxing punctuality, Journal of the ACM (JACM), v.43 n.1, p.116-146, Jan. 1996[doi>10.1145/227595.227602]
AMS-User-Guide. Virtuoso AMS Environment User Guide. www.ece.osu.edu/~bibyk/ee894z/\\amsenvug.pdf.
A. Balivada , Y. Hoskote , J. A. Abraham, Verification of transient response of linear analog circuits, Proceedings of the 13th IEEE VLSI Test Symposium, p.42, April 30-May 03, 1995
Coram, G. 2004. How to (and how not to) write a compact model in Verilog-A. In Proceedings of the Behavioral Modeling and Simulation Conference. 97--106.
Dang, T., Donze, A., and Maler, O. 2004. Verification of analog and mixed-signal circuits using hybrid system techniques. In Proceedings of the Formal Methods In Computer-aided Design:5th International Conference (FMCAD).
Tathagato Rai Dastidar , P. P. Chakrabarti, A Verification System for Transient Response of Analog Circuits Using Model Checking, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.195-200, January 03-07, 2005[doi>10.1109/ICVD.2005.38]
Bruno Dutertre , Leonardo de Moura, A fast linear-arithmetic solver for DPLL(T), Proceedings of the 18th international conference on Computer Aided Verification, August 17-20, 2006, Seattle, WA[doi>10.1007/11817963_11]
Goran Frehse, PHAVer: algorithmic verification of hybrid systems past hytech, Proceedings of the 8th international conference on Hybrid Systems: computation and control, March 09-11, 2005, Zurich, Switzerland[doi>10.1007/978-3-540-31954-2_17]
Goran Frehse , Bruce H. Krogh , Rob A. Rutenbar, Verifying analog oscillator circuits using forward/backward abstraction refinement, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Formal Verification of Synthesized Analog Designs, Proceedings of the 1999 IEEE International Conference on Computer Design, p.40, October 10-13, 1999
S. Gupta , B. H. Krogh , R. A. Rutenbar, Towards formal verification of analog designs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.210-217, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382573]
Keith Hanna, Reasoning about Real Circuits, Proceedings of the 7th International Workshop on Higher Order Logic Theorem Proving and Its Applications, p.235-253, September 19-22, 1994
Keith Hanna, Reasoning About Analog-Level Implementationsof Digital Systems, Formal Methods in System Design, v.16 n.2, p.127-158, March 2000[doi>10.1023/A:1008791128550]
Hartong, W., Klausen, R., and Hedrich, L. 2004. Formal verification for nonlinear analog systems. In Approaches to Model and Equivalence Checking. Advanced Formal Verification, Kluwer, Amsterdam, 205--245.
Lars Hedrich , Erich Barke, A formal approach to nonlinear analog circuit verification, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.123-127, November 05-09, 1995, San Jose, California, USA
L. Hedrich , E. Barke, A formal approach to verification of linear analog circuits wth parameter tolerances, Proceedings of the conference on Design, automation and test in Europe, p.649-655, February 23-26, 1998, Le Palais des Congrés de Paris, France
Henzinger, T., Ho, P., and Wong-Toi, H. 1997. HYTECH: A model checker for hybrid systems. Int. J. Softw. Tools Technol. Transfer 1, 1, 110--122.
Alexander Jesser , Lars Hedrich, A symbolic approach for mixed-signal model checking, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Jesser, A. et al. 2007. Analog simulation meets digital verification—A formal assertion approach for mixed-signal verification. In Proceedings of the Workshop on Synthesis and System Integrating of Mixed Information Technologies (SASIMI). 507--514.
Kundert, K. 1995. The Designer's Guide to Verilog-AMS. Kluwer, Amsterdam.
LP3918. http://www.national.com/pf/LP/LP3918.html.
Maler, O. 2005. Extending PSL for analog circuits. Res. rep. PROSYD Deliverable D 1, 1.
Maler, O. and Nickovic, D. 2004. Monitoring temporal properties of continuous signals. In Proceedings of the Conference Formal Techniques, Modeling and Analysis of Timed and Fault-Tolerant Systems. Lecture Notes in Computer Science, vol. 3253, Springer, Berlin, 152--166.
Maler, O., Pnueli, A., and Nickovic, D. 2008. Checking temporal properties of discrete, timed and continuous behaviors. Trakhtenbrot Festschrift.
MLD. MLDesigner documentation version 2.5. http://www.mldesigner.com.
Dejan Nickovic , Oded Maler, AMT: a property-based monitoring tool for analog systems, Proceedings of the 5th international conference on Formal modeling and analysis of timed systems, p.304-319, October 03-05, 2007, Salzburg, Austria
OVL. Open Verification Library. http://www.accellera.org/activities/ovl.
Peruzzi, R. O. 2006. Verification of digitally calibrated analog systems with Verilog-AMS behavioral models. In Proceedings of the Behavioral Modeling and Simulation Workshop. 7--16.
Salem, A. 2002. Semi-formal verification of VHDL-AMS descriptions. In Proceedings of the IEEE Symposium on Circuits and Systems (ISCAS 5).
Sammane, G. A. 2007. Towards assertion based verification of analog and mixed signal designs using PSL. In Proceedings of the Conference on Languages for Formal Specification and Verification (FDL).
SVA. System Verilog Assertions. http://www.systemverilog.org.
Verilog AMS LRM. www.verilog.org/verilogams/htmlpages/publicdocs/lrm/2.2/AMS-LRM-2-2.pdf.
Verilog-XL-Env-User-Guide. Virtuoso Verilog-XL Environment User Guide, Product Version 5.1.41. http://www.ece.uci.edu/eceware/cadence/compveruser/chap9.html.
David Walter , Scott Little , Chris Myers, Bounded model checking of analog and mixed-signal circuits using an SMT solver, Proceedings of the 5th international conference on Automated technology for verification and analysis, October 22-25, 2007, Tokyo, Japan
Zaki, M., Tahar, S., and Bois, G. 2006. Formal verification of analog and mixed signal designs: Survey and comparison. In Proceedings of the IEEE Northeast Workshop on Circuits and Systems. 281--284.
