{"vcs1":{"timestamp_begin":1680393000.079503677, "rt":1.10, "ut":0.32, "st":0.24}}
{"vcselab":{"timestamp_begin":1680393001.286255927, "rt":1.26, "ut":0.33, "st":0.16}}
{"link":{"timestamp_begin":1680393002.614935533, "rt":0.48, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680392999.573077794}
{"VCS_COMP_START_TIME": 1680392999.573077794}
{"VCS_COMP_END_TIME": 1680397261.172473829}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238972}}
