INFO-FLOW: Workspace /home/luanxinya/SVD/FPGA_test/128/toppl/hls opened at Mon May 12 19:56:48 CST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=TopPL.cpp' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(3) 
INFO: [HLS 200-1465] Applying ini 'syn.file=TopPL.cpp' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(3)
Execute     add_files /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp 
INFO: [HLS 200-10] Adding design file '/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I.' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I.' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(4)
Execute     add_files * -appendflags -cflags -I/home/luanxinya/SVD/FPGA_test/128/pl 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=TopPL' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'syn.top=TopPL' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(5)
Execute     set_top TopPL 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(2) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(2)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.name=TopPL' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'package.ip.name=TopPL' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(6)
Execute     config_export -ipname=TopPL 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=TopPL.xo' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=TopPL.xo' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(9)
Execute     config_export -output=/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg(8)
Execute     config_export -format=xo 
Execute   apply_ini /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvc1902-vsva2197-2MP-e-S' at /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline(2) 
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' at /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline(2)
Execute     set_part xcvc1902-vsva2197-2MP-e-S 
Execute       create_platform xcvc1902-vsva2197-2MP-e-S -board  
DBG:HLSDevice: Trying to load device library: /usr/xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /usr/xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
Command       create_platform done; 0.95 sec.
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 1.04 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=450000000Hz' at /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline(7) 
INFO: [HLS 200-1465] Applying ini 'clock=450000000Hz' at /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline(7)
Execute     create_clock -period 450000000Hz 
Execute       ap_set_clock -name default -period 2.222 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.222ns.
Command   apply_ini done; 1.05 sec.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     AP::get_vpp_package_output_file
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.895 MB.
Execute       set_directive_top TopPL -name=TopPL 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp as C++
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp -foptimization-record-file=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /usr/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/all.directive.json -E -I/home/luanxinya/SVD/FPGA_test/128/pl -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=2.222 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /usr/xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /usr/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp -hls-platform-db-name=/usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.cpp.clang.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp -hls-platform-db-name=/usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/clang.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/.systemc_flag -fix-errors /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/all.directive.json -fix-errors /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /usr/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.07 sec.
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp -I/home/luanxinya/SVD/FPGA_test/128/pl -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=2.222 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /usr/xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /usr/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.bc -hls-platform-db-name=/usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.clang.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.36 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.13 seconds; current allocated memory: 293.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.g.bc"  
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.g.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.0.bc > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /usr/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /usr/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /usr/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /usr/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.57 sec.
Execute       run_link_or_opt -opt -out /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TopPL -reflow-float-conversion 
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TopPL -reflow-float-conversion -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.65 sec.
Execute       run_link_or_opt -out /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /usr/xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /usr/xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TopPL 
INFO-FLOW: run_clang exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TopPL -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /usr/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=TopPL -mllvm -hls-db-dir -mllvm /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=2.222 -x ir /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S 2> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,786 Compile/Link /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,786 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,165 Unroll/Inline (step 1) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,165 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,399 Unroll/Inline (step 2) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,399 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,448 Unroll/Inline (step 3) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,448 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,861 Unroll/Inline (step 4) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,861 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,852 Array/Struct (step 1) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,852 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,851 Array/Struct (step 2) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,851 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,851 Array/Struct (step 3) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,851 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,851 Array/Struct (step 4) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,851 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,161 Array/Struct (step 5) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,161 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,181 Performance (step 1) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,163 Performance (step 2) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,163 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,070 Performance (step 3) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,070 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,980 Performance (step 4) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,980 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,840 HW Transforms (step 1) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,840 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,011 HW Transforms (step 2) /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,011 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'generateHeader(unsigned int, unsigned int)' into 'send2AIE(hls::stream<ap_uint<128>, 512>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103:16)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_704_1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15:30) in function 'send2AIE' completely with a factor of 30 (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:95:0)
INFO: [HLS 214-367] Instantiating function 'receive4AIE(hls::stream<ap_uint<128>, 4096>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' to 'receive4AIE(hls::stream<ap_uint<128>, 4096>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' by setting 'fromAIEstrm' to 'sweep_rx0_1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:223:23)
INFO: [HLS 214-367] Instantiating function 'receive4AIE(hls::stream<ap_uint<128>, 4096>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' to 'receive4AIE(hls::stream<ap_uint<128>, 4096>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&) (.131)' by setting 'fromAIEstrm' to 'sweep_rx0_0' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222:16)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.26.33.39.47)' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.26.33.39.47)' into 'fp_struct<double>::to_int() const' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'SystemControl(int, ap_uint<32>*, hls::stream<ap_uint<1>, 4>*, hls::stream<float, 4>*)' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:293:0)
INFO: [HLS 214-178] Inlining function 'hls::print(char const*, float)' into 'SystemControl(int, ap_uint<32>*, hls::stream<ap_uint<1>, 4>*, hls::stream<float, 4>*)' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:293:0)
INFO: [HLS 214-178] Inlining function 'DDR2FIFO(ap_uint<128>*, hls::stream<ap_uint<128>, 512>*)' into 'RoundRobin(hls::stream<ap_uint<1>, 4>&, ap_uint<128>*, ap_uint<128>*, ap_uint<32>*, hls::stream<ap_uint<128>, 512>*, hls::stream<ap_uint<128>, 4096>*)' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:241:0)
INFO: [HLS 214-178] Inlining function 'FIFO2DDR(ap_uint<128>*, ap_uint<32>*, hls::stream<ap_uint<128>, 4096>&)' into 'RoundRobin(hls::stream<ap_uint<1>, 4>&, ap_uint<128>*, ap_uint<128>*, ap_uint<32>*, hls::stream<ap_uint<128>, 512>*, hls::stream<ap_uint<128>, 4096>*)' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:241:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'receive4AIE(hls::stream<ap_uint<128>, 4096>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&) (.131)' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'receive4AIE(hls::stream<ap_uint<128>, 4096>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'NormReceive(hls::stream<ap_uint<128>, 4096>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' into 'Receive(hls::stream<ap_uint<1>, 4>&, hls::stream<float, 4>*, hls::stream<ap_uint<128>, 4096>*, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<128>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:210:0)
INFO: [HLS 214-248] Applying array_partition to 'convSet': Complete partitioning on dimension 1. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362:20)
INFO: [HLS 214-248] Applying array_partition to 'syscontrol': Complete partitioning on dimension 1. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363:21)
INFO: [HLS 214-248] Applying array_partition to 'send_fifo': Complete partitioning on dimension 1. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364:21)
INFO: [HLS 214-248] Applying array_partition to 'receive_fifo': Complete partitioning on dimension 1. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365:26)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_295_1> at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_304_3> at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:304:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_321_5> at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:321:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_315_4> at /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:315:25 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_temp' due to pipeline pragma (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_temp' due to pipeline pragma (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:77:9)
INFO: [HLS 214-248] Applying array_partition to 'data_temp': Complete partitioning on dimension 1. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:65:15)
INFO: [HLS 214-248] Applying array_partition to 'data_temp': Complete partitioning on dimension 1. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31:23)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/../../kernel.xml -> /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.75 seconds. Elapsed time: 8.07 seconds; current allocated memory: 295.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 295.789 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top TopPL -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.0.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 299.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.1.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.2.prechk.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.957 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.g.1.bc to /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.o.1.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-988] Store statement on variable  '' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222:16) in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_220_2.1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222:20)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  '' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222:16) in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_220_2.1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222:20)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_172_2' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:174:9), detected/extracted 2 process function(s): 
	 'send2AIE'
	 'send2AIE.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_220_2.1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222:20), detected/extracted 6 process function(s): 
	 'receive4AIE.1'
	 'receive4AIE'
	 'Block_newFuncRoot_proc_proc'
	 'Block_newFuncRoot_proc_proc11'
	 'Block_newFuncRoot_proc_proc12'
	 'Block_newFuncRoot_proc_proc13'.
INFO: [XFORM 203-712] Applying dataflow to function 'TopPL' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:331:1), detected/extracted 4 process function(s): 
	 'SystemControl'
	 'Send'
	 'RoundRobin'
	 'Receive'.
Command         transform done; 0.29 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.o.1.tmp.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:19:18) to (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'SystemControl' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:307) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'receive4AIE.1' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'receive4AIE' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'send2AIE.3' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:5:25)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'send2AIE.2' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:5:25)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'send2AIE' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:5:25)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'receive4AIE.1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:18:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'receive4AIE' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:18:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SystemControl' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:18:25)...6 expression(s) balanced.
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 330.246 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.o.2.bc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_250_1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:250:21) in function 'RoundRobin' the outer loop is not a perfect loop because there is nontrivial logic in the loop header.
Execute           auto_get_db
WARNING: [HLS 200-657] Generating channel convSet that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel convSet_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel send_fifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel send_fifo_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel receive_fifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel receive_fifo_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-1450] Process SystemControl has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process RoundRobin has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Receive has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
Command         transform done; 0.54 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.54 seconds; current allocated memory: 675.410 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.18 sec.
Command     elaborate done; 13.38 sec.
Execute     ap_eval exec zip -j /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'TopPL' ...
Execute       ap_set_top_model TopPL 
WARNING: [SYN 201-103] Legalizing function name 'send2AIE.2_Pipeline_VITIS_LOOP_112_2' to 'send2AIE_2_Pipeline_VITIS_LOOP_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'send2AIE.2' to 'send2AIE_2'.
WARNING: [SYN 201-103] Legalizing function name 'send2AIE.3_Pipeline_VITIS_LOOP_112_2' to 'send2AIE_3_Pipeline_VITIS_LOOP_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'send2AIE.3' to 'send2AIE_3'.
WARNING: [SYN 201-103] Legalizing function name 'receive4AIE.1_Pipeline_VITIS_LOOP_76_2' to 'receive4AIE_1_Pipeline_VITIS_LOOP_76_2'.
WARNING: [SYN 201-103] Legalizing function name 'receive4AIE.1' to 'receive4AIE_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_220_2.1' to 'dataflow_in_loop_VITIS_LOOP_220_2_1'.
Execute       get_model_list TopPL -filter all-wo-channel -topdown 
Execute       preproc_iomode -model TopPL 
Execute       preproc_iomode -model Receive 
Execute       preproc_iomode -model receive4DDR 
Execute       preproc_iomode -model receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       preproc_iomode -model dataflow_parent_loop_proc10 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_220_2.1 
Execute       preproc_iomode -model Block_newFuncRoot_proc_proc13 
Execute       preproc_iomode -model Block_newFuncRoot_proc_proc12 
Execute       preproc_iomode -model Block_newFuncRoot_proc_proc11 
Execute       preproc_iomode -model Block_newFuncRoot_proc_proc 
Execute       preproc_iomode -model receive4AIE 
Execute       preproc_iomode -model receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       preproc_iomode -model receive4AIE.1 
Execute       preproc_iomode -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
Execute       preproc_iomode -model RoundRobin 
Execute       preproc_iomode -model RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       preproc_iomode -model RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       preproc_iomode -model RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       preproc_iomode -model RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       preproc_iomode -model RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       preproc_iomode -model RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       preproc_iomode -model RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       preproc_iomode -model RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       preproc_iomode -model Send 
Execute       preproc_iomode -model send2AIE.3 
Execute       preproc_iomode -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_172_2 
Execute       preproc_iomode -model send2AIE.2 
Execute       preproc_iomode -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 
Execute       preproc_iomode -model send2AIE 
Execute       preproc_iomode -model send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       preproc_iomode -model SystemControl 
Execute       preproc_iomode -model SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       preproc_iomode -model SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       preproc_iomode -model SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       preproc_iomode -model SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       get_model_list TopPL -filter all-wo-channel 
INFO-FLOW: Model list for configure: SystemControl_Pipeline_VITIS_LOOP_295_1 SystemControl_Pipeline_VITIS_LOOP_304_3 SystemControl_Pipeline_VITIS_LOOP_321_5 SystemControl_Pipeline_VITIS_LOOP_315_4 SystemControl send2AIE_Pipeline_VITIS_LOOP_112_2 send2AIE send2AIE.2_Pipeline_VITIS_LOOP_112_2 send2AIE.2 dataflow_in_loop_VITIS_LOOP_172_2 dataflow_parent_loop_proc send2AIE.3_Pipeline_VITIS_LOOP_112_2 send2AIE.3 Send RoundRobin_Pipeline_VITIS_LOOP_150_3 RoundRobin_Pipeline_VITIS_LOOP_142_2 RoundRobin_Pipeline_VITIS_LOOP_256_3 RoundRobin_Pipeline_VITIS_LOOP_261_4 RoundRobin_Pipeline_VITIS_LOOP_267_5 RoundRobin_Pipeline_VITIS_LOOP_275_6 RoundRobin_Pipeline_VITIS_LOOP_280_7 RoundRobin_Pipeline_VITIS_LOOP_198_2 RoundRobin receive4AIE.1_Pipeline_VITIS_LOOP_76_2 receive4AIE.1 receive4AIE_Pipeline_VITIS_LOOP_76_2 receive4AIE Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc13 dataflow_in_loop_VITIS_LOOP_220_2.1 dataflow_parent_loop_proc10 receive4DDR_Pipeline_VITIS_LOOP_39_2 receive4DDR Receive TopPL
INFO-FLOW: Configuring Module : SystemControl_Pipeline_VITIS_LOOP_295_1 ...
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       apply_spec_resource_limit SystemControl_Pipeline_VITIS_LOOP_295_1 
INFO-FLOW: Configuring Module : SystemControl_Pipeline_VITIS_LOOP_304_3 ...
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       apply_spec_resource_limit SystemControl_Pipeline_VITIS_LOOP_304_3 
INFO-FLOW: Configuring Module : SystemControl_Pipeline_VITIS_LOOP_321_5 ...
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       apply_spec_resource_limit SystemControl_Pipeline_VITIS_LOOP_321_5 
INFO-FLOW: Configuring Module : SystemControl_Pipeline_VITIS_LOOP_315_4 ...
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       apply_spec_resource_limit SystemControl_Pipeline_VITIS_LOOP_315_4 
INFO-FLOW: Configuring Module : SystemControl ...
Execute       set_default_model SystemControl 
Execute       apply_spec_resource_limit SystemControl 
INFO-FLOW: Configuring Module : send2AIE_Pipeline_VITIS_LOOP_112_2 ...
Execute       set_default_model send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       apply_spec_resource_limit send2AIE_Pipeline_VITIS_LOOP_112_2 
INFO-FLOW: Configuring Module : send2AIE ...
Execute       set_default_model send2AIE 
Execute       apply_spec_resource_limit send2AIE 
INFO-FLOW: Configuring Module : send2AIE.2_Pipeline_VITIS_LOOP_112_2 ...
Execute       set_default_model send2AIE.2_Pipeline_VITIS_LOOP_112_2 
Execute       apply_spec_resource_limit send2AIE.2_Pipeline_VITIS_LOOP_112_2 
INFO-FLOW: Configuring Module : send2AIE.2 ...
Execute       set_default_model send2AIE.2 
Execute       apply_spec_resource_limit send2AIE.2 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_172_2 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_172_2 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_172_2 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : send2AIE.3_Pipeline_VITIS_LOOP_112_2 ...
Execute       set_default_model send2AIE.3_Pipeline_VITIS_LOOP_112_2 
Execute       apply_spec_resource_limit send2AIE.3_Pipeline_VITIS_LOOP_112_2 
INFO-FLOW: Configuring Module : send2AIE.3 ...
Execute       set_default_model send2AIE.3 
Execute       apply_spec_resource_limit send2AIE.3 
INFO-FLOW: Configuring Module : Send ...
Execute       set_default_model Send 
Execute       apply_spec_resource_limit Send 
INFO-FLOW: Configuring Module : RoundRobin_Pipeline_VITIS_LOOP_150_3 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       apply_spec_resource_limit RoundRobin_Pipeline_VITIS_LOOP_150_3 
INFO-FLOW: Configuring Module : RoundRobin_Pipeline_VITIS_LOOP_142_2 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       apply_spec_resource_limit RoundRobin_Pipeline_VITIS_LOOP_142_2 
INFO-FLOW: Configuring Module : RoundRobin_Pipeline_VITIS_LOOP_256_3 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       apply_spec_resource_limit RoundRobin_Pipeline_VITIS_LOOP_256_3 
INFO-FLOW: Configuring Module : RoundRobin_Pipeline_VITIS_LOOP_261_4 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       apply_spec_resource_limit RoundRobin_Pipeline_VITIS_LOOP_261_4 
INFO-FLOW: Configuring Module : RoundRobin_Pipeline_VITIS_LOOP_267_5 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       apply_spec_resource_limit RoundRobin_Pipeline_VITIS_LOOP_267_5 
INFO-FLOW: Configuring Module : RoundRobin_Pipeline_VITIS_LOOP_275_6 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       apply_spec_resource_limit RoundRobin_Pipeline_VITIS_LOOP_275_6 
INFO-FLOW: Configuring Module : RoundRobin_Pipeline_VITIS_LOOP_280_7 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       apply_spec_resource_limit RoundRobin_Pipeline_VITIS_LOOP_280_7 
INFO-FLOW: Configuring Module : RoundRobin_Pipeline_VITIS_LOOP_198_2 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       apply_spec_resource_limit RoundRobin_Pipeline_VITIS_LOOP_198_2 
INFO-FLOW: Configuring Module : RoundRobin ...
Execute       set_default_model RoundRobin 
Execute       apply_spec_resource_limit RoundRobin 
INFO-FLOW: Configuring Module : receive4AIE.1_Pipeline_VITIS_LOOP_76_2 ...
Execute       set_default_model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
Execute       apply_spec_resource_limit receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Configuring Module : receive4AIE.1 ...
Execute       set_default_model receive4AIE.1 
Execute       apply_spec_resource_limit receive4AIE.1 
INFO-FLOW: Configuring Module : receive4AIE_Pipeline_VITIS_LOOP_76_2 ...
Execute       set_default_model receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       apply_spec_resource_limit receive4AIE_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Configuring Module : receive4AIE ...
Execute       set_default_model receive4AIE 
Execute       apply_spec_resource_limit receive4AIE 
INFO-FLOW: Configuring Module : Block_newFuncRoot_proc_proc ...
Execute       set_default_model Block_newFuncRoot_proc_proc 
Execute       apply_spec_resource_limit Block_newFuncRoot_proc_proc 
INFO-FLOW: Configuring Module : Block_newFuncRoot_proc_proc11 ...
Execute       set_default_model Block_newFuncRoot_proc_proc11 
Execute       apply_spec_resource_limit Block_newFuncRoot_proc_proc11 
INFO-FLOW: Configuring Module : Block_newFuncRoot_proc_proc12 ...
Execute       set_default_model Block_newFuncRoot_proc_proc12 
Execute       apply_spec_resource_limit Block_newFuncRoot_proc_proc12 
INFO-FLOW: Configuring Module : Block_newFuncRoot_proc_proc13 ...
Execute       set_default_model Block_newFuncRoot_proc_proc13 
Execute       apply_spec_resource_limit Block_newFuncRoot_proc_proc13 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_220_2.1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_220_2.1 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_220_2.1 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc10 ...
Execute       set_default_model dataflow_parent_loop_proc10 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc10 
INFO-FLOW: Configuring Module : receive4DDR_Pipeline_VITIS_LOOP_39_2 ...
Execute       set_default_model receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       apply_spec_resource_limit receive4DDR_Pipeline_VITIS_LOOP_39_2 
INFO-FLOW: Configuring Module : receive4DDR ...
Execute       set_default_model receive4DDR 
Execute       apply_spec_resource_limit receive4DDR 
INFO-FLOW: Configuring Module : Receive ...
Execute       set_default_model Receive 
Execute       apply_spec_resource_limit Receive 
INFO-FLOW: Configuring Module : TopPL ...
Execute       set_default_model TopPL 
Execute       apply_spec_resource_limit TopPL 
INFO-FLOW: Model list for preprocess: SystemControl_Pipeline_VITIS_LOOP_295_1 SystemControl_Pipeline_VITIS_LOOP_304_3 SystemControl_Pipeline_VITIS_LOOP_321_5 SystemControl_Pipeline_VITIS_LOOP_315_4 SystemControl send2AIE_Pipeline_VITIS_LOOP_112_2 send2AIE send2AIE.2_Pipeline_VITIS_LOOP_112_2 send2AIE.2 dataflow_in_loop_VITIS_LOOP_172_2 dataflow_parent_loop_proc send2AIE.3_Pipeline_VITIS_LOOP_112_2 send2AIE.3 Send RoundRobin_Pipeline_VITIS_LOOP_150_3 RoundRobin_Pipeline_VITIS_LOOP_142_2 RoundRobin_Pipeline_VITIS_LOOP_256_3 RoundRobin_Pipeline_VITIS_LOOP_261_4 RoundRobin_Pipeline_VITIS_LOOP_267_5 RoundRobin_Pipeline_VITIS_LOOP_275_6 RoundRobin_Pipeline_VITIS_LOOP_280_7 RoundRobin_Pipeline_VITIS_LOOP_198_2 RoundRobin receive4AIE.1_Pipeline_VITIS_LOOP_76_2 receive4AIE.1 receive4AIE_Pipeline_VITIS_LOOP_76_2 receive4AIE Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc13 dataflow_in_loop_VITIS_LOOP_220_2.1 dataflow_parent_loop_proc10 receive4DDR_Pipeline_VITIS_LOOP_39_2 receive4DDR Receive TopPL
INFO-FLOW: Preprocessing Module: SystemControl_Pipeline_VITIS_LOOP_295_1 ...
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       cdfg_preprocess -model SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       rtl_gen_preprocess SystemControl_Pipeline_VITIS_LOOP_295_1 
INFO-FLOW: Preprocessing Module: SystemControl_Pipeline_VITIS_LOOP_304_3 ...
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       cdfg_preprocess -model SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       rtl_gen_preprocess SystemControl_Pipeline_VITIS_LOOP_304_3 
INFO-FLOW: Preprocessing Module: SystemControl_Pipeline_VITIS_LOOP_321_5 ...
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       cdfg_preprocess -model SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       rtl_gen_preprocess SystemControl_Pipeline_VITIS_LOOP_321_5 
INFO-FLOW: Preprocessing Module: SystemControl_Pipeline_VITIS_LOOP_315_4 ...
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       cdfg_preprocess -model SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       rtl_gen_preprocess SystemControl_Pipeline_VITIS_LOOP_315_4 
INFO-FLOW: Preprocessing Module: SystemControl ...
Execute       set_default_model SystemControl 
Execute       cdfg_preprocess -model SystemControl 
Execute       rtl_gen_preprocess SystemControl 
INFO-FLOW: Preprocessing Module: send2AIE_Pipeline_VITIS_LOOP_112_2 ...
Execute       set_default_model send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       cdfg_preprocess -model send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       rtl_gen_preprocess send2AIE_Pipeline_VITIS_LOOP_112_2 
INFO-FLOW: Preprocessing Module: send2AIE ...
Execute       set_default_model send2AIE 
Execute       cdfg_preprocess -model send2AIE 
Execute       rtl_gen_preprocess send2AIE 
INFO-FLOW: Preprocessing Module: send2AIE.2_Pipeline_VITIS_LOOP_112_2 ...
Execute       set_default_model send2AIE.2_Pipeline_VITIS_LOOP_112_2 
Execute       cdfg_preprocess -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 
Execute       rtl_gen_preprocess send2AIE.2_Pipeline_VITIS_LOOP_112_2 
INFO-FLOW: Preprocessing Module: send2AIE.2 ...
Execute       set_default_model send2AIE.2 
Execute       cdfg_preprocess -model send2AIE.2 
Execute       rtl_gen_preprocess send2AIE.2 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_172_2 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_172_2 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_172_2 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_172_2 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: send2AIE.3_Pipeline_VITIS_LOOP_112_2 ...
Execute       set_default_model send2AIE.3_Pipeline_VITIS_LOOP_112_2 
Execute       cdfg_preprocess -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 
Execute       rtl_gen_preprocess send2AIE.3_Pipeline_VITIS_LOOP_112_2 
INFO-FLOW: Preprocessing Module: send2AIE.3 ...
Execute       set_default_model send2AIE.3 
Execute       cdfg_preprocess -model send2AIE.3 
Execute       rtl_gen_preprocess send2AIE.3 
INFO-FLOW: Preprocessing Module: Send ...
Execute       set_default_model Send 
Execute       cdfg_preprocess -model Send 
Execute       rtl_gen_preprocess Send 
INFO-FLOW: Preprocessing Module: RoundRobin_Pipeline_VITIS_LOOP_150_3 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       cdfg_preprocess -model RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_150_3 
INFO-FLOW: Preprocessing Module: RoundRobin_Pipeline_VITIS_LOOP_142_2 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       cdfg_preprocess -model RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_142_2 
INFO-FLOW: Preprocessing Module: RoundRobin_Pipeline_VITIS_LOOP_256_3 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       cdfg_preprocess -model RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_256_3 
INFO-FLOW: Preprocessing Module: RoundRobin_Pipeline_VITIS_LOOP_261_4 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       cdfg_preprocess -model RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_261_4 
INFO-FLOW: Preprocessing Module: RoundRobin_Pipeline_VITIS_LOOP_267_5 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       cdfg_preprocess -model RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_267_5 
INFO-FLOW: Preprocessing Module: RoundRobin_Pipeline_VITIS_LOOP_275_6 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       cdfg_preprocess -model RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_275_6 
INFO-FLOW: Preprocessing Module: RoundRobin_Pipeline_VITIS_LOOP_280_7 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       cdfg_preprocess -model RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_280_7 
INFO-FLOW: Preprocessing Module: RoundRobin_Pipeline_VITIS_LOOP_198_2 ...
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       cdfg_preprocess -model RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_198_2 
INFO-FLOW: Preprocessing Module: RoundRobin ...
Execute       set_default_model RoundRobin 
Execute       cdfg_preprocess -model RoundRobin 
Execute       rtl_gen_preprocess RoundRobin 
INFO-FLOW: Preprocessing Module: receive4AIE.1_Pipeline_VITIS_LOOP_76_2 ...
Execute       set_default_model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
Execute       cdfg_preprocess -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
Execute       rtl_gen_preprocess receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Preprocessing Module: receive4AIE.1 ...
Execute       set_default_model receive4AIE.1 
Execute       cdfg_preprocess -model receive4AIE.1 
Execute       rtl_gen_preprocess receive4AIE.1 
INFO-FLOW: Preprocessing Module: receive4AIE_Pipeline_VITIS_LOOP_76_2 ...
Execute       set_default_model receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       cdfg_preprocess -model receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       rtl_gen_preprocess receive4AIE_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Preprocessing Module: receive4AIE ...
Execute       set_default_model receive4AIE 
Execute       cdfg_preprocess -model receive4AIE 
Execute       rtl_gen_preprocess receive4AIE 
INFO-FLOW: Preprocessing Module: Block_newFuncRoot_proc_proc ...
Execute       set_default_model Block_newFuncRoot_proc_proc 
Execute       cdfg_preprocess -model Block_newFuncRoot_proc_proc 
Execute       rtl_gen_preprocess Block_newFuncRoot_proc_proc 
INFO-FLOW: Preprocessing Module: Block_newFuncRoot_proc_proc11 ...
Execute       set_default_model Block_newFuncRoot_proc_proc11 
Execute       cdfg_preprocess -model Block_newFuncRoot_proc_proc11 
Execute       rtl_gen_preprocess Block_newFuncRoot_proc_proc11 
INFO-FLOW: Preprocessing Module: Block_newFuncRoot_proc_proc12 ...
Execute       set_default_model Block_newFuncRoot_proc_proc12 
Execute       cdfg_preprocess -model Block_newFuncRoot_proc_proc12 
Execute       rtl_gen_preprocess Block_newFuncRoot_proc_proc12 
INFO-FLOW: Preprocessing Module: Block_newFuncRoot_proc_proc13 ...
Execute       set_default_model Block_newFuncRoot_proc_proc13 
Execute       cdfg_preprocess -model Block_newFuncRoot_proc_proc13 
Execute       rtl_gen_preprocess Block_newFuncRoot_proc_proc13 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_220_2.1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_220_2.1 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_220_2.1 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_220_2.1 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc10 ...
Execute       set_default_model dataflow_parent_loop_proc10 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc10 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc10 
INFO-FLOW: Preprocessing Module: receive4DDR_Pipeline_VITIS_LOOP_39_2 ...
Execute       set_default_model receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       cdfg_preprocess -model receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       rtl_gen_preprocess receive4DDR_Pipeline_VITIS_LOOP_39_2 
INFO-FLOW: Preprocessing Module: receive4DDR ...
Execute       set_default_model receive4DDR 
Execute       cdfg_preprocess -model receive4DDR 
Execute       rtl_gen_preprocess receive4DDR 
INFO-FLOW: Preprocessing Module: Receive ...
Execute       set_default_model Receive 
Execute       cdfg_preprocess -model Receive 
Execute       rtl_gen_preprocess Receive 
INFO-FLOW: Preprocessing Module: TopPL ...
Execute       set_default_model TopPL 
Execute       cdfg_preprocess -model TopPL 
Execute       rtl_gen_preprocess TopPL 
INFO-FLOW: Model list for synthesis: SystemControl_Pipeline_VITIS_LOOP_295_1 SystemControl_Pipeline_VITIS_LOOP_304_3 SystemControl_Pipeline_VITIS_LOOP_321_5 SystemControl_Pipeline_VITIS_LOOP_315_4 SystemControl send2AIE_Pipeline_VITIS_LOOP_112_2 send2AIE send2AIE.2_Pipeline_VITIS_LOOP_112_2 send2AIE.2 dataflow_in_loop_VITIS_LOOP_172_2 dataflow_parent_loop_proc send2AIE.3_Pipeline_VITIS_LOOP_112_2 send2AIE.3 Send RoundRobin_Pipeline_VITIS_LOOP_150_3 RoundRobin_Pipeline_VITIS_LOOP_142_2 RoundRobin_Pipeline_VITIS_LOOP_256_3 RoundRobin_Pipeline_VITIS_LOOP_261_4 RoundRobin_Pipeline_VITIS_LOOP_267_5 RoundRobin_Pipeline_VITIS_LOOP_275_6 RoundRobin_Pipeline_VITIS_LOOP_280_7 RoundRobin_Pipeline_VITIS_LOOP_198_2 RoundRobin receive4AIE.1_Pipeline_VITIS_LOOP_76_2 receive4AIE.1 receive4AIE_Pipeline_VITIS_LOOP_76_2 receive4AIE Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc13 dataflow_in_loop_VITIS_LOOP_220_2.1 dataflow_parent_loop_proc10 receive4DDR_Pipeline_VITIS_LOOP_39_2 receive4DDR Receive TopPL
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SystemControl_Pipeline_VITIS_LOOP_295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       schedule -model SystemControl_Pipeline_VITIS_LOOP_295_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 677.258 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.sched.adb -f 
INFO-FLOW: Finish scheduling SystemControl_Pipeline_VITIS_LOOP_295_1.
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       bind -model SystemControl_Pipeline_VITIS_LOOP_295_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 677.258 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.bind.adb -f 
INFO-FLOW: Finish binding SystemControl_Pipeline_VITIS_LOOP_295_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SystemControl_Pipeline_VITIS_LOOP_304_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       schedule -model SystemControl_Pipeline_VITIS_LOOP_304_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_3'.
WARNING: [HLS 200-880] The II Violation in module 'SystemControl_Pipeline_VITIS_LOOP_304_3' (loop 'VITIS_LOOP_304_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation 32 bit ('maxConv', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309) and 'fpext' operation 64 bit ('x', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309).
WARNING: [HLS 200-880] The II Violation in module 'SystemControl_Pipeline_VITIS_LOOP_304_3' (loop 'VITIS_LOOP_304_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation 32 bit ('maxConv', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309) and 'fpext' operation 64 bit ('x', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309).
WARNING: [HLS 200-880] The II Violation in module 'SystemControl_Pipeline_VITIS_LOOP_304_3' (loop 'VITIS_LOOP_304_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation 32 bit ('maxConv', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309) and 'fpext' operation 64 bit ('x', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309).
WARNING: [HLS 200-880] The II Violation in module 'SystemControl_Pipeline_VITIS_LOOP_304_3' (loop 'VITIS_LOOP_304_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln309', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309) of variable 'maxConv', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309 on local variable 'empty' and 'load' operation 32 bit ('p_load14', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:309) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 16, loop 'VITIS_LOOP_304_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 678.965 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.sched.adb -f 
INFO-FLOW: Finish scheduling SystemControl_Pipeline_VITIS_LOOP_304_3.
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       bind -model SystemControl_Pipeline_VITIS_LOOP_304_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 678.965 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.bind.adb -f 
INFO-FLOW: Finish binding SystemControl_Pipeline_VITIS_LOOP_304_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SystemControl_Pipeline_VITIS_LOOP_321_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       schedule -model SystemControl_Pipeline_VITIS_LOOP_321_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_321_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 679.164 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.sched.adb -f 
INFO-FLOW: Finish scheduling SystemControl_Pipeline_VITIS_LOOP_321_5.
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       bind -model SystemControl_Pipeline_VITIS_LOOP_321_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 679.164 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.bind.adb -f 
INFO-FLOW: Finish binding SystemControl_Pipeline_VITIS_LOOP_321_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SystemControl_Pipeline_VITIS_LOOP_315_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       schedule -model SystemControl_Pipeline_VITIS_LOOP_315_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_315_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.402 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.sched.adb -f 
INFO-FLOW: Finish scheduling SystemControl_Pipeline_VITIS_LOOP_315_4.
Execute       set_default_model SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       bind -model SystemControl_Pipeline_VITIS_LOOP_315_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 679.402 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.bind.adb -f 
INFO-FLOW: Finish binding SystemControl_Pipeline_VITIS_LOOP_315_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SystemControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SystemControl 
Execute       schedule -model SystemControl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 679.898 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.sched.adb -f 
INFO-FLOW: Finish scheduling SystemControl.
Execute       set_default_model SystemControl 
Execute       bind -model SystemControl 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 679.898 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.bind.adb -f 
INFO-FLOW: Finish binding SystemControl.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send2AIE_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       schedule -model send2AIE_Pipeline_VITIS_LOOP_112_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 680.656 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.sched.adb -f 
INFO-FLOW: Finish scheduling send2AIE_Pipeline_VITIS_LOOP_112_2.
Execute       set_default_model send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       bind -model send2AIE_Pipeline_VITIS_LOOP_112_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 680.656 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.bind.adb -f 
INFO-FLOW: Finish binding send2AIE_Pipeline_VITIS_LOOP_112_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send2AIE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model send2AIE 
Execute       schedule -model send2AIE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 681.062 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.sched.adb -f 
INFO-FLOW: Finish scheduling send2AIE.
Execute       set_default_model send2AIE 
Execute       bind -model send2AIE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 681.062 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.bind.adb -f 
INFO-FLOW: Finish binding send2AIE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send2AIE_2_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model send2AIE.2_Pipeline_VITIS_LOOP_112_2 
Execute       schedule -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 681.539 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.sched.adb -f 
INFO-FLOW: Finish scheduling send2AIE.2_Pipeline_VITIS_LOOP_112_2.
Execute       set_default_model send2AIE.2_Pipeline_VITIS_LOOP_112_2 
Execute       bind -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 681.539 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.bind.adb -f 
INFO-FLOW: Finish binding send2AIE.2_Pipeline_VITIS_LOOP_112_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send2AIE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model send2AIE.2 
Execute       schedule -model send2AIE.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 681.906 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.sched.adb -f 
INFO-FLOW: Finish scheduling send2AIE.2.
Execute       set_default_model send2AIE.2 
Execute       bind -model send2AIE.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 681.906 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.bind.adb -f 
INFO-FLOW: Finish binding send2AIE.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_172_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_172_2 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_172_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 681.906 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_172_2.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_172_2 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_172_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 681.906 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_172_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 682.590 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 682.590 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send2AIE_3_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model send2AIE.3_Pipeline_VITIS_LOOP_112_2 
Execute       schedule -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 683.012 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.sched.adb -f 
INFO-FLOW: Finish scheduling send2AIE.3_Pipeline_VITIS_LOOP_112_2.
Execute       set_default_model send2AIE.3_Pipeline_VITIS_LOOP_112_2 
Execute       bind -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 683.012 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.bind.adb -f 
INFO-FLOW: Finish binding send2AIE.3_Pipeline_VITIS_LOOP_112_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send2AIE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model send2AIE.3 
Execute       schedule -model send2AIE.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 683.398 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.sched.adb -f 
INFO-FLOW: Finish scheduling send2AIE.3.
Execute       set_default_model send2AIE.3 
Execute       bind -model send2AIE.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 683.398 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.bind.adb -f 
INFO-FLOW: Finish binding send2AIE.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Send' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Send 
Execute       schedule -model Send 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 683.867 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.sched.adb -f 
INFO-FLOW: Finish scheduling Send.
Execute       set_default_model Send 
Execute       bind -model Send 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 683.867 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.bind.adb -f 
INFO-FLOW: Finish binding Send.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin_Pipeline_VITIS_LOOP_150_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       schedule -model RoundRobin_Pipeline_VITIS_LOOP_150_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_150_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 684.359 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin_Pipeline_VITIS_LOOP_150_3.
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       bind -model RoundRobin_Pipeline_VITIS_LOOP_150_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 684.359 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin_Pipeline_VITIS_LOOP_150_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin_Pipeline_VITIS_LOOP_142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       schedule -model RoundRobin_Pipeline_VITIS_LOOP_142_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_142_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 684.809 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin_Pipeline_VITIS_LOOP_142_2.
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       bind -model RoundRobin_Pipeline_VITIS_LOOP_142_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 684.809 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin_Pipeline_VITIS_LOOP_142_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin_Pipeline_VITIS_LOOP_256_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       schedule -model RoundRobin_Pipeline_VITIS_LOOP_256_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_256_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_256_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 685.145 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin_Pipeline_VITIS_LOOP_256_3.
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       bind -model RoundRobin_Pipeline_VITIS_LOOP_256_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 685.145 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin_Pipeline_VITIS_LOOP_256_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin_Pipeline_VITIS_LOOP_261_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       schedule -model RoundRobin_Pipeline_VITIS_LOOP_261_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_261_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 685.570 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin_Pipeline_VITIS_LOOP_261_4.
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       bind -model RoundRobin_Pipeline_VITIS_LOOP_261_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 685.570 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin_Pipeline_VITIS_LOOP_261_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin_Pipeline_VITIS_LOOP_267_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       schedule -model RoundRobin_Pipeline_VITIS_LOOP_267_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_267_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_267_5'
WARNING: [HLS 200-871] Estimated clock period (1.788 ns) exceeds the target (target clock period: 2.222 ns, clock uncertainty: 0.600 ns, effective delay budget: 1.622 ns).
WARNING: [HLS 200-1016] The critical path in module 'RoundRobin_Pipeline_VITIS_LOOP_267_5' consists of the following:
	'store' operation 0 bit ('j_9_write_ln267', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267) of constant 0 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267 [16]  (0.493 ns)
	'load' operation 11 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln267', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267) [22]  (0.802 ns)
	'store' operation 0 bit ('j_9_write_ln267', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267) of variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267 [38]  (0.493 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 685.867 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin_Pipeline_VITIS_LOOP_267_5.
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       bind -model RoundRobin_Pipeline_VITIS_LOOP_267_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 685.867 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin_Pipeline_VITIS_LOOP_267_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin_Pipeline_VITIS_LOOP_275_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       schedule -model RoundRobin_Pipeline_VITIS_LOOP_275_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_275_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 686.180 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin_Pipeline_VITIS_LOOP_275_6.
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       bind -model RoundRobin_Pipeline_VITIS_LOOP_275_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 686.180 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin_Pipeline_VITIS_LOOP_275_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin_Pipeline_VITIS_LOOP_280_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       schedule -model RoundRobin_Pipeline_VITIS_LOOP_280_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_280_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 686.555 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin_Pipeline_VITIS_LOOP_280_7.
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       bind -model RoundRobin_Pipeline_VITIS_LOOP_280_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 686.555 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin_Pipeline_VITIS_LOOP_280_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin_Pipeline_VITIS_LOOP_198_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       schedule -model RoundRobin_Pipeline_VITIS_LOOP_198_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 686.965 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin_Pipeline_VITIS_LOOP_198_2.
Execute       set_default_model RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       bind -model RoundRobin_Pipeline_VITIS_LOOP_198_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 686.965 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin_Pipeline_VITIS_LOOP_198_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoundRobin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RoundRobin 
Execute       schedule -model RoundRobin 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 688.031 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.sched.adb -f 
INFO-FLOW: Finish scheduling RoundRobin.
Execute       set_default_model RoundRobin 
Execute       bind -model RoundRobin 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 688.031 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.bind.adb -f 
INFO-FLOW: Finish binding RoundRobin.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receive4AIE_1_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
Execute       schedule -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_2'
WARNING: [HLS 200-871] Estimated clock period (2.108 ns) exceeds the target (target clock period: 2.222 ns, clock uncertainty: 0.600 ns, effective delay budget: 1.622 ns).
WARNING: [HLS 200-1016] The critical path in module 'receive4AIE_1_Pipeline_VITIS_LOOP_76_2' consists of the following:
	'store' operation 0 bit ('j_02_write_ln76', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76) of constant 1 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76 [28]  (0.397 ns)
	'load' operation 6 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76 [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln76', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76) [33]  (0.711 ns)
	axis read operation ('empty', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:78) on port 'sweep_rx0_0_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:78) [46]  (1.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 689.219 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.sched.adb -f 
INFO-FLOW: Finish scheduling receive4AIE.1_Pipeline_VITIS_LOOP_76_2.
Execute       set_default_model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
Execute       bind -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 689.219 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.bind.adb -f 
INFO-FLOW: Finish binding receive4AIE.1_Pipeline_VITIS_LOOP_76_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receive4AIE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receive4AIE.1 
Execute       schedule -model receive4AIE.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 690.152 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.sched.adb -f 
INFO-FLOW: Finish scheduling receive4AIE.1.
Execute       set_default_model receive4AIE.1 
Execute       bind -model receive4AIE.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 690.152 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.bind.adb -f 
INFO-FLOW: Finish binding receive4AIE.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receive4AIE_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       schedule -model receive4AIE_Pipeline_VITIS_LOOP_76_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_2'
WARNING: [HLS 200-871] Estimated clock period (2.108 ns) exceeds the target (target clock period: 2.222 ns, clock uncertainty: 0.600 ns, effective delay budget: 1.622 ns).
WARNING: [HLS 200-1016] The critical path in module 'receive4AIE_Pipeline_VITIS_LOOP_76_2' consists of the following:
	'store' operation 0 bit ('j_02_write_ln76', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76) of constant 1 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76 [28]  (0.397 ns)
	'load' operation 6 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76 [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln76', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76) [33]  (0.711 ns)
	axis read operation ('empty', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:78) on port 'sweep_rx0_1_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:78) [46]  (1.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 690.684 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.sched.adb -f 
INFO-FLOW: Finish scheduling receive4AIE_Pipeline_VITIS_LOOP_76_2.
Execute       set_default_model receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       bind -model receive4AIE_Pipeline_VITIS_LOOP_76_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 690.684 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.bind.adb -f 
INFO-FLOW: Finish binding receive4AIE_Pipeline_VITIS_LOOP_76_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receive4AIE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receive4AIE 
Execute       schedule -model receive4AIE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 691.262 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.sched.adb -f 
INFO-FLOW: Finish scheduling receive4AIE.
Execute       set_default_model receive4AIE 
Execute       bind -model receive4AIE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 691.406 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.bind.adb -f 
INFO-FLOW: Finish binding receive4AIE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_newFuncRoot_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_newFuncRoot_proc_proc 
Execute       schedule -model Block_newFuncRoot_proc_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 692.254 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_newFuncRoot_proc_proc.
Execute       set_default_model Block_newFuncRoot_proc_proc 
Execute       bind -model Block_newFuncRoot_proc_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.254 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_newFuncRoot_proc_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_newFuncRoot_proc_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_newFuncRoot_proc_proc11 
Execute       schedule -model Block_newFuncRoot_proc_proc11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.254 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.sched.adb -f 
INFO-FLOW: Finish scheduling Block_newFuncRoot_proc_proc11.
Execute       set_default_model Block_newFuncRoot_proc_proc11 
Execute       bind -model Block_newFuncRoot_proc_proc11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.254 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.bind.adb -f 
INFO-FLOW: Finish binding Block_newFuncRoot_proc_proc11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_newFuncRoot_proc_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_newFuncRoot_proc_proc12 
Execute       schedule -model Block_newFuncRoot_proc_proc12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.633 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.sched.adb -f 
INFO-FLOW: Finish scheduling Block_newFuncRoot_proc_proc12.
Execute       set_default_model Block_newFuncRoot_proc_proc12 
Execute       bind -model Block_newFuncRoot_proc_proc12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.633 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.bind.adb -f 
INFO-FLOW: Finish binding Block_newFuncRoot_proc_proc12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_newFuncRoot_proc_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_newFuncRoot_proc_proc13 
Execute       schedule -model Block_newFuncRoot_proc_proc13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.633 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.sched.adb -f 
INFO-FLOW: Finish scheduling Block_newFuncRoot_proc_proc13.
Execute       set_default_model Block_newFuncRoot_proc_proc13 
Execute       bind -model Block_newFuncRoot_proc_proc13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.633 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.bind.adb -f 
INFO-FLOW: Finish binding Block_newFuncRoot_proc_proc13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_220_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_220_2.1 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_220_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.232 ns) exceeds the target (target clock period: 2.222 ns, clock uncertainty: 0.600 ns, effective delay budget: 1.622 ns).
WARNING: [HLS 200-1016] The critical path in module 'dataflow_in_loop_VITIS_LOOP_220_2_1' consists of the following:
	'alloca' operation 32 bit ('conv0_channel') [14]  (0.733 ns)
	'call' operation 0 bit ('_ln222', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222) to 'receive4AIE.1' [28]  (1.499 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 692.633 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_220_2.1.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_220_2.1 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_220_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.633 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_220_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc10 
Execute       schedule -model dataflow_parent_loop_proc10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 693.387 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc10.
Execute       set_default_model dataflow_parent_loop_proc10 
Execute       bind -model dataflow_parent_loop_proc10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 693.387 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receive4DDR_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       schedule -model receive4DDR_Pipeline_VITIS_LOOP_39_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_2'
WARNING: [HLS 200-871] Estimated clock period (2.108 ns) exceeds the target (target clock period: 2.222 ns, clock uncertainty: 0.600 ns, effective delay budget: 1.622 ns).
WARNING: [HLS 200-1016] The critical path in module 'receive4DDR_Pipeline_VITIS_LOOP_39_2' consists of the following:
	'store' operation 0 bit ('j_03_write_ln39', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39) of constant 1 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39 [28]  (0.397 ns)
	'load' operation 6 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39 [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln39', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39) [33]  (0.711 ns)
	axis read operation ('empty', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:41) on port 'norm_rx0_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:41) [46]  (1.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 693.922 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.sched.adb -f 
INFO-FLOW: Finish scheduling receive4DDR_Pipeline_VITIS_LOOP_39_2.
Execute       set_default_model receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       bind -model receive4DDR_Pipeline_VITIS_LOOP_39_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.922 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.bind.adb -f 
INFO-FLOW: Finish binding receive4DDR_Pipeline_VITIS_LOOP_39_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receive4DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receive4DDR 
Execute       schedule -model receive4DDR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.398 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.sched.adb -f 
INFO-FLOW: Finish scheduling receive4DDR.
Execute       set_default_model receive4DDR 
Execute       bind -model receive4DDR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 694.398 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.bind.adb -f 
INFO-FLOW: Finish binding receive4DDR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Receive' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Receive 
Execute       schedule -model Receive 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.883 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.sched.adb -f 
INFO-FLOW: Finish scheduling Receive.
Execute       set_default_model Receive 
Execute       bind -model Receive 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 694.883 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.bind.adb -f 
INFO-FLOW: Finish binding Receive.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TopPL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TopPL 
Execute       schedule -model TopPL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 695.352 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.sched.adb -f 
INFO-FLOW: Finish scheduling TopPL.
Execute       set_default_model TopPL 
Execute       bind -model TopPL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 695.352 MB.
Execute       syn_report -verbosereport -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.bind.adb -f 
INFO-FLOW: Finish binding TopPL.
Execute       get_model_list TopPL -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       rtl_gen_preprocess SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       rtl_gen_preprocess SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       rtl_gen_preprocess SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       rtl_gen_preprocess SystemControl 
Execute       rtl_gen_preprocess send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       rtl_gen_preprocess send2AIE 
Execute       rtl_gen_preprocess send2AIE.2_Pipeline_VITIS_LOOP_112_2 
Execute       rtl_gen_preprocess send2AIE.2 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_172_2 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess send2AIE.3_Pipeline_VITIS_LOOP_112_2 
Execute       rtl_gen_preprocess send2AIE.3 
Execute       rtl_gen_preprocess Send 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       rtl_gen_preprocess RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       rtl_gen_preprocess RoundRobin 
Execute       rtl_gen_preprocess receive4AIE.1_Pipeline_VITIS_LOOP_76_2 
Execute       rtl_gen_preprocess receive4AIE.1 
Execute       rtl_gen_preprocess receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       rtl_gen_preprocess receive4AIE 
Execute       rtl_gen_preprocess Block_newFuncRoot_proc_proc 
Execute       rtl_gen_preprocess Block_newFuncRoot_proc_proc11 
Execute       rtl_gen_preprocess Block_newFuncRoot_proc_proc12 
Execute       rtl_gen_preprocess Block_newFuncRoot_proc_proc13 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_220_2.1 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc10 
Execute       rtl_gen_preprocess receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       rtl_gen_preprocess receive4DDR 
Execute       rtl_gen_preprocess Receive 
Execute       rtl_gen_preprocess TopPL 
INFO-FLOW: Model list for RTL generation: SystemControl_Pipeline_VITIS_LOOP_295_1 SystemControl_Pipeline_VITIS_LOOP_304_3 SystemControl_Pipeline_VITIS_LOOP_321_5 SystemControl_Pipeline_VITIS_LOOP_315_4 SystemControl send2AIE_Pipeline_VITIS_LOOP_112_2 send2AIE send2AIE.2_Pipeline_VITIS_LOOP_112_2 send2AIE.2 dataflow_in_loop_VITIS_LOOP_172_2 dataflow_parent_loop_proc send2AIE.3_Pipeline_VITIS_LOOP_112_2 send2AIE.3 Send RoundRobin_Pipeline_VITIS_LOOP_150_3 RoundRobin_Pipeline_VITIS_LOOP_142_2 RoundRobin_Pipeline_VITIS_LOOP_256_3 RoundRobin_Pipeline_VITIS_LOOP_261_4 RoundRobin_Pipeline_VITIS_LOOP_267_5 RoundRobin_Pipeline_VITIS_LOOP_275_6 RoundRobin_Pipeline_VITIS_LOOP_280_7 RoundRobin_Pipeline_VITIS_LOOP_198_2 RoundRobin receive4AIE.1_Pipeline_VITIS_LOOP_76_2 receive4AIE.1 receive4AIE_Pipeline_VITIS_LOOP_76_2 receive4AIE Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc13 dataflow_in_loop_VITIS_LOOP_220_2.1 dataflow_parent_loop_proc10 receive4DDR_Pipeline_VITIS_LOOP_39_2 receive4DDR Receive TopPL
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SystemControl_Pipeline_VITIS_LOOP_295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SystemControl_Pipeline_VITIS_LOOP_295_1 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SystemControl_Pipeline_VITIS_LOOP_295_1' pipeline 'VITIS_LOOP_295_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SystemControl_Pipeline_VITIS_LOOP_295_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 695.664 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl SystemControl_Pipeline_VITIS_LOOP_295_1 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       gen_rtl SystemControl_Pipeline_VITIS_LOOP_295_1 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_SystemControl_Pipeline_VITIS_LOOP_295_1 
Execute       syn_report -csynth -model SystemControl_Pipeline_VITIS_LOOP_295_1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_Pipeline_VITIS_LOOP_295_1_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model SystemControl_Pipeline_VITIS_LOOP_295_1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_Pipeline_VITIS_LOOP_295_1_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model SystemControl_Pipeline_VITIS_LOOP_295_1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model SystemControl_Pipeline_VITIS_LOOP_295_1 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.adb 
Execute       db_write -model SystemControl_Pipeline_VITIS_LOOP_295_1 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SystemControl_Pipeline_VITIS_LOOP_295_1 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SystemControl_Pipeline_VITIS_LOOP_304_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SystemControl_Pipeline_VITIS_LOOP_304_3 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SystemControl_Pipeline_VITIS_LOOP_304_3' pipeline 'VITIS_LOOP_304_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'printdouble': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SystemControl_Pipeline_VITIS_LOOP_304_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 697.367 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl SystemControl_Pipeline_VITIS_LOOP_304_3 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       gen_rtl SystemControl_Pipeline_VITIS_LOOP_304_3 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_SystemControl_Pipeline_VITIS_LOOP_304_3 
Execute       syn_report -csynth -model SystemControl_Pipeline_VITIS_LOOP_304_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_Pipeline_VITIS_LOOP_304_3_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model SystemControl_Pipeline_VITIS_LOOP_304_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_Pipeline_VITIS_LOOP_304_3_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model SystemControl_Pipeline_VITIS_LOOP_304_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model SystemControl_Pipeline_VITIS_LOOP_304_3 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.adb 
Execute       db_write -model SystemControl_Pipeline_VITIS_LOOP_304_3 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SystemControl_Pipeline_VITIS_LOOP_304_3 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SystemControl_Pipeline_VITIS_LOOP_321_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SystemControl_Pipeline_VITIS_LOOP_321_5 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SystemControl_Pipeline_VITIS_LOOP_321_5' pipeline 'VITIS_LOOP_321_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SystemControl_Pipeline_VITIS_LOOP_321_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 700.406 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl SystemControl_Pipeline_VITIS_LOOP_321_5 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       gen_rtl SystemControl_Pipeline_VITIS_LOOP_321_5 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_SystemControl_Pipeline_VITIS_LOOP_321_5 
Execute       syn_report -csynth -model SystemControl_Pipeline_VITIS_LOOP_321_5 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_Pipeline_VITIS_LOOP_321_5_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model SystemControl_Pipeline_VITIS_LOOP_321_5 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_Pipeline_VITIS_LOOP_321_5_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model SystemControl_Pipeline_VITIS_LOOP_321_5 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model SystemControl_Pipeline_VITIS_LOOP_321_5 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.adb 
Execute       db_write -model SystemControl_Pipeline_VITIS_LOOP_321_5 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SystemControl_Pipeline_VITIS_LOOP_321_5 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SystemControl_Pipeline_VITIS_LOOP_315_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SystemControl_Pipeline_VITIS_LOOP_315_4 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SystemControl_Pipeline_VITIS_LOOP_315_4' pipeline 'VITIS_LOOP_315_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SystemControl_Pipeline_VITIS_LOOP_315_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 701.273 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl SystemControl_Pipeline_VITIS_LOOP_315_4 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       gen_rtl SystemControl_Pipeline_VITIS_LOOP_315_4 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_SystemControl_Pipeline_VITIS_LOOP_315_4 
Execute       syn_report -csynth -model SystemControl_Pipeline_VITIS_LOOP_315_4 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_Pipeline_VITIS_LOOP_315_4_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model SystemControl_Pipeline_VITIS_LOOP_315_4 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_Pipeline_VITIS_LOOP_315_4_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model SystemControl_Pipeline_VITIS_LOOP_315_4 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model SystemControl_Pipeline_VITIS_LOOP_315_4 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.adb 
Execute       db_write -model SystemControl_Pipeline_VITIS_LOOP_315_4 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SystemControl_Pipeline_VITIS_LOOP_315_4 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SystemControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SystemControl -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'printdouble': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SystemControl'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 703.414 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl SystemControl -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_SystemControl 
Execute       gen_rtl SystemControl -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_SystemControl 
Execute       syn_report -csynth -model SystemControl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model SystemControl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/SystemControl_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model SystemControl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model SystemControl -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.adb 
Execute       db_write -model SystemControl -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SystemControl -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send2AIE_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model send2AIE_Pipeline_VITIS_LOOP_112_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'send2AIE_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'send2AIE_Pipeline_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 705.199 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl send2AIE_Pipeline_VITIS_LOOP_112_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       gen_rtl send2AIE_Pipeline_VITIS_LOOP_112_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_send2AIE_Pipeline_VITIS_LOOP_112_2 
Execute       syn_report -csynth -model send2AIE_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_Pipeline_VITIS_LOOP_112_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model send2AIE_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_Pipeline_VITIS_LOOP_112_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model send2AIE_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model send2AIE_Pipeline_VITIS_LOOP_112_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.adb 
Execute       db_write -model send2AIE_Pipeline_VITIS_LOOP_112_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info send2AIE_Pipeline_VITIS_LOOP_112_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send2AIE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model send2AIE -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'send2AIE'.
INFO: [RTMG 210-278] Implementing memory 'TopPL_send2AIE_data_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 706.453 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl send2AIE -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_send2AIE 
Execute       gen_rtl send2AIE -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_send2AIE 
Execute       syn_report -csynth -model send2AIE -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model send2AIE -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model send2AIE -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model send2AIE -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.adb 
Execute       db_write -model send2AIE -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info send2AIE -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send2AIE_2_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model send2AIE.2_Pipeline_VITIS_LOOP_112_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'send2AIE_2_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'send2AIE_2_Pipeline_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 707.715 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl send2AIE.2_Pipeline_VITIS_LOOP_112_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_send2AIE_2_Pipeline_VITIS_LOOP_112_2 
Execute       gen_rtl send2AIE.2_Pipeline_VITIS_LOOP_112_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_send2AIE_2_Pipeline_VITIS_LOOP_112_2 
Execute       syn_report -csynth -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_2_Pipeline_VITIS_LOOP_112_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_2_Pipeline_VITIS_LOOP_112_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.adb 
Execute       db_write -model send2AIE.2_Pipeline_VITIS_LOOP_112_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info send2AIE.2_Pipeline_VITIS_LOOP_112_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send2AIE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model send2AIE.2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'send2AIE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 708.922 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl send2AIE.2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_send2AIE_2 
Execute       gen_rtl send2AIE.2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_send2AIE_2 
Execute       syn_report -csynth -model send2AIE.2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model send2AIE.2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model send2AIE.2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model send2AIE.2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.adb 
Execute       db_write -model send2AIE.2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info send2AIE.2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_172_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_172_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_172_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 710.129 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_172_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_dataflow_in_loop_VITIS_LOOP_172_2 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_172_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_dataflow_in_loop_VITIS_LOOP_172_2 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_172_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/dataflow_in_loop_VITIS_LOOP_172_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_172_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/dataflow_in_loop_VITIS_LOOP_172_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_172_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_172_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.adb 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_172_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_172_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 710.844 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model dataflow_parent_loop_proc -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       db_write -model dataflow_parent_loop_proc -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send2AIE_3_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model send2AIE.3_Pipeline_VITIS_LOOP_112_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'send2AIE_3_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'send2AIE_3_Pipeline_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 711.660 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl send2AIE.3_Pipeline_VITIS_LOOP_112_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_send2AIE_3_Pipeline_VITIS_LOOP_112_2 
Execute       gen_rtl send2AIE.3_Pipeline_VITIS_LOOP_112_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_send2AIE_3_Pipeline_VITIS_LOOP_112_2 
Execute       syn_report -csynth -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_3_Pipeline_VITIS_LOOP_112_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_3_Pipeline_VITIS_LOOP_112_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.adb 
Execute       db_write -model send2AIE.3_Pipeline_VITIS_LOOP_112_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info send2AIE.3_Pipeline_VITIS_LOOP_112_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send2AIE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model send2AIE.3 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'send2AIE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 712.855 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl send2AIE.3 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_send2AIE_3 
Execute       gen_rtl send2AIE.3 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_send2AIE_3 
Execute       syn_report -csynth -model send2AIE.3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_3_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model send2AIE.3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/send2AIE_3_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model send2AIE.3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model send2AIE.3 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.adb 
Execute       db_write -model send2AIE.3 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info send2AIE.3 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Send' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Send -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Send'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 714.422 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl Send -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_Send 
Execute       gen_rtl Send -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_Send 
Execute       syn_report -csynth -model Send -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Send_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model Send -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Send_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model Send -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model Send -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.adb 
Execute       db_write -model Send -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Send -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin_Pipeline_VITIS_LOOP_150_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin_Pipeline_VITIS_LOOP_150_3 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoundRobin_Pipeline_VITIS_LOOP_150_3' pipeline 'VITIS_LOOP_150_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_150_3/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin_Pipeline_VITIS_LOOP_150_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 715.836 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_150_3 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_150_3 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin_Pipeline_VITIS_LOOP_150_3 
Execute       syn_report -csynth -model RoundRobin_Pipeline_VITIS_LOOP_150_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_150_3_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model RoundRobin_Pipeline_VITIS_LOOP_150_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_150_3_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin_Pipeline_VITIS_LOOP_150_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_150_3 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.adb 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_150_3 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin_Pipeline_VITIS_LOOP_150_3 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin_Pipeline_VITIS_LOOP_142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin_Pipeline_VITIS_LOOP_142_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoundRobin_Pipeline_VITIS_LOOP_142_2' pipeline 'VITIS_LOOP_142_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_142_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin_Pipeline_VITIS_LOOP_142_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 717.121 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_142_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_142_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin_Pipeline_VITIS_LOOP_142_2 
Execute       syn_report -csynth -model RoundRobin_Pipeline_VITIS_LOOP_142_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_142_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model RoundRobin_Pipeline_VITIS_LOOP_142_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_142_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin_Pipeline_VITIS_LOOP_142_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_142_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.adb 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_142_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin_Pipeline_VITIS_LOOP_142_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin_Pipeline_VITIS_LOOP_256_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin_Pipeline_VITIS_LOOP_256_3 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoundRobin_Pipeline_VITIS_LOOP_256_3' pipeline 'VITIS_LOOP_256_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin_Pipeline_VITIS_LOOP_256_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 718.078 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_256_3 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_256_3 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin_Pipeline_VITIS_LOOP_256_3 
Execute       syn_report -csynth -model RoundRobin_Pipeline_VITIS_LOOP_256_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_256_3_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model RoundRobin_Pipeline_VITIS_LOOP_256_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_256_3_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin_Pipeline_VITIS_LOOP_256_3 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_256_3 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.adb 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_256_3 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin_Pipeline_VITIS_LOOP_256_3 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin_Pipeline_VITIS_LOOP_261_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin_Pipeline_VITIS_LOOP_261_4 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoundRobin_Pipeline_VITIS_LOOP_261_4' pipeline 'VITIS_LOOP_261_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin_Pipeline_VITIS_LOOP_261_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 718.824 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_261_4 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_261_4 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin_Pipeline_VITIS_LOOP_261_4 
Execute       syn_report -csynth -model RoundRobin_Pipeline_VITIS_LOOP_261_4 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_261_4_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model RoundRobin_Pipeline_VITIS_LOOP_261_4 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_261_4_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin_Pipeline_VITIS_LOOP_261_4 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_261_4 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.adb 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_261_4 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin_Pipeline_VITIS_LOOP_261_4 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin_Pipeline_VITIS_LOOP_267_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin_Pipeline_VITIS_LOOP_267_5 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoundRobin_Pipeline_VITIS_LOOP_267_5' pipeline 'VITIS_LOOP_267_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin_Pipeline_VITIS_LOOP_267_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 719.715 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_267_5 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_267_5 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin_Pipeline_VITIS_LOOP_267_5 
Execute       syn_report -csynth -model RoundRobin_Pipeline_VITIS_LOOP_267_5 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_267_5_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model RoundRobin_Pipeline_VITIS_LOOP_267_5 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_267_5_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin_Pipeline_VITIS_LOOP_267_5 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_267_5 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.adb 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_267_5 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin_Pipeline_VITIS_LOOP_267_5 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin_Pipeline_VITIS_LOOP_275_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin_Pipeline_VITIS_LOOP_275_6 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoundRobin_Pipeline_VITIS_LOOP_275_6' pipeline 'VITIS_LOOP_275_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin_Pipeline_VITIS_LOOP_275_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 720.430 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_275_6 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_275_6 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin_Pipeline_VITIS_LOOP_275_6 
Execute       syn_report -csynth -model RoundRobin_Pipeline_VITIS_LOOP_275_6 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_275_6_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model RoundRobin_Pipeline_VITIS_LOOP_275_6 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_275_6_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin_Pipeline_VITIS_LOOP_275_6 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_275_6 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.adb 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_275_6 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin_Pipeline_VITIS_LOOP_275_6 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin_Pipeline_VITIS_LOOP_280_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin_Pipeline_VITIS_LOOP_280_7 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoundRobin_Pipeline_VITIS_LOOP_280_7' pipeline 'VITIS_LOOP_280_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin_Pipeline_VITIS_LOOP_280_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 721.164 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_280_7 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_280_7 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin_Pipeline_VITIS_LOOP_280_7 
Execute       syn_report -csynth -model RoundRobin_Pipeline_VITIS_LOOP_280_7 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_280_7_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model RoundRobin_Pipeline_VITIS_LOOP_280_7 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_280_7_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin_Pipeline_VITIS_LOOP_280_7 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_280_7 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.adb 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_280_7 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin_Pipeline_VITIS_LOOP_280_7 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin_Pipeline_VITIS_LOOP_198_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin_Pipeline_VITIS_LOOP_198_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoundRobin_Pipeline_VITIS_LOOP_198_2' pipeline 'VITIS_LOOP_198_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'RoundRobin_Pipeline_VITIS_LOOP_198_2/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin_Pipeline_VITIS_LOOP_198_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 722.297 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_198_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       gen_rtl RoundRobin_Pipeline_VITIS_LOOP_198_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin_Pipeline_VITIS_LOOP_198_2 
Execute       syn_report -csynth -model RoundRobin_Pipeline_VITIS_LOOP_198_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_198_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model RoundRobin_Pipeline_VITIS_LOOP_198_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_Pipeline_VITIS_LOOP_198_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin_Pipeline_VITIS_LOOP_198_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_198_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.adb 
Execute       db_write -model RoundRobin_Pipeline_VITIS_LOOP_198_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin_Pipeline_VITIS_LOOP_198_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoundRobin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RoundRobin -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoundRobin'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 726.484 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl RoundRobin -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_RoundRobin 
Execute       gen_rtl RoundRobin -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_RoundRobin 
Execute       syn_report -csynth -model RoundRobin -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model RoundRobin -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/RoundRobin_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model RoundRobin -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model RoundRobin -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.adb 
Execute       db_write -model RoundRobin -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RoundRobin -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receive4AIE_1_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receive4AIE_1_Pipeline_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receive4AIE_1_Pipeline_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 729.527 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_receive4AIE_1_Pipeline_VITIS_LOOP_76_2 
Execute       gen_rtl receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_receive4AIE_1_Pipeline_VITIS_LOOP_76_2 
Execute       syn_report -csynth -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4AIE_1_Pipeline_VITIS_LOOP_76_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4AIE_1_Pipeline_VITIS_LOOP_76_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.adb 
Execute       db_write -model receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receive4AIE.1_Pipeline_VITIS_LOOP_76_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receive4AIE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receive4AIE.1 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receive4AIE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 731.289 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl receive4AIE.1 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_receive4AIE_1 
Execute       gen_rtl receive4AIE.1 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_receive4AIE_1 
Execute       syn_report -csynth -model receive4AIE.1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4AIE_1_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model receive4AIE.1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4AIE_1_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model receive4AIE.1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model receive4AIE.1 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.adb 
Execute       db_write -model receive4AIE.1 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receive4AIE.1 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receive4AIE_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receive4AIE_Pipeline_VITIS_LOOP_76_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receive4AIE_Pipeline_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receive4AIE_Pipeline_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 733.789 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl receive4AIE_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       gen_rtl receive4AIE_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_receive4AIE_Pipeline_VITIS_LOOP_76_2 
Execute       syn_report -csynth -model receive4AIE_Pipeline_VITIS_LOOP_76_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4AIE_Pipeline_VITIS_LOOP_76_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model receive4AIE_Pipeline_VITIS_LOOP_76_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4AIE_Pipeline_VITIS_LOOP_76_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model receive4AIE_Pipeline_VITIS_LOOP_76_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model receive4AIE_Pipeline_VITIS_LOOP_76_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.adb 
Execute       db_write -model receive4AIE_Pipeline_VITIS_LOOP_76_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receive4AIE_Pipeline_VITIS_LOOP_76_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receive4AIE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receive4AIE -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receive4AIE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 735.547 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl receive4AIE -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_receive4AIE 
Execute       gen_rtl receive4AIE -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_receive4AIE 
Execute       syn_report -csynth -model receive4AIE -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4AIE_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model receive4AIE -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4AIE_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model receive4AIE -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model receive4AIE -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.adb 
Execute       db_write -model receive4AIE -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receive4AIE -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_newFuncRoot_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_newFuncRoot_proc_proc -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_newFuncRoot_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 737.797 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_newFuncRoot_proc_proc -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_Block_newFuncRoot_proc_proc 
Execute       gen_rtl Block_newFuncRoot_proc_proc -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_Block_newFuncRoot_proc_proc 
Execute       syn_report -csynth -model Block_newFuncRoot_proc_proc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Block_newFuncRoot_proc_proc_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model Block_newFuncRoot_proc_proc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Block_newFuncRoot_proc_proc_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model Block_newFuncRoot_proc_proc -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model Block_newFuncRoot_proc_proc -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.adb 
Execute       db_write -model Block_newFuncRoot_proc_proc -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_newFuncRoot_proc_proc -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_newFuncRoot_proc_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_newFuncRoot_proc_proc11 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_newFuncRoot_proc_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 738.172 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_newFuncRoot_proc_proc11 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_Block_newFuncRoot_proc_proc11 
Execute       gen_rtl Block_newFuncRoot_proc_proc11 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_Block_newFuncRoot_proc_proc11 
Execute       syn_report -csynth -model Block_newFuncRoot_proc_proc11 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Block_newFuncRoot_proc_proc11_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model Block_newFuncRoot_proc_proc11 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Block_newFuncRoot_proc_proc11_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model Block_newFuncRoot_proc_proc11 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model Block_newFuncRoot_proc_proc11 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.adb 
Execute       db_write -model Block_newFuncRoot_proc_proc11 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_newFuncRoot_proc_proc11 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_newFuncRoot_proc_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_newFuncRoot_proc_proc12 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_newFuncRoot_proc_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 738.551 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_newFuncRoot_proc_proc12 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_Block_newFuncRoot_proc_proc12 
Execute       gen_rtl Block_newFuncRoot_proc_proc12 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_Block_newFuncRoot_proc_proc12 
Execute       syn_report -csynth -model Block_newFuncRoot_proc_proc12 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Block_newFuncRoot_proc_proc12_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model Block_newFuncRoot_proc_proc12 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Block_newFuncRoot_proc_proc12_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model Block_newFuncRoot_proc_proc12 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model Block_newFuncRoot_proc_proc12 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.adb 
Execute       db_write -model Block_newFuncRoot_proc_proc12 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_newFuncRoot_proc_proc12 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_newFuncRoot_proc_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_newFuncRoot_proc_proc13 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_newFuncRoot_proc_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 738.973 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_newFuncRoot_proc_proc13 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_Block_newFuncRoot_proc_proc13 
Execute       gen_rtl Block_newFuncRoot_proc_proc13 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_Block_newFuncRoot_proc_proc13 
Execute       syn_report -csynth -model Block_newFuncRoot_proc_proc13 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Block_newFuncRoot_proc_proc13_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model Block_newFuncRoot_proc_proc13 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Block_newFuncRoot_proc_proc13_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model Block_newFuncRoot_proc_proc13 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model Block_newFuncRoot_proc_proc13 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.adb 
Execute       db_write -model Block_newFuncRoot_proc_proc13 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_newFuncRoot_proc_proc13 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_220_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_220_2.1 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_220_2_1'.
INFO: [RTMG 210-285] Implementing FIFO 'conv0_channel_U(TopPL_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_channel_U(TopPL_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'empty_92_U(TopPL_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'empty_U(TopPL_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 739.730 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_220_2.1 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_dataflow_in_loop_VITIS_LOOP_220_2_1 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_220_2.1 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_dataflow_in_loop_VITIS_LOOP_220_2_1 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_220_2.1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/dataflow_in_loop_VITIS_LOOP_220_2_1_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_220_2.1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/dataflow_in_loop_VITIS_LOOP_220_2_1_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_220_2.1 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_220_2.1 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.adb 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_220_2.1 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_220_2.1 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_parent_loop_proc10 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 740.598 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc10 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_dataflow_parent_loop_proc10 
Execute       gen_rtl dataflow_parent_loop_proc10 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_dataflow_parent_loop_proc10 
Execute       syn_report -csynth -model dataflow_parent_loop_proc10 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/dataflow_parent_loop_proc10_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc10 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/dataflow_parent_loop_proc10_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc10 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model dataflow_parent_loop_proc10 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.adb 
Execute       db_write -model dataflow_parent_loop_proc10 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc10 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receive4DDR_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receive4DDR_Pipeline_VITIS_LOOP_39_2 -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receive4DDR_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receive4DDR_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 741.477 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl receive4DDR_Pipeline_VITIS_LOOP_39_2 -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       gen_rtl receive4DDR_Pipeline_VITIS_LOOP_39_2 -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_receive4DDR_Pipeline_VITIS_LOOP_39_2 
Execute       syn_report -csynth -model receive4DDR_Pipeline_VITIS_LOOP_39_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4DDR_Pipeline_VITIS_LOOP_39_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model receive4DDR_Pipeline_VITIS_LOOP_39_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4DDR_Pipeline_VITIS_LOOP_39_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model receive4DDR_Pipeline_VITIS_LOOP_39_2 -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model receive4DDR_Pipeline_VITIS_LOOP_39_2 -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.adb 
Execute       db_write -model receive4DDR_Pipeline_VITIS_LOOP_39_2 -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receive4DDR_Pipeline_VITIS_LOOP_39_2 -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receive4DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receive4DDR -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'receive4DDR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 742.848 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl receive4DDR -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_receive4DDR 
Execute       gen_rtl receive4DDR -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_receive4DDR 
Execute       syn_report -csynth -model receive4DDR -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4DDR_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model receive4DDR -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/receive4DDR_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model receive4DDR -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model receive4DDR -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.adb 
Execute       db_write -model receive4DDR -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receive4DDR -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Receive' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Receive -top_prefix TopPL_ -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Receive'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 744.398 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl Receive -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL_Receive 
Execute       gen_rtl Receive -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL_Receive 
Execute       syn_report -csynth -model Receive -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Receive_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model Receive -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/Receive_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model Receive -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model Receive -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.adb 
Execute       db_write -model Receive -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Receive -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TopPL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model TopPL -top_prefix  -sub_prefix TopPL_ -mg_file /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/U' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/S' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/ConvArray' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/ITER' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_tx0_0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_tx0_0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_tx0_0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_tx0_0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_rx0_0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_rx0_0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_rx0_0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_rx0_0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_tx0_1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_tx0_1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_tx0_1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_tx0_1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_rx0_1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_rx0_1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_rx0_1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/sweep_rx0_1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/norm_tx0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/norm_tx0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/norm_tx0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/norm_tx0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/norm_rx0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/norm_rx0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/norm_rx0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TopPL/norm_rx0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'TopPL' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn', 'U', 'S', 'ConvArray', 'ITER' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'TopPL'.
INFO: [RTMG 210-285] Implementing FIFO 'syscontrol_U(TopPL_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'syscontrol_1_U(TopPL_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'syscontrol_2_U(TopPL_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convSet_U(TopPL_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convSet_1_U(TopPL_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'send_fifo_U(TopPL_fifo_w128_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'send_fifo_1_U(TopPL_fifo_w128_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'receive_fifo_U(TopPL_fifo_w128_d4096_U)' using Ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'receive_fifo_1_U(TopPL_fifo_w128_d4096_U)' using Ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Send_U0_U(TopPL_start_for_Send_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Receive_U0_U(TopPL_start_for_Receive_U0)' using Shift Registers.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 748.141 MB.
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       gen_rtl TopPL -istop -style xilinx -f -lang vhdl -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/vhdl/TopPL 
Execute       gen_rtl TopPL -istop -style xilinx -f -lang vlog -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/verilog/TopPL 
Execute       syn_report -csynth -model TopPL -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/TopPL_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model TopPL -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/TopPL_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model TopPL -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model TopPL -f -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.adb 
Execute       db_write -model TopPL -bindview -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info TopPL -p /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL 
Execute       export_constraint_db -f -tool general -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.constraint.tcl 
Execute       syn_report -designview -model TopPL -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.design.xml 
Command       syn_report done; 0.76 sec.
Execute       syn_report -csynthDesign -model TopPL -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth.rpt -MHOut /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -wcfg -model TopPL -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model TopPL -o /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.protoinst 
Execute       sc_get_clocks TopPL 
Execute       sc_get_portdomain TopPL 
INFO-FLOW: Model list for RTL component generation: SystemControl_Pipeline_VITIS_LOOP_295_1 SystemControl_Pipeline_VITIS_LOOP_304_3 SystemControl_Pipeline_VITIS_LOOP_321_5 SystemControl_Pipeline_VITIS_LOOP_315_4 SystemControl send2AIE_Pipeline_VITIS_LOOP_112_2 send2AIE send2AIE.2_Pipeline_VITIS_LOOP_112_2 send2AIE.2 dataflow_in_loop_VITIS_LOOP_172_2 dataflow_parent_loop_proc send2AIE.3_Pipeline_VITIS_LOOP_112_2 send2AIE.3 Send RoundRobin_Pipeline_VITIS_LOOP_150_3 RoundRobin_Pipeline_VITIS_LOOP_142_2 RoundRobin_Pipeline_VITIS_LOOP_256_3 RoundRobin_Pipeline_VITIS_LOOP_261_4 RoundRobin_Pipeline_VITIS_LOOP_267_5 RoundRobin_Pipeline_VITIS_LOOP_275_6 RoundRobin_Pipeline_VITIS_LOOP_280_7 RoundRobin_Pipeline_VITIS_LOOP_198_2 RoundRobin receive4AIE.1_Pipeline_VITIS_LOOP_76_2 receive4AIE.1 receive4AIE_Pipeline_VITIS_LOOP_76_2 receive4AIE Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc13 dataflow_in_loop_VITIS_LOOP_220_2.1 dataflow_parent_loop_proc10 receive4DDR_Pipeline_VITIS_LOOP_39_2 receive4DDR Receive TopPL
INFO-FLOW: Handling components in module [SystemControl_Pipeline_VITIS_LOOP_295_1] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SystemControl_Pipeline_VITIS_LOOP_304_3] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.compgen.tcl 
INFO-FLOW: Found component TopPL_fptrunc_64ns_32_1_no_dsp_1.
INFO-FLOW: Append model TopPL_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: Found component TopPL_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model TopPL_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component TopPL_printdouble.
INFO-FLOW: Append model TopPL_printdouble
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SystemControl_Pipeline_VITIS_LOOP_321_5] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SystemControl_Pipeline_VITIS_LOOP_315_4] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SystemControl] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.compgen.tcl 
INFO-FLOW: Found component TopPL_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model TopPL_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Handling components in module [send2AIE_Pipeline_VITIS_LOOP_112_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [send2AIE] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.compgen.tcl 
INFO-FLOW: Found component TopPL_send2AIE_data_temp_RAM_AUTO_1R1W.
INFO-FLOW: Append model TopPL_send2AIE_data_temp_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [send2AIE_2_Pipeline_VITIS_LOOP_112_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [send2AIE_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_172_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [send2AIE_3_Pipeline_VITIS_LOOP_112_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [send2AIE_3] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.compgen.tcl 
INFO-FLOW: Handling components in module [Send] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.compgen.tcl 
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Handling components in module [RoundRobin_Pipeline_VITIS_LOOP_150_3] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoundRobin_Pipeline_VITIS_LOOP_142_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoundRobin_Pipeline_VITIS_LOOP_256_3] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoundRobin_Pipeline_VITIS_LOOP_261_4] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoundRobin_Pipeline_VITIS_LOOP_267_5] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoundRobin_Pipeline_VITIS_LOOP_275_6] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoundRobin_Pipeline_VITIS_LOOP_280_7] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoundRobin_Pipeline_VITIS_LOOP_198_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoundRobin] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.compgen.tcl 
INFO-FLOW: Handling components in module [receive4AIE_1_Pipeline_VITIS_LOOP_76_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receive4AIE_1] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.compgen.tcl 
INFO-FLOW: Handling components in module [receive4AIE_Pipeline_VITIS_LOOP_76_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receive4AIE] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.compgen.tcl 
INFO-FLOW: Handling components in module [Block_newFuncRoot_proc_proc] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_newFuncRoot_proc_proc11] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.compgen.tcl 
INFO-FLOW: Handling components in module [Block_newFuncRoot_proc_proc12] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.compgen.tcl 
INFO-FLOW: Handling components in module [Block_newFuncRoot_proc_proc13] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_220_2_1] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.compgen.tcl 
INFO-FLOW: Found component TopPL_fifo_w32_d2_S.
INFO-FLOW: Append model TopPL_fifo_w32_d2_S
INFO-FLOW: Found component TopPL_fifo_w32_d2_S.
INFO-FLOW: Append model TopPL_fifo_w32_d2_S
INFO-FLOW: Found component TopPL_fifo_w32_d2_S.
INFO-FLOW: Append model TopPL_fifo_w32_d2_S
INFO-FLOW: Found component TopPL_fifo_w32_d2_S.
INFO-FLOW: Append model TopPL_fifo_w32_d2_S
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc10] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.compgen.tcl 
INFO-FLOW: Handling components in module [receive4DDR_Pipeline_VITIS_LOOP_39_2] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
INFO-FLOW: Found component TopPL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receive4DDR] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.compgen.tcl 
INFO-FLOW: Handling components in module [Receive] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.compgen.tcl 
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Found component TopPL_regslice_both.
INFO-FLOW: Append model TopPL_regslice_both
INFO-FLOW: Handling components in module [TopPL] ... 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.tcl 
INFO-FLOW: Found component TopPL_fifo_w1_d4_S.
INFO-FLOW: Append model TopPL_fifo_w1_d4_S
INFO-FLOW: Found component TopPL_fifo_w1_d4_S.
INFO-FLOW: Append model TopPL_fifo_w1_d4_S
INFO-FLOW: Found component TopPL_fifo_w1_d4_S.
INFO-FLOW: Append model TopPL_fifo_w1_d4_S
INFO-FLOW: Found component TopPL_fifo_w32_d4_S.
INFO-FLOW: Append model TopPL_fifo_w32_d4_S
INFO-FLOW: Found component TopPL_fifo_w32_d4_S.
INFO-FLOW: Append model TopPL_fifo_w32_d4_S
INFO-FLOW: Found component TopPL_fifo_w128_d512_B.
INFO-FLOW: Append model TopPL_fifo_w128_d512_B
INFO-FLOW: Found component TopPL_fifo_w128_d512_B.
INFO-FLOW: Append model TopPL_fifo_w128_d512_B
INFO-FLOW: Found component TopPL_fifo_w128_d4096_U.
INFO-FLOW: Append model TopPL_fifo_w128_d4096_U
INFO-FLOW: Found component TopPL_fifo_w128_d4096_U.
INFO-FLOW: Append model TopPL_fifo_w128_d4096_U
INFO-FLOW: Found component TopPL_start_for_Send_U0.
INFO-FLOW: Append model TopPL_start_for_Send_U0
INFO-FLOW: Found component TopPL_start_for_Receive_U0.
INFO-FLOW: Append model TopPL_start_for_Receive_U0
INFO-FLOW: Found component TopPL_gmem0_m_axi.
INFO-FLOW: Append model TopPL_gmem0_m_axi
INFO-FLOW: Found component TopPL_gmem1_m_axi.
INFO-FLOW: Append model TopPL_gmem1_m_axi
INFO-FLOW: Found component TopPL_gmem2_m_axi.
INFO-FLOW: Append model TopPL_gmem2_m_axi
INFO-FLOW: Found component TopPL_gmem3_m_axi.
INFO-FLOW: Append model TopPL_gmem3_m_axi
INFO-FLOW: Found component TopPL_control_s_axi.
INFO-FLOW: Append model TopPL_control_s_axi
INFO-FLOW: Append model SystemControl_Pipeline_VITIS_LOOP_295_1
INFO-FLOW: Append model SystemControl_Pipeline_VITIS_LOOP_304_3
INFO-FLOW: Append model SystemControl_Pipeline_VITIS_LOOP_321_5
INFO-FLOW: Append model SystemControl_Pipeline_VITIS_LOOP_315_4
INFO-FLOW: Append model SystemControl
INFO-FLOW: Append model send2AIE_Pipeline_VITIS_LOOP_112_2
INFO-FLOW: Append model send2AIE
INFO-FLOW: Append model send2AIE_2_Pipeline_VITIS_LOOP_112_2
INFO-FLOW: Append model send2AIE_2
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_172_2
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model send2AIE_3_Pipeline_VITIS_LOOP_112_2
INFO-FLOW: Append model send2AIE_3
INFO-FLOW: Append model Send
INFO-FLOW: Append model RoundRobin_Pipeline_VITIS_LOOP_150_3
INFO-FLOW: Append model RoundRobin_Pipeline_VITIS_LOOP_142_2
INFO-FLOW: Append model RoundRobin_Pipeline_VITIS_LOOP_256_3
INFO-FLOW: Append model RoundRobin_Pipeline_VITIS_LOOP_261_4
INFO-FLOW: Append model RoundRobin_Pipeline_VITIS_LOOP_267_5
INFO-FLOW: Append model RoundRobin_Pipeline_VITIS_LOOP_275_6
INFO-FLOW: Append model RoundRobin_Pipeline_VITIS_LOOP_280_7
INFO-FLOW: Append model RoundRobin_Pipeline_VITIS_LOOP_198_2
INFO-FLOW: Append model RoundRobin
INFO-FLOW: Append model receive4AIE_1_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: Append model receive4AIE_1
INFO-FLOW: Append model receive4AIE_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: Append model receive4AIE
INFO-FLOW: Append model Block_newFuncRoot_proc_proc
INFO-FLOW: Append model Block_newFuncRoot_proc_proc11
INFO-FLOW: Append model Block_newFuncRoot_proc_proc12
INFO-FLOW: Append model Block_newFuncRoot_proc_proc13
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_220_2_1
INFO-FLOW: Append model dataflow_parent_loop_proc10
INFO-FLOW: Append model receive4DDR_Pipeline_VITIS_LOOP_39_2
INFO-FLOW: Append model receive4DDR
INFO-FLOW: Append model Receive
INFO-FLOW: Append model TopPL
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: TopPL_flow_control_loop_pipe_sequential_init TopPL_fptrunc_64ns_32_1_no_dsp_1 TopPL_fpext_32ns_64_1_no_dsp_1 TopPL_printdouble TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_fcmp_32ns_32ns_1_1_no_dsp_1 TopPL_flow_control_loop_pipe_sequential_init TopPL_send2AIE_data_temp_RAM_AUTO_1R1W TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_flow_control_loop_pipe_sequential_init TopPL_fifo_w32_d2_S TopPL_fifo_w32_d2_S TopPL_fifo_w32_d2_S TopPL_fifo_w32_d2_S TopPL_flow_control_loop_pipe_sequential_init TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_regslice_both TopPL_fifo_w1_d4_S TopPL_fifo_w1_d4_S TopPL_fifo_w1_d4_S TopPL_fifo_w32_d4_S TopPL_fifo_w32_d4_S TopPL_fifo_w128_d512_B TopPL_fifo_w128_d512_B TopPL_fifo_w128_d4096_U TopPL_fifo_w128_d4096_U TopPL_start_for_Send_U0 TopPL_start_for_Receive_U0 TopPL_gmem0_m_axi TopPL_gmem1_m_axi TopPL_gmem2_m_axi TopPL_gmem3_m_axi TopPL_control_s_axi SystemControl_Pipeline_VITIS_LOOP_295_1 SystemControl_Pipeline_VITIS_LOOP_304_3 SystemControl_Pipeline_VITIS_LOOP_321_5 SystemControl_Pipeline_VITIS_LOOP_315_4 SystemControl send2AIE_Pipeline_VITIS_LOOP_112_2 send2AIE send2AIE_2_Pipeline_VITIS_LOOP_112_2 send2AIE_2 dataflow_in_loop_VITIS_LOOP_172_2 dataflow_parent_loop_proc send2AIE_3_Pipeline_VITIS_LOOP_112_2 send2AIE_3 Send RoundRobin_Pipeline_VITIS_LOOP_150_3 RoundRobin_Pipeline_VITIS_LOOP_142_2 RoundRobin_Pipeline_VITIS_LOOP_256_3 RoundRobin_Pipeline_VITIS_LOOP_261_4 RoundRobin_Pipeline_VITIS_LOOP_267_5 RoundRobin_Pipeline_VITIS_LOOP_275_6 RoundRobin_Pipeline_VITIS_LOOP_280_7 RoundRobin_Pipeline_VITIS_LOOP_198_2 RoundRobin receive4AIE_1_Pipeline_VITIS_LOOP_76_2 receive4AIE_1 receive4AIE_Pipeline_VITIS_LOOP_76_2 receive4AIE Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc13 dataflow_in_loop_VITIS_LOOP_220_2_1 dataflow_parent_loop_proc10 receive4DDR_Pipeline_VITIS_LOOP_39_2 receive4DDR Receive TopPL
INFO-FLOW: Generating /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: To file: write model TopPL_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model TopPL_printdouble
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_send2AIE_data_temp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_fifo_w32_d2_S
INFO-FLOW: To file: write model TopPL_fifo_w32_d2_S
INFO-FLOW: To file: write model TopPL_fifo_w32_d2_S
INFO-FLOW: To file: write model TopPL_fifo_w32_d2_S
INFO-FLOW: To file: write model TopPL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_regslice_both
INFO-FLOW: To file: write model TopPL_fifo_w1_d4_S
INFO-FLOW: To file: write model TopPL_fifo_w1_d4_S
INFO-FLOW: To file: write model TopPL_fifo_w1_d4_S
INFO-FLOW: To file: write model TopPL_fifo_w32_d4_S
INFO-FLOW: To file: write model TopPL_fifo_w32_d4_S
INFO-FLOW: To file: write model TopPL_fifo_w128_d512_B
INFO-FLOW: To file: write model TopPL_fifo_w128_d512_B
INFO-FLOW: To file: write model TopPL_fifo_w128_d4096_U
INFO-FLOW: To file: write model TopPL_fifo_w128_d4096_U
INFO-FLOW: To file: write model TopPL_start_for_Send_U0
INFO-FLOW: To file: write model TopPL_start_for_Receive_U0
INFO-FLOW: To file: write model TopPL_gmem0_m_axi
INFO-FLOW: To file: write model TopPL_gmem1_m_axi
INFO-FLOW: To file: write model TopPL_gmem2_m_axi
INFO-FLOW: To file: write model TopPL_gmem3_m_axi
INFO-FLOW: To file: write model TopPL_control_s_axi
INFO-FLOW: To file: write model SystemControl_Pipeline_VITIS_LOOP_295_1
INFO-FLOW: To file: write model SystemControl_Pipeline_VITIS_LOOP_304_3
INFO-FLOW: To file: write model SystemControl_Pipeline_VITIS_LOOP_321_5
INFO-FLOW: To file: write model SystemControl_Pipeline_VITIS_LOOP_315_4
INFO-FLOW: To file: write model SystemControl
INFO-FLOW: To file: write model send2AIE_Pipeline_VITIS_LOOP_112_2
INFO-FLOW: To file: write model send2AIE
INFO-FLOW: To file: write model send2AIE_2_Pipeline_VITIS_LOOP_112_2
INFO-FLOW: To file: write model send2AIE_2
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_172_2
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model send2AIE_3_Pipeline_VITIS_LOOP_112_2
INFO-FLOW: To file: write model send2AIE_3
INFO-FLOW: To file: write model Send
INFO-FLOW: To file: write model RoundRobin_Pipeline_VITIS_LOOP_150_3
INFO-FLOW: To file: write model RoundRobin_Pipeline_VITIS_LOOP_142_2
INFO-FLOW: To file: write model RoundRobin_Pipeline_VITIS_LOOP_256_3
INFO-FLOW: To file: write model RoundRobin_Pipeline_VITIS_LOOP_261_4
INFO-FLOW: To file: write model RoundRobin_Pipeline_VITIS_LOOP_267_5
INFO-FLOW: To file: write model RoundRobin_Pipeline_VITIS_LOOP_275_6
INFO-FLOW: To file: write model RoundRobin_Pipeline_VITIS_LOOP_280_7
INFO-FLOW: To file: write model RoundRobin_Pipeline_VITIS_LOOP_198_2
INFO-FLOW: To file: write model RoundRobin
INFO-FLOW: To file: write model receive4AIE_1_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: To file: write model receive4AIE_1
INFO-FLOW: To file: write model receive4AIE_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: To file: write model receive4AIE
INFO-FLOW: To file: write model Block_newFuncRoot_proc_proc
INFO-FLOW: To file: write model Block_newFuncRoot_proc_proc11
INFO-FLOW: To file: write model Block_newFuncRoot_proc_proc12
INFO-FLOW: To file: write model Block_newFuncRoot_proc_proc13
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_220_2_1
INFO-FLOW: To file: write model dataflow_parent_loop_proc10
INFO-FLOW: To file: write model receive4DDR_Pipeline_VITIS_LOOP_39_2
INFO-FLOW: To file: write model receive4DDR
INFO-FLOW: To file: write model Receive
INFO-FLOW: To file: write model TopPL
INFO-FLOW: Generating /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name versalprimees1 -data parts 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=2.222 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/vhdl' dstVlogDir='/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/vlog' tclDir='/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db' modelList='TopPL_flow_control_loop_pipe_sequential_init
TopPL_fptrunc_64ns_32_1_no_dsp_1
TopPL_fpext_32ns_64_1_no_dsp_1
TopPL_printdouble
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_fcmp_32ns_32ns_1_1_no_dsp_1
TopPL_flow_control_loop_pipe_sequential_init
TopPL_send2AIE_data_temp_RAM_AUTO_1R1W
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_flow_control_loop_pipe_sequential_init
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_fifo_w1_d4_S
TopPL_fifo_w1_d4_S
TopPL_fifo_w1_d4_S
TopPL_fifo_w32_d4_S
TopPL_fifo_w32_d4_S
TopPL_fifo_w128_d512_B
TopPL_fifo_w128_d512_B
TopPL_fifo_w128_d4096_U
TopPL_fifo_w128_d4096_U
TopPL_start_for_Send_U0
TopPL_start_for_Receive_U0
TopPL_gmem0_m_axi
TopPL_gmem1_m_axi
TopPL_gmem2_m_axi
TopPL_gmem3_m_axi
TopPL_control_s_axi
SystemControl_Pipeline_VITIS_LOOP_295_1
SystemControl_Pipeline_VITIS_LOOP_304_3
SystemControl_Pipeline_VITIS_LOOP_321_5
SystemControl_Pipeline_VITIS_LOOP_315_4
SystemControl
send2AIE_Pipeline_VITIS_LOOP_112_2
send2AIE
send2AIE_2_Pipeline_VITIS_LOOP_112_2
send2AIE_2
dataflow_in_loop_VITIS_LOOP_172_2
dataflow_parent_loop_proc
send2AIE_3_Pipeline_VITIS_LOOP_112_2
send2AIE_3
Send
RoundRobin_Pipeline_VITIS_LOOP_150_3
RoundRobin_Pipeline_VITIS_LOOP_142_2
RoundRobin_Pipeline_VITIS_LOOP_256_3
RoundRobin_Pipeline_VITIS_LOOP_261_4
RoundRobin_Pipeline_VITIS_LOOP_267_5
RoundRobin_Pipeline_VITIS_LOOP_275_6
RoundRobin_Pipeline_VITIS_LOOP_280_7
RoundRobin_Pipeline_VITIS_LOOP_198_2
RoundRobin
receive4AIE_1_Pipeline_VITIS_LOOP_76_2
receive4AIE_1
receive4AIE_Pipeline_VITIS_LOOP_76_2
receive4AIE
Block_newFuncRoot_proc_proc
Block_newFuncRoot_proc_proc11
Block_newFuncRoot_proc_proc12
Block_newFuncRoot_proc_proc13
dataflow_in_loop_VITIS_LOOP_220_2_1
dataflow_parent_loop_proc10
receive4DDR_Pipeline_VITIS_LOOP_39_2
receive4DDR
Receive
TopPL
' expOnly='0'
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.compgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.2 seconds; current allocated memory: 750.793 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='TopPL_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name dataflow_in_loop_VITIS_LOOP_172_2
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc
INFO-FLOW: No bind nodes found for module_name Block_newFuncRoot_proc_proc
INFO-FLOW: No bind nodes found for module_name Block_newFuncRoot_proc_proc11
INFO-FLOW: No bind nodes found for module_name Block_newFuncRoot_proc_proc12
INFO-FLOW: No bind nodes found for module_name Block_newFuncRoot_proc_proc13
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc10
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='TopPL_flow_control_loop_pipe_sequential_init
TopPL_fptrunc_64ns_32_1_no_dsp_1
TopPL_fpext_32ns_64_1_no_dsp_1
TopPL_printdouble
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_fcmp_32ns_32ns_1_1_no_dsp_1
TopPL_flow_control_loop_pipe_sequential_init
TopPL_send2AIE_data_temp_RAM_AUTO_1R1W
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_flow_control_loop_pipe_sequential_init
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_fifo_w1_d4_S
TopPL_fifo_w1_d4_S
TopPL_fifo_w1_d4_S
TopPL_fifo_w32_d4_S
TopPL_fifo_w32_d4_S
TopPL_fifo_w128_d512_B
TopPL_fifo_w128_d512_B
TopPL_fifo_w128_d4096_U
TopPL_fifo_w128_d4096_U
TopPL_start_for_Send_U0
TopPL_start_for_Receive_U0
TopPL_gmem0_m_axi
TopPL_gmem1_m_axi
TopPL_gmem2_m_axi
TopPL_gmem3_m_axi
TopPL_control_s_axi
SystemControl_Pipeline_VITIS_LOOP_295_1
SystemControl_Pipeline_VITIS_LOOP_304_3
SystemControl_Pipeline_VITIS_LOOP_321_5
SystemControl_Pipeline_VITIS_LOOP_315_4
SystemControl
send2AIE_Pipeline_VITIS_LOOP_112_2
send2AIE
send2AIE_2_Pipeline_VITIS_LOOP_112_2
send2AIE_2
dataflow_in_loop_VITIS_LOOP_172_2
dataflow_parent_loop_proc
send2AIE_3_Pipeline_VITIS_LOOP_112_2
send2AIE_3
Send
RoundRobin_Pipeline_VITIS_LOOP_150_3
RoundRobin_Pipeline_VITIS_LOOP_142_2
RoundRobin_Pipeline_VITIS_LOOP_256_3
RoundRobin_Pipeline_VITIS_LOOP_261_4
RoundRobin_Pipeline_VITIS_LOOP_267_5
RoundRobin_Pipeline_VITIS_LOOP_275_6
RoundRobin_Pipeline_VITIS_LOOP_280_7
RoundRobin_Pipeline_VITIS_LOOP_198_2
RoundRobin
receive4AIE_1_Pipeline_VITIS_LOOP_76_2
receive4AIE_1
receive4AIE_Pipeline_VITIS_LOOP_76_2
receive4AIE
Block_newFuncRoot_proc_proc
Block_newFuncRoot_proc_proc11
Block_newFuncRoot_proc_proc12
Block_newFuncRoot_proc_proc13
dataflow_in_loop_VITIS_LOOP_220_2_1
dataflow_parent_loop_proc10
receive4DDR_Pipeline_VITIS_LOOP_39_2
receive4DDR
Receive
TopPL
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.dataonly.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.dataonly.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.dataonly.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.constraint.tcl 
Execute       sc_get_clocks TopPL 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/impl/misc/TopPL_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/impl/misc/TopPL_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute       source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/impl/misc/TopPL_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST TopPL MODULE2INSTS {TopPL TopPL SystemControl SystemControl_U0 SystemControl_Pipeline_VITIS_LOOP_295_1 grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132 SystemControl_Pipeline_VITIS_LOOP_304_3 grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142 SystemControl_Pipeline_VITIS_LOOP_321_5 grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151 SystemControl_Pipeline_VITIS_LOOP_315_4 grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161 Send Send_U0 dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_94 dataflow_in_loop_VITIS_LOOP_172_2 dataflow_in_loop_VITIS_LOOP_172_2_U0 send2AIE send2AIE_U0 send2AIE_Pipeline_VITIS_LOOP_112_2 grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146 send2AIE_2 send2AIE_2_U0 send2AIE_2_Pipeline_VITIS_LOOP_112_2 grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146 send2AIE_3 grp_send2AIE_3_fu_118 send2AIE_3_Pipeline_VITIS_LOOP_112_2 grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146 RoundRobin RoundRobin_U0 RoundRobin_Pipeline_VITIS_LOOP_150_3 grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240 RoundRobin_Pipeline_VITIS_LOOP_142_2 grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249 RoundRobin_Pipeline_VITIS_LOOP_256_3 grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258 RoundRobin_Pipeline_VITIS_LOOP_261_4 grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266 RoundRobin_Pipeline_VITIS_LOOP_267_5 grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274 RoundRobin_Pipeline_VITIS_LOOP_275_6 grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286 RoundRobin_Pipeline_VITIS_LOOP_280_7 grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294 RoundRobin_Pipeline_VITIS_LOOP_198_2 grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302 Receive Receive_U0 dataflow_parent_loop_proc10 grp_dataflow_parent_loop_proc10_fu_100 dataflow_in_loop_VITIS_LOOP_220_2_1 dataflow_in_loop_VITIS_LOOP_220_2_1_U0 receive4AIE_1 receive4AIE_1_U0 receive4AIE_1_Pipeline_VITIS_LOOP_76_2 grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158 receive4AIE receive4AIE_U0 receive4AIE_Pipeline_VITIS_LOOP_76_2 grp_receive4AIE_Pipeline_VITIS_LOOP_76_2_fu_158 Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc_U0 Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc12_U0 Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc11_U0 Block_newFuncRoot_proc_proc13 Block_newFuncRoot_proc_proc13_U0 receive4DDR grp_receive4DDR_fu_128 receive4DDR_Pipeline_VITIS_LOOP_39_2 grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119} INST2MODULE {TopPL TopPL SystemControl_U0 SystemControl grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132 SystemControl_Pipeline_VITIS_LOOP_295_1 grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142 SystemControl_Pipeline_VITIS_LOOP_304_3 grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151 SystemControl_Pipeline_VITIS_LOOP_321_5 grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161 SystemControl_Pipeline_VITIS_LOOP_315_4 Send_U0 Send grp_dataflow_parent_loop_proc_fu_94 dataflow_parent_loop_proc dataflow_in_loop_VITIS_LOOP_172_2_U0 dataflow_in_loop_VITIS_LOOP_172_2 send2AIE_U0 send2AIE grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146 send2AIE_Pipeline_VITIS_LOOP_112_2 send2AIE_2_U0 send2AIE_2 grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146 send2AIE_2_Pipeline_VITIS_LOOP_112_2 grp_send2AIE_3_fu_118 send2AIE_3 grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146 send2AIE_3_Pipeline_VITIS_LOOP_112_2 RoundRobin_U0 RoundRobin grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240 RoundRobin_Pipeline_VITIS_LOOP_150_3 grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249 RoundRobin_Pipeline_VITIS_LOOP_142_2 grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258 RoundRobin_Pipeline_VITIS_LOOP_256_3 grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266 RoundRobin_Pipeline_VITIS_LOOP_261_4 grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274 RoundRobin_Pipeline_VITIS_LOOP_267_5 grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286 RoundRobin_Pipeline_VITIS_LOOP_275_6 grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294 RoundRobin_Pipeline_VITIS_LOOP_280_7 grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302 RoundRobin_Pipeline_VITIS_LOOP_198_2 Receive_U0 Receive grp_dataflow_parent_loop_proc10_fu_100 dataflow_parent_loop_proc10 dataflow_in_loop_VITIS_LOOP_220_2_1_U0 dataflow_in_loop_VITIS_LOOP_220_2_1 receive4AIE_1_U0 receive4AIE_1 grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158 receive4AIE_1_Pipeline_VITIS_LOOP_76_2 receive4AIE_U0 receive4AIE grp_receive4AIE_Pipeline_VITIS_LOOP_76_2_fu_158 receive4AIE_Pipeline_VITIS_LOOP_76_2 Block_newFuncRoot_proc_proc_U0 Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc12_U0 Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc11_U0 Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc13_U0 Block_newFuncRoot_proc_proc13 grp_receive4DDR_fu_128 receive4DDR grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119 receive4DDR_Pipeline_VITIS_LOOP_39_2} INSTDATA {TopPL {DEPTH 1 CHILDREN {SystemControl_U0 Send_U0 RoundRobin_U0 Receive_U0}} SystemControl_U0 {DEPTH 2 CHILDREN {grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132 grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142 grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151 grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161}} grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132 {DEPTH 3 CHILDREN {}} grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142 {DEPTH 3 CHILDREN {}} grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151 {DEPTH 3 CHILDREN {}} grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161 {DEPTH 3 CHILDREN {}} Send_U0 {DEPTH 2 CHILDREN {grp_dataflow_parent_loop_proc_fu_94 grp_send2AIE_3_fu_118}} grp_dataflow_parent_loop_proc_fu_94 {DEPTH 3 CHILDREN dataflow_in_loop_VITIS_LOOP_172_2_U0} dataflow_in_loop_VITIS_LOOP_172_2_U0 {DEPTH 4 CHILDREN {send2AIE_U0 send2AIE_2_U0}} send2AIE_U0 {DEPTH 5 CHILDREN grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146} grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146 {DEPTH 6 CHILDREN {}} send2AIE_2_U0 {DEPTH 5 CHILDREN grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146} grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146 {DEPTH 6 CHILDREN {}} grp_send2AIE_3_fu_118 {DEPTH 3 CHILDREN grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146} grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146 {DEPTH 4 CHILDREN {}} RoundRobin_U0 {DEPTH 2 CHILDREN {grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240 grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249 grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258 grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266 grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274 grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286 grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294 grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302}} grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240 {DEPTH 3 CHILDREN {}} grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249 {DEPTH 3 CHILDREN {}} grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258 {DEPTH 3 CHILDREN {}} grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266 {DEPTH 3 CHILDREN {}} grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274 {DEPTH 3 CHILDREN {}} grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286 {DEPTH 3 CHILDREN {}} grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294 {DEPTH 3 CHILDREN {}} grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302 {DEPTH 3 CHILDREN {}} Receive_U0 {DEPTH 2 CHILDREN {grp_dataflow_parent_loop_proc10_fu_100 grp_receive4DDR_fu_128}} grp_dataflow_parent_loop_proc10_fu_100 {DEPTH 3 CHILDREN dataflow_in_loop_VITIS_LOOP_220_2_1_U0} dataflow_in_loop_VITIS_LOOP_220_2_1_U0 {DEPTH 4 CHILDREN {receive4AIE_1_U0 receive4AIE_U0 Block_newFuncRoot_proc_proc_U0 Block_newFuncRoot_proc_proc12_U0 Block_newFuncRoot_proc_proc11_U0 Block_newFuncRoot_proc_proc13_U0}} receive4AIE_1_U0 {DEPTH 5 CHILDREN grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158} grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158 {DEPTH 6 CHILDREN {}} receive4AIE_U0 {DEPTH 5 CHILDREN grp_receive4AIE_Pipeline_VITIS_LOOP_76_2_fu_158} grp_receive4AIE_Pipeline_VITIS_LOOP_76_2_fu_158 {DEPTH 6 CHILDREN {}} Block_newFuncRoot_proc_proc_U0 {DEPTH 5 CHILDREN {}} Block_newFuncRoot_proc_proc12_U0 {DEPTH 5 CHILDREN {}} Block_newFuncRoot_proc_proc11_U0 {DEPTH 5 CHILDREN {}} Block_newFuncRoot_proc_proc13_U0 {DEPTH 5 CHILDREN {}} grp_receive4DDR_fu_128 {DEPTH 3 CHILDREN grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119} grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119 {DEPTH 4 CHILDREN {}}} MODULEDATA {SystemControl_Pipeline_VITIS_LOOP_295_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_88_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295 VARIABLE add_ln295 LOOP VITIS_LOOP_295_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SystemControl_Pipeline_VITIS_LOOP_304_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_127_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:304 VARIABLE i_11 LOOP VITIS_LOOP_304_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SystemControl_Pipeline_VITIS_LOOP_321_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_88_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SystemControl_Pipeline_VITIS_LOOP_315_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_fu_88_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:315 VARIABLE add_ln315 LOOP VITIS_LOOP_315_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SystemControl {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_201_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:313 VARIABLE add_ln313 LOOP VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_219_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} send2AIE_Pipeline_VITIS_LOOP_112_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_156_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112 VARIABLE j_2 LOOP VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} send2AIE {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_temp_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100 VARIABLE data_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 2 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_183_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102 VARIABLE i_6 LOOP VITIS_LOOP_102_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} send2AIE_2_Pipeline_VITIS_LOOP_112_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_156_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112 VARIABLE j_6 LOOP VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} send2AIE_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_temp_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100 VARIABLE data_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 2 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_183_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102 VARIABLE i_4 LOOP VITIS_LOOP_102_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} send2AIE_3_Pipeline_VITIS_LOOP_112_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_156_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112 VARIABLE j_4 LOOP VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} send2AIE_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_temp_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100 VARIABLE data_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 2 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_183_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102 VARIABLE i_2 LOOP VITIS_LOOP_102_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} Send {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_153_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179 VARIABLE i_14 LOOP VITIS_LOOP_179_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 12 URAM 0}} RoundRobin_Pipeline_VITIS_LOOP_150_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_141_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_150_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoundRobin_Pipeline_VITIS_LOOP_142_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_141_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_142_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoundRobin_Pipeline_VITIS_LOOP_256_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_15_fu_81_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:256 VARIABLE j_15 LOOP VITIS_LOOP_256_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoundRobin_Pipeline_VITIS_LOOP_261_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_14_fu_81_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261 VARIABLE j_14 LOOP VITIS_LOOP_261_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoundRobin_Pipeline_VITIS_LOOP_267_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_13_fu_98_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267 VARIABLE j_13 LOOP VITIS_LOOP_267_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoundRobin_Pipeline_VITIS_LOOP_275_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_12_fu_81_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275 VARIABLE j_12 LOOP VITIS_LOOP_275_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoundRobin_Pipeline_VITIS_LOOP_280_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_11_fu_81_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:280 VARIABLE j_11 LOOP VITIS_LOOP_280_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoundRobin_Pipeline_VITIS_LOOP_198_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_138_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RoundRobin {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_338_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_140_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_366_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_140_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_444_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:254 VARIABLE i_16 LOOP VITIS_LOOP_254_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_479_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197 VARIABLE add_ln197 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receive4AIE_1_Pipeline_VITIS_LOOP_76_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_9_fu_184_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76 VARIABLE j_9 LOOP VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receive4AIE_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_263_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69 VARIABLE i_9 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receive4AIE_Pipeline_VITIS_LOOP_76_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_184_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76 VARIABLE j_8 LOOP VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receive4AIE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_10_fu_263_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69 VARIABLE i_10 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_VITIS_LOOP_220_2_1 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv0_channel_U SOURCE :0 VARIABLE conv0_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv1_channel_U SOURCE :0 VARIABLE conv1_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME empty_92_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222 VARIABLE empty_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME empty_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} receive4DDR_Pipeline_VITIS_LOOP_39_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_184_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39 VARIABLE j_7 LOOP VITIS_LOOP_39_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receive4DDR {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_188_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32 VARIABLE i_8 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Receive {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_19_fu_162_p2 SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188 VARIABLE i_19 LOOP VITIS_LOOP_188_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} TopPL {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME syscontrol_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363 VARIABLE syscontrol LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME syscontrol_1_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363 VARIABLE syscontrol_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME syscontrol_2_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363 VARIABLE syscontrol_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convSet_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362 VARIABLE convSet LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convSet_1_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362 VARIABLE convSet_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL bram LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME send_fifo_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364 VARIABLE send_fifo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL bram LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME send_fifo_1_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364 VARIABLE send_fifo_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL uram LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME receive_fifo_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365 VARIABLE receive_fifo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 2 STORAGESUBTYPE stream STORAGESIZE {128 4096 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL uram LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME receive_fifo_1_U SOURCE /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365 VARIABLE receive_fifo_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 2 STORAGESUBTYPE stream STORAGESIZE {128 4096 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 198 URAM 4}} dataflow_in_loop_VITIS_LOOP_172_2 {AREA {DSP 0 BRAM 8 URAM 0}} dataflow_parent_loop_proc {AREA {DSP 0 BRAM 8 URAM 0}} Block_newFuncRoot_proc_proc {AREA {DSP 0 BRAM 0 URAM 0}} Block_newFuncRoot_proc_proc11 {AREA {DSP 0 BRAM 0 URAM 0}} Block_newFuncRoot_proc_proc12 {AREA {DSP 0 BRAM 0 URAM 0}} Block_newFuncRoot_proc_proc13 {AREA {DSP 0 BRAM 0 URAM 0}} dataflow_parent_loop_proc10 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.77 seconds; current allocated memory: 767.402 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for TopPL.
INFO: [VLOG 209-307] Generating Verilog RTL for TopPL.
Execute       syn_report -model TopPL -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 448.03 MHz
Command     autosyn done; 12.82 sec.
Command   csynth_design done; 26.31 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.24 seconds. CPU system time: 2.05 seconds. Elapsed time: 26.31 seconds; current allocated memory: 477.598 MB.
Execute   export_design -flow none -format xo 
INFO: [HLS 200-1510] Running: export_design -flow none -format xo 
Execute     config_export -flow=none -format=xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog -ipname TopPL
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name versalprimees1 -data parts 
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=TopPL xml_exists=0
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to TopPL
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/kernel.internal.xml top=TopPL
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {-I /home/luanxinya/SVD/FPGA_test/128/pl} name TopPL vlnv xilinx.com:hls:TopPL:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=104 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='TopPL_flow_control_loop_pipe_sequential_init
TopPL_fptrunc_64ns_32_1_no_dsp_1
TopPL_fpext_32ns_64_1_no_dsp_1
TopPL_printdouble
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_fcmp_32ns_32ns_1_1_no_dsp_1
TopPL_flow_control_loop_pipe_sequential_init
TopPL_send2AIE_data_temp_RAM_AUTO_1R1W
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_flow_control_loop_pipe_sequential_init
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_fifo_w32_d2_S
TopPL_flow_control_loop_pipe_sequential_init
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_regslice_both
TopPL_fifo_w1_d4_S
TopPL_fifo_w1_d4_S
TopPL_fifo_w1_d4_S
TopPL_fifo_w32_d4_S
TopPL_fifo_w32_d4_S
TopPL_fifo_w128_d512_B
TopPL_fifo_w128_d512_B
TopPL_fifo_w128_d4096_U
TopPL_fifo_w128_d4096_U
TopPL_start_for_Send_U0
TopPL_start_for_Receive_U0
TopPL_gmem0_m_axi
TopPL_gmem1_m_axi
TopPL_gmem2_m_axi
TopPL_gmem3_m_axi
TopPL_control_s_axi
SystemControl_Pipeline_VITIS_LOOP_295_1
SystemControl_Pipeline_VITIS_LOOP_304_3
SystemControl_Pipeline_VITIS_LOOP_321_5
SystemControl_Pipeline_VITIS_LOOP_315_4
SystemControl
send2AIE_Pipeline_VITIS_LOOP_112_2
send2AIE
send2AIE_2_Pipeline_VITIS_LOOP_112_2
send2AIE_2
dataflow_in_loop_VITIS_LOOP_172_2
dataflow_parent_loop_proc
send2AIE_3_Pipeline_VITIS_LOOP_112_2
send2AIE_3
Send
RoundRobin_Pipeline_VITIS_LOOP_150_3
RoundRobin_Pipeline_VITIS_LOOP_142_2
RoundRobin_Pipeline_VITIS_LOOP_256_3
RoundRobin_Pipeline_VITIS_LOOP_261_4
RoundRobin_Pipeline_VITIS_LOOP_267_5
RoundRobin_Pipeline_VITIS_LOOP_275_6
RoundRobin_Pipeline_VITIS_LOOP_280_7
RoundRobin_Pipeline_VITIS_LOOP_198_2
RoundRobin
receive4AIE_1_Pipeline_VITIS_LOOP_76_2
receive4AIE_1
receive4AIE_Pipeline_VITIS_LOOP_76_2
receive4AIE
Block_newFuncRoot_proc_proc
Block_newFuncRoot_proc_proc11
Block_newFuncRoot_proc_proc12
Block_newFuncRoot_proc_proc13
dataflow_in_loop_VITIS_LOOP_220_2_1
dataflow_parent_loop_proc10
receive4DDR_Pipeline_VITIS_LOOP_39_2
receive4DDR
Receive
TopPL
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.dataonly.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.dataonly.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.dataonly.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_295_1.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_304_3.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_321_5.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl_Pipeline_VITIS_LOOP_315_4.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/SystemControl.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_Pipeline_VITIS_LOOP_112_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2_Pipeline_VITIS_LOOP_112_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_172_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3_Pipeline_VITIS_LOOP_112_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/send2AIE_3.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Send.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_150_3.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_142_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_256_3.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_261_4.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_267_5.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_275_6.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_280_7.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin_Pipeline_VITIS_LOOP_198_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/RoundRobin.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_1.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4AIE.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc11.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc12.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Block_newFuncRoot_proc_proc13.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_in_loop_VITIS_LOOP_220_2_1.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/dataflow_parent_loop_proc10.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR_Pipeline_VITIS_LOOP_39_2.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/receive4DDR.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/Receive.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.constraint.tcl 
Execute     sc_get_clocks TopPL 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/impl/misc/TopPL_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/impl/misc/TopPL_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/impl/misc/TopPL_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to TopPL
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.xo
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.dataonly.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.compgen.dataonly.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=TopPL
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.rtl_wrap.cfg.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.constraint.tcl 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/TopPL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/luanxinya/SVD/FPGA_test/128/toppl/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name versalprimees1 -data parts 
Execute     source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /usr/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/luanxinya/SVD/FPGA_test/128/toppl/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/luanxinya/SVD/FPGA_test/128/toppl/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s pl/TopPL.xo 
INFO: [HLS 200-802] Generated output file pl/TopPL.xo
Command   export_design done; 39.7 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.14 seconds. CPU system time: 1.57 seconds. Elapsed time: 39.7 seconds; current allocated memory: 10.340 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.13 sec.
Execute       cleanup_all 
