{
  "module_name": "ia_css_eed1_8_param.h",
  "hash_id": "52111af14b059990ff75dcbb1592afc115cf6a3823a7a2228c72798c26bad7a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/isp/kernels/eed1_8/ia_css_eed1_8_param.h",
  "human_readable_source": " \n \n\n#ifndef __IA_CSS_EED1_8_PARAM_H\n#define __IA_CSS_EED1_8_PARAM_H\n\n#include \"type_support.h\"\n#include \"vmem.h\"  \n\n#include \"ia_css_eed1_8_types.h\"  \n\n \n\n \n#define EED1_8_FC_ENABLE_MEDIAN\t\t1\n\n \n#define EED1_8_CORINGTHMIN\t1\n\n \n \n#define NUM_PLANES\t4\n\n \n#define EED1_8_STATE_INPUT_BUFFER_HEIGHT\t(5 * NUM_PLANES)\n\n \n#define EED1_8_STATE_INPUT_BUFFER_WIDTH\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_LD_H_HEIGHT\t(1 * NUM_PLANES)\n#define EED1_8_STATE_LD_H_WIDTH\t\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_LD_V_HEIGHT\t(1 * NUM_PLANES)\n#define EED1_8_STATE_LD_V_WIDTH\t\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_D_HR_HEIGHT\t1\n#define EED1_8_STATE_D_HR_WIDTH\t\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_D_HB_HEIGHT\t1\n#define EED1_8_STATE_D_HB_WIDTH\t\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_D_VR_HEIGHT\t2\n#define EED1_8_STATE_D_VR_WIDTH\t\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_D_VB_HEIGHT\t2\n#define EED1_8_STATE_D_VB_WIDTH\t\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_RB_ZIPPED_HEIGHT\t(2 * 2)\n#define EED1_8_STATE_RB_ZIPPED_WIDTH\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n#if EED1_8_FC_ENABLE_MEDIAN\n \n#define EED1_8_STATE_YC_HEIGHT\t1\n#define EED1_8_STATE_YC_WIDTH\tMAX_FRAME_SIMDWIDTH\n\n \n#define EED1_8_STATE_CG_HEIGHT\t(1 * NUM_PLANES)\n#define EED1_8_STATE_CG_WIDTH\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_CO_HEIGHT\t(1 * NUM_PLANES)\n#define EED1_8_STATE_CO_WIDTH\tCEIL_DIV(MAX_FRAME_SIMDWIDTH, 2)\n\n \n#define EED1_8_STATE_ABSK_HEIGHT\t1\n#define EED1_8_STATE_ABSK_WIDTH\t\tMAX_FRAME_SIMDWIDTH\n#endif\n\nstruct eed1_8_vmem_params {\n\tVMEM_ARRAY(e_dew_enh_x, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(e_dew_enh_y, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(e_dew_enh_a, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(e_dew_enh_f, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(chgrinv_x, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(chgrinv_a, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(chgrinv_b, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(chgrinv_c, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(fcinv_x, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(fcinv_a, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(fcinv_b, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(fcinv_c, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(tcinv_x, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(tcinv_a, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(tcinv_b, ISP_VEC_NELEMS);\n\tVMEM_ARRAY(tcinv_c, ISP_VEC_NELEMS);\n};\n\n \nstruct eed1_8_dmem_params {\n\ts32 rbzp_strength;\n\n\ts32 fcstrength;\n\ts32 fcthres_0;\n\ts32 fc_sat_coef;\n\ts32 fc_coring_prm;\n\ts32 fc_slope;\n\n\ts32 aerel_thres0;\n\ts32 aerel_gain0;\n\ts32 aerel_thres_diff;\n\ts32 aerel_gain_diff;\n\n\ts32 derel_thres0;\n\ts32 derel_gain0;\n\ts32 derel_thres_diff;\n\ts32 derel_gain_diff;\n\n\ts32 coring_pos0;\n\ts32 coring_pos_diff;\n\ts32 coring_neg0;\n\ts32 coring_neg_diff;\n\n\ts32 gain_exp;\n\ts32 gain_pos0;\n\ts32 gain_pos_diff;\n\ts32 gain_neg0;\n\ts32 gain_neg_diff;\n\n\ts32 margin_pos0;\n\ts32 margin_pos_diff;\n\ts32 margin_neg0;\n\ts32 margin_neg_diff;\n\n\ts32 e_dew_enh_asr;\n\ts32 dedgew_max;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}