{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720061204493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720061204497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 10:46:44 2024 " "Processing started: Thu Jul 04 10:46:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720061204497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061204497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 06_Drawing -c 06_Drawing " "Command: quartus_map --read_settings_files=on --write_settings_files=off 06_Drawing -c 06_Drawing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061204497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720061204764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720061204764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720061212938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061212938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "scaler.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720061212940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061212940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06_drawing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06_drawing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06_Drawing " "Found entity 1: 06_Drawing" {  } { { "06_Drawing.bdf" "" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/06_Drawing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720061212940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061212940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720061212941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061212941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "06_Drawing " "Elaborating entity \"06_Drawing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720061213063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaler scaler:inst " "Elaborating entity \"scaler\" for hierarchy \"scaler:inst\"" {  } { { "06_Drawing.bdf" "inst" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/06_Drawing.bdf" { { 184 280 432 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720061213121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 scaler.v(16) " "Verilog HDL assignment warning at scaler.v(16): truncated value with size 32 to match size of target (6)" {  } { { "scaler.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/scaler.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720061213122 "|06_Drawing|scaler:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "06_Drawing.bdf" "inst3" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/06_Drawing.bdf" { { 168 544 680 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720061213122 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1348 0 1350 FSM.v(26) " "Verilog HDL warning at FSM.v(26): number of words (1348) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213134 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1348 0 1350 FSM.v(27) " "Verilog HDL warning at FSM.v(27): number of words (1348) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213135 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1460 0 1350 FSM.v(31) " "Verilog HDL warning at FSM.v(31): number of words (1460) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213136 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1460 0 1350 FSM.v(32) " "Verilog HDL warning at FSM.v(32): number of words (1460) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213138 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1754 0 1350 FSM.v(36) " "Verilog HDL warning at FSM.v(36): number of words (1754) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213139 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1754 0 1350 FSM.v(37) " "Verilog HDL warning at FSM.v(37): number of words (1754) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213140 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "783 0 1350 FSM.v(41) " "Verilog HDL warning at FSM.v(41): number of words (783) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213141 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "783 0 1350 FSM.v(42) " "Verilog HDL warning at FSM.v(42): number of words (783) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213142 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1546 0 1350 FSM.v(46) " "Verilog HDL warning at FSM.v(46): number of words (1546) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213143 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1546 0 1350 FSM.v(47) " "Verilog HDL warning at FSM.v(47): number of words (1546) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213144 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1980 0 1350 FSM.v(51) " "Verilog HDL warning at FSM.v(51): number of words (1980) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 51 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213146 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1980 0 1350 FSM.v(52) " "Verilog HDL warning at FSM.v(52): number of words (1980) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 52 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213147 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "865 0 1350 FSM.v(56) " "Verilog HDL warning at FSM.v(56): number of words (865) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 56 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213148 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "865 0 1350 FSM.v(57) " "Verilog HDL warning at FSM.v(57): number of words (865) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 57 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213149 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "653 0 1350 FSM.v(61) " "Verilog HDL warning at FSM.v(61): number of words (653) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 61 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213150 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "653 0 1350 FSM.v(62) " "Verilog HDL warning at FSM.v(62): number of words (653) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 62 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213151 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "751 0 1350 FSM.v(66) " "Verilog HDL warning at FSM.v(66): number of words (751) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 66 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213152 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "751 0 1350 FSM.v(67) " "Verilog HDL warning at FSM.v(67): number of words (751) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 67 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213153 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1296 0 1350 FSM.v(71) " "Verilog HDL warning at FSM.v(71): number of words (1296) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 71 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213154 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1296 0 1350 FSM.v(72) " "Verilog HDL warning at FSM.v(72): number of words (1296) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 72 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213155 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1576 0 1350 FSM.v(76) " "Verilog HDL warning at FSM.v(76): number of words (1576) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 76 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213156 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1576 0 1350 FSM.v(77) " "Verilog HDL warning at FSM.v(77): number of words (1576) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 77 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213158 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "717 0 1350 FSM.v(81) " "Verilog HDL warning at FSM.v(81): number of words (717) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 81 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213159 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "717 0 1350 FSM.v(82) " "Verilog HDL warning at FSM.v(82): number of words (717) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 82 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213160 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1348 0 1350 FSM.v(97) " "Verilog HDL warning at FSM.v(97): number of words (1348) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 97 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213323 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1348 0 1350 FSM.v(98) " "Verilog HDL warning at FSM.v(98): number of words (1348) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 98 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061213324 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(107) " "Verilog HDL assignment warning at FSM.v(107): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720061213324 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM.v(113) " "Verilog HDL assignment warning at FSM.v(113): truncated value with size 32 to match size of target (11)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720061213325 "|06_Drawing|FSM:inst3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[0\]\[7\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[0\]\[7\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FSM.v(19) " "Constant driver at FSM.v(19)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 19 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[0\]\[6\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[0\]\[6\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[0\]\[5\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[0\]\[5\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[0\]\[4\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[0\]\[4\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[0\]\[3\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[0\]\[3\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[0\]\[2\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[0\]\[2\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[0\]\[1\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[0\]\[1\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[0\]\[0\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[0\]\[0\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[1\]\[7\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[1\]\[7\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[1\]\[6\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[1\]\[6\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[1\]\[5\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[1\]\[5\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[1\]\[4\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[1\]\[4\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[1\]\[3\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[1\]\[3\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[1\]\[2\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[1\]\[2\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[1\]\[1\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[1\]\[1\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[1\]\[0\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[1\]\[0\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[2\]\[7\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[2\]\[7\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "X_vec\[2\]\[6\] FSM.v(91) " "Can't resolve multiple constant drivers for net \"X_vec\[2\]\[6\]\" at FSM.v(91)" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061214896 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FSM:inst3 " "Can't elaborate user hierarchy \"FSM:inst3\"" {  } { { "06_Drawing.bdf" "inst3" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/06_Drawing.bdf" { { 168 544 680 280 "inst3" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720061215083 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720061215145 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 04 10:46:55 2024 " "Processing ended: Thu Jul 04 10:46:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720061215145 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720061215145 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720061215145 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061215145 ""}
