{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 18 15:06:21 2025 " "Info: Processing started: Fri Apr 18 15:06:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 768 888 920 784 "MCLK" "" } { 472 888 920 488 "MCLK" "" } { 680 432 488 696 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKFS " "Info: Assuming node \"CLKFS\" is an undefined clock" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 256 592 760 272 "CLKFS" "" } { 664 432 488 680 "CLKFS" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKFS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_ReadADCFullSpeed:inst1\|CLKFSd2 " "Info: Detected ripple clock \"F1_ReadADCFullSpeed:inst1\|CLKFSd2\" as buffer" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 52 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_ReadADCFullSpeed:inst1\|CLKFSd2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK\" as buffer" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 65 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_ReadADCFullSpeed:inst1\|SCKL " "Info: Detected gated clock \"F1_ReadADCFullSpeed:inst1\|SCKL\" as buffer" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 35 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_ReadADCFullSpeed:inst1\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_ReadADCFullSpeed:inst1\|CLKFS_Pulse " "Info: Detected gated clock \"F1_ReadADCFullSpeed:inst1\|CLKFS_Pulse\" as buffer" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 50 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_ReadADCFullSpeed:inst1\|CLKFS_Pulse" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_ReadADCFullSpeed:inst1\|TCLK23\[4\] register F1_ReadADCFullSpeed:inst1\|r_DATAL\[20\] 155.67 MHz 6.424 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 155.67 MHz between source register \"F1_ReadADCFullSpeed:inst1\|TCLK23\[4\]\" and destination register \"F1_ReadADCFullSpeed:inst1\|r_DATAL\[20\]\" (period= 6.424 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.419 ns + Longest register register " "Info: + Longest register to register delay is 5.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_ReadADCFullSpeed:inst1\|TCLK23\[4\] 1 REG LC_X5_Y9_N4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N4; Fanout = 14; REG Node = 'F1_ReadADCFullSpeed:inst1\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.319 ns) 0.961 ns F1_ReadADCFullSpeed:inst1\|r_DATAL\[23\]~8 2 COMB LC_X5_Y9_N7 6 " "Info: 2: + IC(0.642 ns) + CELL(0.319 ns) = 0.961 ns; Loc. = LC_X5_Y9_N7; Fanout = 6; COMB Node = 'F1_ReadADCFullSpeed:inst1\|r_DATAL\[23\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] F1_ReadADCFullSpeed:inst1|r_DATAL[23]~8 } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.125 ns) 2.376 ns F1_ReadADCFullSpeed:inst1\|r_DATAL\[20\]~12 3 COMB LC_X5_Y10_N5 2 " "Info: 3: + IC(1.290 ns) + CELL(0.125 ns) = 2.376 ns; Loc. = LC_X5_Y10_N5; Fanout = 2; COMB Node = 'F1_ReadADCFullSpeed:inst1\|r_DATAL\[20\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { F1_ReadADCFullSpeed:inst1|r_DATAL[23]~8 F1_ReadADCFullSpeed:inst1|r_DATAL[20]~12 } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(0.777 ns) 5.419 ns F1_ReadADCFullSpeed:inst1\|r_DATAL\[20\] 4 REG LC_X12_Y5_N2 1 " "Info: 4: + IC(2.266 ns) + CELL(0.777 ns) = 5.419 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; REG Node = 'F1_ReadADCFullSpeed:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { F1_ReadADCFullSpeed:inst1|r_DATAL[20]~12 F1_ReadADCFullSpeed:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 22.53 % ) " "Info: Total cell delay = 1.221 ns ( 22.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 77.47 % ) " "Info: Total interconnect delay = 4.198 ns ( 77.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] F1_ReadADCFullSpeed:inst1|r_DATAL[23]~8 F1_ReadADCFullSpeed:inst1|r_DATAL[20]~12 F1_ReadADCFullSpeed:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] {} F1_ReadADCFullSpeed:inst1|r_DATAL[23]~8 {} F1_ReadADCFullSpeed:inst1|r_DATAL[20]~12 {} F1_ReadADCFullSpeed:inst1|r_DATAL[20] {} } { 0.000ns 0.642ns 1.290ns 2.266ns } { 0.000ns 0.319ns 0.125ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.562 ns - Smallest " "Info: - Smallest clock skew is -0.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 5.887 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 5.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 768 888 920 784 "MCLK" "" } { 472 888 920 488 "MCLK" "" } { 680 432 488 696 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 2.517 ns F1_ReadADCFullSpeed:inst1\|SCKL 2 COMB LC_X12_Y4_N6 103 " "Info: 2: + IC(1.665 ns) + CELL(0.125 ns) = 2.517 ns; Loc. = LC_X12_Y4_N6; Fanout = 103; COMB Node = 'F1_ReadADCFullSpeed:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { MCLK F1_ReadADCFullSpeed:inst1|SCKL } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.796 ns) + CELL(0.574 ns) 5.887 ns F1_ReadADCFullSpeed:inst1\|r_DATAL\[20\] 3 REG LC_X12_Y5_N2 1 " "Info: 3: + IC(2.796 ns) + CELL(0.574 ns) = 5.887 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; REG Node = 'F1_ReadADCFullSpeed:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.426 ns ( 24.22 % ) " "Info: Total cell delay = 1.426 ns ( 24.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.461 ns ( 75.78 % ) " "Info: Total interconnect delay = 4.461 ns ( 75.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { MCLK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.887 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.665ns 2.796ns } { 0.000ns 0.727ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 6.449 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 768 888 920 784 "MCLK" "" } { 472 888 920 488 "MCLK" "" } { 680 432 488 696 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK 2 REG LC_X12_Y4_N6 1 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X12_Y4_N6; Fanout = 1; REG Node = 'F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 3.079 ns F1_ReadADCFullSpeed:inst1\|SCKL 3 COMB LC_X12_Y4_N6 103 " "Info: 3: + IC(0.000 ns) + CELL(0.372 ns) = 3.079 ns; Loc. = LC_X12_Y4_N6; Fanout = 103; COMB Node = 'F1_ReadADCFullSpeed:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.796 ns) + CELL(0.574 ns) 6.449 ns F1_ReadADCFullSpeed:inst1\|TCLK23\[4\] 4 REG LC_X5_Y9_N4 14 " "Info: 4: + IC(2.796 ns) + CELL(0.574 ns) = 6.449 ns; Loc. = LC_X5_Y9_N4; Fanout = 14; REG Node = 'F1_ReadADCFullSpeed:inst1\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 38.49 % ) " "Info: Total cell delay = 2.482 ns ( 38.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.967 ns ( 61.51 % ) " "Info: Total interconnect delay = 3.967 ns ( 61.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|TCLK23[4] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.796ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { MCLK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.887 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.665ns 2.796ns } { 0.000ns 0.727ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|TCLK23[4] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.796ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 175 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] F1_ReadADCFullSpeed:inst1|r_DATAL[23]~8 F1_ReadADCFullSpeed:inst1|r_DATAL[20]~12 F1_ReadADCFullSpeed:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { F1_ReadADCFullSpeed:inst1|TCLK23[4] {} F1_ReadADCFullSpeed:inst1|r_DATAL[23]~8 {} F1_ReadADCFullSpeed:inst1|r_DATAL[20]~12 {} F1_ReadADCFullSpeed:inst1|r_DATAL[20] {} } { 0.000ns 0.642ns 1.290ns 2.266ns } { 0.000ns 0.319ns 0.125ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { MCLK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.887 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.665ns 2.796ns } { 0.000ns 0.727ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F1_ReadADCFullSpeed:inst1|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F1_ReadADCFullSpeed:inst1|TCLK23[4] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.796ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLKFS " "Info: No valid register-to-register data paths exist for clock \"CLKFS\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst3 CLKFS MCLK 1.206 ns register " "Info: tsu for register \"inst3\" (data pin = \"CLKFS\", clock pin = \"MCLK\") is 1.206 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.470 ns + Longest pin register " "Info: + Longest pin to register delay is 3.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLKFS 1 CLK PIN_J6 51 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 51; CLK Node = 'CLKFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKFS } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 256 592 760 272 "CLKFS" "" } { 664 432 488 680 "CLKFS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.663 ns) 3.470 ns inst3 2 REG LC_X3_Y8_N7 2 " "Info: 2: + IC(2.080 ns) + CELL(0.663 ns) = 3.470 ns; Loc. = LC_X3_Y8_N7; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLKFS inst3 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 656 504 568 736 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.390 ns ( 40.06 % ) " "Info: Total cell delay = 1.390 ns ( 40.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.080 ns ( 59.94 % ) " "Info: Total interconnect delay = 2.080 ns ( 59.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { CLKFS inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { CLKFS {} CLKFS~combout {} inst3 {} } { 0.000ns 0.000ns 2.080ns } { 0.000ns 0.727ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 656 504 568 736 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 768 888 920 784 "MCLK" "" } { 472 888 920 488 "MCLK" "" } { 680 432 488 696 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns inst3 2 REG LC_X3_Y8_N7 2 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X3_Y8_N7; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK inst3 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 656 504 568 736 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { CLKFS inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { CLKFS {} CLKFS~combout {} inst3 {} } { 0.000ns 0.000ns 2.080ns } { 0.000ns 0.727ns 0.663ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK SDOR F20_EmulateADC:inst10\|SRDATA\[23\] 9.309 ns register " "Info: tco from clock \"MCLK\" to destination pin \"SDOR\" through register \"F20_EmulateADC:inst10\|SRDATA\[23\]\" is 9.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 6.449 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to source register is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 768 888 920 784 "MCLK" "" } { 472 888 920 488 "MCLK" "" } { 680 432 488 696 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK 2 REG LC_X12_Y4_N6 1 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X12_Y4_N6; Fanout = 1; REG Node = 'F1_ReadADCFullSpeed:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 3.079 ns F1_ReadADCFullSpeed:inst1\|SCKL 3 COMB LC_X12_Y4_N6 103 " "Info: 3: + IC(0.000 ns) + CELL(0.372 ns) = 3.079 ns; Loc. = LC_X12_Y4_N6; Fanout = 103; COMB Node = 'F1_ReadADCFullSpeed:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.796 ns) + CELL(0.574 ns) 6.449 ns F20_EmulateADC:inst10\|SRDATA\[23\] 4 REG LC_X2_Y11_N7 25 " "Info: 4: + IC(2.796 ns) + CELL(0.574 ns) = 6.449 ns; Loc. = LC_X2_Y11_N7; Fanout = 25; REG Node = 'F20_EmulateADC:inst10\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { F1_ReadADCFullSpeed:inst1|SCKL F20_EmulateADC:inst10|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 38.49 % ) " "Info: Total cell delay = 2.482 ns ( 38.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.967 ns ( 61.51 % ) " "Info: Total interconnect delay = 3.967 ns ( 61.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F20_EmulateADC:inst10|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F20_EmulateADC:inst10|SRDATA[23] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.796ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.625 ns + Longest register pin " "Info: + Longest register to pin delay is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst10\|SRDATA\[23\] 1 REG LC_X2_Y11_N7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y11_N7; Fanout = 25; REG Node = 'F20_EmulateADC:inst10\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst10|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(1.454 ns) 2.625 ns SDOR 2 PIN PIN_F6 0 " "Info: 2: + IC(1.171 ns) + CELL(1.454 ns) = 2.625 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'SDOR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { F20_EmulateADC:inst10|SRDATA[23] SDOR } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 416 1176 1352 432 "SDOR" "" } { 784 1080 1128 800 "SDOR" "" } { 328 864 912 344 "SDOR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 55.39 % ) " "Info: Total cell delay = 1.454 ns ( 55.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 44.61 % ) " "Info: Total interconnect delay = 1.171 ns ( 44.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { F20_EmulateADC:inst10|SRDATA[23] SDOR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { F20_EmulateADC:inst10|SRDATA[23] {} SDOR {} } { 0.000ns 1.171ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { MCLK F1_ReadADCFullSpeed:inst1|T_CNVen_SCK F1_ReadADCFullSpeed:inst1|SCKL F20_EmulateADC:inst10|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { MCLK {} MCLK~combout {} F1_ReadADCFullSpeed:inst1|T_CNVen_SCK {} F1_ReadADCFullSpeed:inst1|SCKL {} F20_EmulateADC:inst10|SRDATA[23] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.796ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { F20_EmulateADC:inst10|SRDATA[23] SDOR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { F20_EmulateADC:inst10|SRDATA[23] {} SDOR {} } { 0.000ns 1.171ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLKFS nCNVL 6.418 ns Longest " "Info: Longest tpd from source pin \"CLKFS\" to destination pin \"nCNVL\" is 6.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLKFS 1 CLK PIN_J6 51 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 51; CLK Node = 'CLKFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKFS } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 256 592 760 272 "CLKFS" "" } { 664 432 488 680 "CLKFS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.462 ns) 3.267 ns F1_ReadADCFullSpeed:inst1\|CLKFS_Pulse 2 COMB LC_X3_Y8_N5 8 " "Info: 2: + IC(2.078 ns) + CELL(0.462 ns) = 3.267 ns; Loc. = LC_X3_Y8_N5; Fanout = 8; COMB Node = 'F1_ReadADCFullSpeed:inst1\|CLKFS_Pulse'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { CLKFS F1_ReadADCFullSpeed:inst1|CLKFS_Pulse } "NODE_NAME" } } { "F1_ReadADCFullSpeed.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_ReadADCFullSpeed.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(1.454 ns) 6.418 ns nCNVL 3 PIN PIN_U5 0 " "Info: 3: + IC(1.697 ns) + CELL(1.454 ns) = 6.418 ns; Loc. = PIN_U5; Fanout = 0; PIN Node = 'nCNVL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { F1_ReadADCFullSpeed:inst1|CLKFS_Pulse nCNVL } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 272 1176 1352 288 "nCNVL" "" } { 520 752 795 536 "nCNVL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 41.18 % ) " "Info: Total cell delay = 2.643 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.775 ns ( 58.82 % ) " "Info: Total interconnect delay = 3.775 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.418 ns" { CLKFS F1_ReadADCFullSpeed:inst1|CLKFS_Pulse nCNVL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.418 ns" { CLKFS {} CLKFS~combout {} F1_ReadADCFullSpeed:inst1|CLKFS_Pulse {} nCNVL {} } { 0.000ns 0.000ns 2.078ns 1.697ns } { 0.000ns 0.727ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst3 CLKFS MCLK -0.860 ns register " "Info: th for register \"inst3\" (data pin = \"CLKFS\", clock pin = \"MCLK\") is -0.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_K6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 19; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 240 592 760 256 "MCLK" "" } { 768 888 920 784 "MCLK" "" } { 472 888 920 488 "MCLK" "" } { 680 432 488 696 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns inst3 2 REG LC_X3_Y8_N7 2 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X3_Y8_N7; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK inst3 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 656 504 568 736 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 656 504 568 736 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.470 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLKFS 1 CLK PIN_J6 51 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 51; CLK Node = 'CLKFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKFS } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 256 592 760 272 "CLKFS" "" } { 664 432 488 680 "CLKFS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.663 ns) 3.470 ns inst3 2 REG LC_X3_Y8_N7 2 " "Info: 2: + IC(2.080 ns) + CELL(0.663 ns) = 3.470 ns; Loc. = LC_X3_Y8_N7; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLKFS inst3 } "NODE_NAME" } } { "TEST_ReadADCfullspeed.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.bdf" { { 656 504 568 736 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.390 ns ( 40.06 % ) " "Info: Total cell delay = 1.390 ns ( 40.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.080 ns ( 59.94 % ) " "Info: Total interconnect delay = 2.080 ns ( 59.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { CLKFS inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { CLKFS {} CLKFS~combout {} inst3 {} } { 0.000ns 0.000ns 2.080ns } { 0.000ns 0.727ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { CLKFS inst3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { CLKFS {} CLKFS~combout {} inst3 {} } { 0.000ns 0.000ns 2.080ns } { 0.000ns 0.727ns 0.663ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 18 15:06:21 2025 " "Info: Processing ended: Fri Apr 18 15:06:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
