Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Wed Dec 11 20:25:27 2024
| Host             : eecs-digital-27 running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu48dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.925        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.631        |
| Device Static (W)        | 1.294        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 95.0         |
| Junction Temperature (C) | 30.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.104 |       13 |       --- |             --- |
| CLB Logic                |     0.131 |    64925 |       --- |             --- |
|   LUT as Logic           |     0.082 |    24799 |    425280 |            5.83 |
|   LUT as Distributed RAM |     0.034 |      912 |    213600 |            0.43 |
|   CARRY8                 |     0.008 |     1189 |     53160 |            2.24 |
|   Register               |     0.005 |    28108 |    850560 |            3.30 |
|   LUT as Shift Register  |     0.001 |      503 |    213600 |            0.24 |
|   BUFG                   |    <0.001 |        2 |        64 |            3.13 |
|   Others                 |     0.000 |     1706 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      172 |    425280 |            0.04 |
| Signals                  |     0.089 |    51759 |       --- |             --- |
| Block RAM                |     0.009 |       16 |      1080 |            1.48 |
| RFAMS                    |     1.870 |        8 |       --- |             --- |
|   RFADC                  |     1.870 |        4 |         4 |          100.00 |
|   RFDAC                  |     0.000 |        4 |         4 |          100.00 |
| MMCM                     |     0.000 |        0 |       --- |             --- |
| DSPs                     |     0.042 |      120 |      4272 |            2.81 |
| I/O                      |     0.003 |       11 |       347 |            3.17 |
| PS8                      |     2.382 |        1 |       --- |             --- |
| Static Power             |     1.294 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     1.194 |          |           |                 |
| Total                    |     5.925 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.765 |       0.441 |      0.324 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.278 |       0.000 |      0.278 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.059 |       0.002 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.515 |       0.480 |      0.035 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.271 |       0.264 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.135 |       0.134 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.821 |       0.816 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.677 |       0.643 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.008 |       0.007 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.454 |       0.429 |      0.025 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.646 |       0.535 |      0.112 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.588 |       0.562 |      0.027 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+----------------------------------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                                             | Constraint (ns) |
+-------------------------------+----------------------------------------------------------------------------------------------------+-----------------+
| RFADC0_CLK                    | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |            86.8 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                            |             6.8 |
| clk_pl_0                      | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                             |            10.0 |
+-------------------------------+----------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_1_wrapper            |     4.631 |
|   design_1_i                |     4.627 |
|     DSP_top_level_w_0       |     0.187 |
|       inst                  |     0.187 |
|     axi_dma_1               |     0.012 |
|       U0                    |     0.012 |
|     axi_dma_2               |     0.012 |
|       U0                    |     0.012 |
|     axi_dma_3               |     0.012 |
|       U0                    |     0.012 |
|     axi_dma_4               |     0.012 |
|       U0                    |     0.012 |
|     axi_smc                 |     0.076 |
|       inst                  |     0.076 |
|     ps8_0_axi_periph        |     0.022 |
|       s00_couplers          |     0.009 |
|       s01_couplers          |     0.008 |
|       xbar                  |     0.005 |
|     usp_rf_data_converter_0 |     1.907 |
|       inst                  |     1.907 |
|     zynq_ultra_ps_e_0       |     2.384 |
|       inst                  |     2.384 |
+-----------------------------+-----------+


