This Code is Open-Source Tool Chain implementation of [Digital VLSI Chip Design with Cadence and Synopsys CAD Tools, Erik Brunvand]

In Addition, Related job will be added comment about ASIC, SoC.
