<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">memory_buffer_m</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">memory_buffer</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.cache_miss_handler_m.html">cache_miss_handler_m</a>.<a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html">mem_ctrl</a>.<a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html">memory_buffer_m</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="2" id="i_mem_data">
            <p>i_mem_data</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [39:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#14">src/memory_buffer.v, 14:49</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_mem_data">instruction_cache.cache_miss_handler_m.mem_ctrl.i_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__memory_controller.v.html#72">src/memory_controller.v:72</a>
            </p>
          </td>
          <td>
            <h4>r_mem_data_pos</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#r_mem_data_pos">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_pos</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#45">src/memory_buffer.v:45</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_mem_data_neg</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#r_mem_data_neg">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_neg</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#56">src/memory_buffer.v:56</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_mem_data_valid">
            <p>i_mem_data_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#15">src/memory_buffer.v, 15:49</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_mem_data_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.i_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__memory_controller.v.html#73">src/memory_controller.v:73</a>
            </p>
          </td>
          <td>
            <h4>r_mem_data_valid_pos</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#r_mem_data_valid_pos">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_valid_pos</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#46">src/memory_buffer.v:46</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_mem_data_valid_neg</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#r_mem_data_valid_neg">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_valid_neg</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#57">src/memory_buffer.v:57</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#17">src/memory_buffer.v, 17:49</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#clk">instruction_cache.cache_miss_handler_m.mem_ctrl.clk</a>
            </p>
            <p>Examine RTL: <a href="src__memory_controller.v.html#75">src/memory_controller.v:75</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#18">src/memory_buffer.v, 18:49</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#arst_n">instruction_cache.cache_miss_handler_m.mem_ctrl.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__memory_controller.v.html#76">src/memory_controller.v:76</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#19">src/memory_buffer.v, 19:49</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_halt">instruction_cache.cache_miss_handler_m.mem_ctrl.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__memory_controller.v.html#77">src/memory_controller.v:77</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#o_ready">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#29">src/memory_buffer.v:29</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_mem_data">
            <p>o_mem_data</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [79:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#21">src/memory_buffer.v, 21:49</a>
            </p>
          </td>
          <td>
            <h4>r_mem_data_pos</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#r_mem_data_pos">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_pos</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#61">src/memory_buffer.v:61</a>
            </p>
          </td>
          <td>
            <h4>mb_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#mb_mem_data">instruction_cache.cache_miss_handler_m.mem_ctrl.mb_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__memory_controller.v.html#79">src/memory_controller.v:79</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_mem_data_neg</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#r_mem_data_neg">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_neg</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#61">src/memory_buffer.v:61</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_mem_data_valid">
            <p>o_mem_data_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#22">src/memory_buffer.v, 22:49</a>
            </p>
          </td>
          <td>
            <h4>r_mem_data_valid_pos</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#r_mem_data_valid_pos">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_valid_pos</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#34">src/memory_buffer.v:34</a>
            </p>
          </td>
          <td>
            <h4>mb_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#mb_mem_data_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.mb_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__memory_controller.v.html#80">src/memory_controller.v:80</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_mem_data_valid_neg</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#r_mem_data_valid_neg">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_valid_neg</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#34">src/memory_buffer.v:34</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#23">src/memory_buffer.v, 23:49</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#i_halt">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#29">src/memory_buffer.v:29</a>
            </p>
          </td>
          <td>
            <h4>o_ir_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_ir_ready">instruction_cache.cache_miss_handler_m.mem_ctrl.o_ir_ready</a>
            </p>
            <p>Examine RTL: <a href="src__memory_controller.v.html#81">src/memory_controller.v:81</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="EXT_MEM_DATA_WIDTH">
            <p>EXT_MEM_DATA_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#26">src/memory_buffer.v, 26:16</a>
            </p>
          </td>
          <td>
            <p>32'sh28</p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#26">src/memory_buffer.v:26</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="INT_MEM_DATA_WIDTH">
            <p>INT_MEM_DATA_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#27">src/memory_buffer.v, 27:16</a>
            </p>
          </td>
          <td>
            <p>32'sh50</p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#27">src/memory_buffer.v:27</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_mem_data_valid_pos">
            <p>r_mem_data_valid_pos</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#31">src/memory_buffer.v, 31:9</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#i_mem_data_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.i_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#46">src/memory_buffer.v:46</a>
            </p>
          </td>
          <td>
            <h4>o_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#o_mem_data_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.o_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#34">src/memory_buffer.v:34</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#42">src/memory_buffer.v:42</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_mem_data_valid_neg">
            <p>r_mem_data_valid_neg</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#32">src/memory_buffer.v, 32:9</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#i_mem_data_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.i_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#57">src/memory_buffer.v:57</a>
            </p>
          </td>
          <td>
            <h4>o_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#o_mem_data_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.o_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#34">src/memory_buffer.v:34</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#53">src/memory_buffer.v:53</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_mem_data_pos">
            <p>r_mem_data_pos</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [39:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#36">src/memory_buffer.v, 36:34</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#i_mem_data">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.i_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#45">src/memory_buffer.v:45</a>
            </p>
          </td>
          <td>
            <h4>o_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#o_mem_data">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.o_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#61">src/memory_buffer.v:61</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>40'h0</p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#41">src/memory_buffer.v:41</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_mem_data_neg">
            <p>r_mem_data_neg</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [39:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__memory_buffer.v.html#37">src/memory_buffer.v, 37:34</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#i_mem_data">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.i_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#56">src/memory_buffer.v:56</a>
            </p>
          </td>
          <td>
            <h4>o_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.html#o_mem_data">instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.o_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#61">src/memory_buffer.v:61</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>40'h0</p>
            <p>Examine RTL: <a href="src__memory_buffer.v.html#52">src/memory_buffer.v:52</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>