INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/incr4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incr4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_top_tb
