# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0_vio_0/sim/gtwizard_ultrascale_0_vio_0.vhd" \
"../../../../gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/sim/ila_0.vhd" \

# Do not sort compile order
nosort
