$date
	Sun Oct 23 05:41:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#611825
b1000 !
1"
#611826
b1000 &
b1000 %
1$
#611827
0"
#611830
b100 &
b100 %
#611834
b10 &
b10 %
#611838
b1 &
1#
b1 %
#611842
b0 &
b0 %
0#
0$
#1612473
b10100 !
1"
#1612474
b10100 &
b10100 %
1$
#1612475
0"
#1612478
b1010 &
b1010 %
#1612482
b101 &
b101 %
#1612486
b10000 &
b10000 %
#1612490
b1000 &
b1000 %
#1612494
b100 &
b100 %
#1612498
b10 &
b10 %
#1612502
b1 &
1#
b1 %
#1612506
b0 &
b0 %
0#
0$
#2549029
b1001 !
1"
#2549030
b1001 &
b1001 %
1$
#2549031
0"
#2549034
b11100 &
b11100 %
#2549038
b1110 &
b1110 %
#2549042
b111 &
b111 %
#2549046
b10110 &
b10110 %
#2549050
b1011 &
b1011 %
#2549054
b100010 &
b100010 %
#2549058
b10001 &
b10001 %
#2549062
b110100 &
b110100 %
#2549066
b11010 &
b11010 %
#2549070
b1101 &
b1101 %
#2549074
b101000 &
b101000 %
#2549078
b10100 &
b10100 %
#2549082
b1010 &
b1010 %
#2549086
b101 &
b101 %
#2549090
b10000 &
b10000 %
#2549094
b1000 &
b1000 %
#2549098
b100 &
b100 %
#2549102
b10 &
b10 %
#2549106
b1 &
b1 %
1#
#2549110
b0 &
0#
b0 %
0$
#4500012
