@W: MT529 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":132:0:132:5|Found inferred clock instructionPhaseDecoder|CLK which controls 19 sequential elements including PHASE_R[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
