{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762212247672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762212247672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 03 20:24:07 2025 " "Processing started: Mon Nov 03 20:24:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762212247672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762212247672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cuestionario567 -c cuestionario567 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cuestionario567 -c cuestionario567" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762212247672 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762212248781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-Behavioral " "Found design unit 1: JK_FF-Behavioral" {  } { { "JK_FF.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/JK_FF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762212250235 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "JK_FF.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/JK_FF.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762212250235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762212250235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Behavioral " "Found design unit 1: Full_Adder-Behavioral" {  } { { "Full_Adder.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/Full_Adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762212250235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/Full_Adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762212250235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762212250235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_testbench-test " "Found design unit 1: Full_Adder_testbench-test" {  } { { "Full_Adder_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/Full_Adder_testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762212250250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_testbench " "Found entity 1: Full_Adder_testbench" {  } { { "Full_Adder_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/Full_Adder_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762212250250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762212250250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_Adder_testbench " "Elaborating entity \"Full_Adder_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762212250360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S Full_Adder_testbench.vhd(26) " "Verilog HDL or VHDL warning at Full_Adder_testbench.vhd(26): object \"S\" assigned a value but never read" {  } { { "Full_Adder_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/Full_Adder_testbench.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762212250360 "|Full_Adder_testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout Full_Adder_testbench.vhd(26) " "Verilog HDL or VHDL warning at Full_Adder_testbench.vhd(26): object \"Cout\" assigned a value but never read" {  } { { "Full_Adder_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/Full_Adder_testbench.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762212250360 "|Full_Adder_testbench"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "Full_Adder_testbench.vhd(45) " "VHDL Wait Statement error at Full_Adder_testbench.vhd(45): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "Full_Adder_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Cuestionario/VHDL-Testbench/Full_Adder_testbench.vhd" 45 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1762212250375 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1762212250375 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762212250703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 03 20:24:10 2025 " "Processing ended: Mon Nov 03 20:24:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762212250703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762212250703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762212250703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762212250703 ""}
