<?xml version="1.0" encoding="UTF-8"?>
<project name="table_serch">
  <platform vendor="xilinx" boardid="u200" name="xdma" featureRomTime="1561465320">
    <version major="201830" minor="2"/>
    <description/>
    <board name="xilinx.com:au200:1.0" vendor="xilinx.com" fpga="xcu200-fsgd2104-2-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="ddr4_mem00" type="ddr4" size="16GB"/>
        <memory name="ddrmem_1" type="ddr4" size="16GB"/>
        <memory name="ddr4_mem01" type="ddr4" size="16GB"/>
        <memory name="ddr4_mem02" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="au200_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor>0x10EE</vendor>
        <device>0x5000</device>
        <subsystem>0x000E</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcu200:fsgd2104:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="switch_set_1" language="c" vlnv="xilinx.com:hls:switch_set_1:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_DB_SWITCH_SET_1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_TABLE_SWITCH_SET_1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="COMPLETE_STREAM_IN" mode="read_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="TOP_STREAM_IN" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="END_STREAM_IN" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="FLAME96_STREAM_OUT" mode="write_only" range="" dataWidth="96" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="FP_DB" addressQualifier="1" id="0" port="M_AXI_DB_SWITCH_SET_1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="hash_table" addressQualifier="1" id="1" port="M_AXI_TABLE_SWITCH_SET_1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="complete_stream_in" addressQualifier="4" id="2" port="COMPLETE_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_in" origUse="variable"/>
          <arg name="top_stream_in" addressQualifier="4" id="3" port="TOP_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="top_stream_in" origUse="variable"/>
          <arg name="end_stream_in" addressQualifier="4" id="4" port="END_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="end_stream_in" origUse="variable"/>
          <arg name="flame96_stream_out" addressQualifier="4" id="5" port="FLAME96_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;96>, 0, 0, 0>, 0>&amp;" memSize="0x10" origName="flame96_stream_out" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="switch_set_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="judge_index_set_1" language="c" vlnv="xilinx.com:hls:judge_index_set_1:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_DB_JUDGE_SET_1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_TABLE_JUDGE_SET_1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="COMPLETE_STREAM_IN" mode="read_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="FP32_STREAM_OUT" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="HAMING_STREAM_IN" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="INDEX_STREAM_OUT" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="LOCATE_STREAM_IN" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="COUNT_STREAM_IN" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="FP_DB" addressQualifier="1" id="0" port="M_AXI_DB_JUDGE_SET_1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="hash_table" addressQualifier="1" id="1" port="M_AXI_TABLE_JUDGE_SET_1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="complete_stream_in" addressQualifier="4" id="2" port="COMPLETE_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_in" origUse="variable"/>
          <arg name="fp32_stream_out" addressQualifier="4" id="3" port="FP32_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="fp32_stream_out" origUse="variable"/>
          <arg name="haming_stream_in" addressQualifier="4" id="4" port="HAMING_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="haming_stream_in" origUse="variable"/>
          <arg name="index_stream_out" addressQualifier="4" id="5" port="INDEX_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="index_stream_out" origUse="variable"/>
          <arg name="locate_stream_in" addressQualifier="4" id="6" port="LOCATE_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="locate_stream_in" origUse="variable"/>
          <arg name="count_stream_in" addressQualifier="4" id="7" port="COUNT_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="count_stream_in" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="judge_index_set_1">
            <addrRemap base="0x00010000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="determin" language="c" vlnv="xilinx.com:hls:determin:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_JUDGE_DETERMIN_SET_1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="INDEX_STREAM_IN1" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_OUT1_1" mode="write_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_OUT1_2" mode="write_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_IN1_1" mode="read_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_IN1_2" mode="read_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="judge" addressQualifier="1" id="0" port="M_AXI_JUDGE_DETERMIN_SET_1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="index_stream_in1" addressQualifier="4" id="1" port="INDEX_STREAM_IN1" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="index_stream_in1" origUse="variable"/>
          <arg name="complete_stream_out1_1" addressQualifier="4" id="2" port="COMPLETE_STREAM_OUT1_1" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_out1_1" origUse="variable"/>
          <arg name="complete_stream_out1_2" addressQualifier="4" id="3" port="COMPLETE_STREAM_OUT1_2" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_out1_2" origUse="variable"/>
          <arg name="complete_stream_in1_1" addressQualifier="4" id="4" port="COMPLETE_STREAM_IN1_1" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_in1_1" origUse="variable"/>
          <arg name="complete_stream_in1_2" addressQualifier="4" id="5" port="COMPLETE_STREAM_IN1_2" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_in1_2" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="determin">
            <addrRemap base="0x00020000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="hdis96_set_1" language="c" vlnv="xilinx.com:hls:hdis96_set_1:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="COMPLETE_STREAM_IN" mode="read_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="TOP_STREAM_IN" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="END_STREAM_IN" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="FLAME96_STREAM_IN1" mode="read_only" range="" dataWidth="96" portType="stream" base=""/>
          <port name="FLAME96_STREAM_IN2" mode="read_only" range="" dataWidth="96" portType="stream" base=""/>
          <port name="COUNT_STREAM_OUT" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="LOCATE_STREAM_OUT" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="flag" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="complete_stream_in" addressQualifier="4" id="1" port="COMPLETE_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_in" origUse="variable"/>
          <arg name="top_stream_in" addressQualifier="4" id="2" port="TOP_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="top_stream_in" origUse="variable"/>
          <arg name="end_stream_in" addressQualifier="4" id="3" port="END_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="end_stream_in" origUse="variable"/>
          <arg name="flame96_stream_in1" addressQualifier="4" id="4" port="FLAME96_STREAM_IN1" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;96>, 0, 0, 0>, 0>&amp;" memSize="0x10" origName="flame96_stream_in1" origUse="variable"/>
          <arg name="flame96_stream_in2" addressQualifier="4" id="5" port="FLAME96_STREAM_IN2" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;96>, 0, 0, 0>, 0>&amp;" memSize="0x10" origName="flame96_stream_in2" origUse="variable"/>
          <arg name="count_stream_out" addressQualifier="4" id="6" port="COUNT_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="count_stream_out" origUse="variable"/>
          <arg name="locate_stream_out" addressQualifier="4" id="7" port="LOCATE_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="locate_stream_out" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="hdis96_set_1">
            <addrRemap base="0x00030000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="hid_bound_set_1" language="c" vlnv="xilinx.com:hls:hid_bound_set_1:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_QUERY_HID_SET_1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_POINTER_HID_SET_1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="FLAME_STREAM_OUT" mode="write_only" range="" dataWidth="96" portType="stream" base=""/>
          <port name="TOP_STREAM_OUT_1" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="END_STREAM_OUT_1" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="TOP_STREAM_OUT_2" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="END_STREAM_OUT_2" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_OUT1" mode="write_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_OUT2" mode="write_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_OUT3" mode="write_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_IN" mode="read_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_OUT" mode="write_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="query" addressQualifier="1" id="0" port="M_AXI_QUERY_HID_SET_1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="hash_table_pointer" addressQualifier="1" id="1" port="M_AXI_POINTER_HID_SET_1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="flag" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="flame_stream_out" addressQualifier="4" id="3" port="FLAME_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;96>, 0, 0, 0>, 0>&amp;" memSize="0x10" origName="flame_stream_out" origUse="variable"/>
          <arg name="top_stream_out_1" addressQualifier="4" id="4" port="TOP_STREAM_OUT_1" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="top_stream_out_1" origUse="variable"/>
          <arg name="end_stream_out_1" addressQualifier="4" id="5" port="END_STREAM_OUT_1" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="end_stream_out_1" origUse="variable"/>
          <arg name="top_stream_out_2" addressQualifier="4" id="6" port="TOP_STREAM_OUT_2" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="top_stream_out_2" origUse="variable"/>
          <arg name="end_stream_out_2" addressQualifier="4" id="7" port="END_STREAM_OUT_2" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="end_stream_out_2" origUse="variable"/>
          <arg name="complete_stream_out1" addressQualifier="4" id="8" port="COMPLETE_STREAM_OUT1" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_out1" origUse="variable"/>
          <arg name="complete_stream_out2" addressQualifier="4" id="9" port="COMPLETE_STREAM_OUT2" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_out2" origUse="variable"/>
          <arg name="complete_stream_out3" addressQualifier="4" id="10" port="COMPLETE_STREAM_OUT3" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_out3" origUse="variable"/>
          <arg name="complete_stream_in" addressQualifier="4" id="11" port="COMPLETE_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_in" origUse="variable"/>
          <arg name="complete_stream_out" addressQualifier="4" id="12" port="COMPLETE_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_out" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="hid_bound_set_1">
            <addrRemap base="0x00040000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="hdis4096_set_1" language="c" vlnv="xilinx.com:hls:hdis4096_set_1:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_QUERY_HD4096_SET_1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="COMPLETE_STREAM_IN" mode="read_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="COMPLETE_STREAM_OUT" mode="write_only" range="" dataWidth="1" portType="stream" base=""/>
          <port name="FP32_STREAM_IN" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="HAMING_STREAM_OUT" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="query" addressQualifier="1" id="0" port="M_AXI_QUERY_HD4096_SET_1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="complete_stream_in" addressQualifier="4" id="1" port="COMPLETE_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_in" origUse="variable"/>
          <arg name="complete_stream_out" addressQualifier="4" id="2" port="COMPLETE_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;1>, 0, 0, 0>, 0>&amp;" memSize="0x1" origName="complete_stream_out" origUse="variable"/>
          <arg name="fp32_stream_in" addressQualifier="4" id="3" port="FP32_STREAM_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="fp32_stream_in" origUse="variable"/>
          <arg name="haming_stream_out" addressQualifier="4" id="4" port="HAMING_STREAM_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;32>, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="haming_stream_out" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="hdis4096_set_1">
            <addrRemap base="0x00050000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
