0.7
2020.2
Oct 19 2021
03:16:22
F:/GitHub/ASIC-PYNQ/LAB2/8-3-Encoder-if/prj/8-3-Encoder-if.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/8-3-Encoder-if/rtl/Encoder_if.v,1757322806,verilog,,F:/GitHub/ASIC-PYNQ/LAB2/8-3-Encoder-if/sim/Encoder_if_tb.v,,Encoder_if,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/8-3-Encoder-if/sim/Encoder_if_tb.v,1757322818,verilog,,,,Encoder_if_tb,,,,,,,,
