
Testes1-DS3231.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002da8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002e68  08002e68  00003e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ea0  08002ea0  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ea0  08002ea0  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ea0  08002ea0  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ea0  08002ea0  00003ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ea4  08002ea4  00003ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002ea8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  2000000c  08002eb4  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d0  08002eb4  000040d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b99f  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001edf  00000000  00000000  0000f9d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  000118b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c8  00000000  00000000  00012540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e05  00000000  00000000  00012f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fe5b  00000000  00000000  0002bd0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000915a7  00000000  00000000  0003bb68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cd10f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d10  00000000  00000000  000cd154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000cfe64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002e50 	.word	0x08002e50

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002e50 	.word	0x08002e50

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <bcdToDec>:

extern I2C_HandleTypeDef hi2c1;
extern 	TIME time;

int bcdToDec(uint8_t val)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b084      	sub	sp, #16
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	0002      	movs	r2, r0
 80003fc:	1dfb      	adds	r3, r7, #7
 80003fe:	701a      	strb	r2, [r3, #0]
	uint8_t bin;
	bin=((val & 0xf0)>>4)*10 +(val & 0x0f);
 8000400:	1dfb      	adds	r3, r7, #7
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	091b      	lsrs	r3, r3, #4
 8000406:	b2db      	uxtb	r3, r3
 8000408:	1c1a      	adds	r2, r3, #0
 800040a:	0092      	lsls	r2, r2, #2
 800040c:	18d3      	adds	r3, r2, r3
 800040e:	18db      	adds	r3, r3, r3
 8000410:	b2d9      	uxtb	r1, r3
 8000412:	1dfb      	adds	r3, r7, #7
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	220f      	movs	r2, #15
 8000418:	4013      	ands	r3, r2
 800041a:	b2da      	uxtb	r2, r3
 800041c:	200f      	movs	r0, #15
 800041e:	183b      	adds	r3, r7, r0
 8000420:	188a      	adds	r2, r1, r2
 8000422:	701a      	strb	r2, [r3, #0]
  return (bin);
 8000424:	183b      	adds	r3, r7, r0
 8000426:	781b      	ldrb	r3, [r3, #0]
  //return (int)( (val/16*10) + (val%16) );
}
 8000428:	0018      	movs	r0, r3
 800042a:	46bd      	mov	sp, r7
 800042c:	b004      	add	sp, #16
 800042e:	bd80      	pop	{r7, pc}

08000430 <decToBcd>:


uint8_t decToBcd(int val)
{
 8000430:	b590      	push	{r4, r7, lr}
 8000432:	b085      	sub	sp, #20
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  uint8_t y;
	y = (val/10) <<4;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	210a      	movs	r1, #10
 800043c:	0018      	movs	r0, r3
 800043e:	f7ff feed 	bl	800021c <__divsi3>
 8000442:	0003      	movs	r3, r0
 8000444:	b2da      	uxtb	r2, r3
 8000446:	240f      	movs	r4, #15
 8000448:	193b      	adds	r3, r7, r4
 800044a:	0112      	lsls	r2, r2, #4
 800044c:	701a      	strb	r2, [r3, #0]
	y = y | (val % 10);
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	210a      	movs	r1, #10
 8000452:	0018      	movs	r0, r3
 8000454:	f7ff ffc8 	bl	80003e8 <__aeabi_idivmod>
 8000458:	000b      	movs	r3, r1
 800045a:	b25a      	sxtb	r2, r3
 800045c:	193b      	adds	r3, r7, r4
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	b25b      	sxtb	r3, r3
 8000462:	4313      	orrs	r3, r2
 8000464:	b25a      	sxtb	r2, r3
 8000466:	193b      	adds	r3, r7, r4
 8000468:	701a      	strb	r2, [r3, #0]
	return (y);	
 800046a:	193b      	adds	r3, r7, r4
 800046c:	781b      	ldrb	r3, [r3, #0]
	//return (uint8_t)( (val/10*16) + (val%10) );
}
 800046e:	0018      	movs	r0, r3
 8000470:	46bd      	mov	sp, r7
 8000472:	b005      	add	sp, #20
 8000474:	bd90      	pop	{r4, r7, pc}
	...

08000478 <Set_Time>:


void Set_Time (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 8000478:	b5b0      	push	{r4, r5, r7, lr}
 800047a:	b088      	sub	sp, #32
 800047c:	af04      	add	r7, sp, #16
 800047e:	0005      	movs	r5, r0
 8000480:	000c      	movs	r4, r1
 8000482:	0010      	movs	r0, r2
 8000484:	0019      	movs	r1, r3
 8000486:	1dfb      	adds	r3, r7, #7
 8000488:	1c2a      	adds	r2, r5, #0
 800048a:	701a      	strb	r2, [r3, #0]
 800048c:	1dbb      	adds	r3, r7, #6
 800048e:	1c22      	adds	r2, r4, #0
 8000490:	701a      	strb	r2, [r3, #0]
 8000492:	1d7b      	adds	r3, r7, #5
 8000494:	1c02      	adds	r2, r0, #0
 8000496:	701a      	strb	r2, [r3, #0]
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	1c0a      	adds	r2, r1, #0
 800049c:	701a      	strb	r2, [r3, #0]
	uint8_t set_time[7];
	set_time[0] = decToBcd(sec);
 800049e:	1dfb      	adds	r3, r7, #7
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	0018      	movs	r0, r3
 80004a4:	f7ff ffc4 	bl	8000430 <decToBcd>
 80004a8:	0003      	movs	r3, r0
 80004aa:	001a      	movs	r2, r3
 80004ac:	2408      	movs	r4, #8
 80004ae:	193b      	adds	r3, r7, r4
 80004b0:	701a      	strb	r2, [r3, #0]
	set_time[1] = decToBcd(min);
 80004b2:	1dbb      	adds	r3, r7, #6
 80004b4:	781b      	ldrb	r3, [r3, #0]
 80004b6:	0018      	movs	r0, r3
 80004b8:	f7ff ffba 	bl	8000430 <decToBcd>
 80004bc:	0003      	movs	r3, r0
 80004be:	001a      	movs	r2, r3
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	705a      	strb	r2, [r3, #1]
	set_time[2] = decToBcd(hour);
 80004c4:	1d7b      	adds	r3, r7, #5
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	0018      	movs	r0, r3
 80004ca:	f7ff ffb1 	bl	8000430 <decToBcd>
 80004ce:	0003      	movs	r3, r0
 80004d0:	001a      	movs	r2, r3
 80004d2:	193b      	adds	r3, r7, r4
 80004d4:	709a      	strb	r2, [r3, #2]
	set_time[3] = decToBcd(dow);
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	0018      	movs	r0, r3
 80004dc:	f7ff ffa8 	bl	8000430 <decToBcd>
 80004e0:	0003      	movs	r3, r0
 80004e2:	001a      	movs	r2, r3
 80004e4:	193b      	adds	r3, r7, r4
 80004e6:	70da      	strb	r2, [r3, #3]
	set_time[4] = decToBcd(dom);
 80004e8:	2320      	movs	r3, #32
 80004ea:	18fb      	adds	r3, r7, r3
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	0018      	movs	r0, r3
 80004f0:	f7ff ff9e 	bl	8000430 <decToBcd>
 80004f4:	0003      	movs	r3, r0
 80004f6:	001a      	movs	r2, r3
 80004f8:	193b      	adds	r3, r7, r4
 80004fa:	711a      	strb	r2, [r3, #4]
	set_time[5] = decToBcd(month);
 80004fc:	2324      	movs	r3, #36	@ 0x24
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	0018      	movs	r0, r3
 8000504:	f7ff ff94 	bl	8000430 <decToBcd>
 8000508:	0003      	movs	r3, r0
 800050a:	001a      	movs	r2, r3
 800050c:	193b      	adds	r3, r7, r4
 800050e:	715a      	strb	r2, [r3, #5]
	set_time[6] = decToBcd(year);
 8000510:	2328      	movs	r3, #40	@ 0x28
 8000512:	18fb      	adds	r3, r7, r3
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	0018      	movs	r0, r3
 8000518:	f7ff ff8a 	bl	8000430 <decToBcd>
 800051c:	0003      	movs	r3, r0
 800051e:	001a      	movs	r2, r3
 8000520:	193b      	adds	r3, r7, r4
 8000522:	719a      	strb	r2, [r3, #6]

	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x00, 1, set_time, 7, 1000);
 8000524:	4808      	ldr	r0, [pc, #32]	@ (8000548 <Set_Time+0xd0>)
 8000526:	23fa      	movs	r3, #250	@ 0xfa
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	9302      	str	r3, [sp, #8]
 800052c:	2307      	movs	r3, #7
 800052e:	9301      	str	r3, [sp, #4]
 8000530:	193b      	adds	r3, r7, r4
 8000532:	9300      	str	r3, [sp, #0]
 8000534:	2301      	movs	r3, #1
 8000536:	2200      	movs	r2, #0
 8000538:	21d0      	movs	r1, #208	@ 0xd0
 800053a:	f000 fdf7 	bl	800112c <HAL_I2C_Mem_Write>
	//(para1:which i2c,para2:target add,para3:internal mem add,para4:mem add size,para5:p data,para6:size data,para7:time out)
}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	46bd      	mov	sp, r7
 8000542:	b004      	add	sp, #16
 8000544:	bdb0      	pop	{r4, r5, r7, pc}
 8000546:	46c0      	nop			@ (mov r8, r8)
 8000548:	20000028 	.word	0x20000028

0800054c <Get_Time>:

void Get_Time (uint8_t *Get_Sec , uint8_t *Get_min ,uint8_t *Get_hour,uint8_t *Get_day ,uint8_t *Get_date,uint8_t *Get_month ,uint8_t *Get_year)
{                      //struct use here//
 800054c:	b590      	push	{r4, r7, lr}
 800054e:	b08b      	sub	sp, #44	@ 0x2c
 8000550:	af04      	add	r7, sp, #16
 8000552:	60f8      	str	r0, [r7, #12]
 8000554:	60b9      	str	r1, [r7, #8]
 8000556:	607a      	str	r2, [r7, #4]
 8000558:	603b      	str	r3, [r7, #0]
	uint8_t get_time[7];

	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, 1, get_time, 7, 1000);
 800055a:	4828      	ldr	r0, [pc, #160]	@ (80005fc <Get_Time+0xb0>)
 800055c:	23fa      	movs	r3, #250	@ 0xfa
 800055e:	009b      	lsls	r3, r3, #2
 8000560:	9302      	str	r3, [sp, #8]
 8000562:	2307      	movs	r3, #7
 8000564:	9301      	str	r3, [sp, #4]
 8000566:	2410      	movs	r4, #16
 8000568:	193b      	adds	r3, r7, r4
 800056a:	9300      	str	r3, [sp, #0]
 800056c:	2301      	movs	r3, #1
 800056e:	2200      	movs	r2, #0
 8000570:	21d0      	movs	r1, #208	@ 0xd0
 8000572:	f000 ff09 	bl	8001388 <HAL_I2C_Mem_Read>
	//(para1:which i2c,para2:target add,para3:internal mem add,para4:mem add size,para5:p data,para6:size data,para7:time out)
	*Get_Sec = bcdToDec(get_time[0]);
 8000576:	193b      	adds	r3, r7, r4
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	0018      	movs	r0, r3
 800057c:	f7ff ff3a 	bl	80003f4 <bcdToDec>
 8000580:	0003      	movs	r3, r0
 8000582:	b2da      	uxtb	r2, r3
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	701a      	strb	r2, [r3, #0]
	*Get_min= bcdToDec(get_time[1]);
 8000588:	193b      	adds	r3, r7, r4
 800058a:	785b      	ldrb	r3, [r3, #1]
 800058c:	0018      	movs	r0, r3
 800058e:	f7ff ff31 	bl	80003f4 <bcdToDec>
 8000592:	0003      	movs	r3, r0
 8000594:	b2da      	uxtb	r2, r3
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	701a      	strb	r2, [r3, #0]
	*Get_hour= bcdToDec(get_time[2]);
 800059a:	193b      	adds	r3, r7, r4
 800059c:	789b      	ldrb	r3, [r3, #2]
 800059e:	0018      	movs	r0, r3
 80005a0:	f7ff ff28 	bl	80003f4 <bcdToDec>
 80005a4:	0003      	movs	r3, r0
 80005a6:	b2da      	uxtb	r2, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	701a      	strb	r2, [r3, #0]
	*Get_day= bcdToDec(get_time[3]);
 80005ac:	193b      	adds	r3, r7, r4
 80005ae:	78db      	ldrb	r3, [r3, #3]
 80005b0:	0018      	movs	r0, r3
 80005b2:	f7ff ff1f 	bl	80003f4 <bcdToDec>
 80005b6:	0003      	movs	r3, r0
 80005b8:	b2da      	uxtb	r2, r3
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	701a      	strb	r2, [r3, #0]
	*Get_date= bcdToDec(get_time[4]);
 80005be:	193b      	adds	r3, r7, r4
 80005c0:	791b      	ldrb	r3, [r3, #4]
 80005c2:	0018      	movs	r0, r3
 80005c4:	f7ff ff16 	bl	80003f4 <bcdToDec>
 80005c8:	0003      	movs	r3, r0
 80005ca:	b2da      	uxtb	r2, r3
 80005cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005ce:	701a      	strb	r2, [r3, #0]
	*Get_month= bcdToDec(get_time[5]);
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	795b      	ldrb	r3, [r3, #5]
 80005d4:	0018      	movs	r0, r3
 80005d6:	f7ff ff0d 	bl	80003f4 <bcdToDec>
 80005da:	0003      	movs	r3, r0
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005e0:	701a      	strb	r2, [r3, #0]
	*Get_year= bcdToDec(get_time[6]);
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	799b      	ldrb	r3, [r3, #6]
 80005e6:	0018      	movs	r0, r3
 80005e8:	f7ff ff04 	bl	80003f4 <bcdToDec>
 80005ec:	0003      	movs	r3, r0
 80005ee:	b2da      	uxtb	r2, r3
 80005f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005f2:	701a      	strb	r2, [r3, #0]
	
}  
 80005f4:	46c0      	nop			@ (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	b007      	add	sp, #28
 80005fa:	bd90      	pop	{r4, r7, pc}
 80005fc:	20000028 	.word	0x20000028

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b590      	push	{r4, r7, lr}
 8000602:	b085      	sub	sp, #20
 8000604:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000606:	f000 fa71 	bl	8000aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060a:	f000 f833 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060e:	f000 f8d5 	bl	80007bc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000612:	f000 f893 	bl	800073c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  Set_Time(20, 58, 9, 3, 04, 01, 24);//fourth parameter is not important(100)
 8000616:	2318      	movs	r3, #24
 8000618:	9302      	str	r3, [sp, #8]
 800061a:	2301      	movs	r3, #1
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	2304      	movs	r3, #4
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	2303      	movs	r3, #3
 8000624:	2209      	movs	r2, #9
 8000626:	213a      	movs	r1, #58	@ 0x3a
 8000628:	2014      	movs	r0, #20
 800062a:	f7ff ff25 	bl	8000478 <Set_Time>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Get_Time(&sec,&min,&hour,&day,&date,&month,&year);
 800062e:	4c0a      	ldr	r4, [pc, #40]	@ (8000658 <main+0x58>)
 8000630:	4a0a      	ldr	r2, [pc, #40]	@ (800065c <main+0x5c>)
 8000632:	490b      	ldr	r1, [pc, #44]	@ (8000660 <main+0x60>)
 8000634:	480b      	ldr	r0, [pc, #44]	@ (8000664 <main+0x64>)
 8000636:	4b0c      	ldr	r3, [pc, #48]	@ (8000668 <main+0x68>)
 8000638:	9302      	str	r3, [sp, #8]
 800063a:	4b0c      	ldr	r3, [pc, #48]	@ (800066c <main+0x6c>)
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <main+0x70>)
 8000640:	9300      	str	r3, [sp, #0]
 8000642:	0023      	movs	r3, r4
 8000644:	f7ff ff82 	bl	800054c <Get_Time>
	  HAL_Delay(1000);
 8000648:	23fa      	movs	r3, #250	@ 0xfa
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	0018      	movs	r0, r3
 800064e:	f000 fa7d 	bl	8000b4c <HAL_Delay>
	  Get_Time(&sec,&min,&hour,&day,&date,&month,&year);
 8000652:	46c0      	nop			@ (mov r8, r8)
 8000654:	e7eb      	b.n	800062e <main+0x2e>
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	2000007f 	.word	0x2000007f
 800065c:	2000007e 	.word	0x2000007e
 8000660:	2000007d 	.word	0x2000007d
 8000664:	2000007c 	.word	0x2000007c
 8000668:	20000082 	.word	0x20000082
 800066c:	20000081 	.word	0x20000081
 8000670:	20000080 	.word	0x20000080

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b099      	sub	sp, #100	@ 0x64
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	242c      	movs	r4, #44	@ 0x2c
 800067c:	193b      	adds	r3, r7, r4
 800067e:	0018      	movs	r0, r3
 8000680:	2334      	movs	r3, #52	@ 0x34
 8000682:	001a      	movs	r2, r3
 8000684:	2100      	movs	r1, #0
 8000686:	f002 fbb7 	bl	8002df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068a:	231c      	movs	r3, #28
 800068c:	18fb      	adds	r3, r7, r3
 800068e:	0018      	movs	r0, r3
 8000690:	2310      	movs	r3, #16
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f002 fbaf 	bl	8002df8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800069a:	003b      	movs	r3, r7
 800069c:	0018      	movs	r0, r3
 800069e:	231c      	movs	r3, #28
 80006a0:	001a      	movs	r2, r3
 80006a2:	2100      	movs	r1, #0
 80006a4:	f002 fba8 	bl	8002df8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006a8:	0021      	movs	r1, r4
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2203      	movs	r2, #3
 80006ae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2201      	movs	r2, #1
 80006b4:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2201      	movs	r2, #1
 80006ba:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2210      	movs	r2, #16
 80006c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2202      	movs	r2, #2
 80006c6:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2280      	movs	r2, #128	@ 0x80
 80006cc:	0252      	lsls	r2, r2, #9
 80006ce:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2200      	movs	r2, #0
 80006d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2200      	movs	r2, #0
 80006da:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	0018      	movs	r0, r3
 80006e0:	f001 fb1a 	bl	8001d18 <HAL_RCC_OscConfig>
 80006e4:	1e03      	subs	r3, r0, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006e8:	f000 f8ae 	bl	8000848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ec:	211c      	movs	r1, #28
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2207      	movs	r2, #7
 80006f2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f4:	187b      	adds	r3, r7, r1
 80006f6:	2202      	movs	r2, #2
 80006f8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2100      	movs	r1, #0
 800070a:	0018      	movs	r0, r3
 800070c:	f001 fe8a 	bl	8002424 <HAL_RCC_ClockConfig>
 8000710:	1e03      	subs	r3, r0, #0
 8000712:	d001      	beq.n	8000718 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000714:	f000 f898 	bl	8000848 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000718:	003b      	movs	r3, r7
 800071a:	2220      	movs	r2, #32
 800071c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800071e:	003b      	movs	r3, r7
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000724:	003b      	movs	r3, r7
 8000726:	0018      	movs	r0, r3
 8000728:	f002 f812 	bl	8002750 <HAL_RCCEx_PeriphCLKConfig>
 800072c:	1e03      	subs	r3, r0, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000730:	f000 f88a 	bl	8000848 <Error_Handler>
  }
}
 8000734:	46c0      	nop			@ (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b019      	add	sp, #100	@ 0x64
 800073a:	bd90      	pop	{r4, r7, pc}

0800073c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000740:	4b1b      	ldr	r3, [pc, #108]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000742:	4a1c      	ldr	r2, [pc, #112]	@ (80007b4 <MX_I2C1_Init+0x78>)
 8000744:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000748:	4a1b      	ldr	r2, [pc, #108]	@ (80007b8 <MX_I2C1_Init+0x7c>)
 800074a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800074c:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000752:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000754:	2201      	movs	r2, #1
 8000756:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000758:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800075a:	2200      	movs	r2, #0
 800075c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800075e:	4b14      	ldr	r3, [pc, #80]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000760:	2200      	movs	r2, #0
 8000762:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000764:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000766:	2200      	movs	r2, #0
 8000768:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800076a:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800076c:	2200      	movs	r2, #0
 800076e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000770:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000772:	2200      	movs	r2, #0
 8000774:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000778:	0018      	movs	r0, r3
 800077a:	f000 fc31 	bl	8000fe0 <HAL_I2C_Init>
 800077e:	1e03      	subs	r3, r0, #0
 8000780:	d001      	beq.n	8000786 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000782:	f000 f861 	bl	8000848 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000786:	4b0a      	ldr	r3, [pc, #40]	@ (80007b0 <MX_I2C1_Init+0x74>)
 8000788:	2100      	movs	r1, #0
 800078a:	0018      	movs	r0, r3
 800078c:	f001 fa2c 	bl	8001be8 <HAL_I2CEx_ConfigAnalogFilter>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000794:	f000 f858 	bl	8000848 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <MX_I2C1_Init+0x74>)
 800079a:	2100      	movs	r1, #0
 800079c:	0018      	movs	r0, r3
 800079e:	f001 fa6f 	bl	8001c80 <HAL_I2CEx_ConfigDigitalFilter>
 80007a2:	1e03      	subs	r3, r0, #0
 80007a4:	d001      	beq.n	80007aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007a6:	f000 f84f 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007aa:	46c0      	nop			@ (mov r8, r8)
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20000028 	.word	0x20000028
 80007b4:	40005400 	.word	0x40005400
 80007b8:	00201d2b 	.word	0x00201d2b

080007bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007c2:	4b17      	ldr	r3, [pc, #92]	@ (8000820 <MX_GPIO_Init+0x64>)
 80007c4:	695a      	ldr	r2, [r3, #20]
 80007c6:	4b16      	ldr	r3, [pc, #88]	@ (8000820 <MX_GPIO_Init+0x64>)
 80007c8:	2180      	movs	r1, #128	@ 0x80
 80007ca:	03c9      	lsls	r1, r1, #15
 80007cc:	430a      	orrs	r2, r1
 80007ce:	615a      	str	r2, [r3, #20]
 80007d0:	4b13      	ldr	r3, [pc, #76]	@ (8000820 <MX_GPIO_Init+0x64>)
 80007d2:	695a      	ldr	r2, [r3, #20]
 80007d4:	2380      	movs	r3, #128	@ 0x80
 80007d6:	03db      	lsls	r3, r3, #15
 80007d8:	4013      	ands	r3, r2
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <MX_GPIO_Init+0x64>)
 80007e0:	695a      	ldr	r2, [r3, #20]
 80007e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000820 <MX_GPIO_Init+0x64>)
 80007e4:	2180      	movs	r1, #128	@ 0x80
 80007e6:	0289      	lsls	r1, r1, #10
 80007e8:	430a      	orrs	r2, r1
 80007ea:	615a      	str	r2, [r3, #20]
 80007ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <MX_GPIO_Init+0x64>)
 80007ee:	695a      	ldr	r2, [r3, #20]
 80007f0:	2380      	movs	r3, #128	@ 0x80
 80007f2:	029b      	lsls	r3, r3, #10
 80007f4:	4013      	ands	r3, r2
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fa:	4b09      	ldr	r3, [pc, #36]	@ (8000820 <MX_GPIO_Init+0x64>)
 80007fc:	695a      	ldr	r2, [r3, #20]
 80007fe:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <MX_GPIO_Init+0x64>)
 8000800:	2180      	movs	r1, #128	@ 0x80
 8000802:	02c9      	lsls	r1, r1, #11
 8000804:	430a      	orrs	r2, r1
 8000806:	615a      	str	r2, [r3, #20]
 8000808:	4b05      	ldr	r3, [pc, #20]	@ (8000820 <MX_GPIO_Init+0x64>)
 800080a:	695a      	ldr	r2, [r3, #20]
 800080c:	2380      	movs	r3, #128	@ 0x80
 800080e:	02db      	lsls	r3, r3, #11
 8000810:	4013      	ands	r3, r2
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	46bd      	mov	sp, r7
 800081a:	b004      	add	sp, #16
 800081c:	bd80      	pop	{r7, pc}
 800081e:	46c0      	nop			@ (mov r8, r8)
 8000820:	40021000 	.word	0x40021000

08000824 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a04      	ldr	r2, [pc, #16]	@ (8000844 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d101      	bne.n	800083a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000836:	f000 f96d 	bl	8000b14 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	b002      	add	sp, #8
 8000840:	bd80      	pop	{r7, pc}
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	40012c00 	.word	0x40012c00

08000848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800084c:	b672      	cpsid	i
}
 800084e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	e7fd      	b.n	8000850 <Error_Handler+0x8>

08000854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085a:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <HAL_MspInit+0x44>)
 800085c:	699a      	ldr	r2, [r3, #24]
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <HAL_MspInit+0x44>)
 8000860:	2101      	movs	r1, #1
 8000862:	430a      	orrs	r2, r1
 8000864:	619a      	str	r2, [r3, #24]
 8000866:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <HAL_MspInit+0x44>)
 8000868:	699b      	ldr	r3, [r3, #24]
 800086a:	2201      	movs	r2, #1
 800086c:	4013      	ands	r3, r2
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <HAL_MspInit+0x44>)
 8000874:	69da      	ldr	r2, [r3, #28]
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <HAL_MspInit+0x44>)
 8000878:	2180      	movs	r1, #128	@ 0x80
 800087a:	0549      	lsls	r1, r1, #21
 800087c:	430a      	orrs	r2, r1
 800087e:	61da      	str	r2, [r3, #28]
 8000880:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <HAL_MspInit+0x44>)
 8000882:	69da      	ldr	r2, [r3, #28]
 8000884:	2380      	movs	r3, #128	@ 0x80
 8000886:	055b      	lsls	r3, r3, #21
 8000888:	4013      	ands	r3, r2
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	46bd      	mov	sp, r7
 8000892:	b002      	add	sp, #8
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	40021000 	.word	0x40021000

0800089c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800089c:	b590      	push	{r4, r7, lr}
 800089e:	b08b      	sub	sp, #44	@ 0x2c
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a4:	2414      	movs	r4, #20
 80008a6:	193b      	adds	r3, r7, r4
 80008a8:	0018      	movs	r0, r3
 80008aa:	2314      	movs	r3, #20
 80008ac:	001a      	movs	r2, r3
 80008ae:	2100      	movs	r1, #0
 80008b0:	f002 faa2 	bl	8002df8 <memset>
  if(hi2c->Instance==I2C1)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a1c      	ldr	r2, [pc, #112]	@ (800092c <HAL_I2C_MspInit+0x90>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d132      	bne.n	8000924 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008be:	4b1c      	ldr	r3, [pc, #112]	@ (8000930 <HAL_I2C_MspInit+0x94>)
 80008c0:	695a      	ldr	r2, [r3, #20]
 80008c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000930 <HAL_I2C_MspInit+0x94>)
 80008c4:	2180      	movs	r1, #128	@ 0x80
 80008c6:	02c9      	lsls	r1, r1, #11
 80008c8:	430a      	orrs	r2, r1
 80008ca:	615a      	str	r2, [r3, #20]
 80008cc:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <HAL_I2C_MspInit+0x94>)
 80008ce:	695a      	ldr	r2, [r3, #20]
 80008d0:	2380      	movs	r3, #128	@ 0x80
 80008d2:	02db      	lsls	r3, r3, #11
 80008d4:	4013      	ands	r3, r2
 80008d6:	613b      	str	r3, [r7, #16]
 80008d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	22c0      	movs	r2, #192	@ 0xc0
 80008de:	0092      	lsls	r2, r2, #2
 80008e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008e2:	0021      	movs	r1, r4
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2212      	movs	r2, #18
 80008e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	2203      	movs	r2, #3
 80008f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	2201      	movs	r2, #1
 80008fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fc:	187b      	adds	r3, r7, r1
 80008fe:	4a0d      	ldr	r2, [pc, #52]	@ (8000934 <HAL_I2C_MspInit+0x98>)
 8000900:	0019      	movs	r1, r3
 8000902:	0010      	movs	r0, r2
 8000904:	f000 f9f4 	bl	8000cf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <HAL_I2C_MspInit+0x94>)
 800090a:	69da      	ldr	r2, [r3, #28]
 800090c:	4b08      	ldr	r3, [pc, #32]	@ (8000930 <HAL_I2C_MspInit+0x94>)
 800090e:	2180      	movs	r1, #128	@ 0x80
 8000910:	0389      	lsls	r1, r1, #14
 8000912:	430a      	orrs	r2, r1
 8000914:	61da      	str	r2, [r3, #28]
 8000916:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <HAL_I2C_MspInit+0x94>)
 8000918:	69da      	ldr	r2, [r3, #28]
 800091a:	2380      	movs	r3, #128	@ 0x80
 800091c:	039b      	lsls	r3, r3, #14
 800091e:	4013      	ands	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b00b      	add	sp, #44	@ 0x2c
 800092a:	bd90      	pop	{r4, r7, pc}
 800092c:	40005400 	.word	0x40005400
 8000930:	40021000 	.word	0x40021000
 8000934:	48000400 	.word	0x48000400

08000938 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000938:	b5b0      	push	{r4, r5, r7, lr}
 800093a:	b08c      	sub	sp, #48	@ 0x30
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000940:	2300      	movs	r3, #0
 8000942:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t              uwPrescalerValue = 0U;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000948:	4b38      	ldr	r3, [pc, #224]	@ (8000a2c <HAL_InitTick+0xf4>)
 800094a:	699a      	ldr	r2, [r3, #24]
 800094c:	4b37      	ldr	r3, [pc, #220]	@ (8000a2c <HAL_InitTick+0xf4>)
 800094e:	2180      	movs	r1, #128	@ 0x80
 8000950:	0109      	lsls	r1, r1, #4
 8000952:	430a      	orrs	r2, r1
 8000954:	619a      	str	r2, [r3, #24]
 8000956:	4b35      	ldr	r3, [pc, #212]	@ (8000a2c <HAL_InitTick+0xf4>)
 8000958:	699a      	ldr	r2, [r3, #24]
 800095a:	2380      	movs	r3, #128	@ 0x80
 800095c:	011b      	lsls	r3, r3, #4
 800095e:	4013      	ands	r3, r2
 8000960:	60bb      	str	r3, [r7, #8]
 8000962:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000964:	230c      	movs	r3, #12
 8000966:	18fa      	adds	r2, r7, r3
 8000968:	2410      	movs	r4, #16
 800096a:	193b      	adds	r3, r7, r4
 800096c:	0011      	movs	r1, r2
 800096e:	0018      	movs	r0, r3
 8000970:	f001 fec4 	bl	80026fc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000974:	193b      	adds	r3, r7, r4
 8000976:	68db      	ldr	r3, [r3, #12]
 8000978:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800097a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800097c:	2b00      	cmp	r3, #0
 800097e:	d104      	bne.n	800098a <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000980:	f001 fea6 	bl	80026d0 <HAL_RCC_GetPCLK1Freq>
 8000984:	0003      	movs	r3, r0
 8000986:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000988:	e004      	b.n	8000994 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800098a:	f001 fea1 	bl	80026d0 <HAL_RCC_GetPCLK1Freq>
 800098e:	0003      	movs	r3, r0
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000996:	4926      	ldr	r1, [pc, #152]	@ (8000a30 <HAL_InitTick+0xf8>)
 8000998:	0018      	movs	r0, r3
 800099a:	f7ff fbb5 	bl	8000108 <__udivsi3>
 800099e:	0003      	movs	r3, r0
 80009a0:	3b01      	subs	r3, #1
 80009a2:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009a4:	4b23      	ldr	r3, [pc, #140]	@ (8000a34 <HAL_InitTick+0xfc>)
 80009a6:	4a24      	ldr	r2, [pc, #144]	@ (8000a38 <HAL_InitTick+0x100>)
 80009a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009aa:	4b22      	ldr	r3, [pc, #136]	@ (8000a34 <HAL_InitTick+0xfc>)
 80009ac:	4a23      	ldr	r2, [pc, #140]	@ (8000a3c <HAL_InitTick+0x104>)
 80009ae:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009b0:	4b20      	ldr	r3, [pc, #128]	@ (8000a34 <HAL_InitTick+0xfc>)
 80009b2:	6a3a      	ldr	r2, [r7, #32]
 80009b4:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 80009b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a34 <HAL_InitTick+0xfc>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a34 <HAL_InitTick+0xfc>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a34 <HAL_InitTick+0xfc>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80009c8:	252b      	movs	r5, #43	@ 0x2b
 80009ca:	197c      	adds	r4, r7, r5
 80009cc:	4b19      	ldr	r3, [pc, #100]	@ (8000a34 <HAL_InitTick+0xfc>)
 80009ce:	0018      	movs	r0, r3
 80009d0:	f001 ffbc 	bl	800294c <HAL_TIM_Base_Init>
 80009d4:	0003      	movs	r3, r0
 80009d6:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80009d8:	197b      	adds	r3, r7, r5
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d11e      	bne.n	8000a1e <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80009e0:	197c      	adds	r4, r7, r5
 80009e2:	4b14      	ldr	r3, [pc, #80]	@ (8000a34 <HAL_InitTick+0xfc>)
 80009e4:	0018      	movs	r0, r3
 80009e6:	f002 f809 	bl	80029fc <HAL_TIM_Base_Start_IT>
 80009ea:	0003      	movs	r3, r0
 80009ec:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80009ee:	197b      	adds	r3, r7, r5
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d113      	bne.n	8000a1e <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80009f6:	200d      	movs	r0, #13
 80009f8:	f000 f969 	bl	8000cce <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b03      	cmp	r3, #3
 8000a00:	d809      	bhi.n	8000a16 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	2200      	movs	r2, #0
 8000a06:	0019      	movs	r1, r3
 8000a08:	200d      	movs	r0, #13
 8000a0a:	f000 f94b 	bl	8000ca4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <HAL_InitTick+0x108>)
 8000a10:	687a      	ldr	r2, [r7, #4]
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	e003      	b.n	8000a1e <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000a16:	232b      	movs	r3, #43	@ 0x2b
 8000a18:	18fb      	adds	r3, r7, r3
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000a1e:	232b      	movs	r3, #43	@ 0x2b
 8000a20:	18fb      	adds	r3, r7, r3
 8000a22:	781b      	ldrb	r3, [r3, #0]
}
 8000a24:	0018      	movs	r0, r3
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b00c      	add	sp, #48	@ 0x30
 8000a2a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	000f4240 	.word	0x000f4240
 8000a34:	20000084 	.word	0x20000084
 8000a38:	40012c00 	.word	0x40012c00
 8000a3c:	000003e7 	.word	0x000003e7
 8000a40:	20000004 	.word	0x20000004

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a48:	46c0      	nop			@ (mov r8, r8)
 8000a4a:	e7fd      	b.n	8000a48 <NMI_Handler+0x4>

08000a4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a50:	46c0      	nop			@ (mov r8, r8)
 8000a52:	e7fd      	b.n	8000a50 <HardFault_Handler+0x4>

08000a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a58:	46c0      	nop			@ (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a6c:	46c0      	nop			@ (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a78:	4b03      	ldr	r3, [pc, #12]	@ (8000a88 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f002 f810 	bl	8002aa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000a80:	46c0      	nop			@ (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	20000084 	.word	0x20000084

08000a8c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a90:	46c0      	nop			@ (mov r8, r8)
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a98:	480d      	ldr	r0, [pc, #52]	@ (8000ad0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a9a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a9c:	f7ff fff6 	bl	8000a8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa0:	480c      	ldr	r0, [pc, #48]	@ (8000ad4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aa2:	490d      	ldr	r1, [pc, #52]	@ (8000ad8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8000adc <LoopForever+0xe>)
  movs r3, #0
 8000aa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa8:	e002      	b.n	8000ab0 <LoopCopyDataInit>

08000aaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aae:	3304      	adds	r3, #4

08000ab0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab4:	d3f9      	bcc.n	8000aaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ab8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ae4 <LoopForever+0x16>)
  movs r3, #0
 8000aba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000abc:	e001      	b.n	8000ac2 <LoopFillZerobss>

08000abe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000abe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac0:	3204      	adds	r2, #4

08000ac2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac4:	d3fb      	bcc.n	8000abe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ac6:	f002 f99f 	bl	8002e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000aca:	f7ff fd99 	bl	8000600 <main>

08000ace <LoopForever>:

LoopForever:
    b LoopForever
 8000ace:	e7fe      	b.n	8000ace <LoopForever>
  ldr   r0, =_estack
 8000ad0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ad8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000adc:	08002ea8 	.word	0x08002ea8
  ldr r2, =_sbss
 8000ae0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ae4:	200000d0 	.word	0x200000d0

08000ae8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ae8:	e7fe      	b.n	8000ae8 <ADC1_COMP_IRQHandler>
	...

08000aec <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000af0:	4b07      	ldr	r3, [pc, #28]	@ (8000b10 <HAL_Init+0x24>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <HAL_Init+0x24>)
 8000af6:	2110      	movs	r1, #16
 8000af8:	430a      	orrs	r2, r1
 8000afa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000afc:	2003      	movs	r0, #3
 8000afe:	f7ff ff1b 	bl	8000938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b02:	f7ff fea7 	bl	8000854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b06:	2300      	movs	r3, #0
}
 8000b08:	0018      	movs	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
 8000b10:	40022000 	.word	0x40022000

08000b14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <HAL_IncTick+0x1c>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	001a      	movs	r2, r3
 8000b1e:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <HAL_IncTick+0x20>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	18d2      	adds	r2, r2, r3
 8000b24:	4b03      	ldr	r3, [pc, #12]	@ (8000b34 <HAL_IncTick+0x20>)
 8000b26:	601a      	str	r2, [r3, #0]
}
 8000b28:	46c0      	nop			@ (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	20000008 	.word	0x20000008
 8000b34:	200000cc 	.word	0x200000cc

08000b38 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b3c:	4b02      	ldr	r3, [pc, #8]	@ (8000b48 <HAL_GetTick+0x10>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
}
 8000b40:	0018      	movs	r0, r3
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	200000cc 	.word	0x200000cc

08000b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b54:	f7ff fff0 	bl	8000b38 <HAL_GetTick>
 8000b58:	0003      	movs	r3, r0
 8000b5a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	3301      	adds	r3, #1
 8000b64:	d005      	beq.n	8000b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b66:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <HAL_Delay+0x44>)
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	001a      	movs	r2, r3
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	189b      	adds	r3, r3, r2
 8000b70:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b72:	46c0      	nop			@ (mov r8, r8)
 8000b74:	f7ff ffe0 	bl	8000b38 <HAL_GetTick>
 8000b78:	0002      	movs	r2, r0
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d8f7      	bhi.n	8000b74 <HAL_Delay+0x28>
  {
  }
}
 8000b84:	46c0      	nop			@ (mov r8, r8)
 8000b86:	46c0      	nop			@ (mov r8, r8)
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b004      	add	sp, #16
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	46c0      	nop			@ (mov r8, r8)
 8000b90:	20000008 	.word	0x20000008

08000b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	0002      	movs	r2, r0
 8000b9c:	1dfb      	adds	r3, r7, #7
 8000b9e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ba0:	1dfb      	adds	r3, r7, #7
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ba6:	d809      	bhi.n	8000bbc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ba8:	1dfb      	adds	r3, r7, #7
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	001a      	movs	r2, r3
 8000bae:	231f      	movs	r3, #31
 8000bb0:	401a      	ands	r2, r3
 8000bb2:	4b04      	ldr	r3, [pc, #16]	@ (8000bc4 <__NVIC_EnableIRQ+0x30>)
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	4091      	lsls	r1, r2
 8000bb8:	000a      	movs	r2, r1
 8000bba:	601a      	str	r2, [r3, #0]
  }
}
 8000bbc:	46c0      	nop			@ (mov r8, r8)
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	b002      	add	sp, #8
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	e000e100 	.word	0xe000e100

08000bc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	0002      	movs	r2, r0
 8000bd0:	6039      	str	r1, [r7, #0]
 8000bd2:	1dfb      	adds	r3, r7, #7
 8000bd4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bdc:	d828      	bhi.n	8000c30 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bde:	4a2f      	ldr	r2, [pc, #188]	@ (8000c9c <__NVIC_SetPriority+0xd4>)
 8000be0:	1dfb      	adds	r3, r7, #7
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	b25b      	sxtb	r3, r3
 8000be6:	089b      	lsrs	r3, r3, #2
 8000be8:	33c0      	adds	r3, #192	@ 0xc0
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	589b      	ldr	r3, [r3, r2]
 8000bee:	1dfa      	adds	r2, r7, #7
 8000bf0:	7812      	ldrb	r2, [r2, #0]
 8000bf2:	0011      	movs	r1, r2
 8000bf4:	2203      	movs	r2, #3
 8000bf6:	400a      	ands	r2, r1
 8000bf8:	00d2      	lsls	r2, r2, #3
 8000bfa:	21ff      	movs	r1, #255	@ 0xff
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	000a      	movs	r2, r1
 8000c00:	43d2      	mvns	r2, r2
 8000c02:	401a      	ands	r2, r3
 8000c04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	019b      	lsls	r3, r3, #6
 8000c0a:	22ff      	movs	r2, #255	@ 0xff
 8000c0c:	401a      	ands	r2, r3
 8000c0e:	1dfb      	adds	r3, r7, #7
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	0018      	movs	r0, r3
 8000c14:	2303      	movs	r3, #3
 8000c16:	4003      	ands	r3, r0
 8000c18:	00db      	lsls	r3, r3, #3
 8000c1a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c1c:	481f      	ldr	r0, [pc, #124]	@ (8000c9c <__NVIC_SetPriority+0xd4>)
 8000c1e:	1dfb      	adds	r3, r7, #7
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	b25b      	sxtb	r3, r3
 8000c24:	089b      	lsrs	r3, r3, #2
 8000c26:	430a      	orrs	r2, r1
 8000c28:	33c0      	adds	r3, #192	@ 0xc0
 8000c2a:	009b      	lsls	r3, r3, #2
 8000c2c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c2e:	e031      	b.n	8000c94 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c30:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca0 <__NVIC_SetPriority+0xd8>)
 8000c32:	1dfb      	adds	r3, r7, #7
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	0019      	movs	r1, r3
 8000c38:	230f      	movs	r3, #15
 8000c3a:	400b      	ands	r3, r1
 8000c3c:	3b08      	subs	r3, #8
 8000c3e:	089b      	lsrs	r3, r3, #2
 8000c40:	3306      	adds	r3, #6
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	18d3      	adds	r3, r2, r3
 8000c46:	3304      	adds	r3, #4
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	1dfa      	adds	r2, r7, #7
 8000c4c:	7812      	ldrb	r2, [r2, #0]
 8000c4e:	0011      	movs	r1, r2
 8000c50:	2203      	movs	r2, #3
 8000c52:	400a      	ands	r2, r1
 8000c54:	00d2      	lsls	r2, r2, #3
 8000c56:	21ff      	movs	r1, #255	@ 0xff
 8000c58:	4091      	lsls	r1, r2
 8000c5a:	000a      	movs	r2, r1
 8000c5c:	43d2      	mvns	r2, r2
 8000c5e:	401a      	ands	r2, r3
 8000c60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	019b      	lsls	r3, r3, #6
 8000c66:	22ff      	movs	r2, #255	@ 0xff
 8000c68:	401a      	ands	r2, r3
 8000c6a:	1dfb      	adds	r3, r7, #7
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	0018      	movs	r0, r3
 8000c70:	2303      	movs	r3, #3
 8000c72:	4003      	ands	r3, r0
 8000c74:	00db      	lsls	r3, r3, #3
 8000c76:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c78:	4809      	ldr	r0, [pc, #36]	@ (8000ca0 <__NVIC_SetPriority+0xd8>)
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	001c      	movs	r4, r3
 8000c80:	230f      	movs	r3, #15
 8000c82:	4023      	ands	r3, r4
 8000c84:	3b08      	subs	r3, #8
 8000c86:	089b      	lsrs	r3, r3, #2
 8000c88:	430a      	orrs	r2, r1
 8000c8a:	3306      	adds	r3, #6
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	18c3      	adds	r3, r0, r3
 8000c90:	3304      	adds	r3, #4
 8000c92:	601a      	str	r2, [r3, #0]
}
 8000c94:	46c0      	nop			@ (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	b003      	add	sp, #12
 8000c9a:	bd90      	pop	{r4, r7, pc}
 8000c9c:	e000e100 	.word	0xe000e100
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60b9      	str	r1, [r7, #8]
 8000cac:	607a      	str	r2, [r7, #4]
 8000cae:	210f      	movs	r1, #15
 8000cb0:	187b      	adds	r3, r7, r1
 8000cb2:	1c02      	adds	r2, r0, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	0011      	movs	r1, r2
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f7ff ff81 	bl	8000bc8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	b004      	add	sp, #16
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	0002      	movs	r2, r0
 8000cd6:	1dfb      	adds	r3, r7, #7
 8000cd8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	b25b      	sxtb	r3, r3
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f7ff ff57 	bl	8000b94 <__NVIC_EnableIRQ>
}
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b002      	add	sp, #8
 8000cec:	bd80      	pop	{r7, pc}
	...

08000cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cfe:	e155      	b.n	8000fac <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2101      	movs	r1, #1
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	4091      	lsls	r1, r2
 8000d0a:	000a      	movs	r2, r1
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d100      	bne.n	8000d18 <HAL_GPIO_Init+0x28>
 8000d16:	e146      	b.n	8000fa6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	2203      	movs	r2, #3
 8000d1e:	4013      	ands	r3, r2
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d005      	beq.n	8000d30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	2203      	movs	r2, #3
 8000d2a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d130      	bne.n	8000d92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	409a      	lsls	r2, r3
 8000d3e:	0013      	movs	r3, r2
 8000d40:	43da      	mvns	r2, r3
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	4013      	ands	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	68da      	ldr	r2, [r3, #12]
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	409a      	lsls	r2, r3
 8000d52:	0013      	movs	r3, r2
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d66:	2201      	movs	r2, #1
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	0013      	movs	r3, r2
 8000d6e:	43da      	mvns	r2, r3
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	4013      	ands	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	091b      	lsrs	r3, r3, #4
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	401a      	ands	r2, r3
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	409a      	lsls	r2, r3
 8000d84:	0013      	movs	r3, r2
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	2203      	movs	r2, #3
 8000d98:	4013      	ands	r3, r2
 8000d9a:	2b03      	cmp	r3, #3
 8000d9c:	d017      	beq.n	8000dce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	2203      	movs	r2, #3
 8000daa:	409a      	lsls	r2, r3
 8000dac:	0013      	movs	r3, r2
 8000dae:	43da      	mvns	r2, r3
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	4013      	ands	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	689a      	ldr	r2, [r3, #8]
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	409a      	lsls	r2, r3
 8000dc0:	0013      	movs	r3, r2
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	2203      	movs	r2, #3
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d123      	bne.n	8000e22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	08da      	lsrs	r2, r3, #3
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	3208      	adds	r2, #8
 8000de2:	0092      	lsls	r2, r2, #2
 8000de4:	58d3      	ldr	r3, [r2, r3]
 8000de6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	2207      	movs	r2, #7
 8000dec:	4013      	ands	r3, r2
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	220f      	movs	r2, #15
 8000df2:	409a      	lsls	r2, r3
 8000df4:	0013      	movs	r3, r2
 8000df6:	43da      	mvns	r2, r3
 8000df8:	693b      	ldr	r3, [r7, #16]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	691a      	ldr	r2, [r3, #16]
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	2107      	movs	r1, #7
 8000e06:	400b      	ands	r3, r1
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	409a      	lsls	r2, r3
 8000e0c:	0013      	movs	r3, r2
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	08da      	lsrs	r2, r3, #3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3208      	adds	r2, #8
 8000e1c:	0092      	lsls	r2, r2, #2
 8000e1e:	6939      	ldr	r1, [r7, #16]
 8000e20:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	409a      	lsls	r2, r3
 8000e30:	0013      	movs	r3, r2
 8000e32:	43da      	mvns	r2, r3
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	4013      	ands	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	2203      	movs	r2, #3
 8000e40:	401a      	ands	r2, r3
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	409a      	lsls	r2, r3
 8000e48:	0013      	movs	r3, r2
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685a      	ldr	r2, [r3, #4]
 8000e5a:	23c0      	movs	r3, #192	@ 0xc0
 8000e5c:	029b      	lsls	r3, r3, #10
 8000e5e:	4013      	ands	r3, r2
 8000e60:	d100      	bne.n	8000e64 <HAL_GPIO_Init+0x174>
 8000e62:	e0a0      	b.n	8000fa6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e64:	4b57      	ldr	r3, [pc, #348]	@ (8000fc4 <HAL_GPIO_Init+0x2d4>)
 8000e66:	699a      	ldr	r2, [r3, #24]
 8000e68:	4b56      	ldr	r3, [pc, #344]	@ (8000fc4 <HAL_GPIO_Init+0x2d4>)
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	619a      	str	r2, [r3, #24]
 8000e70:	4b54      	ldr	r3, [pc, #336]	@ (8000fc4 <HAL_GPIO_Init+0x2d4>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	2201      	movs	r2, #1
 8000e76:	4013      	ands	r3, r2
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e7c:	4a52      	ldr	r2, [pc, #328]	@ (8000fc8 <HAL_GPIO_Init+0x2d8>)
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	089b      	lsrs	r3, r3, #2
 8000e82:	3302      	adds	r3, #2
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	589b      	ldr	r3, [r3, r2]
 8000e88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	4013      	ands	r3, r2
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	220f      	movs	r2, #15
 8000e94:	409a      	lsls	r2, r3
 8000e96:	0013      	movs	r3, r2
 8000e98:	43da      	mvns	r2, r3
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ea0:	687a      	ldr	r2, [r7, #4]
 8000ea2:	2390      	movs	r3, #144	@ 0x90
 8000ea4:	05db      	lsls	r3, r3, #23
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d019      	beq.n	8000ede <HAL_GPIO_Init+0x1ee>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4a47      	ldr	r2, [pc, #284]	@ (8000fcc <HAL_GPIO_Init+0x2dc>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d013      	beq.n	8000eda <HAL_GPIO_Init+0x1ea>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a46      	ldr	r2, [pc, #280]	@ (8000fd0 <HAL_GPIO_Init+0x2e0>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d00d      	beq.n	8000ed6 <HAL_GPIO_Init+0x1e6>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a45      	ldr	r2, [pc, #276]	@ (8000fd4 <HAL_GPIO_Init+0x2e4>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d007      	beq.n	8000ed2 <HAL_GPIO_Init+0x1e2>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a44      	ldr	r2, [pc, #272]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d101      	bne.n	8000ece <HAL_GPIO_Init+0x1de>
 8000eca:	2304      	movs	r3, #4
 8000ecc:	e008      	b.n	8000ee0 <HAL_GPIO_Init+0x1f0>
 8000ece:	2305      	movs	r3, #5
 8000ed0:	e006      	b.n	8000ee0 <HAL_GPIO_Init+0x1f0>
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	e004      	b.n	8000ee0 <HAL_GPIO_Init+0x1f0>
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	e002      	b.n	8000ee0 <HAL_GPIO_Init+0x1f0>
 8000eda:	2301      	movs	r3, #1
 8000edc:	e000      	b.n	8000ee0 <HAL_GPIO_Init+0x1f0>
 8000ede:	2300      	movs	r3, #0
 8000ee0:	697a      	ldr	r2, [r7, #20]
 8000ee2:	2103      	movs	r1, #3
 8000ee4:	400a      	ands	r2, r1
 8000ee6:	0092      	lsls	r2, r2, #2
 8000ee8:	4093      	lsls	r3, r2
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ef0:	4935      	ldr	r1, [pc, #212]	@ (8000fc8 <HAL_GPIO_Init+0x2d8>)
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	089b      	lsrs	r3, r3, #2
 8000ef6:	3302      	adds	r3, #2
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000efe:	4b37      	ldr	r3, [pc, #220]	@ (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	43da      	mvns	r2, r3
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685a      	ldr	r2, [r3, #4]
 8000f12:	2380      	movs	r3, #128	@ 0x80
 8000f14:	035b      	lsls	r3, r3, #13
 8000f16:	4013      	ands	r3, r2
 8000f18:	d003      	beq.n	8000f22 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f22:	4b2e      	ldr	r3, [pc, #184]	@ (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f28:	4b2c      	ldr	r3, [pc, #176]	@ (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	43da      	mvns	r2, r3
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685a      	ldr	r2, [r3, #4]
 8000f3c:	2380      	movs	r3, #128	@ 0x80
 8000f3e:	039b      	lsls	r3, r3, #14
 8000f40:	4013      	ands	r3, r2
 8000f42:	d003      	beq.n	8000f4c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f4c:	4b23      	ldr	r3, [pc, #140]	@ (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000f52:	4b22      	ldr	r3, [pc, #136]	@ (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	43da      	mvns	r2, r3
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685a      	ldr	r2, [r3, #4]
 8000f66:	2380      	movs	r3, #128	@ 0x80
 8000f68:	029b      	lsls	r3, r3, #10
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d003      	beq.n	8000f76 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f76:	4b19      	ldr	r3, [pc, #100]	@ (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000f7c:	4b17      	ldr	r3, [pc, #92]	@ (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	43da      	mvns	r2, r3
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	2380      	movs	r3, #128	@ 0x80
 8000f92:	025b      	lsls	r3, r3, #9
 8000f94:	4013      	ands	r3, r2
 8000f96:	d003      	beq.n	8000fa0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	40da      	lsrs	r2, r3
 8000fb4:	1e13      	subs	r3, r2, #0
 8000fb6:	d000      	beq.n	8000fba <HAL_GPIO_Init+0x2ca>
 8000fb8:	e6a2      	b.n	8000d00 <HAL_GPIO_Init+0x10>
  } 
}
 8000fba:	46c0      	nop			@ (mov r8, r8)
 8000fbc:	46c0      	nop			@ (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	b006      	add	sp, #24
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	40010000 	.word	0x40010000
 8000fcc:	48000400 	.word	0x48000400
 8000fd0:	48000800 	.word	0x48000800
 8000fd4:	48000c00 	.word	0x48000c00
 8000fd8:	48001000 	.word	0x48001000
 8000fdc:	40010400 	.word	0x40010400

08000fe0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d101      	bne.n	8000ff2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e08f      	b.n	8001112 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2241      	movs	r2, #65	@ 0x41
 8000ff6:	5c9b      	ldrb	r3, [r3, r2]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d107      	bne.n	800100e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2240      	movs	r2, #64	@ 0x40
 8001002:	2100      	movs	r1, #0
 8001004:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	0018      	movs	r0, r3
 800100a:	f7ff fc47 	bl	800089c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2241      	movs	r2, #65	@ 0x41
 8001012:	2124      	movs	r1, #36	@ 0x24
 8001014:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2101      	movs	r1, #1
 8001022:	438a      	bics	r2, r1
 8001024:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	493b      	ldr	r1, [pc, #236]	@ (800111c <HAL_I2C_Init+0x13c>)
 8001030:	400a      	ands	r2, r1
 8001032:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	689a      	ldr	r2, [r3, #8]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4938      	ldr	r1, [pc, #224]	@ (8001120 <HAL_I2C_Init+0x140>)
 8001040:	400a      	ands	r2, r1
 8001042:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d108      	bne.n	800105e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689a      	ldr	r2, [r3, #8]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2180      	movs	r1, #128	@ 0x80
 8001056:	0209      	lsls	r1, r1, #8
 8001058:	430a      	orrs	r2, r1
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	e007      	b.n	800106e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	689a      	ldr	r2, [r3, #8]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2184      	movs	r1, #132	@ 0x84
 8001068:	0209      	lsls	r1, r1, #8
 800106a:	430a      	orrs	r2, r1
 800106c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	2b02      	cmp	r3, #2
 8001074:	d109      	bne.n	800108a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	685a      	ldr	r2, [r3, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2180      	movs	r1, #128	@ 0x80
 8001082:	0109      	lsls	r1, r1, #4
 8001084:	430a      	orrs	r2, r1
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	e007      	b.n	800109a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	685a      	ldr	r2, [r3, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4923      	ldr	r1, [pc, #140]	@ (8001124 <HAL_I2C_Init+0x144>)
 8001096:	400a      	ands	r2, r1
 8001098:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	685a      	ldr	r2, [r3, #4]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4920      	ldr	r1, [pc, #128]	@ (8001128 <HAL_I2C_Init+0x148>)
 80010a6:	430a      	orrs	r2, r1
 80010a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	68da      	ldr	r2, [r3, #12]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	491a      	ldr	r1, [pc, #104]	@ (8001120 <HAL_I2C_Init+0x140>)
 80010b6:	400a      	ands	r2, r1
 80010b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	691a      	ldr	r2, [r3, #16]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	431a      	orrs	r2, r3
 80010c4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	699b      	ldr	r3, [r3, #24]
 80010ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	430a      	orrs	r2, r1
 80010d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	69d9      	ldr	r1, [r3, #28]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a1a      	ldr	r2, [r3, #32]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	430a      	orrs	r2, r1
 80010e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2101      	movs	r1, #1
 80010f0:	430a      	orrs	r2, r1
 80010f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2241      	movs	r2, #65	@ 0x41
 80010fe:	2120      	movs	r1, #32
 8001100:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2242      	movs	r2, #66	@ 0x42
 800110c:	2100      	movs	r1, #0
 800110e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	0018      	movs	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	b002      	add	sp, #8
 8001118:	bd80      	pop	{r7, pc}
 800111a:	46c0      	nop			@ (mov r8, r8)
 800111c:	f0ffffff 	.word	0xf0ffffff
 8001120:	ffff7fff 	.word	0xffff7fff
 8001124:	fffff7ff 	.word	0xfffff7ff
 8001128:	02008000 	.word	0x02008000

0800112c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800112c:	b590      	push	{r4, r7, lr}
 800112e:	b089      	sub	sp, #36	@ 0x24
 8001130:	af02      	add	r7, sp, #8
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	000c      	movs	r4, r1
 8001136:	0010      	movs	r0, r2
 8001138:	0019      	movs	r1, r3
 800113a:	230a      	movs	r3, #10
 800113c:	18fb      	adds	r3, r7, r3
 800113e:	1c22      	adds	r2, r4, #0
 8001140:	801a      	strh	r2, [r3, #0]
 8001142:	2308      	movs	r3, #8
 8001144:	18fb      	adds	r3, r7, r3
 8001146:	1c02      	adds	r2, r0, #0
 8001148:	801a      	strh	r2, [r3, #0]
 800114a:	1dbb      	adds	r3, r7, #6
 800114c:	1c0a      	adds	r2, r1, #0
 800114e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2241      	movs	r2, #65	@ 0x41
 8001154:	5c9b      	ldrb	r3, [r3, r2]
 8001156:	b2db      	uxtb	r3, r3
 8001158:	2b20      	cmp	r3, #32
 800115a:	d000      	beq.n	800115e <HAL_I2C_Mem_Write+0x32>
 800115c:	e10c      	b.n	8001378 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800115e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001160:	2b00      	cmp	r3, #0
 8001162:	d004      	beq.n	800116e <HAL_I2C_Mem_Write+0x42>
 8001164:	232c      	movs	r3, #44	@ 0x2c
 8001166:	18fb      	adds	r3, r7, r3
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d105      	bne.n	800117a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	2280      	movs	r2, #128	@ 0x80
 8001172:	0092      	lsls	r2, r2, #2
 8001174:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e0ff      	b.n	800137a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2240      	movs	r2, #64	@ 0x40
 800117e:	5c9b      	ldrb	r3, [r3, r2]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d101      	bne.n	8001188 <HAL_I2C_Mem_Write+0x5c>
 8001184:	2302      	movs	r3, #2
 8001186:	e0f8      	b.n	800137a <HAL_I2C_Mem_Write+0x24e>
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	2240      	movs	r2, #64	@ 0x40
 800118c:	2101      	movs	r1, #1
 800118e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001190:	f7ff fcd2 	bl	8000b38 <HAL_GetTick>
 8001194:	0003      	movs	r3, r0
 8001196:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001198:	2380      	movs	r3, #128	@ 0x80
 800119a:	0219      	lsls	r1, r3, #8
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2319      	movs	r3, #25
 80011a4:	2201      	movs	r2, #1
 80011a6:	f000 fb0b 	bl	80017c0 <I2C_WaitOnFlagUntilTimeout>
 80011aa:	1e03      	subs	r3, r0, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e0e3      	b.n	800137a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2241      	movs	r2, #65	@ 0x41
 80011b6:	2121      	movs	r1, #33	@ 0x21
 80011b8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2242      	movs	r2, #66	@ 0x42
 80011be:	2140      	movs	r1, #64	@ 0x40
 80011c0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2200      	movs	r2, #0
 80011c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	222c      	movs	r2, #44	@ 0x2c
 80011d2:	18ba      	adds	r2, r7, r2
 80011d4:	8812      	ldrh	r2, [r2, #0]
 80011d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	2200      	movs	r2, #0
 80011dc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80011de:	1dbb      	adds	r3, r7, #6
 80011e0:	881c      	ldrh	r4, [r3, #0]
 80011e2:	2308      	movs	r3, #8
 80011e4:	18fb      	adds	r3, r7, r3
 80011e6:	881a      	ldrh	r2, [r3, #0]
 80011e8:	230a      	movs	r3, #10
 80011ea:	18fb      	adds	r3, r7, r3
 80011ec:	8819      	ldrh	r1, [r3, #0]
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	9301      	str	r3, [sp, #4]
 80011f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	0023      	movs	r3, r4
 80011fa:	f000 f9f9 	bl	80015f0 <I2C_RequestMemoryWrite>
 80011fe:	1e03      	subs	r3, r0, #0
 8001200:	d005      	beq.n	800120e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2240      	movs	r2, #64	@ 0x40
 8001206:	2100      	movs	r1, #0
 8001208:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e0b5      	b.n	800137a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001212:	b29b      	uxth	r3, r3
 8001214:	2bff      	cmp	r3, #255	@ 0xff
 8001216:	d911      	bls.n	800123c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	22ff      	movs	r2, #255	@ 0xff
 800121c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001222:	b2da      	uxtb	r2, r3
 8001224:	2380      	movs	r3, #128	@ 0x80
 8001226:	045c      	lsls	r4, r3, #17
 8001228:	230a      	movs	r3, #10
 800122a:	18fb      	adds	r3, r7, r3
 800122c:	8819      	ldrh	r1, [r3, #0]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	2300      	movs	r3, #0
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	0023      	movs	r3, r4
 8001236:	f000 fc9d 	bl	8001b74 <I2C_TransferConfig>
 800123a:	e012      	b.n	8001262 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001240:	b29a      	uxth	r2, r3
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800124a:	b2da      	uxtb	r2, r3
 800124c:	2380      	movs	r3, #128	@ 0x80
 800124e:	049c      	lsls	r4, r3, #18
 8001250:	230a      	movs	r3, #10
 8001252:	18fb      	adds	r3, r7, r3
 8001254:	8819      	ldrh	r1, [r3, #0]
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	2300      	movs	r3, #0
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	0023      	movs	r3, r4
 800125e:	f000 fc89 	bl	8001b74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	0018      	movs	r0, r3
 800126a:	f000 fb01 	bl	8001870 <I2C_WaitOnTXISFlagUntilTimeout>
 800126e:	1e03      	subs	r3, r0, #0
 8001270:	d001      	beq.n	8001276 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e081      	b.n	800137a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127a:	781a      	ldrb	r2, [r3, #0]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001286:	1c5a      	adds	r2, r3, #1
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001290:	b29b      	uxth	r3, r3
 8001292:	3b01      	subs	r3, #1
 8001294:	b29a      	uxth	r2, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800129e:	3b01      	subs	r3, #1
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d03a      	beq.n	8001326 <HAL_I2C_Mem_Write+0x1fa>
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d136      	bne.n	8001326 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80012b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012ba:	68f8      	ldr	r0, [r7, #12]
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	0013      	movs	r3, r2
 80012c2:	2200      	movs	r2, #0
 80012c4:	2180      	movs	r1, #128	@ 0x80
 80012c6:	f000 fa7b 	bl	80017c0 <I2C_WaitOnFlagUntilTimeout>
 80012ca:	1e03      	subs	r3, r0, #0
 80012cc:	d001      	beq.n	80012d2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e053      	b.n	800137a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	2bff      	cmp	r3, #255	@ 0xff
 80012da:	d911      	bls.n	8001300 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	22ff      	movs	r2, #255	@ 0xff
 80012e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	2380      	movs	r3, #128	@ 0x80
 80012ea:	045c      	lsls	r4, r3, #17
 80012ec:	230a      	movs	r3, #10
 80012ee:	18fb      	adds	r3, r7, r3
 80012f0:	8819      	ldrh	r1, [r3, #0]
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	2300      	movs	r3, #0
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	0023      	movs	r3, r4
 80012fa:	f000 fc3b 	bl	8001b74 <I2C_TransferConfig>
 80012fe:	e012      	b.n	8001326 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001304:	b29a      	uxth	r2, r3
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800130e:	b2da      	uxtb	r2, r3
 8001310:	2380      	movs	r3, #128	@ 0x80
 8001312:	049c      	lsls	r4, r3, #18
 8001314:	230a      	movs	r3, #10
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	8819      	ldrh	r1, [r3, #0]
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	2300      	movs	r3, #0
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	0023      	movs	r3, r4
 8001322:	f000 fc27 	bl	8001b74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800132a:	b29b      	uxth	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d198      	bne.n	8001262 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001330:	697a      	ldr	r2, [r7, #20]
 8001332:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	0018      	movs	r0, r3
 8001338:	f000 fae0 	bl	80018fc <I2C_WaitOnSTOPFlagUntilTimeout>
 800133c:	1e03      	subs	r3, r0, #0
 800133e:	d001      	beq.n	8001344 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e01a      	b.n	800137a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2220      	movs	r2, #32
 800134a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	490b      	ldr	r1, [pc, #44]	@ (8001384 <HAL_I2C_Mem_Write+0x258>)
 8001358:	400a      	ands	r2, r1
 800135a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2241      	movs	r2, #65	@ 0x41
 8001360:	2120      	movs	r1, #32
 8001362:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2242      	movs	r2, #66	@ 0x42
 8001368:	2100      	movs	r1, #0
 800136a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2240      	movs	r2, #64	@ 0x40
 8001370:	2100      	movs	r1, #0
 8001372:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001374:	2300      	movs	r3, #0
 8001376:	e000      	b.n	800137a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001378:	2302      	movs	r3, #2
  }
}
 800137a:	0018      	movs	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	b007      	add	sp, #28
 8001380:	bd90      	pop	{r4, r7, pc}
 8001382:	46c0      	nop			@ (mov r8, r8)
 8001384:	fe00e800 	.word	0xfe00e800

08001388 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b089      	sub	sp, #36	@ 0x24
 800138c:	af02      	add	r7, sp, #8
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	000c      	movs	r4, r1
 8001392:	0010      	movs	r0, r2
 8001394:	0019      	movs	r1, r3
 8001396:	230a      	movs	r3, #10
 8001398:	18fb      	adds	r3, r7, r3
 800139a:	1c22      	adds	r2, r4, #0
 800139c:	801a      	strh	r2, [r3, #0]
 800139e:	2308      	movs	r3, #8
 80013a0:	18fb      	adds	r3, r7, r3
 80013a2:	1c02      	adds	r2, r0, #0
 80013a4:	801a      	strh	r2, [r3, #0]
 80013a6:	1dbb      	adds	r3, r7, #6
 80013a8:	1c0a      	adds	r2, r1, #0
 80013aa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2241      	movs	r2, #65	@ 0x41
 80013b0:	5c9b      	ldrb	r3, [r3, r2]
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	2b20      	cmp	r3, #32
 80013b6:	d000      	beq.n	80013ba <HAL_I2C_Mem_Read+0x32>
 80013b8:	e110      	b.n	80015dc <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80013ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d004      	beq.n	80013ca <HAL_I2C_Mem_Read+0x42>
 80013c0:	232c      	movs	r3, #44	@ 0x2c
 80013c2:	18fb      	adds	r3, r7, r3
 80013c4:	881b      	ldrh	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d105      	bne.n	80013d6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	2280      	movs	r2, #128	@ 0x80
 80013ce:	0092      	lsls	r2, r2, #2
 80013d0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e103      	b.n	80015de <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2240      	movs	r2, #64	@ 0x40
 80013da:	5c9b      	ldrb	r3, [r3, r2]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d101      	bne.n	80013e4 <HAL_I2C_Mem_Read+0x5c>
 80013e0:	2302      	movs	r3, #2
 80013e2:	e0fc      	b.n	80015de <HAL_I2C_Mem_Read+0x256>
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2240      	movs	r2, #64	@ 0x40
 80013e8:	2101      	movs	r1, #1
 80013ea:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80013ec:	f7ff fba4 	bl	8000b38 <HAL_GetTick>
 80013f0:	0003      	movs	r3, r0
 80013f2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	0219      	lsls	r1, r3, #8
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2319      	movs	r3, #25
 8001400:	2201      	movs	r2, #1
 8001402:	f000 f9dd 	bl	80017c0 <I2C_WaitOnFlagUntilTimeout>
 8001406:	1e03      	subs	r3, r0, #0
 8001408:	d001      	beq.n	800140e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e0e7      	b.n	80015de <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2241      	movs	r2, #65	@ 0x41
 8001412:	2122      	movs	r1, #34	@ 0x22
 8001414:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	2242      	movs	r2, #66	@ 0x42
 800141a:	2140      	movs	r1, #64	@ 0x40
 800141c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	2200      	movs	r2, #0
 8001422:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001428:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	222c      	movs	r2, #44	@ 0x2c
 800142e:	18ba      	adds	r2, r7, r2
 8001430:	8812      	ldrh	r2, [r2, #0]
 8001432:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2200      	movs	r2, #0
 8001438:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800143a:	1dbb      	adds	r3, r7, #6
 800143c:	881c      	ldrh	r4, [r3, #0]
 800143e:	2308      	movs	r3, #8
 8001440:	18fb      	adds	r3, r7, r3
 8001442:	881a      	ldrh	r2, [r3, #0]
 8001444:	230a      	movs	r3, #10
 8001446:	18fb      	adds	r3, r7, r3
 8001448:	8819      	ldrh	r1, [r3, #0]
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	0023      	movs	r3, r4
 8001456:	f000 f92f 	bl	80016b8 <I2C_RequestMemoryRead>
 800145a:	1e03      	subs	r3, r0, #0
 800145c:	d005      	beq.n	800146a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	2240      	movs	r2, #64	@ 0x40
 8001462:	2100      	movs	r1, #0
 8001464:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e0b9      	b.n	80015de <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800146e:	b29b      	uxth	r3, r3
 8001470:	2bff      	cmp	r3, #255	@ 0xff
 8001472:	d911      	bls.n	8001498 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2201      	movs	r2, #1
 8001478:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800147e:	b2da      	uxtb	r2, r3
 8001480:	2380      	movs	r3, #128	@ 0x80
 8001482:	045c      	lsls	r4, r3, #17
 8001484:	230a      	movs	r3, #10
 8001486:	18fb      	adds	r3, r7, r3
 8001488:	8819      	ldrh	r1, [r3, #0]
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	4b56      	ldr	r3, [pc, #344]	@ (80015e8 <HAL_I2C_Mem_Read+0x260>)
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	0023      	movs	r3, r4
 8001492:	f000 fb6f 	bl	8001b74 <I2C_TransferConfig>
 8001496:	e012      	b.n	80014be <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800149c:	b29a      	uxth	r2, r3
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	049c      	lsls	r4, r3, #18
 80014ac:	230a      	movs	r3, #10
 80014ae:	18fb      	adds	r3, r7, r3
 80014b0:	8819      	ldrh	r1, [r3, #0]
 80014b2:	68f8      	ldr	r0, [r7, #12]
 80014b4:	4b4c      	ldr	r3, [pc, #304]	@ (80015e8 <HAL_I2C_Mem_Read+0x260>)
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	0023      	movs	r3, r4
 80014ba:	f000 fb5b 	bl	8001b74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80014be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014c0:	68f8      	ldr	r0, [r7, #12]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	0013      	movs	r3, r2
 80014c8:	2200      	movs	r2, #0
 80014ca:	2104      	movs	r1, #4
 80014cc:	f000 f978 	bl	80017c0 <I2C_WaitOnFlagUntilTimeout>
 80014d0:	1e03      	subs	r3, r0, #0
 80014d2:	d001      	beq.n	80014d8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e082      	b.n	80015de <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e2:	b2d2      	uxtb	r2, r2
 80014e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ea:	1c5a      	adds	r2, r3, #1
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014f4:	3b01      	subs	r3, #1
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001500:	b29b      	uxth	r3, r3
 8001502:	3b01      	subs	r3, #1
 8001504:	b29a      	uxth	r2, r3
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800150e:	b29b      	uxth	r3, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	d03a      	beq.n	800158a <HAL_I2C_Mem_Read+0x202>
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001518:	2b00      	cmp	r3, #0
 800151a:	d136      	bne.n	800158a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800151c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800151e:	68f8      	ldr	r0, [r7, #12]
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	0013      	movs	r3, r2
 8001526:	2200      	movs	r2, #0
 8001528:	2180      	movs	r1, #128	@ 0x80
 800152a:	f000 f949 	bl	80017c0 <I2C_WaitOnFlagUntilTimeout>
 800152e:	1e03      	subs	r3, r0, #0
 8001530:	d001      	beq.n	8001536 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e053      	b.n	80015de <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800153a:	b29b      	uxth	r3, r3
 800153c:	2bff      	cmp	r3, #255	@ 0xff
 800153e:	d911      	bls.n	8001564 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2201      	movs	r2, #1
 8001544:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800154a:	b2da      	uxtb	r2, r3
 800154c:	2380      	movs	r3, #128	@ 0x80
 800154e:	045c      	lsls	r4, r3, #17
 8001550:	230a      	movs	r3, #10
 8001552:	18fb      	adds	r3, r7, r3
 8001554:	8819      	ldrh	r1, [r3, #0]
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	2300      	movs	r3, #0
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	0023      	movs	r3, r4
 800155e:	f000 fb09 	bl	8001b74 <I2C_TransferConfig>
 8001562:	e012      	b.n	800158a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001568:	b29a      	uxth	r2, r3
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001572:	b2da      	uxtb	r2, r3
 8001574:	2380      	movs	r3, #128	@ 0x80
 8001576:	049c      	lsls	r4, r3, #18
 8001578:	230a      	movs	r3, #10
 800157a:	18fb      	adds	r3, r7, r3
 800157c:	8819      	ldrh	r1, [r3, #0]
 800157e:	68f8      	ldr	r0, [r7, #12]
 8001580:	2300      	movs	r3, #0
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	0023      	movs	r3, r4
 8001586:	f000 faf5 	bl	8001b74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800158e:	b29b      	uxth	r3, r3
 8001590:	2b00      	cmp	r3, #0
 8001592:	d194      	bne.n	80014be <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	0018      	movs	r0, r3
 800159c:	f000 f9ae 	bl	80018fc <I2C_WaitOnSTOPFlagUntilTimeout>
 80015a0:	1e03      	subs	r3, r0, #0
 80015a2:	d001      	beq.n	80015a8 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e01a      	b.n	80015de <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2220      	movs	r2, #32
 80015ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	685a      	ldr	r2, [r3, #4]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	490c      	ldr	r1, [pc, #48]	@ (80015ec <HAL_I2C_Mem_Read+0x264>)
 80015bc:	400a      	ands	r2, r1
 80015be:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2241      	movs	r2, #65	@ 0x41
 80015c4:	2120      	movs	r1, #32
 80015c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2242      	movs	r2, #66	@ 0x42
 80015cc:	2100      	movs	r1, #0
 80015ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2240      	movs	r2, #64	@ 0x40
 80015d4:	2100      	movs	r1, #0
 80015d6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80015d8:	2300      	movs	r3, #0
 80015da:	e000      	b.n	80015de <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80015dc:	2302      	movs	r3, #2
  }
}
 80015de:	0018      	movs	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	b007      	add	sp, #28
 80015e4:	bd90      	pop	{r4, r7, pc}
 80015e6:	46c0      	nop			@ (mov r8, r8)
 80015e8:	80002400 	.word	0x80002400
 80015ec:	fe00e800 	.word	0xfe00e800

080015f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80015f0:	b5b0      	push	{r4, r5, r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af02      	add	r7, sp, #8
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	000c      	movs	r4, r1
 80015fa:	0010      	movs	r0, r2
 80015fc:	0019      	movs	r1, r3
 80015fe:	250a      	movs	r5, #10
 8001600:	197b      	adds	r3, r7, r5
 8001602:	1c22      	adds	r2, r4, #0
 8001604:	801a      	strh	r2, [r3, #0]
 8001606:	2308      	movs	r3, #8
 8001608:	18fb      	adds	r3, r7, r3
 800160a:	1c02      	adds	r2, r0, #0
 800160c:	801a      	strh	r2, [r3, #0]
 800160e:	1dbb      	adds	r3, r7, #6
 8001610:	1c0a      	adds	r2, r1, #0
 8001612:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001614:	1dbb      	adds	r3, r7, #6
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	b2da      	uxtb	r2, r3
 800161a:	2380      	movs	r3, #128	@ 0x80
 800161c:	045c      	lsls	r4, r3, #17
 800161e:	197b      	adds	r3, r7, r5
 8001620:	8819      	ldrh	r1, [r3, #0]
 8001622:	68f8      	ldr	r0, [r7, #12]
 8001624:	4b23      	ldr	r3, [pc, #140]	@ (80016b4 <I2C_RequestMemoryWrite+0xc4>)
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	0023      	movs	r3, r4
 800162a:	f000 faa3 	bl	8001b74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800162e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001630:	6a39      	ldr	r1, [r7, #32]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	0018      	movs	r0, r3
 8001636:	f000 f91b 	bl	8001870 <I2C_WaitOnTXISFlagUntilTimeout>
 800163a:	1e03      	subs	r3, r0, #0
 800163c:	d001      	beq.n	8001642 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e033      	b.n	80016aa <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001642:	1dbb      	adds	r3, r7, #6
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d107      	bne.n	800165a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800164a:	2308      	movs	r3, #8
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	881b      	ldrh	r3, [r3, #0]
 8001650:	b2da      	uxtb	r2, r3
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	629a      	str	r2, [r3, #40]	@ 0x28
 8001658:	e019      	b.n	800168e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800165a:	2308      	movs	r3, #8
 800165c:	18fb      	adds	r3, r7, r3
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	0a1b      	lsrs	r3, r3, #8
 8001662:	b29b      	uxth	r3, r3
 8001664:	b2da      	uxtb	r2, r3
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800166c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800166e:	6a39      	ldr	r1, [r7, #32]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	0018      	movs	r0, r3
 8001674:	f000 f8fc 	bl	8001870 <I2C_WaitOnTXISFlagUntilTimeout>
 8001678:	1e03      	subs	r3, r0, #0
 800167a:	d001      	beq.n	8001680 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e014      	b.n	80016aa <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001680:	2308      	movs	r3, #8
 8001682:	18fb      	adds	r3, r7, r3
 8001684:	881b      	ldrh	r3, [r3, #0]
 8001686:	b2da      	uxtb	r2, r3
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800168e:	6a3a      	ldr	r2, [r7, #32]
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	0013      	movs	r3, r2
 8001698:	2200      	movs	r2, #0
 800169a:	2180      	movs	r1, #128	@ 0x80
 800169c:	f000 f890 	bl	80017c0 <I2C_WaitOnFlagUntilTimeout>
 80016a0:	1e03      	subs	r3, r0, #0
 80016a2:	d001      	beq.n	80016a8 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e000      	b.n	80016aa <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	0018      	movs	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	b004      	add	sp, #16
 80016b0:	bdb0      	pop	{r4, r5, r7, pc}
 80016b2:	46c0      	nop			@ (mov r8, r8)
 80016b4:	80002000 	.word	0x80002000

080016b8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80016b8:	b5b0      	push	{r4, r5, r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af02      	add	r7, sp, #8
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	000c      	movs	r4, r1
 80016c2:	0010      	movs	r0, r2
 80016c4:	0019      	movs	r1, r3
 80016c6:	250a      	movs	r5, #10
 80016c8:	197b      	adds	r3, r7, r5
 80016ca:	1c22      	adds	r2, r4, #0
 80016cc:	801a      	strh	r2, [r3, #0]
 80016ce:	2308      	movs	r3, #8
 80016d0:	18fb      	adds	r3, r7, r3
 80016d2:	1c02      	adds	r2, r0, #0
 80016d4:	801a      	strh	r2, [r3, #0]
 80016d6:	1dbb      	adds	r3, r7, #6
 80016d8:	1c0a      	adds	r2, r1, #0
 80016da:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80016dc:	1dbb      	adds	r3, r7, #6
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	197b      	adds	r3, r7, r5
 80016e4:	8819      	ldrh	r1, [r3, #0]
 80016e6:	68f8      	ldr	r0, [r7, #12]
 80016e8:	4b23      	ldr	r3, [pc, #140]	@ (8001778 <I2C_RequestMemoryRead+0xc0>)
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	2300      	movs	r3, #0
 80016ee:	f000 fa41 	bl	8001b74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016f4:	6a39      	ldr	r1, [r7, #32]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	0018      	movs	r0, r3
 80016fa:	f000 f8b9 	bl	8001870 <I2C_WaitOnTXISFlagUntilTimeout>
 80016fe:	1e03      	subs	r3, r0, #0
 8001700:	d001      	beq.n	8001706 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e033      	b.n	800176e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001706:	1dbb      	adds	r3, r7, #6
 8001708:	881b      	ldrh	r3, [r3, #0]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d107      	bne.n	800171e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800170e:	2308      	movs	r3, #8
 8001710:	18fb      	adds	r3, r7, r3
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	629a      	str	r2, [r3, #40]	@ 0x28
 800171c:	e019      	b.n	8001752 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800171e:	2308      	movs	r3, #8
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	b29b      	uxth	r3, r3
 8001728:	b2da      	uxtb	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001732:	6a39      	ldr	r1, [r7, #32]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	0018      	movs	r0, r3
 8001738:	f000 f89a 	bl	8001870 <I2C_WaitOnTXISFlagUntilTimeout>
 800173c:	1e03      	subs	r3, r0, #0
 800173e:	d001      	beq.n	8001744 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e014      	b.n	800176e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001744:	2308      	movs	r3, #8
 8001746:	18fb      	adds	r3, r7, r3
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	b2da      	uxtb	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001752:	6a3a      	ldr	r2, [r7, #32]
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	0013      	movs	r3, r2
 800175c:	2200      	movs	r2, #0
 800175e:	2140      	movs	r1, #64	@ 0x40
 8001760:	f000 f82e 	bl	80017c0 <I2C_WaitOnFlagUntilTimeout>
 8001764:	1e03      	subs	r3, r0, #0
 8001766:	d001      	beq.n	800176c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e000      	b.n	800176e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800176c:	2300      	movs	r3, #0
}
 800176e:	0018      	movs	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	b004      	add	sp, #16
 8001774:	bdb0      	pop	{r4, r5, r7, pc}
 8001776:	46c0      	nop			@ (mov r8, r8)
 8001778:	80002000 	.word	0x80002000

0800177c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	2202      	movs	r2, #2
 800178c:	4013      	ands	r3, r2
 800178e:	2b02      	cmp	r3, #2
 8001790:	d103      	bne.n	800179a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2200      	movs	r2, #0
 8001798:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2201      	movs	r2, #1
 80017a2:	4013      	ands	r3, r2
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d007      	beq.n	80017b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	699a      	ldr	r2, [r3, #24]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2101      	movs	r1, #1
 80017b4:	430a      	orrs	r2, r1
 80017b6:	619a      	str	r2, [r3, #24]
  }
}
 80017b8:	46c0      	nop			@ (mov r8, r8)
 80017ba:	46bd      	mov	sp, r7
 80017bc:	b002      	add	sp, #8
 80017be:	bd80      	pop	{r7, pc}

080017c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	603b      	str	r3, [r7, #0]
 80017cc:	1dfb      	adds	r3, r7, #7
 80017ce:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017d0:	e03a      	b.n	8001848 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	6839      	ldr	r1, [r7, #0]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	0018      	movs	r0, r3
 80017da:	f000 f8d3 	bl	8001984 <I2C_IsErrorOccurred>
 80017de:	1e03      	subs	r3, r0, #0
 80017e0:	d001      	beq.n	80017e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e040      	b.n	8001868 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	3301      	adds	r3, #1
 80017ea:	d02d      	beq.n	8001848 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017ec:	f7ff f9a4 	bl	8000b38 <HAL_GetTick>
 80017f0:	0002      	movs	r2, r0
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d302      	bcc.n	8001802 <I2C_WaitOnFlagUntilTimeout+0x42>
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d122      	bne.n	8001848 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	68ba      	ldr	r2, [r7, #8]
 800180a:	4013      	ands	r3, r2
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	425a      	negs	r2, r3
 8001812:	4153      	adcs	r3, r2
 8001814:	b2db      	uxtb	r3, r3
 8001816:	001a      	movs	r2, r3
 8001818:	1dfb      	adds	r3, r7, #7
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	d113      	bne.n	8001848 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001824:	2220      	movs	r2, #32
 8001826:	431a      	orrs	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2241      	movs	r2, #65	@ 0x41
 8001830:	2120      	movs	r1, #32
 8001832:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2242      	movs	r2, #66	@ 0x42
 8001838:	2100      	movs	r1, #0
 800183a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2240      	movs	r2, #64	@ 0x40
 8001840:	2100      	movs	r1, #0
 8001842:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e00f      	b.n	8001868 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	4013      	ands	r3, r2
 8001852:	68ba      	ldr	r2, [r7, #8]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	425a      	negs	r2, r3
 8001858:	4153      	adcs	r3, r2
 800185a:	b2db      	uxtb	r3, r3
 800185c:	001a      	movs	r2, r3
 800185e:	1dfb      	adds	r3, r7, #7
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	d0b5      	beq.n	80017d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	0018      	movs	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	b004      	add	sp, #16
 800186e:	bd80      	pop	{r7, pc}

08001870 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800187c:	e032      	b.n	80018e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	68b9      	ldr	r1, [r7, #8]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	0018      	movs	r0, r3
 8001886:	f000 f87d 	bl	8001984 <I2C_IsErrorOccurred>
 800188a:	1e03      	subs	r3, r0, #0
 800188c:	d001      	beq.n	8001892 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e030      	b.n	80018f4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	3301      	adds	r3, #1
 8001896:	d025      	beq.n	80018e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001898:	f7ff f94e 	bl	8000b38 <HAL_GetTick>
 800189c:	0002      	movs	r2, r0
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	68ba      	ldr	r2, [r7, #8]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d302      	bcc.n	80018ae <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d11a      	bne.n	80018e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	2202      	movs	r2, #2
 80018b6:	4013      	ands	r3, r2
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d013      	beq.n	80018e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c0:	2220      	movs	r2, #32
 80018c2:	431a      	orrs	r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2241      	movs	r2, #65	@ 0x41
 80018cc:	2120      	movs	r1, #32
 80018ce:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2242      	movs	r2, #66	@ 0x42
 80018d4:	2100      	movs	r1, #0
 80018d6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2240      	movs	r2, #64	@ 0x40
 80018dc:	2100      	movs	r1, #0
 80018de:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e007      	b.n	80018f4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	2202      	movs	r2, #2
 80018ec:	4013      	ands	r3, r2
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d1c5      	bne.n	800187e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b004      	add	sp, #16
 80018fa:	bd80      	pop	{r7, pc}

080018fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001908:	e02f      	b.n	800196a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	68b9      	ldr	r1, [r7, #8]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	0018      	movs	r0, r3
 8001912:	f000 f837 	bl	8001984 <I2C_IsErrorOccurred>
 8001916:	1e03      	subs	r3, r0, #0
 8001918:	d001      	beq.n	800191e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e02d      	b.n	800197a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800191e:	f7ff f90b 	bl	8000b38 <HAL_GetTick>
 8001922:	0002      	movs	r2, r0
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	68ba      	ldr	r2, [r7, #8]
 800192a:	429a      	cmp	r2, r3
 800192c:	d302      	bcc.n	8001934 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d11a      	bne.n	800196a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	2220      	movs	r2, #32
 800193c:	4013      	ands	r3, r2
 800193e:	2b20      	cmp	r3, #32
 8001940:	d013      	beq.n	800196a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001946:	2220      	movs	r2, #32
 8001948:	431a      	orrs	r2, r3
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2241      	movs	r2, #65	@ 0x41
 8001952:	2120      	movs	r1, #32
 8001954:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2242      	movs	r2, #66	@ 0x42
 800195a:	2100      	movs	r1, #0
 800195c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2240      	movs	r2, #64	@ 0x40
 8001962:	2100      	movs	r1, #0
 8001964:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e007      	b.n	800197a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	2220      	movs	r2, #32
 8001972:	4013      	ands	r3, r2
 8001974:	2b20      	cmp	r3, #32
 8001976:	d1c8      	bne.n	800190a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	0018      	movs	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	b004      	add	sp, #16
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08a      	sub	sp, #40	@ 0x28
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001990:	2327      	movs	r3, #39	@ 0x27
 8001992:	18fb      	adds	r3, r7, r3
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	2210      	movs	r2, #16
 80019ac:	4013      	ands	r3, r2
 80019ae:	d100      	bne.n	80019b2 <I2C_IsErrorOccurred+0x2e>
 80019b0:	e079      	b.n	8001aa6 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2210      	movs	r2, #16
 80019b8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80019ba:	e057      	b.n	8001a6c <I2C_IsErrorOccurred+0xe8>
 80019bc:	2227      	movs	r2, #39	@ 0x27
 80019be:	18bb      	adds	r3, r7, r2
 80019c0:	18ba      	adds	r2, r7, r2
 80019c2:	7812      	ldrb	r2, [r2, #0]
 80019c4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	3301      	adds	r3, #1
 80019ca:	d04f      	beq.n	8001a6c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80019cc:	f7ff f8b4 	bl	8000b38 <HAL_GetTick>
 80019d0:	0002      	movs	r2, r0
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	68ba      	ldr	r2, [r7, #8]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d302      	bcc.n	80019e2 <I2C_IsErrorOccurred+0x5e>
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d144      	bne.n	8001a6c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	2380      	movs	r3, #128	@ 0x80
 80019ea:	01db      	lsls	r3, r3, #7
 80019ec:	4013      	ands	r3, r2
 80019ee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80019f0:	2013      	movs	r0, #19
 80019f2:	183b      	adds	r3, r7, r0
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	2142      	movs	r1, #66	@ 0x42
 80019f8:	5c52      	ldrb	r2, [r2, r1]
 80019fa:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	699a      	ldr	r2, [r3, #24]
 8001a02:	2380      	movs	r3, #128	@ 0x80
 8001a04:	021b      	lsls	r3, r3, #8
 8001a06:	401a      	ands	r2, r3
 8001a08:	2380      	movs	r3, #128	@ 0x80
 8001a0a:	021b      	lsls	r3, r3, #8
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d126      	bne.n	8001a5e <I2C_IsErrorOccurred+0xda>
 8001a10:	697a      	ldr	r2, [r7, #20]
 8001a12:	2380      	movs	r3, #128	@ 0x80
 8001a14:	01db      	lsls	r3, r3, #7
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d021      	beq.n	8001a5e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001a1a:	183b      	adds	r3, r7, r0
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2b20      	cmp	r3, #32
 8001a20:	d01d      	beq.n	8001a5e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2180      	movs	r1, #128	@ 0x80
 8001a2e:	01c9      	lsls	r1, r1, #7
 8001a30:	430a      	orrs	r2, r1
 8001a32:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001a34:	f7ff f880 	bl	8000b38 <HAL_GetTick>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a3c:	e00f      	b.n	8001a5e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001a3e:	f7ff f87b 	bl	8000b38 <HAL_GetTick>
 8001a42:	0002      	movs	r2, r0
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b19      	cmp	r3, #25
 8001a4a:	d908      	bls.n	8001a5e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001a4c:	6a3b      	ldr	r3, [r7, #32]
 8001a4e:	2220      	movs	r2, #32
 8001a50:	4313      	orrs	r3, r2
 8001a52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001a54:	2327      	movs	r3, #39	@ 0x27
 8001a56:	18fb      	adds	r3, r7, r3
 8001a58:	2201      	movs	r2, #1
 8001a5a:	701a      	strb	r2, [r3, #0]

              break;
 8001a5c:	e006      	b.n	8001a6c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	2220      	movs	r2, #32
 8001a66:	4013      	ands	r3, r2
 8001a68:	2b20      	cmp	r3, #32
 8001a6a:	d1e8      	bne.n	8001a3e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	2220      	movs	r2, #32
 8001a74:	4013      	ands	r3, r2
 8001a76:	2b20      	cmp	r3, #32
 8001a78:	d004      	beq.n	8001a84 <I2C_IsErrorOccurred+0x100>
 8001a7a:	2327      	movs	r3, #39	@ 0x27
 8001a7c:	18fb      	adds	r3, r7, r3
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d09b      	beq.n	80019bc <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001a84:	2327      	movs	r3, #39	@ 0x27
 8001a86:	18fb      	adds	r3, r7, r3
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d103      	bne.n	8001a96 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2220      	movs	r2, #32
 8001a94:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001a96:	6a3b      	ldr	r3, [r7, #32]
 8001a98:	2204      	movs	r2, #4
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001a9e:	2327      	movs	r3, #39	@ 0x27
 8001aa0:	18fb      	adds	r3, r7, r3
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d00c      	beq.n	8001ad2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001ab8:	6a3b      	ldr	r3, [r7, #32]
 8001aba:	2201      	movs	r2, #1
 8001abc:	4313      	orrs	r3, r2
 8001abe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2280      	movs	r2, #128	@ 0x80
 8001ac6:	0052      	lsls	r2, r2, #1
 8001ac8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001aca:	2327      	movs	r3, #39	@ 0x27
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	2201      	movs	r2, #1
 8001ad0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	2380      	movs	r3, #128	@ 0x80
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	4013      	ands	r3, r2
 8001ada:	d00c      	beq.n	8001af6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	2208      	movs	r2, #8
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2280      	movs	r2, #128	@ 0x80
 8001aea:	00d2      	lsls	r2, r2, #3
 8001aec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001aee:	2327      	movs	r3, #39	@ 0x27
 8001af0:	18fb      	adds	r3, r7, r3
 8001af2:	2201      	movs	r2, #1
 8001af4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	2380      	movs	r3, #128	@ 0x80
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	4013      	ands	r3, r2
 8001afe:	d00c      	beq.n	8001b1a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001b00:	6a3b      	ldr	r3, [r7, #32]
 8001b02:	2202      	movs	r2, #2
 8001b04:	4313      	orrs	r3, r2
 8001b06:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2280      	movs	r2, #128	@ 0x80
 8001b0e:	0092      	lsls	r2, r2, #2
 8001b10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001b12:	2327      	movs	r3, #39	@ 0x27
 8001b14:	18fb      	adds	r3, r7, r3
 8001b16:	2201      	movs	r2, #1
 8001b18:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001b1a:	2327      	movs	r3, #39	@ 0x27
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d01d      	beq.n	8001b60 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	0018      	movs	r0, r3
 8001b28:	f7ff fe28 	bl	800177c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	685a      	ldr	r2, [r3, #4]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	490e      	ldr	r1, [pc, #56]	@ (8001b70 <I2C_IsErrorOccurred+0x1ec>)
 8001b38:	400a      	ands	r2, r1
 8001b3a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001b40:	6a3b      	ldr	r3, [r7, #32]
 8001b42:	431a      	orrs	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2241      	movs	r2, #65	@ 0x41
 8001b4c:	2120      	movs	r1, #32
 8001b4e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2242      	movs	r2, #66	@ 0x42
 8001b54:	2100      	movs	r1, #0
 8001b56:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2240      	movs	r2, #64	@ 0x40
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001b60:	2327      	movs	r3, #39	@ 0x27
 8001b62:	18fb      	adds	r3, r7, r3
 8001b64:	781b      	ldrb	r3, [r3, #0]
}
 8001b66:	0018      	movs	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	b00a      	add	sp, #40	@ 0x28
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	46c0      	nop			@ (mov r8, r8)
 8001b70:	fe00e800 	.word	0xfe00e800

08001b74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001b74:	b590      	push	{r4, r7, lr}
 8001b76:	b087      	sub	sp, #28
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	0008      	movs	r0, r1
 8001b7e:	0011      	movs	r1, r2
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	240a      	movs	r4, #10
 8001b84:	193b      	adds	r3, r7, r4
 8001b86:	1c02      	adds	r2, r0, #0
 8001b88:	801a      	strh	r2, [r3, #0]
 8001b8a:	2009      	movs	r0, #9
 8001b8c:	183b      	adds	r3, r7, r0
 8001b8e:	1c0a      	adds	r2, r1, #0
 8001b90:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b92:	193b      	adds	r3, r7, r4
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	059b      	lsls	r3, r3, #22
 8001b98:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001b9a:	183b      	adds	r3, r7, r0
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	0419      	lsls	r1, r3, #16
 8001ba0:	23ff      	movs	r3, #255	@ 0xff
 8001ba2:	041b      	lsls	r3, r3, #16
 8001ba4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ba6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	085b      	lsrs	r3, r3, #1
 8001bb4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001bbe:	0d51      	lsrs	r1, r2, #21
 8001bc0:	2280      	movs	r2, #128	@ 0x80
 8001bc2:	00d2      	lsls	r2, r2, #3
 8001bc4:	400a      	ands	r2, r1
 8001bc6:	4907      	ldr	r1, [pc, #28]	@ (8001be4 <I2C_TransferConfig+0x70>)
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	43d2      	mvns	r2, r2
 8001bcc:	401a      	ands	r2, r3
 8001bce:	0011      	movs	r1, r2
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001bda:	46c0      	nop			@ (mov r8, r8)
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b007      	add	sp, #28
 8001be0:	bd90      	pop	{r4, r7, pc}
 8001be2:	46c0      	nop			@ (mov r8, r8)
 8001be4:	03ff63ff 	.word	0x03ff63ff

08001be8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2241      	movs	r2, #65	@ 0x41
 8001bf6:	5c9b      	ldrb	r3, [r3, r2]
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b20      	cmp	r3, #32
 8001bfc:	d138      	bne.n	8001c70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2240      	movs	r2, #64	@ 0x40
 8001c02:	5c9b      	ldrb	r3, [r3, r2]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d101      	bne.n	8001c0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001c08:	2302      	movs	r3, #2
 8001c0a:	e032      	b.n	8001c72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2240      	movs	r2, #64	@ 0x40
 8001c10:	2101      	movs	r1, #1
 8001c12:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2241      	movs	r2, #65	@ 0x41
 8001c18:	2124      	movs	r1, #36	@ 0x24
 8001c1a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2101      	movs	r1, #1
 8001c28:	438a      	bics	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4911      	ldr	r1, [pc, #68]	@ (8001c7c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001c38:	400a      	ands	r2, r1
 8001c3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6819      	ldr	r1, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2101      	movs	r1, #1
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2241      	movs	r2, #65	@ 0x41
 8001c60:	2120      	movs	r1, #32
 8001c62:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2240      	movs	r2, #64	@ 0x40
 8001c68:	2100      	movs	r1, #0
 8001c6a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e000      	b.n	8001c72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001c70:	2302      	movs	r3, #2
  }
}
 8001c72:	0018      	movs	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b002      	add	sp, #8
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	46c0      	nop			@ (mov r8, r8)
 8001c7c:	ffffefff 	.word	0xffffefff

08001c80 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2241      	movs	r2, #65	@ 0x41
 8001c8e:	5c9b      	ldrb	r3, [r3, r2]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b20      	cmp	r3, #32
 8001c94:	d139      	bne.n	8001d0a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2240      	movs	r2, #64	@ 0x40
 8001c9a:	5c9b      	ldrb	r3, [r3, r2]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d101      	bne.n	8001ca4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	e033      	b.n	8001d0c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2240      	movs	r2, #64	@ 0x40
 8001ca8:	2101      	movs	r1, #1
 8001caa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2241      	movs	r2, #65	@ 0x41
 8001cb0:	2124      	movs	r1, #36	@ 0x24
 8001cb2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	438a      	bics	r2, r1
 8001cc2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	4a11      	ldr	r2, [pc, #68]	@ (8001d14 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	021b      	lsls	r3, r3, #8
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2241      	movs	r2, #65	@ 0x41
 8001cfa:	2120      	movs	r1, #32
 8001cfc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2240      	movs	r2, #64	@ 0x40
 8001d02:	2100      	movs	r1, #0
 8001d04:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	e000      	b.n	8001d0c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001d0a:	2302      	movs	r3, #2
  }
}
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	b004      	add	sp, #16
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	fffff0ff 	.word	0xfffff0ff

08001d18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b088      	sub	sp, #32
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d102      	bne.n	8001d2c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	f000 fb76 	bl	8002418 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2201      	movs	r2, #1
 8001d32:	4013      	ands	r3, r2
 8001d34:	d100      	bne.n	8001d38 <HAL_RCC_OscConfig+0x20>
 8001d36:	e08e      	b.n	8001e56 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001d38:	4bc5      	ldr	r3, [pc, #788]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	220c      	movs	r2, #12
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d00e      	beq.n	8001d62 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d44:	4bc2      	ldr	r3, [pc, #776]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	220c      	movs	r2, #12
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2b08      	cmp	r3, #8
 8001d4e:	d117      	bne.n	8001d80 <HAL_RCC_OscConfig+0x68>
 8001d50:	4bbf      	ldr	r3, [pc, #764]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	23c0      	movs	r3, #192	@ 0xc0
 8001d56:	025b      	lsls	r3, r3, #9
 8001d58:	401a      	ands	r2, r3
 8001d5a:	2380      	movs	r3, #128	@ 0x80
 8001d5c:	025b      	lsls	r3, r3, #9
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d10e      	bne.n	8001d80 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d62:	4bbb      	ldr	r3, [pc, #748]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	2380      	movs	r3, #128	@ 0x80
 8001d68:	029b      	lsls	r3, r3, #10
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d100      	bne.n	8001d70 <HAL_RCC_OscConfig+0x58>
 8001d6e:	e071      	b.n	8001e54 <HAL_RCC_OscConfig+0x13c>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d000      	beq.n	8001d7a <HAL_RCC_OscConfig+0x62>
 8001d78:	e06c      	b.n	8001e54 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	f000 fb4c 	bl	8002418 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d107      	bne.n	8001d98 <HAL_RCC_OscConfig+0x80>
 8001d88:	4bb1      	ldr	r3, [pc, #708]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4bb0      	ldr	r3, [pc, #704]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001d8e:	2180      	movs	r1, #128	@ 0x80
 8001d90:	0249      	lsls	r1, r1, #9
 8001d92:	430a      	orrs	r2, r1
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	e02f      	b.n	8001df8 <HAL_RCC_OscConfig+0xe0>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10c      	bne.n	8001dba <HAL_RCC_OscConfig+0xa2>
 8001da0:	4bab      	ldr	r3, [pc, #684]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4baa      	ldr	r3, [pc, #680]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001da6:	49ab      	ldr	r1, [pc, #684]	@ (8002054 <HAL_RCC_OscConfig+0x33c>)
 8001da8:	400a      	ands	r2, r1
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	4ba8      	ldr	r3, [pc, #672]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	4ba7      	ldr	r3, [pc, #668]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001db2:	49a9      	ldr	r1, [pc, #676]	@ (8002058 <HAL_RCC_OscConfig+0x340>)
 8001db4:	400a      	ands	r2, r1
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	e01e      	b.n	8001df8 <HAL_RCC_OscConfig+0xe0>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b05      	cmp	r3, #5
 8001dc0:	d10e      	bne.n	8001de0 <HAL_RCC_OscConfig+0xc8>
 8001dc2:	4ba3      	ldr	r3, [pc, #652]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4ba2      	ldr	r3, [pc, #648]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001dc8:	2180      	movs	r1, #128	@ 0x80
 8001dca:	02c9      	lsls	r1, r1, #11
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	4b9f      	ldr	r3, [pc, #636]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4b9e      	ldr	r3, [pc, #632]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001dd6:	2180      	movs	r1, #128	@ 0x80
 8001dd8:	0249      	lsls	r1, r1, #9
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	e00b      	b.n	8001df8 <HAL_RCC_OscConfig+0xe0>
 8001de0:	4b9b      	ldr	r3, [pc, #620]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4b9a      	ldr	r3, [pc, #616]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001de6:	499b      	ldr	r1, [pc, #620]	@ (8002054 <HAL_RCC_OscConfig+0x33c>)
 8001de8:	400a      	ands	r2, r1
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	4b98      	ldr	r3, [pc, #608]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	4b97      	ldr	r3, [pc, #604]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001df2:	4999      	ldr	r1, [pc, #612]	@ (8002058 <HAL_RCC_OscConfig+0x340>)
 8001df4:	400a      	ands	r2, r1
 8001df6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d014      	beq.n	8001e2a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e00:	f7fe fe9a 	bl	8000b38 <HAL_GetTick>
 8001e04:	0003      	movs	r3, r0
 8001e06:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e0a:	f7fe fe95 	bl	8000b38 <HAL_GetTick>
 8001e0e:	0002      	movs	r2, r0
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b64      	cmp	r3, #100	@ 0x64
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e2fd      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e1c:	4b8c      	ldr	r3, [pc, #560]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	2380      	movs	r3, #128	@ 0x80
 8001e22:	029b      	lsls	r3, r3, #10
 8001e24:	4013      	ands	r3, r2
 8001e26:	d0f0      	beq.n	8001e0a <HAL_RCC_OscConfig+0xf2>
 8001e28:	e015      	b.n	8001e56 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2a:	f7fe fe85 	bl	8000b38 <HAL_GetTick>
 8001e2e:	0003      	movs	r3, r0
 8001e30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e34:	f7fe fe80 	bl	8000b38 <HAL_GetTick>
 8001e38:	0002      	movs	r2, r0
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b64      	cmp	r3, #100	@ 0x64
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e2e8      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e46:	4b82      	ldr	r3, [pc, #520]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	2380      	movs	r3, #128	@ 0x80
 8001e4c:	029b      	lsls	r3, r3, #10
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d1f0      	bne.n	8001e34 <HAL_RCC_OscConfig+0x11c>
 8001e52:	e000      	b.n	8001e56 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e54:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d100      	bne.n	8001e62 <HAL_RCC_OscConfig+0x14a>
 8001e60:	e06c      	b.n	8001f3c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e62:	4b7b      	ldr	r3, [pc, #492]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	220c      	movs	r2, #12
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d00e      	beq.n	8001e8a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e6c:	4b78      	ldr	r3, [pc, #480]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	220c      	movs	r2, #12
 8001e72:	4013      	ands	r3, r2
 8001e74:	2b08      	cmp	r3, #8
 8001e76:	d11f      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x1a0>
 8001e78:	4b75      	ldr	r3, [pc, #468]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001e7a:	685a      	ldr	r2, [r3, #4]
 8001e7c:	23c0      	movs	r3, #192	@ 0xc0
 8001e7e:	025b      	lsls	r3, r3, #9
 8001e80:	401a      	ands	r2, r3
 8001e82:	2380      	movs	r3, #128	@ 0x80
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d116      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e8a:	4b71      	ldr	r3, [pc, #452]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2202      	movs	r2, #2
 8001e90:	4013      	ands	r3, r2
 8001e92:	d005      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x188>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d001      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e2bb      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea0:	4b6b      	ldr	r3, [pc, #428]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	22f8      	movs	r2, #248	@ 0xf8
 8001ea6:	4393      	bics	r3, r2
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	00da      	lsls	r2, r3, #3
 8001eb0:	4b67      	ldr	r3, [pc, #412]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eb6:	e041      	b.n	8001f3c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d024      	beq.n	8001f0a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ec0:	4b63      	ldr	r3, [pc, #396]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	4b62      	ldr	r3, [pc, #392]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7fe fe34 	bl	8000b38 <HAL_GetTick>
 8001ed0:	0003      	movs	r3, r0
 8001ed2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed4:	e008      	b.n	8001ee8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ed6:	f7fe fe2f 	bl	8000b38 <HAL_GetTick>
 8001eda:	0002      	movs	r2, r0
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d901      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e297      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee8:	4b59      	ldr	r3, [pc, #356]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2202      	movs	r2, #2
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d0f1      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef2:	4b57      	ldr	r3, [pc, #348]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	22f8      	movs	r2, #248	@ 0xf8
 8001ef8:	4393      	bics	r3, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	00da      	lsls	r2, r3, #3
 8001f02:	4b53      	ldr	r3, [pc, #332]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f04:	430a      	orrs	r2, r1
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	e018      	b.n	8001f3c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f0a:	4b51      	ldr	r3, [pc, #324]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	4b50      	ldr	r3, [pc, #320]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f10:	2101      	movs	r1, #1
 8001f12:	438a      	bics	r2, r1
 8001f14:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f16:	f7fe fe0f 	bl	8000b38 <HAL_GetTick>
 8001f1a:	0003      	movs	r3, r0
 8001f1c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f20:	f7fe fe0a 	bl	8000b38 <HAL_GetTick>
 8001f24:	0002      	movs	r2, r0
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e272      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f32:	4b47      	ldr	r3, [pc, #284]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2202      	movs	r2, #2
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d1f1      	bne.n	8001f20 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2208      	movs	r2, #8
 8001f42:	4013      	ands	r3, r2
 8001f44:	d036      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d019      	beq.n	8001f82 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f4e:	4b40      	ldr	r3, [pc, #256]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f52:	4b3f      	ldr	r3, [pc, #252]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f54:	2101      	movs	r1, #1
 8001f56:	430a      	orrs	r2, r1
 8001f58:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f5a:	f7fe fded 	bl	8000b38 <HAL_GetTick>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f64:	f7fe fde8 	bl	8000b38 <HAL_GetTick>
 8001f68:	0002      	movs	r2, r0
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e250      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f76:	4b36      	ldr	r3, [pc, #216]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d0f1      	beq.n	8001f64 <HAL_RCC_OscConfig+0x24c>
 8001f80:	e018      	b.n	8001fb4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f82:	4b33      	ldr	r3, [pc, #204]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f86:	4b32      	ldr	r3, [pc, #200]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001f88:	2101      	movs	r1, #1
 8001f8a:	438a      	bics	r2, r1
 8001f8c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f8e:	f7fe fdd3 	bl	8000b38 <HAL_GetTick>
 8001f92:	0003      	movs	r3, r0
 8001f94:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f98:	f7fe fdce 	bl	8000b38 <HAL_GetTick>
 8001f9c:	0002      	movs	r2, r0
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e236      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001faa:	4b29      	ldr	r3, [pc, #164]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fae:	2202      	movs	r2, #2
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d1f1      	bne.n	8001f98 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2204      	movs	r2, #4
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d100      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x2a8>
 8001fbe:	e0b5      	b.n	800212c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fc0:	201f      	movs	r0, #31
 8001fc2:	183b      	adds	r3, r7, r0
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fc8:	4b21      	ldr	r3, [pc, #132]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001fca:	69da      	ldr	r2, [r3, #28]
 8001fcc:	2380      	movs	r3, #128	@ 0x80
 8001fce:	055b      	lsls	r3, r3, #21
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	d110      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001fd6:	69da      	ldr	r2, [r3, #28]
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001fda:	2180      	movs	r1, #128	@ 0x80
 8001fdc:	0549      	lsls	r1, r1, #21
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	61da      	str	r2, [r3, #28]
 8001fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8001fe4:	69da      	ldr	r2, [r3, #28]
 8001fe6:	2380      	movs	r3, #128	@ 0x80
 8001fe8:	055b      	lsls	r3, r3, #21
 8001fea:	4013      	ands	r3, r2
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ff0:	183b      	adds	r3, r7, r0
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff6:	4b19      	ldr	r3, [pc, #100]	@ (800205c <HAL_RCC_OscConfig+0x344>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	2380      	movs	r3, #128	@ 0x80
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4013      	ands	r3, r2
 8002000:	d11a      	bne.n	8002038 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002002:	4b16      	ldr	r3, [pc, #88]	@ (800205c <HAL_RCC_OscConfig+0x344>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	4b15      	ldr	r3, [pc, #84]	@ (800205c <HAL_RCC_OscConfig+0x344>)
 8002008:	2180      	movs	r1, #128	@ 0x80
 800200a:	0049      	lsls	r1, r1, #1
 800200c:	430a      	orrs	r2, r1
 800200e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002010:	f7fe fd92 	bl	8000b38 <HAL_GetTick>
 8002014:	0003      	movs	r3, r0
 8002016:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002018:	e008      	b.n	800202c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800201a:	f7fe fd8d 	bl	8000b38 <HAL_GetTick>
 800201e:	0002      	movs	r2, r0
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	2b64      	cmp	r3, #100	@ 0x64
 8002026:	d901      	bls.n	800202c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e1f5      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800202c:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <HAL_RCC_OscConfig+0x344>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	2380      	movs	r3, #128	@ 0x80
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	4013      	ands	r3, r2
 8002036:	d0f0      	beq.n	800201a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d10f      	bne.n	8002060 <HAL_RCC_OscConfig+0x348>
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8002042:	6a1a      	ldr	r2, [r3, #32]
 8002044:	4b02      	ldr	r3, [pc, #8]	@ (8002050 <HAL_RCC_OscConfig+0x338>)
 8002046:	2101      	movs	r1, #1
 8002048:	430a      	orrs	r2, r1
 800204a:	621a      	str	r2, [r3, #32]
 800204c:	e036      	b.n	80020bc <HAL_RCC_OscConfig+0x3a4>
 800204e:	46c0      	nop			@ (mov r8, r8)
 8002050:	40021000 	.word	0x40021000
 8002054:	fffeffff 	.word	0xfffeffff
 8002058:	fffbffff 	.word	0xfffbffff
 800205c:	40007000 	.word	0x40007000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d10c      	bne.n	8002082 <HAL_RCC_OscConfig+0x36a>
 8002068:	4bca      	ldr	r3, [pc, #808]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800206a:	6a1a      	ldr	r2, [r3, #32]
 800206c:	4bc9      	ldr	r3, [pc, #804]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800206e:	2101      	movs	r1, #1
 8002070:	438a      	bics	r2, r1
 8002072:	621a      	str	r2, [r3, #32]
 8002074:	4bc7      	ldr	r3, [pc, #796]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002076:	6a1a      	ldr	r2, [r3, #32]
 8002078:	4bc6      	ldr	r3, [pc, #792]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800207a:	2104      	movs	r1, #4
 800207c:	438a      	bics	r2, r1
 800207e:	621a      	str	r2, [r3, #32]
 8002080:	e01c      	b.n	80020bc <HAL_RCC_OscConfig+0x3a4>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b05      	cmp	r3, #5
 8002088:	d10c      	bne.n	80020a4 <HAL_RCC_OscConfig+0x38c>
 800208a:	4bc2      	ldr	r3, [pc, #776]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800208c:	6a1a      	ldr	r2, [r3, #32]
 800208e:	4bc1      	ldr	r3, [pc, #772]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002090:	2104      	movs	r1, #4
 8002092:	430a      	orrs	r2, r1
 8002094:	621a      	str	r2, [r3, #32]
 8002096:	4bbf      	ldr	r3, [pc, #764]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002098:	6a1a      	ldr	r2, [r3, #32]
 800209a:	4bbe      	ldr	r3, [pc, #760]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800209c:	2101      	movs	r1, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	621a      	str	r2, [r3, #32]
 80020a2:	e00b      	b.n	80020bc <HAL_RCC_OscConfig+0x3a4>
 80020a4:	4bbb      	ldr	r3, [pc, #748]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80020a6:	6a1a      	ldr	r2, [r3, #32]
 80020a8:	4bba      	ldr	r3, [pc, #744]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80020aa:	2101      	movs	r1, #1
 80020ac:	438a      	bics	r2, r1
 80020ae:	621a      	str	r2, [r3, #32]
 80020b0:	4bb8      	ldr	r3, [pc, #736]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80020b2:	6a1a      	ldr	r2, [r3, #32]
 80020b4:	4bb7      	ldr	r3, [pc, #732]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80020b6:	2104      	movs	r1, #4
 80020b8:	438a      	bics	r2, r1
 80020ba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d014      	beq.n	80020ee <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c4:	f7fe fd38 	bl	8000b38 <HAL_GetTick>
 80020c8:	0003      	movs	r3, r0
 80020ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020cc:	e009      	b.n	80020e2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020ce:	f7fe fd33 	bl	8000b38 <HAL_GetTick>
 80020d2:	0002      	movs	r2, r0
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	4aaf      	ldr	r2, [pc, #700]	@ (8002398 <HAL_RCC_OscConfig+0x680>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e19a      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020e2:	4bac      	ldr	r3, [pc, #688]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80020e4:	6a1b      	ldr	r3, [r3, #32]
 80020e6:	2202      	movs	r2, #2
 80020e8:	4013      	ands	r3, r2
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x3b6>
 80020ec:	e013      	b.n	8002116 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ee:	f7fe fd23 	bl	8000b38 <HAL_GetTick>
 80020f2:	0003      	movs	r3, r0
 80020f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020f6:	e009      	b.n	800210c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020f8:	f7fe fd1e 	bl	8000b38 <HAL_GetTick>
 80020fc:	0002      	movs	r2, r0
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	4aa5      	ldr	r2, [pc, #660]	@ (8002398 <HAL_RCC_OscConfig+0x680>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e185      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800210c:	4ba1      	ldr	r3, [pc, #644]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	2202      	movs	r2, #2
 8002112:	4013      	ands	r3, r2
 8002114:	d1f0      	bne.n	80020f8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002116:	231f      	movs	r3, #31
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d105      	bne.n	800212c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002120:	4b9c      	ldr	r3, [pc, #624]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002122:	69da      	ldr	r2, [r3, #28]
 8002124:	4b9b      	ldr	r3, [pc, #620]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002126:	499d      	ldr	r1, [pc, #628]	@ (800239c <HAL_RCC_OscConfig+0x684>)
 8002128:	400a      	ands	r2, r1
 800212a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2210      	movs	r2, #16
 8002132:	4013      	ands	r3, r2
 8002134:	d063      	beq.n	80021fe <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d12a      	bne.n	8002194 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800213e:	4b95      	ldr	r3, [pc, #596]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002140:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002142:	4b94      	ldr	r3, [pc, #592]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002144:	2104      	movs	r1, #4
 8002146:	430a      	orrs	r2, r1
 8002148:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800214a:	4b92      	ldr	r3, [pc, #584]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800214c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800214e:	4b91      	ldr	r3, [pc, #580]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002150:	2101      	movs	r1, #1
 8002152:	430a      	orrs	r2, r1
 8002154:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002156:	f7fe fcef 	bl	8000b38 <HAL_GetTick>
 800215a:	0003      	movs	r3, r0
 800215c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002160:	f7fe fcea 	bl	8000b38 <HAL_GetTick>
 8002164:	0002      	movs	r2, r0
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e152      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002172:	4b88      	ldr	r3, [pc, #544]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002176:	2202      	movs	r2, #2
 8002178:	4013      	ands	r3, r2
 800217a:	d0f1      	beq.n	8002160 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800217c:	4b85      	ldr	r3, [pc, #532]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800217e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002180:	22f8      	movs	r2, #248	@ 0xf8
 8002182:	4393      	bics	r3, r2
 8002184:	0019      	movs	r1, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	00da      	lsls	r2, r3, #3
 800218c:	4b81      	ldr	r3, [pc, #516]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800218e:	430a      	orrs	r2, r1
 8002190:	635a      	str	r2, [r3, #52]	@ 0x34
 8002192:	e034      	b.n	80021fe <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	3305      	adds	r3, #5
 800219a:	d111      	bne.n	80021c0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800219c:	4b7d      	ldr	r3, [pc, #500]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800219e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021a0:	4b7c      	ldr	r3, [pc, #496]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80021a2:	2104      	movs	r1, #4
 80021a4:	438a      	bics	r2, r1
 80021a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80021a8:	4b7a      	ldr	r3, [pc, #488]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80021aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ac:	22f8      	movs	r2, #248	@ 0xf8
 80021ae:	4393      	bics	r3, r2
 80021b0:	0019      	movs	r1, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	00da      	lsls	r2, r3, #3
 80021b8:	4b76      	ldr	r3, [pc, #472]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80021ba:	430a      	orrs	r2, r1
 80021bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80021be:	e01e      	b.n	80021fe <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80021c0:	4b74      	ldr	r3, [pc, #464]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80021c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021c4:	4b73      	ldr	r3, [pc, #460]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80021c6:	2104      	movs	r1, #4
 80021c8:	430a      	orrs	r2, r1
 80021ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80021cc:	4b71      	ldr	r3, [pc, #452]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80021ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021d0:	4b70      	ldr	r3, [pc, #448]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80021d2:	2101      	movs	r1, #1
 80021d4:	438a      	bics	r2, r1
 80021d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d8:	f7fe fcae 	bl	8000b38 <HAL_GetTick>
 80021dc:	0003      	movs	r3, r0
 80021de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80021e2:	f7fe fca9 	bl	8000b38 <HAL_GetTick>
 80021e6:	0002      	movs	r2, r0
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e111      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80021f4:	4b67      	ldr	r3, [pc, #412]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80021f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f8:	2202      	movs	r2, #2
 80021fa:	4013      	ands	r3, r2
 80021fc:	d1f1      	bne.n	80021e2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2220      	movs	r2, #32
 8002204:	4013      	ands	r3, r2
 8002206:	d05c      	beq.n	80022c2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002208:	4b62      	ldr	r3, [pc, #392]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	220c      	movs	r2, #12
 800220e:	4013      	ands	r3, r2
 8002210:	2b0c      	cmp	r3, #12
 8002212:	d00e      	beq.n	8002232 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002214:	4b5f      	ldr	r3, [pc, #380]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	220c      	movs	r2, #12
 800221a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800221c:	2b08      	cmp	r3, #8
 800221e:	d114      	bne.n	800224a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002220:	4b5c      	ldr	r3, [pc, #368]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002222:	685a      	ldr	r2, [r3, #4]
 8002224:	23c0      	movs	r3, #192	@ 0xc0
 8002226:	025b      	lsls	r3, r3, #9
 8002228:	401a      	ands	r2, r3
 800222a:	23c0      	movs	r3, #192	@ 0xc0
 800222c:	025b      	lsls	r3, r3, #9
 800222e:	429a      	cmp	r2, r3
 8002230:	d10b      	bne.n	800224a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002232:	4b58      	ldr	r3, [pc, #352]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002234:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002236:	2380      	movs	r3, #128	@ 0x80
 8002238:	029b      	lsls	r3, r3, #10
 800223a:	4013      	ands	r3, r2
 800223c:	d040      	beq.n	80022c0 <HAL_RCC_OscConfig+0x5a8>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a1b      	ldr	r3, [r3, #32]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d03c      	beq.n	80022c0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e0e6      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d01b      	beq.n	800228a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002252:	4b50      	ldr	r3, [pc, #320]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002254:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002256:	4b4f      	ldr	r3, [pc, #316]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002258:	2180      	movs	r1, #128	@ 0x80
 800225a:	0249      	lsls	r1, r1, #9
 800225c:	430a      	orrs	r2, r1
 800225e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002260:	f7fe fc6a 	bl	8000b38 <HAL_GetTick>
 8002264:	0003      	movs	r3, r0
 8002266:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002268:	e008      	b.n	800227c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800226a:	f7fe fc65 	bl	8000b38 <HAL_GetTick>
 800226e:	0002      	movs	r2, r0
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d901      	bls.n	800227c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e0cd      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800227c:	4b45      	ldr	r3, [pc, #276]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800227e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002280:	2380      	movs	r3, #128	@ 0x80
 8002282:	029b      	lsls	r3, r3, #10
 8002284:	4013      	ands	r3, r2
 8002286:	d0f0      	beq.n	800226a <HAL_RCC_OscConfig+0x552>
 8002288:	e01b      	b.n	80022c2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800228a:	4b42      	ldr	r3, [pc, #264]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800228c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800228e:	4b41      	ldr	r3, [pc, #260]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002290:	4943      	ldr	r1, [pc, #268]	@ (80023a0 <HAL_RCC_OscConfig+0x688>)
 8002292:	400a      	ands	r2, r1
 8002294:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002296:	f7fe fc4f 	bl	8000b38 <HAL_GetTick>
 800229a:	0003      	movs	r3, r0
 800229c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022a0:	f7fe fc4a 	bl	8000b38 <HAL_GetTick>
 80022a4:	0002      	movs	r2, r0
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e0b2      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80022b2:	4b38      	ldr	r3, [pc, #224]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80022b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022b6:	2380      	movs	r3, #128	@ 0x80
 80022b8:	029b      	lsls	r3, r3, #10
 80022ba:	4013      	ands	r3, r2
 80022bc:	d1f0      	bne.n	80022a0 <HAL_RCC_OscConfig+0x588>
 80022be:	e000      	b.n	80022c2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80022c0:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d100      	bne.n	80022cc <HAL_RCC_OscConfig+0x5b4>
 80022ca:	e0a4      	b.n	8002416 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022cc:	4b31      	ldr	r3, [pc, #196]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	220c      	movs	r2, #12
 80022d2:	4013      	ands	r3, r2
 80022d4:	2b08      	cmp	r3, #8
 80022d6:	d100      	bne.n	80022da <HAL_RCC_OscConfig+0x5c2>
 80022d8:	e078      	b.n	80023cc <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d14c      	bne.n	800237c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e2:	4b2c      	ldr	r3, [pc, #176]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 80022e8:	492e      	ldr	r1, [pc, #184]	@ (80023a4 <HAL_RCC_OscConfig+0x68c>)
 80022ea:	400a      	ands	r2, r1
 80022ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ee:	f7fe fc23 	bl	8000b38 <HAL_GetTick>
 80022f2:	0003      	movs	r3, r0
 80022f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022f8:	f7fe fc1e 	bl	8000b38 <HAL_GetTick>
 80022fc:	0002      	movs	r2, r0
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e086      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800230a:	4b22      	ldr	r3, [pc, #136]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	2380      	movs	r3, #128	@ 0x80
 8002310:	049b      	lsls	r3, r3, #18
 8002312:	4013      	ands	r3, r2
 8002314:	d1f0      	bne.n	80022f8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002316:	4b1f      	ldr	r3, [pc, #124]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800231a:	220f      	movs	r2, #15
 800231c:	4393      	bics	r3, r2
 800231e:	0019      	movs	r1, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002324:	4b1b      	ldr	r3, [pc, #108]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002326:	430a      	orrs	r2, r1
 8002328:	62da      	str	r2, [r3, #44]	@ 0x2c
 800232a:	4b1a      	ldr	r3, [pc, #104]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	4a1e      	ldr	r2, [pc, #120]	@ (80023a8 <HAL_RCC_OscConfig+0x690>)
 8002330:	4013      	ands	r3, r2
 8002332:	0019      	movs	r1, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233c:	431a      	orrs	r2, r3
 800233e:	4b15      	ldr	r3, [pc, #84]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002340:	430a      	orrs	r2, r1
 8002342:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002344:	4b13      	ldr	r3, [pc, #76]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800234a:	2180      	movs	r1, #128	@ 0x80
 800234c:	0449      	lsls	r1, r1, #17
 800234e:	430a      	orrs	r2, r1
 8002350:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002352:	f7fe fbf1 	bl	8000b38 <HAL_GetTick>
 8002356:	0003      	movs	r3, r0
 8002358:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800235c:	f7fe fbec 	bl	8000b38 <HAL_GetTick>
 8002360:	0002      	movs	r2, r0
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e054      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800236e:	4b09      	ldr	r3, [pc, #36]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	2380      	movs	r3, #128	@ 0x80
 8002374:	049b      	lsls	r3, r3, #18
 8002376:	4013      	ands	r3, r2
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0x644>
 800237a:	e04c      	b.n	8002416 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237c:	4b05      	ldr	r3, [pc, #20]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	4b04      	ldr	r3, [pc, #16]	@ (8002394 <HAL_RCC_OscConfig+0x67c>)
 8002382:	4908      	ldr	r1, [pc, #32]	@ (80023a4 <HAL_RCC_OscConfig+0x68c>)
 8002384:	400a      	ands	r2, r1
 8002386:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002388:	f7fe fbd6 	bl	8000b38 <HAL_GetTick>
 800238c:	0003      	movs	r3, r0
 800238e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002390:	e015      	b.n	80023be <HAL_RCC_OscConfig+0x6a6>
 8002392:	46c0      	nop			@ (mov r8, r8)
 8002394:	40021000 	.word	0x40021000
 8002398:	00001388 	.word	0x00001388
 800239c:	efffffff 	.word	0xefffffff
 80023a0:	fffeffff 	.word	0xfffeffff
 80023a4:	feffffff 	.word	0xfeffffff
 80023a8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023ac:	f7fe fbc4 	bl	8000b38 <HAL_GetTick>
 80023b0:	0002      	movs	r2, r0
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e02c      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023be:	4b18      	ldr	r3, [pc, #96]	@ (8002420 <HAL_RCC_OscConfig+0x708>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	2380      	movs	r3, #128	@ 0x80
 80023c4:	049b      	lsls	r3, r3, #18
 80023c6:	4013      	ands	r3, r2
 80023c8:	d1f0      	bne.n	80023ac <HAL_RCC_OscConfig+0x694>
 80023ca:	e024      	b.n	8002416 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d101      	bne.n	80023d8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e01f      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80023d8:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <HAL_RCC_OscConfig+0x708>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80023de:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <HAL_RCC_OscConfig+0x708>)
 80023e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023e4:	697a      	ldr	r2, [r7, #20]
 80023e6:	23c0      	movs	r3, #192	@ 0xc0
 80023e8:	025b      	lsls	r3, r3, #9
 80023ea:	401a      	ands	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d10e      	bne.n	8002412 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	220f      	movs	r2, #15
 80023f8:	401a      	ands	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023fe:	429a      	cmp	r2, r3
 8002400:	d107      	bne.n	8002412 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	23f0      	movs	r3, #240	@ 0xf0
 8002406:	039b      	lsls	r3, r3, #14
 8002408:	401a      	ands	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800240e:	429a      	cmp	r2, r3
 8002410:	d001      	beq.n	8002416 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002416:	2300      	movs	r3, #0
}
 8002418:	0018      	movs	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	b008      	add	sp, #32
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40021000 	.word	0x40021000

08002424 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e0bf      	b.n	80025b8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002438:	4b61      	ldr	r3, [pc, #388]	@ (80025c0 <HAL_RCC_ClockConfig+0x19c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2201      	movs	r2, #1
 800243e:	4013      	ands	r3, r2
 8002440:	683a      	ldr	r2, [r7, #0]
 8002442:	429a      	cmp	r2, r3
 8002444:	d911      	bls.n	800246a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002446:	4b5e      	ldr	r3, [pc, #376]	@ (80025c0 <HAL_RCC_ClockConfig+0x19c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2201      	movs	r2, #1
 800244c:	4393      	bics	r3, r2
 800244e:	0019      	movs	r1, r3
 8002450:	4b5b      	ldr	r3, [pc, #364]	@ (80025c0 <HAL_RCC_ClockConfig+0x19c>)
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002458:	4b59      	ldr	r3, [pc, #356]	@ (80025c0 <HAL_RCC_ClockConfig+0x19c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2201      	movs	r2, #1
 800245e:	4013      	ands	r3, r2
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	429a      	cmp	r2, r3
 8002464:	d001      	beq.n	800246a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e0a6      	b.n	80025b8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2202      	movs	r2, #2
 8002470:	4013      	ands	r3, r2
 8002472:	d015      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2204      	movs	r2, #4
 800247a:	4013      	ands	r3, r2
 800247c:	d006      	beq.n	800248c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800247e:	4b51      	ldr	r3, [pc, #324]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	4b50      	ldr	r3, [pc, #320]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 8002484:	21e0      	movs	r1, #224	@ 0xe0
 8002486:	00c9      	lsls	r1, r1, #3
 8002488:	430a      	orrs	r2, r1
 800248a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800248c:	4b4d      	ldr	r3, [pc, #308]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	22f0      	movs	r2, #240	@ 0xf0
 8002492:	4393      	bics	r3, r2
 8002494:	0019      	movs	r1, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	4b4a      	ldr	r3, [pc, #296]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 800249c:	430a      	orrs	r2, r1
 800249e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2201      	movs	r2, #1
 80024a6:	4013      	ands	r3, r2
 80024a8:	d04c      	beq.n	8002544 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d107      	bne.n	80024c2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024b2:	4b44      	ldr	r3, [pc, #272]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	2380      	movs	r3, #128	@ 0x80
 80024b8:	029b      	lsls	r3, r3, #10
 80024ba:	4013      	ands	r3, r2
 80024bc:	d120      	bne.n	8002500 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e07a      	b.n	80025b8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d107      	bne.n	80024da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ca:	4b3e      	ldr	r3, [pc, #248]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	2380      	movs	r3, #128	@ 0x80
 80024d0:	049b      	lsls	r3, r3, #18
 80024d2:	4013      	ands	r3, r2
 80024d4:	d114      	bne.n	8002500 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e06e      	b.n	80025b8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d107      	bne.n	80024f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80024e2:	4b38      	ldr	r3, [pc, #224]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 80024e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024e6:	2380      	movs	r3, #128	@ 0x80
 80024e8:	029b      	lsls	r3, r3, #10
 80024ea:	4013      	ands	r3, r2
 80024ec:	d108      	bne.n	8002500 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e062      	b.n	80025b8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f2:	4b34      	ldr	r3, [pc, #208]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2202      	movs	r2, #2
 80024f8:	4013      	ands	r3, r2
 80024fa:	d101      	bne.n	8002500 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e05b      	b.n	80025b8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002500:	4b30      	ldr	r3, [pc, #192]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	2203      	movs	r2, #3
 8002506:	4393      	bics	r3, r2
 8002508:	0019      	movs	r1, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	4b2d      	ldr	r3, [pc, #180]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 8002510:	430a      	orrs	r2, r1
 8002512:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002514:	f7fe fb10 	bl	8000b38 <HAL_GetTick>
 8002518:	0003      	movs	r3, r0
 800251a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800251c:	e009      	b.n	8002532 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800251e:	f7fe fb0b 	bl	8000b38 <HAL_GetTick>
 8002522:	0002      	movs	r2, r0
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	4a27      	ldr	r2, [pc, #156]	@ (80025c8 <HAL_RCC_ClockConfig+0x1a4>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d901      	bls.n	8002532 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e042      	b.n	80025b8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002532:	4b24      	ldr	r3, [pc, #144]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	220c      	movs	r2, #12
 8002538:	401a      	ands	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	429a      	cmp	r2, r3
 8002542:	d1ec      	bne.n	800251e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002544:	4b1e      	ldr	r3, [pc, #120]	@ (80025c0 <HAL_RCC_ClockConfig+0x19c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2201      	movs	r2, #1
 800254a:	4013      	ands	r3, r2
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d211      	bcs.n	8002576 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002552:	4b1b      	ldr	r3, [pc, #108]	@ (80025c0 <HAL_RCC_ClockConfig+0x19c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2201      	movs	r2, #1
 8002558:	4393      	bics	r3, r2
 800255a:	0019      	movs	r1, r3
 800255c:	4b18      	ldr	r3, [pc, #96]	@ (80025c0 <HAL_RCC_ClockConfig+0x19c>)
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	430a      	orrs	r2, r1
 8002562:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002564:	4b16      	ldr	r3, [pc, #88]	@ (80025c0 <HAL_RCC_ClockConfig+0x19c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2201      	movs	r2, #1
 800256a:	4013      	ands	r3, r2
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	429a      	cmp	r2, r3
 8002570:	d001      	beq.n	8002576 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e020      	b.n	80025b8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2204      	movs	r2, #4
 800257c:	4013      	ands	r3, r2
 800257e:	d009      	beq.n	8002594 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002580:	4b10      	ldr	r3, [pc, #64]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	4a11      	ldr	r2, [pc, #68]	@ (80025cc <HAL_RCC_ClockConfig+0x1a8>)
 8002586:	4013      	ands	r3, r2
 8002588:	0019      	movs	r1, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68da      	ldr	r2, [r3, #12]
 800258e:	4b0d      	ldr	r3, [pc, #52]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 8002590:	430a      	orrs	r2, r1
 8002592:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002594:	f000 f820 	bl	80025d8 <HAL_RCC_GetSysClockFreq>
 8002598:	0001      	movs	r1, r0
 800259a:	4b0a      	ldr	r3, [pc, #40]	@ (80025c4 <HAL_RCC_ClockConfig+0x1a0>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	091b      	lsrs	r3, r3, #4
 80025a0:	220f      	movs	r2, #15
 80025a2:	4013      	ands	r3, r2
 80025a4:	4a0a      	ldr	r2, [pc, #40]	@ (80025d0 <HAL_RCC_ClockConfig+0x1ac>)
 80025a6:	5cd3      	ldrb	r3, [r2, r3]
 80025a8:	000a      	movs	r2, r1
 80025aa:	40da      	lsrs	r2, r3
 80025ac:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <HAL_RCC_ClockConfig+0x1b0>)
 80025ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80025b0:	2003      	movs	r0, #3
 80025b2:	f7fe f9c1 	bl	8000938 <HAL_InitTick>
  
  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	0018      	movs	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	b004      	add	sp, #16
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40022000 	.word	0x40022000
 80025c4:	40021000 	.word	0x40021000
 80025c8:	00001388 	.word	0x00001388
 80025cc:	fffff8ff 	.word	0xfffff8ff
 80025d0:	08002e68 	.word	0x08002e68
 80025d4:	20000000 	.word	0x20000000

080025d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	2300      	movs	r3, #0
 80025ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80025f2:	4b2d      	ldr	r3, [pc, #180]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	220c      	movs	r2, #12
 80025fc:	4013      	ands	r3, r2
 80025fe:	2b0c      	cmp	r3, #12
 8002600:	d046      	beq.n	8002690 <HAL_RCC_GetSysClockFreq+0xb8>
 8002602:	d848      	bhi.n	8002696 <HAL_RCC_GetSysClockFreq+0xbe>
 8002604:	2b04      	cmp	r3, #4
 8002606:	d002      	beq.n	800260e <HAL_RCC_GetSysClockFreq+0x36>
 8002608:	2b08      	cmp	r3, #8
 800260a:	d003      	beq.n	8002614 <HAL_RCC_GetSysClockFreq+0x3c>
 800260c:	e043      	b.n	8002696 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800260e:	4b27      	ldr	r3, [pc, #156]	@ (80026ac <HAL_RCC_GetSysClockFreq+0xd4>)
 8002610:	613b      	str	r3, [r7, #16]
      break;
 8002612:	e043      	b.n	800269c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	0c9b      	lsrs	r3, r3, #18
 8002618:	220f      	movs	r2, #15
 800261a:	4013      	ands	r3, r2
 800261c:	4a24      	ldr	r2, [pc, #144]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0xd8>)
 800261e:	5cd3      	ldrb	r3, [r2, r3]
 8002620:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002622:	4b21      	ldr	r3, [pc, #132]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002626:	220f      	movs	r2, #15
 8002628:	4013      	ands	r3, r2
 800262a:	4a22      	ldr	r2, [pc, #136]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0xdc>)
 800262c:	5cd3      	ldrb	r3, [r2, r3]
 800262e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	23c0      	movs	r3, #192	@ 0xc0
 8002634:	025b      	lsls	r3, r3, #9
 8002636:	401a      	ands	r2, r3
 8002638:	2380      	movs	r3, #128	@ 0x80
 800263a:	025b      	lsls	r3, r3, #9
 800263c:	429a      	cmp	r2, r3
 800263e:	d109      	bne.n	8002654 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002640:	68b9      	ldr	r1, [r7, #8]
 8002642:	481a      	ldr	r0, [pc, #104]	@ (80026ac <HAL_RCC_GetSysClockFreq+0xd4>)
 8002644:	f7fd fd60 	bl	8000108 <__udivsi3>
 8002648:	0003      	movs	r3, r0
 800264a:	001a      	movs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4353      	muls	r3, r2
 8002650:	617b      	str	r3, [r7, #20]
 8002652:	e01a      	b.n	800268a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002654:	68fa      	ldr	r2, [r7, #12]
 8002656:	23c0      	movs	r3, #192	@ 0xc0
 8002658:	025b      	lsls	r3, r3, #9
 800265a:	401a      	ands	r2, r3
 800265c:	23c0      	movs	r3, #192	@ 0xc0
 800265e:	025b      	lsls	r3, r3, #9
 8002660:	429a      	cmp	r2, r3
 8002662:	d109      	bne.n	8002678 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002664:	68b9      	ldr	r1, [r7, #8]
 8002666:	4814      	ldr	r0, [pc, #80]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002668:	f7fd fd4e 	bl	8000108 <__udivsi3>
 800266c:	0003      	movs	r3, r0
 800266e:	001a      	movs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4353      	muls	r3, r2
 8002674:	617b      	str	r3, [r7, #20]
 8002676:	e008      	b.n	800268a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002678:	68b9      	ldr	r1, [r7, #8]
 800267a:	480c      	ldr	r0, [pc, #48]	@ (80026ac <HAL_RCC_GetSysClockFreq+0xd4>)
 800267c:	f7fd fd44 	bl	8000108 <__udivsi3>
 8002680:	0003      	movs	r3, r0
 8002682:	001a      	movs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4353      	muls	r3, r2
 8002688:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	613b      	str	r3, [r7, #16]
      break;
 800268e:	e005      	b.n	800269c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002690:	4b09      	ldr	r3, [pc, #36]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002692:	613b      	str	r3, [r7, #16]
      break;
 8002694:	e002      	b.n	800269c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002696:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <HAL_RCC_GetSysClockFreq+0xd4>)
 8002698:	613b      	str	r3, [r7, #16]
      break;
 800269a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800269c:	693b      	ldr	r3, [r7, #16]
}
 800269e:	0018      	movs	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	b006      	add	sp, #24
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	40021000 	.word	0x40021000
 80026ac:	007a1200 	.word	0x007a1200
 80026b0:	08002e80 	.word	0x08002e80
 80026b4:	08002e90 	.word	0x08002e90
 80026b8:	02dc6c00 	.word	0x02dc6c00

080026bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026c0:	4b02      	ldr	r3, [pc, #8]	@ (80026cc <HAL_RCC_GetHCLKFreq+0x10>)
 80026c2:	681b      	ldr	r3, [r3, #0]
}
 80026c4:	0018      	movs	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	46c0      	nop			@ (mov r8, r8)
 80026cc:	20000000 	.word	0x20000000

080026d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80026d4:	f7ff fff2 	bl	80026bc <HAL_RCC_GetHCLKFreq>
 80026d8:	0001      	movs	r1, r0
 80026da:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	0a1b      	lsrs	r3, r3, #8
 80026e0:	2207      	movs	r2, #7
 80026e2:	4013      	ands	r3, r2
 80026e4:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026e6:	5cd3      	ldrb	r3, [r2, r3]
 80026e8:	40d9      	lsrs	r1, r3
 80026ea:	000b      	movs	r3, r1
}    
 80026ec:	0018      	movs	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	46c0      	nop			@ (mov r8, r8)
 80026f4:	40021000 	.word	0x40021000
 80026f8:	08002e78 	.word	0x08002e78

080026fc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2207      	movs	r2, #7
 800270a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800270c:	4b0e      	ldr	r3, [pc, #56]	@ (8002748 <HAL_RCC_GetClockConfig+0x4c>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	2203      	movs	r2, #3
 8002712:	401a      	ands	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002718:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <HAL_RCC_GetClockConfig+0x4c>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	22f0      	movs	r2, #240	@ 0xf0
 800271e:	401a      	ands	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002724:	4b08      	ldr	r3, [pc, #32]	@ (8002748 <HAL_RCC_GetClockConfig+0x4c>)
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	23e0      	movs	r3, #224	@ 0xe0
 800272a:	00db      	lsls	r3, r3, #3
 800272c:	401a      	ands	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8002732:	4b06      	ldr	r3, [pc, #24]	@ (800274c <HAL_RCC_GetClockConfig+0x50>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2201      	movs	r2, #1
 8002738:	401a      	ands	r2, r3
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	601a      	str	r2, [r3, #0]
}
 800273e:	46c0      	nop			@ (mov r8, r8)
 8002740:	46bd      	mov	sp, r7
 8002742:	b002      	add	sp, #8
 8002744:	bd80      	pop	{r7, pc}
 8002746:	46c0      	nop			@ (mov r8, r8)
 8002748:	40021000 	.word	0x40021000
 800274c:	40022000 	.word	0x40022000

08002750 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	2380      	movs	r3, #128	@ 0x80
 8002766:	025b      	lsls	r3, r3, #9
 8002768:	4013      	ands	r3, r2
 800276a:	d100      	bne.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800276c:	e08e      	b.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800276e:	2017      	movs	r0, #23
 8002770:	183b      	adds	r3, r7, r0
 8002772:	2200      	movs	r2, #0
 8002774:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002776:	4b6e      	ldr	r3, [pc, #440]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002778:	69da      	ldr	r2, [r3, #28]
 800277a:	2380      	movs	r3, #128	@ 0x80
 800277c:	055b      	lsls	r3, r3, #21
 800277e:	4013      	ands	r3, r2
 8002780:	d110      	bne.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002782:	4b6b      	ldr	r3, [pc, #428]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002784:	69da      	ldr	r2, [r3, #28]
 8002786:	4b6a      	ldr	r3, [pc, #424]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002788:	2180      	movs	r1, #128	@ 0x80
 800278a:	0549      	lsls	r1, r1, #21
 800278c:	430a      	orrs	r2, r1
 800278e:	61da      	str	r2, [r3, #28]
 8002790:	4b67      	ldr	r3, [pc, #412]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002792:	69da      	ldr	r2, [r3, #28]
 8002794:	2380      	movs	r3, #128	@ 0x80
 8002796:	055b      	lsls	r3, r3, #21
 8002798:	4013      	ands	r3, r2
 800279a:	60bb      	str	r3, [r7, #8]
 800279c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800279e:	183b      	adds	r3, r7, r0
 80027a0:	2201      	movs	r2, #1
 80027a2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a4:	4b63      	ldr	r3, [pc, #396]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	2380      	movs	r3, #128	@ 0x80
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	4013      	ands	r3, r2
 80027ae:	d11a      	bne.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027b0:	4b60      	ldr	r3, [pc, #384]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4b5f      	ldr	r3, [pc, #380]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80027b6:	2180      	movs	r1, #128	@ 0x80
 80027b8:	0049      	lsls	r1, r1, #1
 80027ba:	430a      	orrs	r2, r1
 80027bc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027be:	f7fe f9bb 	bl	8000b38 <HAL_GetTick>
 80027c2:	0003      	movs	r3, r0
 80027c4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c6:	e008      	b.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c8:	f7fe f9b6 	bl	8000b38 <HAL_GetTick>
 80027cc:	0002      	movs	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b64      	cmp	r3, #100	@ 0x64
 80027d4:	d901      	bls.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e0a6      	b.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027da:	4b56      	ldr	r3, [pc, #344]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	2380      	movs	r3, #128	@ 0x80
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	4013      	ands	r3, r2
 80027e4:	d0f0      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027e6:	4b52      	ldr	r3, [pc, #328]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80027e8:	6a1a      	ldr	r2, [r3, #32]
 80027ea:	23c0      	movs	r3, #192	@ 0xc0
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4013      	ands	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d034      	beq.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	23c0      	movs	r3, #192	@ 0xc0
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4013      	ands	r3, r2
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	429a      	cmp	r2, r3
 8002806:	d02c      	beq.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002808:	4b49      	ldr	r3, [pc, #292]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	4a4a      	ldr	r2, [pc, #296]	@ (8002938 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800280e:	4013      	ands	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002812:	4b47      	ldr	r3, [pc, #284]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002814:	6a1a      	ldr	r2, [r3, #32]
 8002816:	4b46      	ldr	r3, [pc, #280]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002818:	2180      	movs	r1, #128	@ 0x80
 800281a:	0249      	lsls	r1, r1, #9
 800281c:	430a      	orrs	r2, r1
 800281e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002820:	4b43      	ldr	r3, [pc, #268]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002822:	6a1a      	ldr	r2, [r3, #32]
 8002824:	4b42      	ldr	r3, [pc, #264]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002826:	4945      	ldr	r1, [pc, #276]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002828:	400a      	ands	r2, r1
 800282a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800282c:	4b40      	ldr	r3, [pc, #256]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2201      	movs	r2, #1
 8002836:	4013      	ands	r3, r2
 8002838:	d013      	beq.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283a:	f7fe f97d 	bl	8000b38 <HAL_GetTick>
 800283e:	0003      	movs	r3, r0
 8002840:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002842:	e009      	b.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002844:	f7fe f978 	bl	8000b38 <HAL_GetTick>
 8002848:	0002      	movs	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	4a3c      	ldr	r2, [pc, #240]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d901      	bls.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e067      	b.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002858:	4b35      	ldr	r3, [pc, #212]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	2202      	movs	r2, #2
 800285e:	4013      	ands	r3, r2
 8002860:	d0f0      	beq.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002862:	4b33      	ldr	r3, [pc, #204]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	4a34      	ldr	r2, [pc, #208]	@ (8002938 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002868:	4013      	ands	r3, r2
 800286a:	0019      	movs	r1, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	4b2f      	ldr	r3, [pc, #188]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002872:	430a      	orrs	r2, r1
 8002874:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002876:	2317      	movs	r3, #23
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d105      	bne.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002880:	4b2b      	ldr	r3, [pc, #172]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002882:	69da      	ldr	r2, [r3, #28]
 8002884:	4b2a      	ldr	r3, [pc, #168]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002886:	492f      	ldr	r1, [pc, #188]	@ (8002944 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002888:	400a      	ands	r2, r1
 800288a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2201      	movs	r2, #1
 8002892:	4013      	ands	r3, r2
 8002894:	d009      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002896:	4b26      	ldr	r3, [pc, #152]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	2203      	movs	r2, #3
 800289c:	4393      	bics	r3, r2
 800289e:	0019      	movs	r1, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	4b22      	ldr	r3, [pc, #136]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028a6:	430a      	orrs	r2, r1
 80028a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2202      	movs	r2, #2
 80028b0:	4013      	ands	r3, r2
 80028b2:	d009      	beq.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b8:	4a23      	ldr	r2, [pc, #140]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028ba:	4013      	ands	r3, r2
 80028bc:	0019      	movs	r1, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028c4:	430a      	orrs	r2, r1
 80028c6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2220      	movs	r2, #32
 80028ce:	4013      	ands	r3, r2
 80028d0:	d009      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028d2:	4b17      	ldr	r3, [pc, #92]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	2210      	movs	r2, #16
 80028d8:	4393      	bics	r3, r2
 80028da:	0019      	movs	r1, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	691a      	ldr	r2, [r3, #16]
 80028e0:	4b13      	ldr	r3, [pc, #76]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028e2:	430a      	orrs	r2, r1
 80028e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	2380      	movs	r3, #128	@ 0x80
 80028ec:	029b      	lsls	r3, r3, #10
 80028ee:	4013      	ands	r3, r2
 80028f0:	d009      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f6:	2280      	movs	r2, #128	@ 0x80
 80028f8:	4393      	bics	r3, r2
 80028fa:	0019      	movs	r1, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	699a      	ldr	r2, [r3, #24]
 8002900:	4b0b      	ldr	r3, [pc, #44]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002902:	430a      	orrs	r2, r1
 8002904:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	2380      	movs	r3, #128	@ 0x80
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	4013      	ands	r3, r2
 8002910:	d009      	beq.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002912:	4b07      	ldr	r3, [pc, #28]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002916:	2240      	movs	r2, #64	@ 0x40
 8002918:	4393      	bics	r3, r2
 800291a:	0019      	movs	r1, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	695a      	ldr	r2, [r3, #20]
 8002920:	4b03      	ldr	r3, [pc, #12]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002922:	430a      	orrs	r2, r1
 8002924:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	0018      	movs	r0, r3
 800292a:	46bd      	mov	sp, r7
 800292c:	b006      	add	sp, #24
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40021000 	.word	0x40021000
 8002934:	40007000 	.word	0x40007000
 8002938:	fffffcff 	.word	0xfffffcff
 800293c:	fffeffff 	.word	0xfffeffff
 8002940:	00001388 	.word	0x00001388
 8002944:	efffffff 	.word	0xefffffff
 8002948:	fffcffff 	.word	0xfffcffff

0800294c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e042      	b.n	80029e4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	223d      	movs	r2, #61	@ 0x3d
 8002962:	5c9b      	ldrb	r3, [r3, r2]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d107      	bne.n	800297a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	223c      	movs	r2, #60	@ 0x3c
 800296e:	2100      	movs	r1, #0
 8002970:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	0018      	movs	r0, r3
 8002976:	f000 f839 	bl	80029ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	223d      	movs	r2, #61	@ 0x3d
 800297e:	2102      	movs	r1, #2
 8002980:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	3304      	adds	r3, #4
 800298a:	0019      	movs	r1, r3
 800298c:	0010      	movs	r0, r2
 800298e:	f000 f995 	bl	8002cbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2246      	movs	r2, #70	@ 0x46
 8002996:	2101      	movs	r1, #1
 8002998:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	223e      	movs	r2, #62	@ 0x3e
 800299e:	2101      	movs	r1, #1
 80029a0:	5499      	strb	r1, [r3, r2]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	223f      	movs	r2, #63	@ 0x3f
 80029a6:	2101      	movs	r1, #1
 80029a8:	5499      	strb	r1, [r3, r2]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2240      	movs	r2, #64	@ 0x40
 80029ae:	2101      	movs	r1, #1
 80029b0:	5499      	strb	r1, [r3, r2]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2241      	movs	r2, #65	@ 0x41
 80029b6:	2101      	movs	r1, #1
 80029b8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2242      	movs	r2, #66	@ 0x42
 80029be:	2101      	movs	r1, #1
 80029c0:	5499      	strb	r1, [r3, r2]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2243      	movs	r2, #67	@ 0x43
 80029c6:	2101      	movs	r1, #1
 80029c8:	5499      	strb	r1, [r3, r2]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2244      	movs	r2, #68	@ 0x44
 80029ce:	2101      	movs	r1, #1
 80029d0:	5499      	strb	r1, [r3, r2]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2245      	movs	r2, #69	@ 0x45
 80029d6:	2101      	movs	r1, #1
 80029d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	223d      	movs	r2, #61	@ 0x3d
 80029de:	2101      	movs	r1, #1
 80029e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b002      	add	sp, #8
 80029ea:	bd80      	pop	{r7, pc}

080029ec <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80029f4:	46c0      	nop			@ (mov r8, r8)
 80029f6:	46bd      	mov	sp, r7
 80029f8:	b002      	add	sp, #8
 80029fa:	bd80      	pop	{r7, pc}

080029fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	223d      	movs	r2, #61	@ 0x3d
 8002a08:	5c9b      	ldrb	r3, [r3, r2]
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d001      	beq.n	8002a14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e03b      	b.n	8002a8c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	223d      	movs	r2, #61	@ 0x3d
 8002a18:	2102      	movs	r1, #2
 8002a1a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68da      	ldr	r2, [r3, #12]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2101      	movs	r1, #1
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a18      	ldr	r2, [pc, #96]	@ (8002a94 <HAL_TIM_Base_Start_IT+0x98>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d00f      	beq.n	8002a56 <HAL_TIM_Base_Start_IT+0x5a>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	2380      	movs	r3, #128	@ 0x80
 8002a3c:	05db      	lsls	r3, r3, #23
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d009      	beq.n	8002a56 <HAL_TIM_Base_Start_IT+0x5a>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a14      	ldr	r2, [pc, #80]	@ (8002a98 <HAL_TIM_Base_Start_IT+0x9c>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d004      	beq.n	8002a56 <HAL_TIM_Base_Start_IT+0x5a>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a12      	ldr	r2, [pc, #72]	@ (8002a9c <HAL_TIM_Base_Start_IT+0xa0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d111      	bne.n	8002a7a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	2207      	movs	r2, #7
 8002a5e:	4013      	ands	r3, r2
 8002a60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b06      	cmp	r3, #6
 8002a66:	d010      	beq.n	8002a8a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2101      	movs	r1, #1
 8002a74:	430a      	orrs	r2, r1
 8002a76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a78:	e007      	b.n	8002a8a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2101      	movs	r1, #1
 8002a86:	430a      	orrs	r2, r1
 8002a88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b004      	add	sp, #16
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40012c00 	.word	0x40012c00
 8002a98:	40000400 	.word	0x40000400
 8002a9c:	40014000 	.word	0x40014000

08002aa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2202      	movs	r2, #2
 8002abc:	4013      	ands	r3, r2
 8002abe:	d021      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d01d      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2203      	movs	r2, #3
 8002ace:	4252      	negs	r2, r2
 8002ad0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	2203      	movs	r2, #3
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d004      	beq.n	8002aee <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f000 f8d0 	bl	8002c8c <HAL_TIM_IC_CaptureCallback>
 8002aec:	e007      	b.n	8002afe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	0018      	movs	r0, r3
 8002af2:	f000 f8c3 	bl	8002c7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	0018      	movs	r0, r3
 8002afa:	f000 f8cf 	bl	8002c9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2204      	movs	r2, #4
 8002b08:	4013      	ands	r3, r2
 8002b0a:	d022      	beq.n	8002b52 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2204      	movs	r2, #4
 8002b10:	4013      	ands	r3, r2
 8002b12:	d01e      	beq.n	8002b52 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2205      	movs	r2, #5
 8002b1a:	4252      	negs	r2, r2
 8002b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2202      	movs	r2, #2
 8002b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	699a      	ldr	r2, [r3, #24]
 8002b2a:	23c0      	movs	r3, #192	@ 0xc0
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4013      	ands	r3, r2
 8002b30:	d004      	beq.n	8002b3c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	0018      	movs	r0, r3
 8002b36:	f000 f8a9 	bl	8002c8c <HAL_TIM_IC_CaptureCallback>
 8002b3a:	e007      	b.n	8002b4c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f000 f89c 	bl	8002c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	0018      	movs	r0, r3
 8002b48:	f000 f8a8 	bl	8002c9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2208      	movs	r2, #8
 8002b56:	4013      	ands	r3, r2
 8002b58:	d021      	beq.n	8002b9e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d01d      	beq.n	8002b9e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2209      	movs	r2, #9
 8002b68:	4252      	negs	r2, r2
 8002b6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2204      	movs	r2, #4
 8002b70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	2203      	movs	r2, #3
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d004      	beq.n	8002b88 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	0018      	movs	r0, r3
 8002b82:	f000 f883 	bl	8002c8c <HAL_TIM_IC_CaptureCallback>
 8002b86:	e007      	b.n	8002b98 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f000 f876 	bl	8002c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	0018      	movs	r0, r3
 8002b94:	f000 f882 	bl	8002c9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	2210      	movs	r2, #16
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d022      	beq.n	8002bec <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2210      	movs	r2, #16
 8002baa:	4013      	ands	r3, r2
 8002bac:	d01e      	beq.n	8002bec <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2211      	movs	r2, #17
 8002bb4:	4252      	negs	r2, r2
 8002bb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2208      	movs	r2, #8
 8002bbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	69da      	ldr	r2, [r3, #28]
 8002bc4:	23c0      	movs	r3, #192	@ 0xc0
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4013      	ands	r3, r2
 8002bca:	d004      	beq.n	8002bd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f000 f85c 	bl	8002c8c <HAL_TIM_IC_CaptureCallback>
 8002bd4:	e007      	b.n	8002be6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f000 f84f 	bl	8002c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	0018      	movs	r0, r3
 8002be2:	f000 f85b 	bl	8002c9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	d00c      	beq.n	8002c0e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	d008      	beq.n	8002c0e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2202      	movs	r2, #2
 8002c02:	4252      	negs	r2, r2
 8002c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f7fd fe0b 	bl	8000824 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2280      	movs	r2, #128	@ 0x80
 8002c12:	4013      	ands	r3, r2
 8002c14:	d00c      	beq.n	8002c30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2280      	movs	r2, #128	@ 0x80
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d008      	beq.n	8002c30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2281      	movs	r2, #129	@ 0x81
 8002c24:	4252      	negs	r2, r2
 8002c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f000 f8dc 	bl	8002de8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	2240      	movs	r2, #64	@ 0x40
 8002c34:	4013      	ands	r3, r2
 8002c36:	d00c      	beq.n	8002c52 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2240      	movs	r2, #64	@ 0x40
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d008      	beq.n	8002c52 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2241      	movs	r2, #65	@ 0x41
 8002c46:	4252      	negs	r2, r2
 8002c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f000 f82d 	bl	8002cac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2220      	movs	r2, #32
 8002c56:	4013      	ands	r3, r2
 8002c58:	d00c      	beq.n	8002c74 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	4013      	ands	r3, r2
 8002c60:	d008      	beq.n	8002c74 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2221      	movs	r2, #33	@ 0x21
 8002c68:	4252      	negs	r2, r2
 8002c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f000 f8b2 	bl	8002dd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c74:	46c0      	nop			@ (mov r8, r8)
 8002c76:	46bd      	mov	sp, r7
 8002c78:	b004      	add	sp, #16
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c84:	46c0      	nop			@ (mov r8, r8)
 8002c86:	46bd      	mov	sp, r7
 8002c88:	b002      	add	sp, #8
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c94:	46c0      	nop			@ (mov r8, r8)
 8002c96:	46bd      	mov	sp, r7
 8002c98:	b002      	add	sp, #8
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ca4:	46c0      	nop			@ (mov r8, r8)
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	b002      	add	sp, #8
 8002caa:	bd80      	pop	{r7, pc}

08002cac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cb4:	46c0      	nop			@ (mov r8, r8)
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	b002      	add	sp, #8
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a3b      	ldr	r2, [pc, #236]	@ (8002dbc <TIM_Base_SetConfig+0x100>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d008      	beq.n	8002ce6 <TIM_Base_SetConfig+0x2a>
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	05db      	lsls	r3, r3, #23
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d003      	beq.n	8002ce6 <TIM_Base_SetConfig+0x2a>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a37      	ldr	r2, [pc, #220]	@ (8002dc0 <TIM_Base_SetConfig+0x104>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d108      	bne.n	8002cf8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2270      	movs	r2, #112	@ 0x70
 8002cea:	4393      	bics	r3, r2
 8002cec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a30      	ldr	r2, [pc, #192]	@ (8002dbc <TIM_Base_SetConfig+0x100>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d018      	beq.n	8002d32 <TIM_Base_SetConfig+0x76>
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	2380      	movs	r3, #128	@ 0x80
 8002d04:	05db      	lsls	r3, r3, #23
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d013      	beq.n	8002d32 <TIM_Base_SetConfig+0x76>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a2c      	ldr	r2, [pc, #176]	@ (8002dc0 <TIM_Base_SetConfig+0x104>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00f      	beq.n	8002d32 <TIM_Base_SetConfig+0x76>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a2b      	ldr	r2, [pc, #172]	@ (8002dc4 <TIM_Base_SetConfig+0x108>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d00b      	beq.n	8002d32 <TIM_Base_SetConfig+0x76>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a2a      	ldr	r2, [pc, #168]	@ (8002dc8 <TIM_Base_SetConfig+0x10c>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d007      	beq.n	8002d32 <TIM_Base_SetConfig+0x76>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a29      	ldr	r2, [pc, #164]	@ (8002dcc <TIM_Base_SetConfig+0x110>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d003      	beq.n	8002d32 <TIM_Base_SetConfig+0x76>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a28      	ldr	r2, [pc, #160]	@ (8002dd0 <TIM_Base_SetConfig+0x114>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d108      	bne.n	8002d44 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	4a27      	ldr	r2, [pc, #156]	@ (8002dd4 <TIM_Base_SetConfig+0x118>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2280      	movs	r2, #128	@ 0x80
 8002d48:	4393      	bics	r3, r2
 8002d4a:	001a      	movs	r2, r3
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a13      	ldr	r2, [pc, #76]	@ (8002dbc <TIM_Base_SetConfig+0x100>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d00b      	beq.n	8002d8a <TIM_Base_SetConfig+0xce>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a14      	ldr	r2, [pc, #80]	@ (8002dc8 <TIM_Base_SetConfig+0x10c>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d007      	beq.n	8002d8a <TIM_Base_SetConfig+0xce>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a13      	ldr	r2, [pc, #76]	@ (8002dcc <TIM_Base_SetConfig+0x110>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d003      	beq.n	8002d8a <TIM_Base_SetConfig+0xce>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a12      	ldr	r2, [pc, #72]	@ (8002dd0 <TIM_Base_SetConfig+0x114>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d103      	bne.n	8002d92 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	691a      	ldr	r2, [r3, #16]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d106      	bne.n	8002db2 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	2201      	movs	r2, #1
 8002daa:	4393      	bics	r3, r2
 8002dac:	001a      	movs	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	611a      	str	r2, [r3, #16]
  }
}
 8002db2:	46c0      	nop			@ (mov r8, r8)
 8002db4:	46bd      	mov	sp, r7
 8002db6:	b004      	add	sp, #16
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	46c0      	nop			@ (mov r8, r8)
 8002dbc:	40012c00 	.word	0x40012c00
 8002dc0:	40000400 	.word	0x40000400
 8002dc4:	40002000 	.word	0x40002000
 8002dc8:	40014000 	.word	0x40014000
 8002dcc:	40014400 	.word	0x40014400
 8002dd0:	40014800 	.word	0x40014800
 8002dd4:	fffffcff 	.word	0xfffffcff

08002dd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002de0:	46c0      	nop			@ (mov r8, r8)
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b002      	add	sp, #8
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002df0:	46c0      	nop			@ (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b002      	add	sp, #8
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <memset>:
 8002df8:	0003      	movs	r3, r0
 8002dfa:	1882      	adds	r2, r0, r2
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d100      	bne.n	8002e02 <memset+0xa>
 8002e00:	4770      	bx	lr
 8002e02:	7019      	strb	r1, [r3, #0]
 8002e04:	3301      	adds	r3, #1
 8002e06:	e7f9      	b.n	8002dfc <memset+0x4>

08002e08 <__libc_init_array>:
 8002e08:	b570      	push	{r4, r5, r6, lr}
 8002e0a:	2600      	movs	r6, #0
 8002e0c:	4c0c      	ldr	r4, [pc, #48]	@ (8002e40 <__libc_init_array+0x38>)
 8002e0e:	4d0d      	ldr	r5, [pc, #52]	@ (8002e44 <__libc_init_array+0x3c>)
 8002e10:	1b64      	subs	r4, r4, r5
 8002e12:	10a4      	asrs	r4, r4, #2
 8002e14:	42a6      	cmp	r6, r4
 8002e16:	d109      	bne.n	8002e2c <__libc_init_array+0x24>
 8002e18:	2600      	movs	r6, #0
 8002e1a:	f000 f819 	bl	8002e50 <_init>
 8002e1e:	4c0a      	ldr	r4, [pc, #40]	@ (8002e48 <__libc_init_array+0x40>)
 8002e20:	4d0a      	ldr	r5, [pc, #40]	@ (8002e4c <__libc_init_array+0x44>)
 8002e22:	1b64      	subs	r4, r4, r5
 8002e24:	10a4      	asrs	r4, r4, #2
 8002e26:	42a6      	cmp	r6, r4
 8002e28:	d105      	bne.n	8002e36 <__libc_init_array+0x2e>
 8002e2a:	bd70      	pop	{r4, r5, r6, pc}
 8002e2c:	00b3      	lsls	r3, r6, #2
 8002e2e:	58eb      	ldr	r3, [r5, r3]
 8002e30:	4798      	blx	r3
 8002e32:	3601      	adds	r6, #1
 8002e34:	e7ee      	b.n	8002e14 <__libc_init_array+0xc>
 8002e36:	00b3      	lsls	r3, r6, #2
 8002e38:	58eb      	ldr	r3, [r5, r3]
 8002e3a:	4798      	blx	r3
 8002e3c:	3601      	adds	r6, #1
 8002e3e:	e7f2      	b.n	8002e26 <__libc_init_array+0x1e>
 8002e40:	08002ea0 	.word	0x08002ea0
 8002e44:	08002ea0 	.word	0x08002ea0
 8002e48:	08002ea4 	.word	0x08002ea4
 8002e4c:	08002ea0 	.word	0x08002ea0

08002e50 <_init>:
 8002e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e52:	46c0      	nop			@ (mov r8, r8)
 8002e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e56:	bc08      	pop	{r3}
 8002e58:	469e      	mov	lr, r3
 8002e5a:	4770      	bx	lr

08002e5c <_fini>:
 8002e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e62:	bc08      	pop	{r3}
 8002e64:	469e      	mov	lr, r3
 8002e66:	4770      	bx	lr
