
Tolsma-GrisnichCurrent.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009084  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08009144  08009144  0000a144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800922c  0800922c  0000b014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800922c  0800922c  0000a22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009234  08009234  0000b014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009234  08009234  0000a234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009238  08009238  0000a238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  0800923c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fa0  20000014  08009250  0000b014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fb4  08009250  0000bfb4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b9aa  00000000  00000000  0000b03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dd9  00000000  00000000  000269e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  0002a7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000146b  00000000  00000000  0002c1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004038  00000000  00000000  0002d63b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f16a  00000000  00000000  00031673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8997  00000000  00000000  000507dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f9174  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060c0  00000000  00000000  000f91b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000ff278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800912c 	.word	0x0800912c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	0800912c 	.word	0x0800912c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cfrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0008      	movs	r0, r1
 80003f8:	4661      	mov	r1, ip
 80003fa:	e7ff      	b.n	80003fc <__aeabi_cfcmpeq>

080003fc <__aeabi_cfcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 fb99 	bl	8000b34 <__lesf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cfcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_fcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 fb21 	bl	8000a54 <__eqsf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_fcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 fb8b 	bl	8000b34 <__lesf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_fcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_fcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 fb81 	bl	8000b34 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_fcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_fcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 fb2f 	bl	8000aa4 <__gesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_fcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_fcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 fb25 	bl	8000aa4 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_fcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_uldivmod>:
 8000468:	2b00      	cmp	r3, #0
 800046a:	d111      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 800046c:	2a00      	cmp	r2, #0
 800046e:	d10f      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 8000470:	2900      	cmp	r1, #0
 8000472:	d100      	bne.n	8000476 <__aeabi_uldivmod+0xe>
 8000474:	2800      	cmp	r0, #0
 8000476:	d002      	beq.n	800047e <__aeabi_uldivmod+0x16>
 8000478:	2100      	movs	r1, #0
 800047a:	43c9      	mvns	r1, r1
 800047c:	0008      	movs	r0, r1
 800047e:	b407      	push	{r0, r1, r2}
 8000480:	4802      	ldr	r0, [pc, #8]	@ (800048c <__aeabi_uldivmod+0x24>)
 8000482:	a102      	add	r1, pc, #8	@ (adr r1, 800048c <__aeabi_uldivmod+0x24>)
 8000484:	1840      	adds	r0, r0, r1
 8000486:	9002      	str	r0, [sp, #8]
 8000488:	bd03      	pop	{r0, r1, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)
 800048c:	ffffff65 	.word	0xffffff65
 8000490:	b403      	push	{r0, r1}
 8000492:	4668      	mov	r0, sp
 8000494:	b501      	push	{r0, lr}
 8000496:	9802      	ldr	r0, [sp, #8]
 8000498:	f000 f81e 	bl	80004d8 <__udivmoddi4>
 800049c:	9b01      	ldr	r3, [sp, #4]
 800049e:	469e      	mov	lr, r3
 80004a0:	b002      	add	sp, #8
 80004a2:	bc0c      	pop	{r2, r3}
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_f2uiz>:
 80004a8:	219e      	movs	r1, #158	@ 0x9e
 80004aa:	b510      	push	{r4, lr}
 80004ac:	05c9      	lsls	r1, r1, #23
 80004ae:	1c04      	adds	r4, r0, #0
 80004b0:	f7ff ffd0 	bl	8000454 <__aeabi_fcmpge>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d103      	bne.n	80004c0 <__aeabi_f2uiz+0x18>
 80004b8:	1c20      	adds	r0, r4, #0
 80004ba:	f000 ff41 	bl	8001340 <__aeabi_f2iz>
 80004be:	bd10      	pop	{r4, pc}
 80004c0:	219e      	movs	r1, #158	@ 0x9e
 80004c2:	1c20      	adds	r0, r4, #0
 80004c4:	05c9      	lsls	r1, r1, #23
 80004c6:	f000 fcd7 	bl	8000e78 <__aeabi_fsub>
 80004ca:	f000 ff39 	bl	8001340 <__aeabi_f2iz>
 80004ce:	2380      	movs	r3, #128	@ 0x80
 80004d0:	061b      	lsls	r3, r3, #24
 80004d2:	469c      	mov	ip, r3
 80004d4:	4460      	add	r0, ip
 80004d6:	e7f2      	b.n	80004be <__aeabi_f2uiz+0x16>

080004d8 <__udivmoddi4>:
 80004d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004da:	4657      	mov	r7, sl
 80004dc:	464e      	mov	r6, r9
 80004de:	4645      	mov	r5, r8
 80004e0:	46de      	mov	lr, fp
 80004e2:	b5e0      	push	{r5, r6, r7, lr}
 80004e4:	0004      	movs	r4, r0
 80004e6:	000d      	movs	r5, r1
 80004e8:	4692      	mov	sl, r2
 80004ea:	4699      	mov	r9, r3
 80004ec:	b083      	sub	sp, #12
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d830      	bhi.n	8000554 <__udivmoddi4+0x7c>
 80004f2:	d02d      	beq.n	8000550 <__udivmoddi4+0x78>
 80004f4:	4649      	mov	r1, r9
 80004f6:	4650      	mov	r0, sl
 80004f8:	f000 ffa6 	bl	8001448 <__clzdi2>
 80004fc:	0029      	movs	r1, r5
 80004fe:	0006      	movs	r6, r0
 8000500:	0020      	movs	r0, r4
 8000502:	f000 ffa1 	bl	8001448 <__clzdi2>
 8000506:	1a33      	subs	r3, r6, r0
 8000508:	4698      	mov	r8, r3
 800050a:	3b20      	subs	r3, #32
 800050c:	d434      	bmi.n	8000578 <__udivmoddi4+0xa0>
 800050e:	469b      	mov	fp, r3
 8000510:	4653      	mov	r3, sl
 8000512:	465a      	mov	r2, fp
 8000514:	4093      	lsls	r3, r2
 8000516:	4642      	mov	r2, r8
 8000518:	001f      	movs	r7, r3
 800051a:	4653      	mov	r3, sl
 800051c:	4093      	lsls	r3, r2
 800051e:	001e      	movs	r6, r3
 8000520:	42af      	cmp	r7, r5
 8000522:	d83b      	bhi.n	800059c <__udivmoddi4+0xc4>
 8000524:	42af      	cmp	r7, r5
 8000526:	d100      	bne.n	800052a <__udivmoddi4+0x52>
 8000528:	e079      	b.n	800061e <__udivmoddi4+0x146>
 800052a:	465b      	mov	r3, fp
 800052c:	1ba4      	subs	r4, r4, r6
 800052e:	41bd      	sbcs	r5, r7
 8000530:	2b00      	cmp	r3, #0
 8000532:	da00      	bge.n	8000536 <__udivmoddi4+0x5e>
 8000534:	e076      	b.n	8000624 <__udivmoddi4+0x14c>
 8000536:	2200      	movs	r2, #0
 8000538:	2300      	movs	r3, #0
 800053a:	9200      	str	r2, [sp, #0]
 800053c:	9301      	str	r3, [sp, #4]
 800053e:	2301      	movs	r3, #1
 8000540:	465a      	mov	r2, fp
 8000542:	4093      	lsls	r3, r2
 8000544:	9301      	str	r3, [sp, #4]
 8000546:	2301      	movs	r3, #1
 8000548:	4642      	mov	r2, r8
 800054a:	4093      	lsls	r3, r2
 800054c:	9300      	str	r3, [sp, #0]
 800054e:	e029      	b.n	80005a4 <__udivmoddi4+0xcc>
 8000550:	4282      	cmp	r2, r0
 8000552:	d9cf      	bls.n	80004f4 <__udivmoddi4+0x1c>
 8000554:	2200      	movs	r2, #0
 8000556:	2300      	movs	r3, #0
 8000558:	9200      	str	r2, [sp, #0]
 800055a:	9301      	str	r3, [sp, #4]
 800055c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <__udivmoddi4+0x8e>
 8000562:	601c      	str	r4, [r3, #0]
 8000564:	605d      	str	r5, [r3, #4]
 8000566:	9800      	ldr	r0, [sp, #0]
 8000568:	9901      	ldr	r1, [sp, #4]
 800056a:	b003      	add	sp, #12
 800056c:	bcf0      	pop	{r4, r5, r6, r7}
 800056e:	46bb      	mov	fp, r7
 8000570:	46b2      	mov	sl, r6
 8000572:	46a9      	mov	r9, r5
 8000574:	46a0      	mov	r8, r4
 8000576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000578:	4642      	mov	r2, r8
 800057a:	469b      	mov	fp, r3
 800057c:	2320      	movs	r3, #32
 800057e:	1a9b      	subs	r3, r3, r2
 8000580:	4652      	mov	r2, sl
 8000582:	40da      	lsrs	r2, r3
 8000584:	4641      	mov	r1, r8
 8000586:	0013      	movs	r3, r2
 8000588:	464a      	mov	r2, r9
 800058a:	408a      	lsls	r2, r1
 800058c:	0017      	movs	r7, r2
 800058e:	4642      	mov	r2, r8
 8000590:	431f      	orrs	r7, r3
 8000592:	4653      	mov	r3, sl
 8000594:	4093      	lsls	r3, r2
 8000596:	001e      	movs	r6, r3
 8000598:	42af      	cmp	r7, r5
 800059a:	d9c3      	bls.n	8000524 <__udivmoddi4+0x4c>
 800059c:	2200      	movs	r2, #0
 800059e:	2300      	movs	r3, #0
 80005a0:	9200      	str	r2, [sp, #0]
 80005a2:	9301      	str	r3, [sp, #4]
 80005a4:	4643      	mov	r3, r8
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d0d8      	beq.n	800055c <__udivmoddi4+0x84>
 80005aa:	07fb      	lsls	r3, r7, #31
 80005ac:	0872      	lsrs	r2, r6, #1
 80005ae:	431a      	orrs	r2, r3
 80005b0:	4646      	mov	r6, r8
 80005b2:	087b      	lsrs	r3, r7, #1
 80005b4:	e00e      	b.n	80005d4 <__udivmoddi4+0xfc>
 80005b6:	42ab      	cmp	r3, r5
 80005b8:	d101      	bne.n	80005be <__udivmoddi4+0xe6>
 80005ba:	42a2      	cmp	r2, r4
 80005bc:	d80c      	bhi.n	80005d8 <__udivmoddi4+0x100>
 80005be:	1aa4      	subs	r4, r4, r2
 80005c0:	419d      	sbcs	r5, r3
 80005c2:	2001      	movs	r0, #1
 80005c4:	1924      	adds	r4, r4, r4
 80005c6:	416d      	adcs	r5, r5
 80005c8:	2100      	movs	r1, #0
 80005ca:	3e01      	subs	r6, #1
 80005cc:	1824      	adds	r4, r4, r0
 80005ce:	414d      	adcs	r5, r1
 80005d0:	2e00      	cmp	r6, #0
 80005d2:	d006      	beq.n	80005e2 <__udivmoddi4+0x10a>
 80005d4:	42ab      	cmp	r3, r5
 80005d6:	d9ee      	bls.n	80005b6 <__udivmoddi4+0xde>
 80005d8:	3e01      	subs	r6, #1
 80005da:	1924      	adds	r4, r4, r4
 80005dc:	416d      	adcs	r5, r5
 80005de:	2e00      	cmp	r6, #0
 80005e0:	d1f8      	bne.n	80005d4 <__udivmoddi4+0xfc>
 80005e2:	9800      	ldr	r0, [sp, #0]
 80005e4:	9901      	ldr	r1, [sp, #4]
 80005e6:	465b      	mov	r3, fp
 80005e8:	1900      	adds	r0, r0, r4
 80005ea:	4169      	adcs	r1, r5
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	db24      	blt.n	800063a <__udivmoddi4+0x162>
 80005f0:	002b      	movs	r3, r5
 80005f2:	465a      	mov	r2, fp
 80005f4:	4644      	mov	r4, r8
 80005f6:	40d3      	lsrs	r3, r2
 80005f8:	002a      	movs	r2, r5
 80005fa:	40e2      	lsrs	r2, r4
 80005fc:	001c      	movs	r4, r3
 80005fe:	465b      	mov	r3, fp
 8000600:	0015      	movs	r5, r2
 8000602:	2b00      	cmp	r3, #0
 8000604:	db2a      	blt.n	800065c <__udivmoddi4+0x184>
 8000606:	0026      	movs	r6, r4
 8000608:	409e      	lsls	r6, r3
 800060a:	0033      	movs	r3, r6
 800060c:	0026      	movs	r6, r4
 800060e:	4647      	mov	r7, r8
 8000610:	40be      	lsls	r6, r7
 8000612:	0032      	movs	r2, r6
 8000614:	1a80      	subs	r0, r0, r2
 8000616:	4199      	sbcs	r1, r3
 8000618:	9000      	str	r0, [sp, #0]
 800061a:	9101      	str	r1, [sp, #4]
 800061c:	e79e      	b.n	800055c <__udivmoddi4+0x84>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d8bc      	bhi.n	800059c <__udivmoddi4+0xc4>
 8000622:	e782      	b.n	800052a <__udivmoddi4+0x52>
 8000624:	4642      	mov	r2, r8
 8000626:	2320      	movs	r3, #32
 8000628:	2100      	movs	r1, #0
 800062a:	1a9b      	subs	r3, r3, r2
 800062c:	2200      	movs	r2, #0
 800062e:	9100      	str	r1, [sp, #0]
 8000630:	9201      	str	r2, [sp, #4]
 8000632:	2201      	movs	r2, #1
 8000634:	40da      	lsrs	r2, r3
 8000636:	9201      	str	r2, [sp, #4]
 8000638:	e785      	b.n	8000546 <__udivmoddi4+0x6e>
 800063a:	4642      	mov	r2, r8
 800063c:	2320      	movs	r3, #32
 800063e:	1a9b      	subs	r3, r3, r2
 8000640:	002a      	movs	r2, r5
 8000642:	4646      	mov	r6, r8
 8000644:	409a      	lsls	r2, r3
 8000646:	0023      	movs	r3, r4
 8000648:	40f3      	lsrs	r3, r6
 800064a:	4644      	mov	r4, r8
 800064c:	4313      	orrs	r3, r2
 800064e:	002a      	movs	r2, r5
 8000650:	40e2      	lsrs	r2, r4
 8000652:	001c      	movs	r4, r3
 8000654:	465b      	mov	r3, fp
 8000656:	0015      	movs	r5, r2
 8000658:	2b00      	cmp	r3, #0
 800065a:	dad4      	bge.n	8000606 <__udivmoddi4+0x12e>
 800065c:	4642      	mov	r2, r8
 800065e:	002f      	movs	r7, r5
 8000660:	2320      	movs	r3, #32
 8000662:	0026      	movs	r6, r4
 8000664:	4097      	lsls	r7, r2
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	40de      	lsrs	r6, r3
 800066a:	003b      	movs	r3, r7
 800066c:	4333      	orrs	r3, r6
 800066e:	e7cd      	b.n	800060c <__udivmoddi4+0x134>

08000670 <__aeabi_fadd>:
 8000670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000672:	024b      	lsls	r3, r1, #9
 8000674:	0a5a      	lsrs	r2, r3, #9
 8000676:	4694      	mov	ip, r2
 8000678:	004a      	lsls	r2, r1, #1
 800067a:	0fc9      	lsrs	r1, r1, #31
 800067c:	46ce      	mov	lr, r9
 800067e:	4647      	mov	r7, r8
 8000680:	4689      	mov	r9, r1
 8000682:	0045      	lsls	r5, r0, #1
 8000684:	0246      	lsls	r6, r0, #9
 8000686:	0e2d      	lsrs	r5, r5, #24
 8000688:	0e12      	lsrs	r2, r2, #24
 800068a:	b580      	push	{r7, lr}
 800068c:	0999      	lsrs	r1, r3, #6
 800068e:	0a77      	lsrs	r7, r6, #9
 8000690:	0fc4      	lsrs	r4, r0, #31
 8000692:	09b6      	lsrs	r6, r6, #6
 8000694:	1aab      	subs	r3, r5, r2
 8000696:	454c      	cmp	r4, r9
 8000698:	d020      	beq.n	80006dc <__aeabi_fadd+0x6c>
 800069a:	2b00      	cmp	r3, #0
 800069c:	dd0c      	ble.n	80006b8 <__aeabi_fadd+0x48>
 800069e:	2a00      	cmp	r2, #0
 80006a0:	d134      	bne.n	800070c <__aeabi_fadd+0x9c>
 80006a2:	2900      	cmp	r1, #0
 80006a4:	d02a      	beq.n	80006fc <__aeabi_fadd+0x8c>
 80006a6:	1e5a      	subs	r2, r3, #1
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d100      	bne.n	80006ae <__aeabi_fadd+0x3e>
 80006ac:	e08f      	b.n	80007ce <__aeabi_fadd+0x15e>
 80006ae:	2bff      	cmp	r3, #255	@ 0xff
 80006b0:	d100      	bne.n	80006b4 <__aeabi_fadd+0x44>
 80006b2:	e0cd      	b.n	8000850 <__aeabi_fadd+0x1e0>
 80006b4:	0013      	movs	r3, r2
 80006b6:	e02f      	b.n	8000718 <__aeabi_fadd+0xa8>
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d060      	beq.n	800077e <__aeabi_fadd+0x10e>
 80006bc:	1b53      	subs	r3, r2, r5
 80006be:	2d00      	cmp	r5, #0
 80006c0:	d000      	beq.n	80006c4 <__aeabi_fadd+0x54>
 80006c2:	e0ee      	b.n	80008a2 <__aeabi_fadd+0x232>
 80006c4:	2e00      	cmp	r6, #0
 80006c6:	d100      	bne.n	80006ca <__aeabi_fadd+0x5a>
 80006c8:	e13e      	b.n	8000948 <__aeabi_fadd+0x2d8>
 80006ca:	1e5c      	subs	r4, r3, #1
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d100      	bne.n	80006d2 <__aeabi_fadd+0x62>
 80006d0:	e16b      	b.n	80009aa <__aeabi_fadd+0x33a>
 80006d2:	2bff      	cmp	r3, #255	@ 0xff
 80006d4:	d100      	bne.n	80006d8 <__aeabi_fadd+0x68>
 80006d6:	e0b9      	b.n	800084c <__aeabi_fadd+0x1dc>
 80006d8:	0023      	movs	r3, r4
 80006da:	e0e7      	b.n	80008ac <__aeabi_fadd+0x23c>
 80006dc:	2b00      	cmp	r3, #0
 80006de:	dc00      	bgt.n	80006e2 <__aeabi_fadd+0x72>
 80006e0:	e0a4      	b.n	800082c <__aeabi_fadd+0x1bc>
 80006e2:	2a00      	cmp	r2, #0
 80006e4:	d069      	beq.n	80007ba <__aeabi_fadd+0x14a>
 80006e6:	2dff      	cmp	r5, #255	@ 0xff
 80006e8:	d100      	bne.n	80006ec <__aeabi_fadd+0x7c>
 80006ea:	e0b1      	b.n	8000850 <__aeabi_fadd+0x1e0>
 80006ec:	2280      	movs	r2, #128	@ 0x80
 80006ee:	04d2      	lsls	r2, r2, #19
 80006f0:	4311      	orrs	r1, r2
 80006f2:	2b1b      	cmp	r3, #27
 80006f4:	dc00      	bgt.n	80006f8 <__aeabi_fadd+0x88>
 80006f6:	e0e9      	b.n	80008cc <__aeabi_fadd+0x25c>
 80006f8:	002b      	movs	r3, r5
 80006fa:	3605      	adds	r6, #5
 80006fc:	08f7      	lsrs	r7, r6, #3
 80006fe:	2bff      	cmp	r3, #255	@ 0xff
 8000700:	d100      	bne.n	8000704 <__aeabi_fadd+0x94>
 8000702:	e0a5      	b.n	8000850 <__aeabi_fadd+0x1e0>
 8000704:	027a      	lsls	r2, r7, #9
 8000706:	0a52      	lsrs	r2, r2, #9
 8000708:	b2d8      	uxtb	r0, r3
 800070a:	e030      	b.n	800076e <__aeabi_fadd+0xfe>
 800070c:	2dff      	cmp	r5, #255	@ 0xff
 800070e:	d100      	bne.n	8000712 <__aeabi_fadd+0xa2>
 8000710:	e09e      	b.n	8000850 <__aeabi_fadd+0x1e0>
 8000712:	2280      	movs	r2, #128	@ 0x80
 8000714:	04d2      	lsls	r2, r2, #19
 8000716:	4311      	orrs	r1, r2
 8000718:	2001      	movs	r0, #1
 800071a:	2b1b      	cmp	r3, #27
 800071c:	dc08      	bgt.n	8000730 <__aeabi_fadd+0xc0>
 800071e:	0008      	movs	r0, r1
 8000720:	2220      	movs	r2, #32
 8000722:	40d8      	lsrs	r0, r3
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	4099      	lsls	r1, r3
 8000728:	000b      	movs	r3, r1
 800072a:	1e5a      	subs	r2, r3, #1
 800072c:	4193      	sbcs	r3, r2
 800072e:	4318      	orrs	r0, r3
 8000730:	1a36      	subs	r6, r6, r0
 8000732:	0173      	lsls	r3, r6, #5
 8000734:	d400      	bmi.n	8000738 <__aeabi_fadd+0xc8>
 8000736:	e071      	b.n	800081c <__aeabi_fadd+0x1ac>
 8000738:	01b6      	lsls	r6, r6, #6
 800073a:	09b7      	lsrs	r7, r6, #6
 800073c:	0038      	movs	r0, r7
 800073e:	f000 fe65 	bl	800140c <__clzsi2>
 8000742:	003b      	movs	r3, r7
 8000744:	3805      	subs	r0, #5
 8000746:	4083      	lsls	r3, r0
 8000748:	4285      	cmp	r5, r0
 800074a:	dd4d      	ble.n	80007e8 <__aeabi_fadd+0x178>
 800074c:	4eb4      	ldr	r6, [pc, #720]	@ (8000a20 <__aeabi_fadd+0x3b0>)
 800074e:	1a2d      	subs	r5, r5, r0
 8000750:	401e      	ands	r6, r3
 8000752:	075a      	lsls	r2, r3, #29
 8000754:	d068      	beq.n	8000828 <__aeabi_fadd+0x1b8>
 8000756:	220f      	movs	r2, #15
 8000758:	4013      	ands	r3, r2
 800075a:	2b04      	cmp	r3, #4
 800075c:	d064      	beq.n	8000828 <__aeabi_fadd+0x1b8>
 800075e:	3604      	adds	r6, #4
 8000760:	0173      	lsls	r3, r6, #5
 8000762:	d561      	bpl.n	8000828 <__aeabi_fadd+0x1b8>
 8000764:	1c68      	adds	r0, r5, #1
 8000766:	2dfe      	cmp	r5, #254	@ 0xfe
 8000768:	d154      	bne.n	8000814 <__aeabi_fadd+0x1a4>
 800076a:	20ff      	movs	r0, #255	@ 0xff
 800076c:	2200      	movs	r2, #0
 800076e:	05c0      	lsls	r0, r0, #23
 8000770:	4310      	orrs	r0, r2
 8000772:	07e4      	lsls	r4, r4, #31
 8000774:	4320      	orrs	r0, r4
 8000776:	bcc0      	pop	{r6, r7}
 8000778:	46b9      	mov	r9, r7
 800077a:	46b0      	mov	r8, r6
 800077c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800077e:	22fe      	movs	r2, #254	@ 0xfe
 8000780:	4690      	mov	r8, r2
 8000782:	1c68      	adds	r0, r5, #1
 8000784:	0002      	movs	r2, r0
 8000786:	4640      	mov	r0, r8
 8000788:	4210      	tst	r0, r2
 800078a:	d16b      	bne.n	8000864 <__aeabi_fadd+0x1f4>
 800078c:	2d00      	cmp	r5, #0
 800078e:	d000      	beq.n	8000792 <__aeabi_fadd+0x122>
 8000790:	e0dd      	b.n	800094e <__aeabi_fadd+0x2de>
 8000792:	2e00      	cmp	r6, #0
 8000794:	d100      	bne.n	8000798 <__aeabi_fadd+0x128>
 8000796:	e102      	b.n	800099e <__aeabi_fadd+0x32e>
 8000798:	2900      	cmp	r1, #0
 800079a:	d0b3      	beq.n	8000704 <__aeabi_fadd+0x94>
 800079c:	2280      	movs	r2, #128	@ 0x80
 800079e:	1a77      	subs	r7, r6, r1
 80007a0:	04d2      	lsls	r2, r2, #19
 80007a2:	4217      	tst	r7, r2
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fadd+0x138>
 80007a6:	e136      	b.n	8000a16 <__aeabi_fadd+0x3a6>
 80007a8:	464c      	mov	r4, r9
 80007aa:	1b8e      	subs	r6, r1, r6
 80007ac:	d061      	beq.n	8000872 <__aeabi_fadd+0x202>
 80007ae:	2001      	movs	r0, #1
 80007b0:	4216      	tst	r6, r2
 80007b2:	d130      	bne.n	8000816 <__aeabi_fadd+0x1a6>
 80007b4:	2300      	movs	r3, #0
 80007b6:	08f7      	lsrs	r7, r6, #3
 80007b8:	e7a4      	b.n	8000704 <__aeabi_fadd+0x94>
 80007ba:	2900      	cmp	r1, #0
 80007bc:	d09e      	beq.n	80006fc <__aeabi_fadd+0x8c>
 80007be:	1e5a      	subs	r2, r3, #1
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d100      	bne.n	80007c6 <__aeabi_fadd+0x156>
 80007c4:	e0ca      	b.n	800095c <__aeabi_fadd+0x2ec>
 80007c6:	2bff      	cmp	r3, #255	@ 0xff
 80007c8:	d042      	beq.n	8000850 <__aeabi_fadd+0x1e0>
 80007ca:	0013      	movs	r3, r2
 80007cc:	e791      	b.n	80006f2 <__aeabi_fadd+0x82>
 80007ce:	1a71      	subs	r1, r6, r1
 80007d0:	014b      	lsls	r3, r1, #5
 80007d2:	d400      	bmi.n	80007d6 <__aeabi_fadd+0x166>
 80007d4:	e0d1      	b.n	800097a <__aeabi_fadd+0x30a>
 80007d6:	018f      	lsls	r7, r1, #6
 80007d8:	09bf      	lsrs	r7, r7, #6
 80007da:	0038      	movs	r0, r7
 80007dc:	f000 fe16 	bl	800140c <__clzsi2>
 80007e0:	003b      	movs	r3, r7
 80007e2:	3805      	subs	r0, #5
 80007e4:	4083      	lsls	r3, r0
 80007e6:	2501      	movs	r5, #1
 80007e8:	2220      	movs	r2, #32
 80007ea:	1b40      	subs	r0, r0, r5
 80007ec:	3001      	adds	r0, #1
 80007ee:	1a12      	subs	r2, r2, r0
 80007f0:	001e      	movs	r6, r3
 80007f2:	4093      	lsls	r3, r2
 80007f4:	40c6      	lsrs	r6, r0
 80007f6:	1e5a      	subs	r2, r3, #1
 80007f8:	4193      	sbcs	r3, r2
 80007fa:	431e      	orrs	r6, r3
 80007fc:	d039      	beq.n	8000872 <__aeabi_fadd+0x202>
 80007fe:	0773      	lsls	r3, r6, #29
 8000800:	d100      	bne.n	8000804 <__aeabi_fadd+0x194>
 8000802:	e11b      	b.n	8000a3c <__aeabi_fadd+0x3cc>
 8000804:	230f      	movs	r3, #15
 8000806:	2500      	movs	r5, #0
 8000808:	4033      	ands	r3, r6
 800080a:	2b04      	cmp	r3, #4
 800080c:	d1a7      	bne.n	800075e <__aeabi_fadd+0xee>
 800080e:	2001      	movs	r0, #1
 8000810:	0172      	lsls	r2, r6, #5
 8000812:	d57c      	bpl.n	800090e <__aeabi_fadd+0x29e>
 8000814:	b2c0      	uxtb	r0, r0
 8000816:	01b2      	lsls	r2, r6, #6
 8000818:	0a52      	lsrs	r2, r2, #9
 800081a:	e7a8      	b.n	800076e <__aeabi_fadd+0xfe>
 800081c:	0773      	lsls	r3, r6, #29
 800081e:	d003      	beq.n	8000828 <__aeabi_fadd+0x1b8>
 8000820:	230f      	movs	r3, #15
 8000822:	4033      	ands	r3, r6
 8000824:	2b04      	cmp	r3, #4
 8000826:	d19a      	bne.n	800075e <__aeabi_fadd+0xee>
 8000828:	002b      	movs	r3, r5
 800082a:	e767      	b.n	80006fc <__aeabi_fadd+0x8c>
 800082c:	2b00      	cmp	r3, #0
 800082e:	d023      	beq.n	8000878 <__aeabi_fadd+0x208>
 8000830:	1b53      	subs	r3, r2, r5
 8000832:	2d00      	cmp	r5, #0
 8000834:	d17b      	bne.n	800092e <__aeabi_fadd+0x2be>
 8000836:	2e00      	cmp	r6, #0
 8000838:	d100      	bne.n	800083c <__aeabi_fadd+0x1cc>
 800083a:	e086      	b.n	800094a <__aeabi_fadd+0x2da>
 800083c:	1e5d      	subs	r5, r3, #1
 800083e:	2b01      	cmp	r3, #1
 8000840:	d100      	bne.n	8000844 <__aeabi_fadd+0x1d4>
 8000842:	e08b      	b.n	800095c <__aeabi_fadd+0x2ec>
 8000844:	2bff      	cmp	r3, #255	@ 0xff
 8000846:	d002      	beq.n	800084e <__aeabi_fadd+0x1de>
 8000848:	002b      	movs	r3, r5
 800084a:	e075      	b.n	8000938 <__aeabi_fadd+0x2c8>
 800084c:	464c      	mov	r4, r9
 800084e:	4667      	mov	r7, ip
 8000850:	2f00      	cmp	r7, #0
 8000852:	d100      	bne.n	8000856 <__aeabi_fadd+0x1e6>
 8000854:	e789      	b.n	800076a <__aeabi_fadd+0xfa>
 8000856:	2280      	movs	r2, #128	@ 0x80
 8000858:	03d2      	lsls	r2, r2, #15
 800085a:	433a      	orrs	r2, r7
 800085c:	0252      	lsls	r2, r2, #9
 800085e:	20ff      	movs	r0, #255	@ 0xff
 8000860:	0a52      	lsrs	r2, r2, #9
 8000862:	e784      	b.n	800076e <__aeabi_fadd+0xfe>
 8000864:	1a77      	subs	r7, r6, r1
 8000866:	017b      	lsls	r3, r7, #5
 8000868:	d46b      	bmi.n	8000942 <__aeabi_fadd+0x2d2>
 800086a:	2f00      	cmp	r7, #0
 800086c:	d000      	beq.n	8000870 <__aeabi_fadd+0x200>
 800086e:	e765      	b.n	800073c <__aeabi_fadd+0xcc>
 8000870:	2400      	movs	r4, #0
 8000872:	2000      	movs	r0, #0
 8000874:	2200      	movs	r2, #0
 8000876:	e77a      	b.n	800076e <__aeabi_fadd+0xfe>
 8000878:	22fe      	movs	r2, #254	@ 0xfe
 800087a:	1c6b      	adds	r3, r5, #1
 800087c:	421a      	tst	r2, r3
 800087e:	d149      	bne.n	8000914 <__aeabi_fadd+0x2a4>
 8000880:	2d00      	cmp	r5, #0
 8000882:	d000      	beq.n	8000886 <__aeabi_fadd+0x216>
 8000884:	e09f      	b.n	80009c6 <__aeabi_fadd+0x356>
 8000886:	2e00      	cmp	r6, #0
 8000888:	d100      	bne.n	800088c <__aeabi_fadd+0x21c>
 800088a:	e0ba      	b.n	8000a02 <__aeabi_fadd+0x392>
 800088c:	2900      	cmp	r1, #0
 800088e:	d100      	bne.n	8000892 <__aeabi_fadd+0x222>
 8000890:	e0cf      	b.n	8000a32 <__aeabi_fadd+0x3c2>
 8000892:	1872      	adds	r2, r6, r1
 8000894:	0153      	lsls	r3, r2, #5
 8000896:	d400      	bmi.n	800089a <__aeabi_fadd+0x22a>
 8000898:	e0cd      	b.n	8000a36 <__aeabi_fadd+0x3c6>
 800089a:	0192      	lsls	r2, r2, #6
 800089c:	2001      	movs	r0, #1
 800089e:	0a52      	lsrs	r2, r2, #9
 80008a0:	e765      	b.n	800076e <__aeabi_fadd+0xfe>
 80008a2:	2aff      	cmp	r2, #255	@ 0xff
 80008a4:	d0d2      	beq.n	800084c <__aeabi_fadd+0x1dc>
 80008a6:	2080      	movs	r0, #128	@ 0x80
 80008a8:	04c0      	lsls	r0, r0, #19
 80008aa:	4306      	orrs	r6, r0
 80008ac:	2001      	movs	r0, #1
 80008ae:	2b1b      	cmp	r3, #27
 80008b0:	dc08      	bgt.n	80008c4 <__aeabi_fadd+0x254>
 80008b2:	0030      	movs	r0, r6
 80008b4:	2420      	movs	r4, #32
 80008b6:	40d8      	lsrs	r0, r3
 80008b8:	1ae3      	subs	r3, r4, r3
 80008ba:	409e      	lsls	r6, r3
 80008bc:	0033      	movs	r3, r6
 80008be:	1e5c      	subs	r4, r3, #1
 80008c0:	41a3      	sbcs	r3, r4
 80008c2:	4318      	orrs	r0, r3
 80008c4:	464c      	mov	r4, r9
 80008c6:	0015      	movs	r5, r2
 80008c8:	1a0e      	subs	r6, r1, r0
 80008ca:	e732      	b.n	8000732 <__aeabi_fadd+0xc2>
 80008cc:	0008      	movs	r0, r1
 80008ce:	2220      	movs	r2, #32
 80008d0:	40d8      	lsrs	r0, r3
 80008d2:	1ad3      	subs	r3, r2, r3
 80008d4:	4099      	lsls	r1, r3
 80008d6:	000b      	movs	r3, r1
 80008d8:	1e5a      	subs	r2, r3, #1
 80008da:	4193      	sbcs	r3, r2
 80008dc:	4303      	orrs	r3, r0
 80008de:	18f6      	adds	r6, r6, r3
 80008e0:	0173      	lsls	r3, r6, #5
 80008e2:	d59b      	bpl.n	800081c <__aeabi_fadd+0x1ac>
 80008e4:	3501      	adds	r5, #1
 80008e6:	2dff      	cmp	r5, #255	@ 0xff
 80008e8:	d100      	bne.n	80008ec <__aeabi_fadd+0x27c>
 80008ea:	e73e      	b.n	800076a <__aeabi_fadd+0xfa>
 80008ec:	2301      	movs	r3, #1
 80008ee:	494d      	ldr	r1, [pc, #308]	@ (8000a24 <__aeabi_fadd+0x3b4>)
 80008f0:	0872      	lsrs	r2, r6, #1
 80008f2:	4033      	ands	r3, r6
 80008f4:	400a      	ands	r2, r1
 80008f6:	431a      	orrs	r2, r3
 80008f8:	0016      	movs	r6, r2
 80008fa:	0753      	lsls	r3, r2, #29
 80008fc:	d004      	beq.n	8000908 <__aeabi_fadd+0x298>
 80008fe:	230f      	movs	r3, #15
 8000900:	4013      	ands	r3, r2
 8000902:	2b04      	cmp	r3, #4
 8000904:	d000      	beq.n	8000908 <__aeabi_fadd+0x298>
 8000906:	e72a      	b.n	800075e <__aeabi_fadd+0xee>
 8000908:	0173      	lsls	r3, r6, #5
 800090a:	d500      	bpl.n	800090e <__aeabi_fadd+0x29e>
 800090c:	e72a      	b.n	8000764 <__aeabi_fadd+0xf4>
 800090e:	002b      	movs	r3, r5
 8000910:	08f7      	lsrs	r7, r6, #3
 8000912:	e6f7      	b.n	8000704 <__aeabi_fadd+0x94>
 8000914:	2bff      	cmp	r3, #255	@ 0xff
 8000916:	d100      	bne.n	800091a <__aeabi_fadd+0x2aa>
 8000918:	e727      	b.n	800076a <__aeabi_fadd+0xfa>
 800091a:	1871      	adds	r1, r6, r1
 800091c:	0849      	lsrs	r1, r1, #1
 800091e:	074a      	lsls	r2, r1, #29
 8000920:	d02f      	beq.n	8000982 <__aeabi_fadd+0x312>
 8000922:	220f      	movs	r2, #15
 8000924:	400a      	ands	r2, r1
 8000926:	2a04      	cmp	r2, #4
 8000928:	d02b      	beq.n	8000982 <__aeabi_fadd+0x312>
 800092a:	1d0e      	adds	r6, r1, #4
 800092c:	e6e6      	b.n	80006fc <__aeabi_fadd+0x8c>
 800092e:	2aff      	cmp	r2, #255	@ 0xff
 8000930:	d08d      	beq.n	800084e <__aeabi_fadd+0x1de>
 8000932:	2080      	movs	r0, #128	@ 0x80
 8000934:	04c0      	lsls	r0, r0, #19
 8000936:	4306      	orrs	r6, r0
 8000938:	2b1b      	cmp	r3, #27
 800093a:	dd24      	ble.n	8000986 <__aeabi_fadd+0x316>
 800093c:	0013      	movs	r3, r2
 800093e:	1d4e      	adds	r6, r1, #5
 8000940:	e6dc      	b.n	80006fc <__aeabi_fadd+0x8c>
 8000942:	464c      	mov	r4, r9
 8000944:	1b8f      	subs	r7, r1, r6
 8000946:	e6f9      	b.n	800073c <__aeabi_fadd+0xcc>
 8000948:	464c      	mov	r4, r9
 800094a:	000e      	movs	r6, r1
 800094c:	e6d6      	b.n	80006fc <__aeabi_fadd+0x8c>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d149      	bne.n	80009e6 <__aeabi_fadd+0x376>
 8000952:	2900      	cmp	r1, #0
 8000954:	d068      	beq.n	8000a28 <__aeabi_fadd+0x3b8>
 8000956:	4667      	mov	r7, ip
 8000958:	464c      	mov	r4, r9
 800095a:	e77c      	b.n	8000856 <__aeabi_fadd+0x1e6>
 800095c:	1870      	adds	r0, r6, r1
 800095e:	0143      	lsls	r3, r0, #5
 8000960:	d574      	bpl.n	8000a4c <__aeabi_fadd+0x3dc>
 8000962:	4930      	ldr	r1, [pc, #192]	@ (8000a24 <__aeabi_fadd+0x3b4>)
 8000964:	0840      	lsrs	r0, r0, #1
 8000966:	4001      	ands	r1, r0
 8000968:	0743      	lsls	r3, r0, #29
 800096a:	d009      	beq.n	8000980 <__aeabi_fadd+0x310>
 800096c:	230f      	movs	r3, #15
 800096e:	4003      	ands	r3, r0
 8000970:	2b04      	cmp	r3, #4
 8000972:	d005      	beq.n	8000980 <__aeabi_fadd+0x310>
 8000974:	2302      	movs	r3, #2
 8000976:	1d0e      	adds	r6, r1, #4
 8000978:	e6c0      	b.n	80006fc <__aeabi_fadd+0x8c>
 800097a:	2301      	movs	r3, #1
 800097c:	08cf      	lsrs	r7, r1, #3
 800097e:	e6c1      	b.n	8000704 <__aeabi_fadd+0x94>
 8000980:	2302      	movs	r3, #2
 8000982:	08cf      	lsrs	r7, r1, #3
 8000984:	e6be      	b.n	8000704 <__aeabi_fadd+0x94>
 8000986:	2520      	movs	r5, #32
 8000988:	0030      	movs	r0, r6
 800098a:	40d8      	lsrs	r0, r3
 800098c:	1aeb      	subs	r3, r5, r3
 800098e:	409e      	lsls	r6, r3
 8000990:	0033      	movs	r3, r6
 8000992:	1e5d      	subs	r5, r3, #1
 8000994:	41ab      	sbcs	r3, r5
 8000996:	4303      	orrs	r3, r0
 8000998:	0015      	movs	r5, r2
 800099a:	185e      	adds	r6, r3, r1
 800099c:	e7a0      	b.n	80008e0 <__aeabi_fadd+0x270>
 800099e:	2900      	cmp	r1, #0
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fadd+0x334>
 80009a2:	e765      	b.n	8000870 <__aeabi_fadd+0x200>
 80009a4:	464c      	mov	r4, r9
 80009a6:	4667      	mov	r7, ip
 80009a8:	e6ac      	b.n	8000704 <__aeabi_fadd+0x94>
 80009aa:	1b8f      	subs	r7, r1, r6
 80009ac:	017b      	lsls	r3, r7, #5
 80009ae:	d52e      	bpl.n	8000a0e <__aeabi_fadd+0x39e>
 80009b0:	01bf      	lsls	r7, r7, #6
 80009b2:	09bf      	lsrs	r7, r7, #6
 80009b4:	0038      	movs	r0, r7
 80009b6:	f000 fd29 	bl	800140c <__clzsi2>
 80009ba:	003b      	movs	r3, r7
 80009bc:	3805      	subs	r0, #5
 80009be:	4083      	lsls	r3, r0
 80009c0:	464c      	mov	r4, r9
 80009c2:	3501      	adds	r5, #1
 80009c4:	e710      	b.n	80007e8 <__aeabi_fadd+0x178>
 80009c6:	2e00      	cmp	r6, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_fadd+0x35c>
 80009ca:	e740      	b.n	800084e <__aeabi_fadd+0x1de>
 80009cc:	2900      	cmp	r1, #0
 80009ce:	d100      	bne.n	80009d2 <__aeabi_fadd+0x362>
 80009d0:	e741      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009d2:	2380      	movs	r3, #128	@ 0x80
 80009d4:	03db      	lsls	r3, r3, #15
 80009d6:	429f      	cmp	r7, r3
 80009d8:	d200      	bcs.n	80009dc <__aeabi_fadd+0x36c>
 80009da:	e73c      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009dc:	459c      	cmp	ip, r3
 80009de:	d300      	bcc.n	80009e2 <__aeabi_fadd+0x372>
 80009e0:	e739      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009e2:	4667      	mov	r7, ip
 80009e4:	e737      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009e6:	2900      	cmp	r1, #0
 80009e8:	d100      	bne.n	80009ec <__aeabi_fadd+0x37c>
 80009ea:	e734      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009ec:	2380      	movs	r3, #128	@ 0x80
 80009ee:	03db      	lsls	r3, r3, #15
 80009f0:	429f      	cmp	r7, r3
 80009f2:	d200      	bcs.n	80009f6 <__aeabi_fadd+0x386>
 80009f4:	e72f      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009f6:	459c      	cmp	ip, r3
 80009f8:	d300      	bcc.n	80009fc <__aeabi_fadd+0x38c>
 80009fa:	e72c      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009fc:	464c      	mov	r4, r9
 80009fe:	4667      	mov	r7, ip
 8000a00:	e729      	b.n	8000856 <__aeabi_fadd+0x1e6>
 8000a02:	2900      	cmp	r1, #0
 8000a04:	d100      	bne.n	8000a08 <__aeabi_fadd+0x398>
 8000a06:	e734      	b.n	8000872 <__aeabi_fadd+0x202>
 8000a08:	2300      	movs	r3, #0
 8000a0a:	08cf      	lsrs	r7, r1, #3
 8000a0c:	e67a      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a0e:	464c      	mov	r4, r9
 8000a10:	2301      	movs	r3, #1
 8000a12:	08ff      	lsrs	r7, r7, #3
 8000a14:	e676      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a16:	2f00      	cmp	r7, #0
 8000a18:	d100      	bne.n	8000a1c <__aeabi_fadd+0x3ac>
 8000a1a:	e729      	b.n	8000870 <__aeabi_fadd+0x200>
 8000a1c:	08ff      	lsrs	r7, r7, #3
 8000a1e:	e671      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a20:	fbffffff 	.word	0xfbffffff
 8000a24:	7dffffff 	.word	0x7dffffff
 8000a28:	2280      	movs	r2, #128	@ 0x80
 8000a2a:	2400      	movs	r4, #0
 8000a2c:	20ff      	movs	r0, #255	@ 0xff
 8000a2e:	03d2      	lsls	r2, r2, #15
 8000a30:	e69d      	b.n	800076e <__aeabi_fadd+0xfe>
 8000a32:	2300      	movs	r3, #0
 8000a34:	e666      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a36:	2300      	movs	r3, #0
 8000a38:	08d7      	lsrs	r7, r2, #3
 8000a3a:	e663      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	0172      	lsls	r2, r6, #5
 8000a40:	d500      	bpl.n	8000a44 <__aeabi_fadd+0x3d4>
 8000a42:	e6e7      	b.n	8000814 <__aeabi_fadd+0x1a4>
 8000a44:	0031      	movs	r1, r6
 8000a46:	2300      	movs	r3, #0
 8000a48:	08cf      	lsrs	r7, r1, #3
 8000a4a:	e65b      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	08c7      	lsrs	r7, r0, #3
 8000a50:	e658      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a52:	46c0      	nop			@ (mov r8, r8)

08000a54 <__eqsf2>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	0042      	lsls	r2, r0, #1
 8000a58:	024e      	lsls	r6, r1, #9
 8000a5a:	004c      	lsls	r4, r1, #1
 8000a5c:	0245      	lsls	r5, r0, #9
 8000a5e:	0a6d      	lsrs	r5, r5, #9
 8000a60:	0e12      	lsrs	r2, r2, #24
 8000a62:	0fc3      	lsrs	r3, r0, #31
 8000a64:	0a76      	lsrs	r6, r6, #9
 8000a66:	0e24      	lsrs	r4, r4, #24
 8000a68:	0fc9      	lsrs	r1, r1, #31
 8000a6a:	2aff      	cmp	r2, #255	@ 0xff
 8000a6c:	d010      	beq.n	8000a90 <__eqsf2+0x3c>
 8000a6e:	2cff      	cmp	r4, #255	@ 0xff
 8000a70:	d00c      	beq.n	8000a8c <__eqsf2+0x38>
 8000a72:	2001      	movs	r0, #1
 8000a74:	42a2      	cmp	r2, r4
 8000a76:	d10a      	bne.n	8000a8e <__eqsf2+0x3a>
 8000a78:	42b5      	cmp	r5, r6
 8000a7a:	d108      	bne.n	8000a8e <__eqsf2+0x3a>
 8000a7c:	428b      	cmp	r3, r1
 8000a7e:	d00f      	beq.n	8000aa0 <__eqsf2+0x4c>
 8000a80:	2a00      	cmp	r2, #0
 8000a82:	d104      	bne.n	8000a8e <__eqsf2+0x3a>
 8000a84:	0028      	movs	r0, r5
 8000a86:	1e43      	subs	r3, r0, #1
 8000a88:	4198      	sbcs	r0, r3
 8000a8a:	e000      	b.n	8000a8e <__eqsf2+0x3a>
 8000a8c:	2001      	movs	r0, #1
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	2001      	movs	r0, #1
 8000a92:	2cff      	cmp	r4, #255	@ 0xff
 8000a94:	d1fb      	bne.n	8000a8e <__eqsf2+0x3a>
 8000a96:	4335      	orrs	r5, r6
 8000a98:	d1f9      	bne.n	8000a8e <__eqsf2+0x3a>
 8000a9a:	404b      	eors	r3, r1
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	e7f6      	b.n	8000a8e <__eqsf2+0x3a>
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	e7f4      	b.n	8000a8e <__eqsf2+0x3a>

08000aa4 <__gesf2>:
 8000aa4:	b530      	push	{r4, r5, lr}
 8000aa6:	0042      	lsls	r2, r0, #1
 8000aa8:	0244      	lsls	r4, r0, #9
 8000aaa:	024d      	lsls	r5, r1, #9
 8000aac:	0fc3      	lsrs	r3, r0, #31
 8000aae:	0048      	lsls	r0, r1, #1
 8000ab0:	0a64      	lsrs	r4, r4, #9
 8000ab2:	0e12      	lsrs	r2, r2, #24
 8000ab4:	0a6d      	lsrs	r5, r5, #9
 8000ab6:	0e00      	lsrs	r0, r0, #24
 8000ab8:	0fc9      	lsrs	r1, r1, #31
 8000aba:	2aff      	cmp	r2, #255	@ 0xff
 8000abc:	d018      	beq.n	8000af0 <__gesf2+0x4c>
 8000abe:	28ff      	cmp	r0, #255	@ 0xff
 8000ac0:	d00a      	beq.n	8000ad8 <__gesf2+0x34>
 8000ac2:	2a00      	cmp	r2, #0
 8000ac4:	d11e      	bne.n	8000b04 <__gesf2+0x60>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	d10a      	bne.n	8000ae0 <__gesf2+0x3c>
 8000aca:	2d00      	cmp	r5, #0
 8000acc:	d029      	beq.n	8000b22 <__gesf2+0x7e>
 8000ace:	2c00      	cmp	r4, #0
 8000ad0:	d12d      	bne.n	8000b2e <__gesf2+0x8a>
 8000ad2:	0048      	lsls	r0, r1, #1
 8000ad4:	3801      	subs	r0, #1
 8000ad6:	bd30      	pop	{r4, r5, pc}
 8000ad8:	2d00      	cmp	r5, #0
 8000ada:	d125      	bne.n	8000b28 <__gesf2+0x84>
 8000adc:	2a00      	cmp	r2, #0
 8000ade:	d101      	bne.n	8000ae4 <__gesf2+0x40>
 8000ae0:	2c00      	cmp	r4, #0
 8000ae2:	d0f6      	beq.n	8000ad2 <__gesf2+0x2e>
 8000ae4:	428b      	cmp	r3, r1
 8000ae6:	d019      	beq.n	8000b1c <__gesf2+0x78>
 8000ae8:	2001      	movs	r0, #1
 8000aea:	425b      	negs	r3, r3
 8000aec:	4318      	orrs	r0, r3
 8000aee:	e7f2      	b.n	8000ad6 <__gesf2+0x32>
 8000af0:	2c00      	cmp	r4, #0
 8000af2:	d119      	bne.n	8000b28 <__gesf2+0x84>
 8000af4:	28ff      	cmp	r0, #255	@ 0xff
 8000af6:	d1f7      	bne.n	8000ae8 <__gesf2+0x44>
 8000af8:	2d00      	cmp	r5, #0
 8000afa:	d115      	bne.n	8000b28 <__gesf2+0x84>
 8000afc:	2000      	movs	r0, #0
 8000afe:	428b      	cmp	r3, r1
 8000b00:	d1f2      	bne.n	8000ae8 <__gesf2+0x44>
 8000b02:	e7e8      	b.n	8000ad6 <__gesf2+0x32>
 8000b04:	2800      	cmp	r0, #0
 8000b06:	d0ef      	beq.n	8000ae8 <__gesf2+0x44>
 8000b08:	428b      	cmp	r3, r1
 8000b0a:	d1ed      	bne.n	8000ae8 <__gesf2+0x44>
 8000b0c:	4282      	cmp	r2, r0
 8000b0e:	dceb      	bgt.n	8000ae8 <__gesf2+0x44>
 8000b10:	db04      	blt.n	8000b1c <__gesf2+0x78>
 8000b12:	42ac      	cmp	r4, r5
 8000b14:	d8e8      	bhi.n	8000ae8 <__gesf2+0x44>
 8000b16:	2000      	movs	r0, #0
 8000b18:	42ac      	cmp	r4, r5
 8000b1a:	d2dc      	bcs.n	8000ad6 <__gesf2+0x32>
 8000b1c:	0058      	lsls	r0, r3, #1
 8000b1e:	3801      	subs	r0, #1
 8000b20:	e7d9      	b.n	8000ad6 <__gesf2+0x32>
 8000b22:	2c00      	cmp	r4, #0
 8000b24:	d0d7      	beq.n	8000ad6 <__gesf2+0x32>
 8000b26:	e7df      	b.n	8000ae8 <__gesf2+0x44>
 8000b28:	2002      	movs	r0, #2
 8000b2a:	4240      	negs	r0, r0
 8000b2c:	e7d3      	b.n	8000ad6 <__gesf2+0x32>
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d1da      	bne.n	8000ae8 <__gesf2+0x44>
 8000b32:	e7ee      	b.n	8000b12 <__gesf2+0x6e>

08000b34 <__lesf2>:
 8000b34:	b530      	push	{r4, r5, lr}
 8000b36:	0042      	lsls	r2, r0, #1
 8000b38:	0244      	lsls	r4, r0, #9
 8000b3a:	024d      	lsls	r5, r1, #9
 8000b3c:	0fc3      	lsrs	r3, r0, #31
 8000b3e:	0048      	lsls	r0, r1, #1
 8000b40:	0a64      	lsrs	r4, r4, #9
 8000b42:	0e12      	lsrs	r2, r2, #24
 8000b44:	0a6d      	lsrs	r5, r5, #9
 8000b46:	0e00      	lsrs	r0, r0, #24
 8000b48:	0fc9      	lsrs	r1, r1, #31
 8000b4a:	2aff      	cmp	r2, #255	@ 0xff
 8000b4c:	d017      	beq.n	8000b7e <__lesf2+0x4a>
 8000b4e:	28ff      	cmp	r0, #255	@ 0xff
 8000b50:	d00a      	beq.n	8000b68 <__lesf2+0x34>
 8000b52:	2a00      	cmp	r2, #0
 8000b54:	d11b      	bne.n	8000b8e <__lesf2+0x5a>
 8000b56:	2800      	cmp	r0, #0
 8000b58:	d10a      	bne.n	8000b70 <__lesf2+0x3c>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d01d      	beq.n	8000b9a <__lesf2+0x66>
 8000b5e:	2c00      	cmp	r4, #0
 8000b60:	d12d      	bne.n	8000bbe <__lesf2+0x8a>
 8000b62:	0048      	lsls	r0, r1, #1
 8000b64:	3801      	subs	r0, #1
 8000b66:	e011      	b.n	8000b8c <__lesf2+0x58>
 8000b68:	2d00      	cmp	r5, #0
 8000b6a:	d10e      	bne.n	8000b8a <__lesf2+0x56>
 8000b6c:	2a00      	cmp	r2, #0
 8000b6e:	d101      	bne.n	8000b74 <__lesf2+0x40>
 8000b70:	2c00      	cmp	r4, #0
 8000b72:	d0f6      	beq.n	8000b62 <__lesf2+0x2e>
 8000b74:	428b      	cmp	r3, r1
 8000b76:	d10c      	bne.n	8000b92 <__lesf2+0x5e>
 8000b78:	0058      	lsls	r0, r3, #1
 8000b7a:	3801      	subs	r0, #1
 8000b7c:	e006      	b.n	8000b8c <__lesf2+0x58>
 8000b7e:	2c00      	cmp	r4, #0
 8000b80:	d103      	bne.n	8000b8a <__lesf2+0x56>
 8000b82:	28ff      	cmp	r0, #255	@ 0xff
 8000b84:	d105      	bne.n	8000b92 <__lesf2+0x5e>
 8000b86:	2d00      	cmp	r5, #0
 8000b88:	d015      	beq.n	8000bb6 <__lesf2+0x82>
 8000b8a:	2002      	movs	r0, #2
 8000b8c:	bd30      	pop	{r4, r5, pc}
 8000b8e:	2800      	cmp	r0, #0
 8000b90:	d106      	bne.n	8000ba0 <__lesf2+0x6c>
 8000b92:	2001      	movs	r0, #1
 8000b94:	425b      	negs	r3, r3
 8000b96:	4318      	orrs	r0, r3
 8000b98:	e7f8      	b.n	8000b8c <__lesf2+0x58>
 8000b9a:	2c00      	cmp	r4, #0
 8000b9c:	d0f6      	beq.n	8000b8c <__lesf2+0x58>
 8000b9e:	e7f8      	b.n	8000b92 <__lesf2+0x5e>
 8000ba0:	428b      	cmp	r3, r1
 8000ba2:	d1f6      	bne.n	8000b92 <__lesf2+0x5e>
 8000ba4:	4282      	cmp	r2, r0
 8000ba6:	dcf4      	bgt.n	8000b92 <__lesf2+0x5e>
 8000ba8:	dbe6      	blt.n	8000b78 <__lesf2+0x44>
 8000baa:	42ac      	cmp	r4, r5
 8000bac:	d8f1      	bhi.n	8000b92 <__lesf2+0x5e>
 8000bae:	2000      	movs	r0, #0
 8000bb0:	42ac      	cmp	r4, r5
 8000bb2:	d2eb      	bcs.n	8000b8c <__lesf2+0x58>
 8000bb4:	e7e0      	b.n	8000b78 <__lesf2+0x44>
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	428b      	cmp	r3, r1
 8000bba:	d1ea      	bne.n	8000b92 <__lesf2+0x5e>
 8000bbc:	e7e6      	b.n	8000b8c <__lesf2+0x58>
 8000bbe:	428b      	cmp	r3, r1
 8000bc0:	d1e7      	bne.n	8000b92 <__lesf2+0x5e>
 8000bc2:	e7f2      	b.n	8000baa <__lesf2+0x76>

08000bc4 <__aeabi_fmul>:
 8000bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bc6:	464f      	mov	r7, r9
 8000bc8:	4646      	mov	r6, r8
 8000bca:	46d6      	mov	lr, sl
 8000bcc:	0044      	lsls	r4, r0, #1
 8000bce:	b5c0      	push	{r6, r7, lr}
 8000bd0:	0246      	lsls	r6, r0, #9
 8000bd2:	1c0f      	adds	r7, r1, #0
 8000bd4:	0a76      	lsrs	r6, r6, #9
 8000bd6:	0e24      	lsrs	r4, r4, #24
 8000bd8:	0fc5      	lsrs	r5, r0, #31
 8000bda:	2c00      	cmp	r4, #0
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_fmul+0x1c>
 8000bde:	e0da      	b.n	8000d96 <__aeabi_fmul+0x1d2>
 8000be0:	2cff      	cmp	r4, #255	@ 0xff
 8000be2:	d074      	beq.n	8000cce <__aeabi_fmul+0x10a>
 8000be4:	2380      	movs	r3, #128	@ 0x80
 8000be6:	00f6      	lsls	r6, r6, #3
 8000be8:	04db      	lsls	r3, r3, #19
 8000bea:	431e      	orrs	r6, r3
 8000bec:	2300      	movs	r3, #0
 8000bee:	4699      	mov	r9, r3
 8000bf0:	469a      	mov	sl, r3
 8000bf2:	3c7f      	subs	r4, #127	@ 0x7f
 8000bf4:	027b      	lsls	r3, r7, #9
 8000bf6:	0a5b      	lsrs	r3, r3, #9
 8000bf8:	4698      	mov	r8, r3
 8000bfa:	007b      	lsls	r3, r7, #1
 8000bfc:	0e1b      	lsrs	r3, r3, #24
 8000bfe:	0fff      	lsrs	r7, r7, #31
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d074      	beq.n	8000cee <__aeabi_fmul+0x12a>
 8000c04:	2bff      	cmp	r3, #255	@ 0xff
 8000c06:	d100      	bne.n	8000c0a <__aeabi_fmul+0x46>
 8000c08:	e08e      	b.n	8000d28 <__aeabi_fmul+0x164>
 8000c0a:	4642      	mov	r2, r8
 8000c0c:	2180      	movs	r1, #128	@ 0x80
 8000c0e:	00d2      	lsls	r2, r2, #3
 8000c10:	04c9      	lsls	r1, r1, #19
 8000c12:	4311      	orrs	r1, r2
 8000c14:	3b7f      	subs	r3, #127	@ 0x7f
 8000c16:	002a      	movs	r2, r5
 8000c18:	18e4      	adds	r4, r4, r3
 8000c1a:	464b      	mov	r3, r9
 8000c1c:	407a      	eors	r2, r7
 8000c1e:	4688      	mov	r8, r1
 8000c20:	b2d2      	uxtb	r2, r2
 8000c22:	2b0a      	cmp	r3, #10
 8000c24:	dc75      	bgt.n	8000d12 <__aeabi_fmul+0x14e>
 8000c26:	464b      	mov	r3, r9
 8000c28:	2000      	movs	r0, #0
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	dd0f      	ble.n	8000c4e <__aeabi_fmul+0x8a>
 8000c2e:	4649      	mov	r1, r9
 8000c30:	2301      	movs	r3, #1
 8000c32:	408b      	lsls	r3, r1
 8000c34:	21a6      	movs	r1, #166	@ 0xa6
 8000c36:	00c9      	lsls	r1, r1, #3
 8000c38:	420b      	tst	r3, r1
 8000c3a:	d169      	bne.n	8000d10 <__aeabi_fmul+0x14c>
 8000c3c:	2190      	movs	r1, #144	@ 0x90
 8000c3e:	0089      	lsls	r1, r1, #2
 8000c40:	420b      	tst	r3, r1
 8000c42:	d000      	beq.n	8000c46 <__aeabi_fmul+0x82>
 8000c44:	e100      	b.n	8000e48 <__aeabi_fmul+0x284>
 8000c46:	2188      	movs	r1, #136	@ 0x88
 8000c48:	4219      	tst	r1, r3
 8000c4a:	d000      	beq.n	8000c4e <__aeabi_fmul+0x8a>
 8000c4c:	e0f5      	b.n	8000e3a <__aeabi_fmul+0x276>
 8000c4e:	4641      	mov	r1, r8
 8000c50:	0409      	lsls	r1, r1, #16
 8000c52:	0c09      	lsrs	r1, r1, #16
 8000c54:	4643      	mov	r3, r8
 8000c56:	0008      	movs	r0, r1
 8000c58:	0c35      	lsrs	r5, r6, #16
 8000c5a:	0436      	lsls	r6, r6, #16
 8000c5c:	0c1b      	lsrs	r3, r3, #16
 8000c5e:	0c36      	lsrs	r6, r6, #16
 8000c60:	4370      	muls	r0, r6
 8000c62:	4369      	muls	r1, r5
 8000c64:	435e      	muls	r6, r3
 8000c66:	435d      	muls	r5, r3
 8000c68:	1876      	adds	r6, r6, r1
 8000c6a:	0c03      	lsrs	r3, r0, #16
 8000c6c:	199b      	adds	r3, r3, r6
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	d903      	bls.n	8000c7a <__aeabi_fmul+0xb6>
 8000c72:	2180      	movs	r1, #128	@ 0x80
 8000c74:	0249      	lsls	r1, r1, #9
 8000c76:	468c      	mov	ip, r1
 8000c78:	4465      	add	r5, ip
 8000c7a:	0400      	lsls	r0, r0, #16
 8000c7c:	0419      	lsls	r1, r3, #16
 8000c7e:	0c00      	lsrs	r0, r0, #16
 8000c80:	1809      	adds	r1, r1, r0
 8000c82:	018e      	lsls	r6, r1, #6
 8000c84:	1e70      	subs	r0, r6, #1
 8000c86:	4186      	sbcs	r6, r0
 8000c88:	0c1b      	lsrs	r3, r3, #16
 8000c8a:	0e89      	lsrs	r1, r1, #26
 8000c8c:	195b      	adds	r3, r3, r5
 8000c8e:	430e      	orrs	r6, r1
 8000c90:	019b      	lsls	r3, r3, #6
 8000c92:	431e      	orrs	r6, r3
 8000c94:	011b      	lsls	r3, r3, #4
 8000c96:	d46c      	bmi.n	8000d72 <__aeabi_fmul+0x1ae>
 8000c98:	0023      	movs	r3, r4
 8000c9a:	337f      	adds	r3, #127	@ 0x7f
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	dc00      	bgt.n	8000ca2 <__aeabi_fmul+0xde>
 8000ca0:	e0b1      	b.n	8000e06 <__aeabi_fmul+0x242>
 8000ca2:	0015      	movs	r5, r2
 8000ca4:	0771      	lsls	r1, r6, #29
 8000ca6:	d00b      	beq.n	8000cc0 <__aeabi_fmul+0xfc>
 8000ca8:	200f      	movs	r0, #15
 8000caa:	0021      	movs	r1, r4
 8000cac:	4030      	ands	r0, r6
 8000cae:	2804      	cmp	r0, #4
 8000cb0:	d006      	beq.n	8000cc0 <__aeabi_fmul+0xfc>
 8000cb2:	3604      	adds	r6, #4
 8000cb4:	0132      	lsls	r2, r6, #4
 8000cb6:	d503      	bpl.n	8000cc0 <__aeabi_fmul+0xfc>
 8000cb8:	4b6e      	ldr	r3, [pc, #440]	@ (8000e74 <__aeabi_fmul+0x2b0>)
 8000cba:	401e      	ands	r6, r3
 8000cbc:	000b      	movs	r3, r1
 8000cbe:	3380      	adds	r3, #128	@ 0x80
 8000cc0:	2bfe      	cmp	r3, #254	@ 0xfe
 8000cc2:	dd00      	ble.n	8000cc6 <__aeabi_fmul+0x102>
 8000cc4:	e0bd      	b.n	8000e42 <__aeabi_fmul+0x27e>
 8000cc6:	01b2      	lsls	r2, r6, #6
 8000cc8:	0a52      	lsrs	r2, r2, #9
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	e048      	b.n	8000d60 <__aeabi_fmul+0x19c>
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d000      	beq.n	8000cd4 <__aeabi_fmul+0x110>
 8000cd2:	e092      	b.n	8000dfa <__aeabi_fmul+0x236>
 8000cd4:	2308      	movs	r3, #8
 8000cd6:	4699      	mov	r9, r3
 8000cd8:	3b06      	subs	r3, #6
 8000cda:	469a      	mov	sl, r3
 8000cdc:	027b      	lsls	r3, r7, #9
 8000cde:	0a5b      	lsrs	r3, r3, #9
 8000ce0:	4698      	mov	r8, r3
 8000ce2:	007b      	lsls	r3, r7, #1
 8000ce4:	24ff      	movs	r4, #255	@ 0xff
 8000ce6:	0e1b      	lsrs	r3, r3, #24
 8000ce8:	0fff      	lsrs	r7, r7, #31
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d18a      	bne.n	8000c04 <__aeabi_fmul+0x40>
 8000cee:	4642      	mov	r2, r8
 8000cf0:	2a00      	cmp	r2, #0
 8000cf2:	d164      	bne.n	8000dbe <__aeabi_fmul+0x1fa>
 8000cf4:	4649      	mov	r1, r9
 8000cf6:	3201      	adds	r2, #1
 8000cf8:	4311      	orrs	r1, r2
 8000cfa:	4689      	mov	r9, r1
 8000cfc:	290a      	cmp	r1, #10
 8000cfe:	dc08      	bgt.n	8000d12 <__aeabi_fmul+0x14e>
 8000d00:	407d      	eors	r5, r7
 8000d02:	2001      	movs	r0, #1
 8000d04:	b2ea      	uxtb	r2, r5
 8000d06:	2902      	cmp	r1, #2
 8000d08:	dc91      	bgt.n	8000c2e <__aeabi_fmul+0x6a>
 8000d0a:	0015      	movs	r5, r2
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	e027      	b.n	8000d60 <__aeabi_fmul+0x19c>
 8000d10:	0015      	movs	r5, r2
 8000d12:	4653      	mov	r3, sl
 8000d14:	2b02      	cmp	r3, #2
 8000d16:	d100      	bne.n	8000d1a <__aeabi_fmul+0x156>
 8000d18:	e093      	b.n	8000e42 <__aeabi_fmul+0x27e>
 8000d1a:	2b03      	cmp	r3, #3
 8000d1c:	d01a      	beq.n	8000d54 <__aeabi_fmul+0x190>
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d12c      	bne.n	8000d7c <__aeabi_fmul+0x1b8>
 8000d22:	2300      	movs	r3, #0
 8000d24:	2200      	movs	r2, #0
 8000d26:	e01b      	b.n	8000d60 <__aeabi_fmul+0x19c>
 8000d28:	4643      	mov	r3, r8
 8000d2a:	34ff      	adds	r4, #255	@ 0xff
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d055      	beq.n	8000ddc <__aeabi_fmul+0x218>
 8000d30:	2103      	movs	r1, #3
 8000d32:	464b      	mov	r3, r9
 8000d34:	430b      	orrs	r3, r1
 8000d36:	0019      	movs	r1, r3
 8000d38:	2b0a      	cmp	r3, #10
 8000d3a:	dc00      	bgt.n	8000d3e <__aeabi_fmul+0x17a>
 8000d3c:	e092      	b.n	8000e64 <__aeabi_fmul+0x2a0>
 8000d3e:	2b0f      	cmp	r3, #15
 8000d40:	d000      	beq.n	8000d44 <__aeabi_fmul+0x180>
 8000d42:	e08c      	b.n	8000e5e <__aeabi_fmul+0x29a>
 8000d44:	2280      	movs	r2, #128	@ 0x80
 8000d46:	03d2      	lsls	r2, r2, #15
 8000d48:	4216      	tst	r6, r2
 8000d4a:	d003      	beq.n	8000d54 <__aeabi_fmul+0x190>
 8000d4c:	4643      	mov	r3, r8
 8000d4e:	4213      	tst	r3, r2
 8000d50:	d100      	bne.n	8000d54 <__aeabi_fmul+0x190>
 8000d52:	e07d      	b.n	8000e50 <__aeabi_fmul+0x28c>
 8000d54:	2280      	movs	r2, #128	@ 0x80
 8000d56:	03d2      	lsls	r2, r2, #15
 8000d58:	4332      	orrs	r2, r6
 8000d5a:	0252      	lsls	r2, r2, #9
 8000d5c:	0a52      	lsrs	r2, r2, #9
 8000d5e:	23ff      	movs	r3, #255	@ 0xff
 8000d60:	05d8      	lsls	r0, r3, #23
 8000d62:	07ed      	lsls	r5, r5, #31
 8000d64:	4310      	orrs	r0, r2
 8000d66:	4328      	orrs	r0, r5
 8000d68:	bce0      	pop	{r5, r6, r7}
 8000d6a:	46ba      	mov	sl, r7
 8000d6c:	46b1      	mov	r9, r6
 8000d6e:	46a8      	mov	r8, r5
 8000d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d72:	2301      	movs	r3, #1
 8000d74:	0015      	movs	r5, r2
 8000d76:	0871      	lsrs	r1, r6, #1
 8000d78:	401e      	ands	r6, r3
 8000d7a:	430e      	orrs	r6, r1
 8000d7c:	0023      	movs	r3, r4
 8000d7e:	3380      	adds	r3, #128	@ 0x80
 8000d80:	1c61      	adds	r1, r4, #1
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	dd41      	ble.n	8000e0a <__aeabi_fmul+0x246>
 8000d86:	0772      	lsls	r2, r6, #29
 8000d88:	d094      	beq.n	8000cb4 <__aeabi_fmul+0xf0>
 8000d8a:	220f      	movs	r2, #15
 8000d8c:	4032      	ands	r2, r6
 8000d8e:	2a04      	cmp	r2, #4
 8000d90:	d000      	beq.n	8000d94 <__aeabi_fmul+0x1d0>
 8000d92:	e78e      	b.n	8000cb2 <__aeabi_fmul+0xee>
 8000d94:	e78e      	b.n	8000cb4 <__aeabi_fmul+0xf0>
 8000d96:	2e00      	cmp	r6, #0
 8000d98:	d105      	bne.n	8000da6 <__aeabi_fmul+0x1e2>
 8000d9a:	2304      	movs	r3, #4
 8000d9c:	4699      	mov	r9, r3
 8000d9e:	3b03      	subs	r3, #3
 8000da0:	2400      	movs	r4, #0
 8000da2:	469a      	mov	sl, r3
 8000da4:	e726      	b.n	8000bf4 <__aeabi_fmul+0x30>
 8000da6:	0030      	movs	r0, r6
 8000da8:	f000 fb30 	bl	800140c <__clzsi2>
 8000dac:	2476      	movs	r4, #118	@ 0x76
 8000dae:	1f43      	subs	r3, r0, #5
 8000db0:	409e      	lsls	r6, r3
 8000db2:	2300      	movs	r3, #0
 8000db4:	4264      	negs	r4, r4
 8000db6:	4699      	mov	r9, r3
 8000db8:	469a      	mov	sl, r3
 8000dba:	1a24      	subs	r4, r4, r0
 8000dbc:	e71a      	b.n	8000bf4 <__aeabi_fmul+0x30>
 8000dbe:	4640      	mov	r0, r8
 8000dc0:	f000 fb24 	bl	800140c <__clzsi2>
 8000dc4:	464b      	mov	r3, r9
 8000dc6:	1a24      	subs	r4, r4, r0
 8000dc8:	3c76      	subs	r4, #118	@ 0x76
 8000dca:	2b0a      	cmp	r3, #10
 8000dcc:	dca1      	bgt.n	8000d12 <__aeabi_fmul+0x14e>
 8000dce:	4643      	mov	r3, r8
 8000dd0:	3805      	subs	r0, #5
 8000dd2:	4083      	lsls	r3, r0
 8000dd4:	407d      	eors	r5, r7
 8000dd6:	4698      	mov	r8, r3
 8000dd8:	b2ea      	uxtb	r2, r5
 8000dda:	e724      	b.n	8000c26 <__aeabi_fmul+0x62>
 8000ddc:	464a      	mov	r2, r9
 8000dde:	3302      	adds	r3, #2
 8000de0:	4313      	orrs	r3, r2
 8000de2:	002a      	movs	r2, r5
 8000de4:	407a      	eors	r2, r7
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	2b0a      	cmp	r3, #10
 8000dea:	dc92      	bgt.n	8000d12 <__aeabi_fmul+0x14e>
 8000dec:	4649      	mov	r1, r9
 8000dee:	0015      	movs	r5, r2
 8000df0:	2900      	cmp	r1, #0
 8000df2:	d026      	beq.n	8000e42 <__aeabi_fmul+0x27e>
 8000df4:	4699      	mov	r9, r3
 8000df6:	2002      	movs	r0, #2
 8000df8:	e719      	b.n	8000c2e <__aeabi_fmul+0x6a>
 8000dfa:	230c      	movs	r3, #12
 8000dfc:	4699      	mov	r9, r3
 8000dfe:	3b09      	subs	r3, #9
 8000e00:	24ff      	movs	r4, #255	@ 0xff
 8000e02:	469a      	mov	sl, r3
 8000e04:	e6f6      	b.n	8000bf4 <__aeabi_fmul+0x30>
 8000e06:	0015      	movs	r5, r2
 8000e08:	0021      	movs	r1, r4
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b1b      	cmp	r3, #27
 8000e10:	dd00      	ble.n	8000e14 <__aeabi_fmul+0x250>
 8000e12:	e786      	b.n	8000d22 <__aeabi_fmul+0x15e>
 8000e14:	319e      	adds	r1, #158	@ 0x9e
 8000e16:	0032      	movs	r2, r6
 8000e18:	408e      	lsls	r6, r1
 8000e1a:	40da      	lsrs	r2, r3
 8000e1c:	1e73      	subs	r3, r6, #1
 8000e1e:	419e      	sbcs	r6, r3
 8000e20:	4332      	orrs	r2, r6
 8000e22:	0753      	lsls	r3, r2, #29
 8000e24:	d004      	beq.n	8000e30 <__aeabi_fmul+0x26c>
 8000e26:	230f      	movs	r3, #15
 8000e28:	4013      	ands	r3, r2
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	d000      	beq.n	8000e30 <__aeabi_fmul+0x26c>
 8000e2e:	3204      	adds	r2, #4
 8000e30:	0153      	lsls	r3, r2, #5
 8000e32:	d510      	bpl.n	8000e56 <__aeabi_fmul+0x292>
 8000e34:	2301      	movs	r3, #1
 8000e36:	2200      	movs	r2, #0
 8000e38:	e792      	b.n	8000d60 <__aeabi_fmul+0x19c>
 8000e3a:	003d      	movs	r5, r7
 8000e3c:	4646      	mov	r6, r8
 8000e3e:	4682      	mov	sl, r0
 8000e40:	e767      	b.n	8000d12 <__aeabi_fmul+0x14e>
 8000e42:	23ff      	movs	r3, #255	@ 0xff
 8000e44:	2200      	movs	r2, #0
 8000e46:	e78b      	b.n	8000d60 <__aeabi_fmul+0x19c>
 8000e48:	2280      	movs	r2, #128	@ 0x80
 8000e4a:	2500      	movs	r5, #0
 8000e4c:	03d2      	lsls	r2, r2, #15
 8000e4e:	e786      	b.n	8000d5e <__aeabi_fmul+0x19a>
 8000e50:	003d      	movs	r5, r7
 8000e52:	431a      	orrs	r2, r3
 8000e54:	e783      	b.n	8000d5e <__aeabi_fmul+0x19a>
 8000e56:	0192      	lsls	r2, r2, #6
 8000e58:	2300      	movs	r3, #0
 8000e5a:	0a52      	lsrs	r2, r2, #9
 8000e5c:	e780      	b.n	8000d60 <__aeabi_fmul+0x19c>
 8000e5e:	003d      	movs	r5, r7
 8000e60:	4646      	mov	r6, r8
 8000e62:	e777      	b.n	8000d54 <__aeabi_fmul+0x190>
 8000e64:	002a      	movs	r2, r5
 8000e66:	2301      	movs	r3, #1
 8000e68:	407a      	eors	r2, r7
 8000e6a:	408b      	lsls	r3, r1
 8000e6c:	2003      	movs	r0, #3
 8000e6e:	b2d2      	uxtb	r2, r2
 8000e70:	e6e9      	b.n	8000c46 <__aeabi_fmul+0x82>
 8000e72:	46c0      	nop			@ (mov r8, r8)
 8000e74:	f7ffffff 	.word	0xf7ffffff

08000e78 <__aeabi_fsub>:
 8000e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e7a:	4647      	mov	r7, r8
 8000e7c:	46ce      	mov	lr, r9
 8000e7e:	0243      	lsls	r3, r0, #9
 8000e80:	b580      	push	{r7, lr}
 8000e82:	0a5f      	lsrs	r7, r3, #9
 8000e84:	099b      	lsrs	r3, r3, #6
 8000e86:	0045      	lsls	r5, r0, #1
 8000e88:	004a      	lsls	r2, r1, #1
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	024b      	lsls	r3, r1, #9
 8000e8e:	0fc4      	lsrs	r4, r0, #31
 8000e90:	0fce      	lsrs	r6, r1, #31
 8000e92:	0e2d      	lsrs	r5, r5, #24
 8000e94:	0a58      	lsrs	r0, r3, #9
 8000e96:	0e12      	lsrs	r2, r2, #24
 8000e98:	0999      	lsrs	r1, r3, #6
 8000e9a:	2aff      	cmp	r2, #255	@ 0xff
 8000e9c:	d06b      	beq.n	8000f76 <__aeabi_fsub+0xfe>
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	405e      	eors	r6, r3
 8000ea2:	1aab      	subs	r3, r5, r2
 8000ea4:	42b4      	cmp	r4, r6
 8000ea6:	d04b      	beq.n	8000f40 <__aeabi_fsub+0xc8>
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	dc00      	bgt.n	8000eae <__aeabi_fsub+0x36>
 8000eac:	e0ff      	b.n	80010ae <__aeabi_fsub+0x236>
 8000eae:	2a00      	cmp	r2, #0
 8000eb0:	d100      	bne.n	8000eb4 <__aeabi_fsub+0x3c>
 8000eb2:	e088      	b.n	8000fc6 <__aeabi_fsub+0x14e>
 8000eb4:	2dff      	cmp	r5, #255	@ 0xff
 8000eb6:	d100      	bne.n	8000eba <__aeabi_fsub+0x42>
 8000eb8:	e0ef      	b.n	800109a <__aeabi_fsub+0x222>
 8000eba:	2280      	movs	r2, #128	@ 0x80
 8000ebc:	04d2      	lsls	r2, r2, #19
 8000ebe:	4311      	orrs	r1, r2
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	2b1b      	cmp	r3, #27
 8000ec4:	dc08      	bgt.n	8000ed8 <__aeabi_fsub+0x60>
 8000ec6:	0008      	movs	r0, r1
 8000ec8:	2220      	movs	r2, #32
 8000eca:	40d8      	lsrs	r0, r3
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	4099      	lsls	r1, r3
 8000ed0:	000b      	movs	r3, r1
 8000ed2:	1e5a      	subs	r2, r3, #1
 8000ed4:	4193      	sbcs	r3, r2
 8000ed6:	4318      	orrs	r0, r3
 8000ed8:	4663      	mov	r3, ip
 8000eda:	1a1b      	subs	r3, r3, r0
 8000edc:	469c      	mov	ip, r3
 8000ede:	4663      	mov	r3, ip
 8000ee0:	015b      	lsls	r3, r3, #5
 8000ee2:	d400      	bmi.n	8000ee6 <__aeabi_fsub+0x6e>
 8000ee4:	e0cd      	b.n	8001082 <__aeabi_fsub+0x20a>
 8000ee6:	4663      	mov	r3, ip
 8000ee8:	019f      	lsls	r7, r3, #6
 8000eea:	09bf      	lsrs	r7, r7, #6
 8000eec:	0038      	movs	r0, r7
 8000eee:	f000 fa8d 	bl	800140c <__clzsi2>
 8000ef2:	003b      	movs	r3, r7
 8000ef4:	3805      	subs	r0, #5
 8000ef6:	4083      	lsls	r3, r0
 8000ef8:	4285      	cmp	r5, r0
 8000efa:	dc00      	bgt.n	8000efe <__aeabi_fsub+0x86>
 8000efc:	e0a2      	b.n	8001044 <__aeabi_fsub+0x1cc>
 8000efe:	4ab7      	ldr	r2, [pc, #732]	@ (80011dc <__aeabi_fsub+0x364>)
 8000f00:	1a2d      	subs	r5, r5, r0
 8000f02:	401a      	ands	r2, r3
 8000f04:	4694      	mov	ip, r2
 8000f06:	075a      	lsls	r2, r3, #29
 8000f08:	d100      	bne.n	8000f0c <__aeabi_fsub+0x94>
 8000f0a:	e0c3      	b.n	8001094 <__aeabi_fsub+0x21c>
 8000f0c:	220f      	movs	r2, #15
 8000f0e:	4013      	ands	r3, r2
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	d100      	bne.n	8000f16 <__aeabi_fsub+0x9e>
 8000f14:	e0be      	b.n	8001094 <__aeabi_fsub+0x21c>
 8000f16:	2304      	movs	r3, #4
 8000f18:	4698      	mov	r8, r3
 8000f1a:	44c4      	add	ip, r8
 8000f1c:	4663      	mov	r3, ip
 8000f1e:	015b      	lsls	r3, r3, #5
 8000f20:	d400      	bmi.n	8000f24 <__aeabi_fsub+0xac>
 8000f22:	e0b7      	b.n	8001094 <__aeabi_fsub+0x21c>
 8000f24:	1c68      	adds	r0, r5, #1
 8000f26:	2dfe      	cmp	r5, #254	@ 0xfe
 8000f28:	d000      	beq.n	8000f2c <__aeabi_fsub+0xb4>
 8000f2a:	e0a5      	b.n	8001078 <__aeabi_fsub+0x200>
 8000f2c:	20ff      	movs	r0, #255	@ 0xff
 8000f2e:	2200      	movs	r2, #0
 8000f30:	05c0      	lsls	r0, r0, #23
 8000f32:	4310      	orrs	r0, r2
 8000f34:	07e4      	lsls	r4, r4, #31
 8000f36:	4320      	orrs	r0, r4
 8000f38:	bcc0      	pop	{r6, r7}
 8000f3a:	46b9      	mov	r9, r7
 8000f3c:	46b0      	mov	r8, r6
 8000f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	dc00      	bgt.n	8000f46 <__aeabi_fsub+0xce>
 8000f44:	e1eb      	b.n	800131e <__aeabi_fsub+0x4a6>
 8000f46:	2a00      	cmp	r2, #0
 8000f48:	d046      	beq.n	8000fd8 <__aeabi_fsub+0x160>
 8000f4a:	2dff      	cmp	r5, #255	@ 0xff
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_fsub+0xd8>
 8000f4e:	e0a4      	b.n	800109a <__aeabi_fsub+0x222>
 8000f50:	2280      	movs	r2, #128	@ 0x80
 8000f52:	04d2      	lsls	r2, r2, #19
 8000f54:	4311      	orrs	r1, r2
 8000f56:	2b1b      	cmp	r3, #27
 8000f58:	dc00      	bgt.n	8000f5c <__aeabi_fsub+0xe4>
 8000f5a:	e0fb      	b.n	8001154 <__aeabi_fsub+0x2dc>
 8000f5c:	2305      	movs	r3, #5
 8000f5e:	4698      	mov	r8, r3
 8000f60:	002b      	movs	r3, r5
 8000f62:	44c4      	add	ip, r8
 8000f64:	4662      	mov	r2, ip
 8000f66:	08d7      	lsrs	r7, r2, #3
 8000f68:	2bff      	cmp	r3, #255	@ 0xff
 8000f6a:	d100      	bne.n	8000f6e <__aeabi_fsub+0xf6>
 8000f6c:	e095      	b.n	800109a <__aeabi_fsub+0x222>
 8000f6e:	027a      	lsls	r2, r7, #9
 8000f70:	0a52      	lsrs	r2, r2, #9
 8000f72:	b2d8      	uxtb	r0, r3
 8000f74:	e7dc      	b.n	8000f30 <__aeabi_fsub+0xb8>
 8000f76:	002b      	movs	r3, r5
 8000f78:	3bff      	subs	r3, #255	@ 0xff
 8000f7a:	4699      	mov	r9, r3
 8000f7c:	2900      	cmp	r1, #0
 8000f7e:	d118      	bne.n	8000fb2 <__aeabi_fsub+0x13a>
 8000f80:	2301      	movs	r3, #1
 8000f82:	405e      	eors	r6, r3
 8000f84:	42b4      	cmp	r4, r6
 8000f86:	d100      	bne.n	8000f8a <__aeabi_fsub+0x112>
 8000f88:	e0ca      	b.n	8001120 <__aeabi_fsub+0x2a8>
 8000f8a:	464b      	mov	r3, r9
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d02d      	beq.n	8000fec <__aeabi_fsub+0x174>
 8000f90:	2d00      	cmp	r5, #0
 8000f92:	d000      	beq.n	8000f96 <__aeabi_fsub+0x11e>
 8000f94:	e13c      	b.n	8001210 <__aeabi_fsub+0x398>
 8000f96:	23ff      	movs	r3, #255	@ 0xff
 8000f98:	4664      	mov	r4, ip
 8000f9a:	2c00      	cmp	r4, #0
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_fsub+0x128>
 8000f9e:	e15f      	b.n	8001260 <__aeabi_fsub+0x3e8>
 8000fa0:	1e5d      	subs	r5, r3, #1
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d100      	bne.n	8000fa8 <__aeabi_fsub+0x130>
 8000fa6:	e174      	b.n	8001292 <__aeabi_fsub+0x41a>
 8000fa8:	0034      	movs	r4, r6
 8000faa:	2bff      	cmp	r3, #255	@ 0xff
 8000fac:	d074      	beq.n	8001098 <__aeabi_fsub+0x220>
 8000fae:	002b      	movs	r3, r5
 8000fb0:	e103      	b.n	80011ba <__aeabi_fsub+0x342>
 8000fb2:	42b4      	cmp	r4, r6
 8000fb4:	d100      	bne.n	8000fb8 <__aeabi_fsub+0x140>
 8000fb6:	e09c      	b.n	80010f2 <__aeabi_fsub+0x27a>
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d017      	beq.n	8000fec <__aeabi_fsub+0x174>
 8000fbc:	2d00      	cmp	r5, #0
 8000fbe:	d0ea      	beq.n	8000f96 <__aeabi_fsub+0x11e>
 8000fc0:	0007      	movs	r7, r0
 8000fc2:	0034      	movs	r4, r6
 8000fc4:	e06c      	b.n	80010a0 <__aeabi_fsub+0x228>
 8000fc6:	2900      	cmp	r1, #0
 8000fc8:	d0cc      	beq.n	8000f64 <__aeabi_fsub+0xec>
 8000fca:	1e5a      	subs	r2, r3, #1
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d02b      	beq.n	8001028 <__aeabi_fsub+0x1b0>
 8000fd0:	2bff      	cmp	r3, #255	@ 0xff
 8000fd2:	d062      	beq.n	800109a <__aeabi_fsub+0x222>
 8000fd4:	0013      	movs	r3, r2
 8000fd6:	e773      	b.n	8000ec0 <__aeabi_fsub+0x48>
 8000fd8:	2900      	cmp	r1, #0
 8000fda:	d0c3      	beq.n	8000f64 <__aeabi_fsub+0xec>
 8000fdc:	1e5a      	subs	r2, r3, #1
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d100      	bne.n	8000fe4 <__aeabi_fsub+0x16c>
 8000fe2:	e11e      	b.n	8001222 <__aeabi_fsub+0x3aa>
 8000fe4:	2bff      	cmp	r3, #255	@ 0xff
 8000fe6:	d058      	beq.n	800109a <__aeabi_fsub+0x222>
 8000fe8:	0013      	movs	r3, r2
 8000fea:	e7b4      	b.n	8000f56 <__aeabi_fsub+0xde>
 8000fec:	22fe      	movs	r2, #254	@ 0xfe
 8000fee:	1c6b      	adds	r3, r5, #1
 8000ff0:	421a      	tst	r2, r3
 8000ff2:	d10d      	bne.n	8001010 <__aeabi_fsub+0x198>
 8000ff4:	2d00      	cmp	r5, #0
 8000ff6:	d060      	beq.n	80010ba <__aeabi_fsub+0x242>
 8000ff8:	4663      	mov	r3, ip
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d000      	beq.n	8001000 <__aeabi_fsub+0x188>
 8000ffe:	e120      	b.n	8001242 <__aeabi_fsub+0x3ca>
 8001000:	2900      	cmp	r1, #0
 8001002:	d000      	beq.n	8001006 <__aeabi_fsub+0x18e>
 8001004:	e128      	b.n	8001258 <__aeabi_fsub+0x3e0>
 8001006:	2280      	movs	r2, #128	@ 0x80
 8001008:	2400      	movs	r4, #0
 800100a:	20ff      	movs	r0, #255	@ 0xff
 800100c:	03d2      	lsls	r2, r2, #15
 800100e:	e78f      	b.n	8000f30 <__aeabi_fsub+0xb8>
 8001010:	4663      	mov	r3, ip
 8001012:	1a5f      	subs	r7, r3, r1
 8001014:	017b      	lsls	r3, r7, #5
 8001016:	d500      	bpl.n	800101a <__aeabi_fsub+0x1a2>
 8001018:	e0fe      	b.n	8001218 <__aeabi_fsub+0x3a0>
 800101a:	2f00      	cmp	r7, #0
 800101c:	d000      	beq.n	8001020 <__aeabi_fsub+0x1a8>
 800101e:	e765      	b.n	8000eec <__aeabi_fsub+0x74>
 8001020:	2400      	movs	r4, #0
 8001022:	2000      	movs	r0, #0
 8001024:	2200      	movs	r2, #0
 8001026:	e783      	b.n	8000f30 <__aeabi_fsub+0xb8>
 8001028:	4663      	mov	r3, ip
 800102a:	1a59      	subs	r1, r3, r1
 800102c:	014b      	lsls	r3, r1, #5
 800102e:	d400      	bmi.n	8001032 <__aeabi_fsub+0x1ba>
 8001030:	e119      	b.n	8001266 <__aeabi_fsub+0x3ee>
 8001032:	018f      	lsls	r7, r1, #6
 8001034:	09bf      	lsrs	r7, r7, #6
 8001036:	0038      	movs	r0, r7
 8001038:	f000 f9e8 	bl	800140c <__clzsi2>
 800103c:	003b      	movs	r3, r7
 800103e:	3805      	subs	r0, #5
 8001040:	4083      	lsls	r3, r0
 8001042:	2501      	movs	r5, #1
 8001044:	2220      	movs	r2, #32
 8001046:	1b40      	subs	r0, r0, r5
 8001048:	3001      	adds	r0, #1
 800104a:	1a12      	subs	r2, r2, r0
 800104c:	0019      	movs	r1, r3
 800104e:	4093      	lsls	r3, r2
 8001050:	40c1      	lsrs	r1, r0
 8001052:	1e5a      	subs	r2, r3, #1
 8001054:	4193      	sbcs	r3, r2
 8001056:	4319      	orrs	r1, r3
 8001058:	468c      	mov	ip, r1
 800105a:	1e0b      	subs	r3, r1, #0
 800105c:	d0e1      	beq.n	8001022 <__aeabi_fsub+0x1aa>
 800105e:	075b      	lsls	r3, r3, #29
 8001060:	d100      	bne.n	8001064 <__aeabi_fsub+0x1ec>
 8001062:	e152      	b.n	800130a <__aeabi_fsub+0x492>
 8001064:	230f      	movs	r3, #15
 8001066:	2500      	movs	r5, #0
 8001068:	400b      	ands	r3, r1
 800106a:	2b04      	cmp	r3, #4
 800106c:	d000      	beq.n	8001070 <__aeabi_fsub+0x1f8>
 800106e:	e752      	b.n	8000f16 <__aeabi_fsub+0x9e>
 8001070:	2001      	movs	r0, #1
 8001072:	014a      	lsls	r2, r1, #5
 8001074:	d400      	bmi.n	8001078 <__aeabi_fsub+0x200>
 8001076:	e092      	b.n	800119e <__aeabi_fsub+0x326>
 8001078:	b2c0      	uxtb	r0, r0
 800107a:	4663      	mov	r3, ip
 800107c:	019a      	lsls	r2, r3, #6
 800107e:	0a52      	lsrs	r2, r2, #9
 8001080:	e756      	b.n	8000f30 <__aeabi_fsub+0xb8>
 8001082:	4663      	mov	r3, ip
 8001084:	075b      	lsls	r3, r3, #29
 8001086:	d005      	beq.n	8001094 <__aeabi_fsub+0x21c>
 8001088:	230f      	movs	r3, #15
 800108a:	4662      	mov	r2, ip
 800108c:	4013      	ands	r3, r2
 800108e:	2b04      	cmp	r3, #4
 8001090:	d000      	beq.n	8001094 <__aeabi_fsub+0x21c>
 8001092:	e740      	b.n	8000f16 <__aeabi_fsub+0x9e>
 8001094:	002b      	movs	r3, r5
 8001096:	e765      	b.n	8000f64 <__aeabi_fsub+0xec>
 8001098:	0007      	movs	r7, r0
 800109a:	2f00      	cmp	r7, #0
 800109c:	d100      	bne.n	80010a0 <__aeabi_fsub+0x228>
 800109e:	e745      	b.n	8000f2c <__aeabi_fsub+0xb4>
 80010a0:	2280      	movs	r2, #128	@ 0x80
 80010a2:	03d2      	lsls	r2, r2, #15
 80010a4:	433a      	orrs	r2, r7
 80010a6:	0252      	lsls	r2, r2, #9
 80010a8:	20ff      	movs	r0, #255	@ 0xff
 80010aa:	0a52      	lsrs	r2, r2, #9
 80010ac:	e740      	b.n	8000f30 <__aeabi_fsub+0xb8>
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d179      	bne.n	80011a6 <__aeabi_fsub+0x32e>
 80010b2:	22fe      	movs	r2, #254	@ 0xfe
 80010b4:	1c6b      	adds	r3, r5, #1
 80010b6:	421a      	tst	r2, r3
 80010b8:	d1aa      	bne.n	8001010 <__aeabi_fsub+0x198>
 80010ba:	4663      	mov	r3, ip
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d100      	bne.n	80010c2 <__aeabi_fsub+0x24a>
 80010c0:	e0f5      	b.n	80012ae <__aeabi_fsub+0x436>
 80010c2:	2900      	cmp	r1, #0
 80010c4:	d100      	bne.n	80010c8 <__aeabi_fsub+0x250>
 80010c6:	e0d1      	b.n	800126c <__aeabi_fsub+0x3f4>
 80010c8:	1a5f      	subs	r7, r3, r1
 80010ca:	2380      	movs	r3, #128	@ 0x80
 80010cc:	04db      	lsls	r3, r3, #19
 80010ce:	421f      	tst	r7, r3
 80010d0:	d100      	bne.n	80010d4 <__aeabi_fsub+0x25c>
 80010d2:	e10e      	b.n	80012f2 <__aeabi_fsub+0x47a>
 80010d4:	4662      	mov	r2, ip
 80010d6:	2401      	movs	r4, #1
 80010d8:	1a8a      	subs	r2, r1, r2
 80010da:	4694      	mov	ip, r2
 80010dc:	2000      	movs	r0, #0
 80010de:	4034      	ands	r4, r6
 80010e0:	2a00      	cmp	r2, #0
 80010e2:	d100      	bne.n	80010e6 <__aeabi_fsub+0x26e>
 80010e4:	e724      	b.n	8000f30 <__aeabi_fsub+0xb8>
 80010e6:	2001      	movs	r0, #1
 80010e8:	421a      	tst	r2, r3
 80010ea:	d1c6      	bne.n	800107a <__aeabi_fsub+0x202>
 80010ec:	2300      	movs	r3, #0
 80010ee:	08d7      	lsrs	r7, r2, #3
 80010f0:	e73d      	b.n	8000f6e <__aeabi_fsub+0xf6>
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d017      	beq.n	8001126 <__aeabi_fsub+0x2ae>
 80010f6:	2d00      	cmp	r5, #0
 80010f8:	d000      	beq.n	80010fc <__aeabi_fsub+0x284>
 80010fa:	e0af      	b.n	800125c <__aeabi_fsub+0x3e4>
 80010fc:	23ff      	movs	r3, #255	@ 0xff
 80010fe:	4665      	mov	r5, ip
 8001100:	2d00      	cmp	r5, #0
 8001102:	d100      	bne.n	8001106 <__aeabi_fsub+0x28e>
 8001104:	e0ad      	b.n	8001262 <__aeabi_fsub+0x3ea>
 8001106:	1e5e      	subs	r6, r3, #1
 8001108:	2b01      	cmp	r3, #1
 800110a:	d100      	bne.n	800110e <__aeabi_fsub+0x296>
 800110c:	e089      	b.n	8001222 <__aeabi_fsub+0x3aa>
 800110e:	2bff      	cmp	r3, #255	@ 0xff
 8001110:	d0c2      	beq.n	8001098 <__aeabi_fsub+0x220>
 8001112:	2e1b      	cmp	r6, #27
 8001114:	dc00      	bgt.n	8001118 <__aeabi_fsub+0x2a0>
 8001116:	e0ab      	b.n	8001270 <__aeabi_fsub+0x3f8>
 8001118:	1d4b      	adds	r3, r1, #5
 800111a:	469c      	mov	ip, r3
 800111c:	0013      	movs	r3, r2
 800111e:	e721      	b.n	8000f64 <__aeabi_fsub+0xec>
 8001120:	464b      	mov	r3, r9
 8001122:	2b00      	cmp	r3, #0
 8001124:	d170      	bne.n	8001208 <__aeabi_fsub+0x390>
 8001126:	22fe      	movs	r2, #254	@ 0xfe
 8001128:	1c6b      	adds	r3, r5, #1
 800112a:	421a      	tst	r2, r3
 800112c:	d15e      	bne.n	80011ec <__aeabi_fsub+0x374>
 800112e:	2d00      	cmp	r5, #0
 8001130:	d000      	beq.n	8001134 <__aeabi_fsub+0x2bc>
 8001132:	e0c3      	b.n	80012bc <__aeabi_fsub+0x444>
 8001134:	4663      	mov	r3, ip
 8001136:	2b00      	cmp	r3, #0
 8001138:	d100      	bne.n	800113c <__aeabi_fsub+0x2c4>
 800113a:	e0d0      	b.n	80012de <__aeabi_fsub+0x466>
 800113c:	2900      	cmp	r1, #0
 800113e:	d100      	bne.n	8001142 <__aeabi_fsub+0x2ca>
 8001140:	e094      	b.n	800126c <__aeabi_fsub+0x3f4>
 8001142:	000a      	movs	r2, r1
 8001144:	4462      	add	r2, ip
 8001146:	0153      	lsls	r3, r2, #5
 8001148:	d400      	bmi.n	800114c <__aeabi_fsub+0x2d4>
 800114a:	e0d8      	b.n	80012fe <__aeabi_fsub+0x486>
 800114c:	0192      	lsls	r2, r2, #6
 800114e:	2001      	movs	r0, #1
 8001150:	0a52      	lsrs	r2, r2, #9
 8001152:	e6ed      	b.n	8000f30 <__aeabi_fsub+0xb8>
 8001154:	0008      	movs	r0, r1
 8001156:	2220      	movs	r2, #32
 8001158:	40d8      	lsrs	r0, r3
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	4099      	lsls	r1, r3
 800115e:	000b      	movs	r3, r1
 8001160:	1e5a      	subs	r2, r3, #1
 8001162:	4193      	sbcs	r3, r2
 8001164:	4303      	orrs	r3, r0
 8001166:	449c      	add	ip, r3
 8001168:	4663      	mov	r3, ip
 800116a:	015b      	lsls	r3, r3, #5
 800116c:	d589      	bpl.n	8001082 <__aeabi_fsub+0x20a>
 800116e:	3501      	adds	r5, #1
 8001170:	2dff      	cmp	r5, #255	@ 0xff
 8001172:	d100      	bne.n	8001176 <__aeabi_fsub+0x2fe>
 8001174:	e6da      	b.n	8000f2c <__aeabi_fsub+0xb4>
 8001176:	4662      	mov	r2, ip
 8001178:	2301      	movs	r3, #1
 800117a:	4919      	ldr	r1, [pc, #100]	@ (80011e0 <__aeabi_fsub+0x368>)
 800117c:	4013      	ands	r3, r2
 800117e:	0852      	lsrs	r2, r2, #1
 8001180:	400a      	ands	r2, r1
 8001182:	431a      	orrs	r2, r3
 8001184:	0013      	movs	r3, r2
 8001186:	4694      	mov	ip, r2
 8001188:	075b      	lsls	r3, r3, #29
 800118a:	d004      	beq.n	8001196 <__aeabi_fsub+0x31e>
 800118c:	230f      	movs	r3, #15
 800118e:	4013      	ands	r3, r2
 8001190:	2b04      	cmp	r3, #4
 8001192:	d000      	beq.n	8001196 <__aeabi_fsub+0x31e>
 8001194:	e6bf      	b.n	8000f16 <__aeabi_fsub+0x9e>
 8001196:	4663      	mov	r3, ip
 8001198:	015b      	lsls	r3, r3, #5
 800119a:	d500      	bpl.n	800119e <__aeabi_fsub+0x326>
 800119c:	e6c2      	b.n	8000f24 <__aeabi_fsub+0xac>
 800119e:	4663      	mov	r3, ip
 80011a0:	08df      	lsrs	r7, r3, #3
 80011a2:	002b      	movs	r3, r5
 80011a4:	e6e3      	b.n	8000f6e <__aeabi_fsub+0xf6>
 80011a6:	1b53      	subs	r3, r2, r5
 80011a8:	2d00      	cmp	r5, #0
 80011aa:	d100      	bne.n	80011ae <__aeabi_fsub+0x336>
 80011ac:	e6f4      	b.n	8000f98 <__aeabi_fsub+0x120>
 80011ae:	2080      	movs	r0, #128	@ 0x80
 80011b0:	4664      	mov	r4, ip
 80011b2:	04c0      	lsls	r0, r0, #19
 80011b4:	4304      	orrs	r4, r0
 80011b6:	46a4      	mov	ip, r4
 80011b8:	0034      	movs	r4, r6
 80011ba:	2001      	movs	r0, #1
 80011bc:	2b1b      	cmp	r3, #27
 80011be:	dc09      	bgt.n	80011d4 <__aeabi_fsub+0x35c>
 80011c0:	2520      	movs	r5, #32
 80011c2:	4660      	mov	r0, ip
 80011c4:	40d8      	lsrs	r0, r3
 80011c6:	1aeb      	subs	r3, r5, r3
 80011c8:	4665      	mov	r5, ip
 80011ca:	409d      	lsls	r5, r3
 80011cc:	002b      	movs	r3, r5
 80011ce:	1e5d      	subs	r5, r3, #1
 80011d0:	41ab      	sbcs	r3, r5
 80011d2:	4318      	orrs	r0, r3
 80011d4:	1a0b      	subs	r3, r1, r0
 80011d6:	469c      	mov	ip, r3
 80011d8:	0015      	movs	r5, r2
 80011da:	e680      	b.n	8000ede <__aeabi_fsub+0x66>
 80011dc:	fbffffff 	.word	0xfbffffff
 80011e0:	7dffffff 	.word	0x7dffffff
 80011e4:	22fe      	movs	r2, #254	@ 0xfe
 80011e6:	1c6b      	adds	r3, r5, #1
 80011e8:	4213      	tst	r3, r2
 80011ea:	d0a3      	beq.n	8001134 <__aeabi_fsub+0x2bc>
 80011ec:	2bff      	cmp	r3, #255	@ 0xff
 80011ee:	d100      	bne.n	80011f2 <__aeabi_fsub+0x37a>
 80011f0:	e69c      	b.n	8000f2c <__aeabi_fsub+0xb4>
 80011f2:	4461      	add	r1, ip
 80011f4:	0849      	lsrs	r1, r1, #1
 80011f6:	074a      	lsls	r2, r1, #29
 80011f8:	d049      	beq.n	800128e <__aeabi_fsub+0x416>
 80011fa:	220f      	movs	r2, #15
 80011fc:	400a      	ands	r2, r1
 80011fe:	2a04      	cmp	r2, #4
 8001200:	d045      	beq.n	800128e <__aeabi_fsub+0x416>
 8001202:	1d0a      	adds	r2, r1, #4
 8001204:	4694      	mov	ip, r2
 8001206:	e6ad      	b.n	8000f64 <__aeabi_fsub+0xec>
 8001208:	2d00      	cmp	r5, #0
 800120a:	d100      	bne.n	800120e <__aeabi_fsub+0x396>
 800120c:	e776      	b.n	80010fc <__aeabi_fsub+0x284>
 800120e:	e68d      	b.n	8000f2c <__aeabi_fsub+0xb4>
 8001210:	0034      	movs	r4, r6
 8001212:	20ff      	movs	r0, #255	@ 0xff
 8001214:	2200      	movs	r2, #0
 8001216:	e68b      	b.n	8000f30 <__aeabi_fsub+0xb8>
 8001218:	4663      	mov	r3, ip
 800121a:	2401      	movs	r4, #1
 800121c:	1acf      	subs	r7, r1, r3
 800121e:	4034      	ands	r4, r6
 8001220:	e664      	b.n	8000eec <__aeabi_fsub+0x74>
 8001222:	4461      	add	r1, ip
 8001224:	014b      	lsls	r3, r1, #5
 8001226:	d56d      	bpl.n	8001304 <__aeabi_fsub+0x48c>
 8001228:	0848      	lsrs	r0, r1, #1
 800122a:	4944      	ldr	r1, [pc, #272]	@ (800133c <__aeabi_fsub+0x4c4>)
 800122c:	4001      	ands	r1, r0
 800122e:	0743      	lsls	r3, r0, #29
 8001230:	d02c      	beq.n	800128c <__aeabi_fsub+0x414>
 8001232:	230f      	movs	r3, #15
 8001234:	4003      	ands	r3, r0
 8001236:	2b04      	cmp	r3, #4
 8001238:	d028      	beq.n	800128c <__aeabi_fsub+0x414>
 800123a:	1d0b      	adds	r3, r1, #4
 800123c:	469c      	mov	ip, r3
 800123e:	2302      	movs	r3, #2
 8001240:	e690      	b.n	8000f64 <__aeabi_fsub+0xec>
 8001242:	2900      	cmp	r1, #0
 8001244:	d100      	bne.n	8001248 <__aeabi_fsub+0x3d0>
 8001246:	e72b      	b.n	80010a0 <__aeabi_fsub+0x228>
 8001248:	2380      	movs	r3, #128	@ 0x80
 800124a:	03db      	lsls	r3, r3, #15
 800124c:	429f      	cmp	r7, r3
 800124e:	d200      	bcs.n	8001252 <__aeabi_fsub+0x3da>
 8001250:	e726      	b.n	80010a0 <__aeabi_fsub+0x228>
 8001252:	4298      	cmp	r0, r3
 8001254:	d300      	bcc.n	8001258 <__aeabi_fsub+0x3e0>
 8001256:	e723      	b.n	80010a0 <__aeabi_fsub+0x228>
 8001258:	2401      	movs	r4, #1
 800125a:	4034      	ands	r4, r6
 800125c:	0007      	movs	r7, r0
 800125e:	e71f      	b.n	80010a0 <__aeabi_fsub+0x228>
 8001260:	0034      	movs	r4, r6
 8001262:	468c      	mov	ip, r1
 8001264:	e67e      	b.n	8000f64 <__aeabi_fsub+0xec>
 8001266:	2301      	movs	r3, #1
 8001268:	08cf      	lsrs	r7, r1, #3
 800126a:	e680      	b.n	8000f6e <__aeabi_fsub+0xf6>
 800126c:	2300      	movs	r3, #0
 800126e:	e67e      	b.n	8000f6e <__aeabi_fsub+0xf6>
 8001270:	2020      	movs	r0, #32
 8001272:	4665      	mov	r5, ip
 8001274:	1b80      	subs	r0, r0, r6
 8001276:	4085      	lsls	r5, r0
 8001278:	4663      	mov	r3, ip
 800127a:	0028      	movs	r0, r5
 800127c:	40f3      	lsrs	r3, r6
 800127e:	1e45      	subs	r5, r0, #1
 8001280:	41a8      	sbcs	r0, r5
 8001282:	4303      	orrs	r3, r0
 8001284:	469c      	mov	ip, r3
 8001286:	0015      	movs	r5, r2
 8001288:	448c      	add	ip, r1
 800128a:	e76d      	b.n	8001168 <__aeabi_fsub+0x2f0>
 800128c:	2302      	movs	r3, #2
 800128e:	08cf      	lsrs	r7, r1, #3
 8001290:	e66d      	b.n	8000f6e <__aeabi_fsub+0xf6>
 8001292:	1b0f      	subs	r7, r1, r4
 8001294:	017b      	lsls	r3, r7, #5
 8001296:	d528      	bpl.n	80012ea <__aeabi_fsub+0x472>
 8001298:	01bf      	lsls	r7, r7, #6
 800129a:	09bf      	lsrs	r7, r7, #6
 800129c:	0038      	movs	r0, r7
 800129e:	f000 f8b5 	bl	800140c <__clzsi2>
 80012a2:	003b      	movs	r3, r7
 80012a4:	3805      	subs	r0, #5
 80012a6:	4083      	lsls	r3, r0
 80012a8:	0034      	movs	r4, r6
 80012aa:	2501      	movs	r5, #1
 80012ac:	e6ca      	b.n	8001044 <__aeabi_fsub+0x1cc>
 80012ae:	2900      	cmp	r1, #0
 80012b0:	d100      	bne.n	80012b4 <__aeabi_fsub+0x43c>
 80012b2:	e6b5      	b.n	8001020 <__aeabi_fsub+0x1a8>
 80012b4:	2401      	movs	r4, #1
 80012b6:	0007      	movs	r7, r0
 80012b8:	4034      	ands	r4, r6
 80012ba:	e658      	b.n	8000f6e <__aeabi_fsub+0xf6>
 80012bc:	4663      	mov	r3, ip
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d100      	bne.n	80012c4 <__aeabi_fsub+0x44c>
 80012c2:	e6e9      	b.n	8001098 <__aeabi_fsub+0x220>
 80012c4:	2900      	cmp	r1, #0
 80012c6:	d100      	bne.n	80012ca <__aeabi_fsub+0x452>
 80012c8:	e6ea      	b.n	80010a0 <__aeabi_fsub+0x228>
 80012ca:	2380      	movs	r3, #128	@ 0x80
 80012cc:	03db      	lsls	r3, r3, #15
 80012ce:	429f      	cmp	r7, r3
 80012d0:	d200      	bcs.n	80012d4 <__aeabi_fsub+0x45c>
 80012d2:	e6e5      	b.n	80010a0 <__aeabi_fsub+0x228>
 80012d4:	4298      	cmp	r0, r3
 80012d6:	d300      	bcc.n	80012da <__aeabi_fsub+0x462>
 80012d8:	e6e2      	b.n	80010a0 <__aeabi_fsub+0x228>
 80012da:	0007      	movs	r7, r0
 80012dc:	e6e0      	b.n	80010a0 <__aeabi_fsub+0x228>
 80012de:	2900      	cmp	r1, #0
 80012e0:	d100      	bne.n	80012e4 <__aeabi_fsub+0x46c>
 80012e2:	e69e      	b.n	8001022 <__aeabi_fsub+0x1aa>
 80012e4:	2300      	movs	r3, #0
 80012e6:	08cf      	lsrs	r7, r1, #3
 80012e8:	e641      	b.n	8000f6e <__aeabi_fsub+0xf6>
 80012ea:	0034      	movs	r4, r6
 80012ec:	2301      	movs	r3, #1
 80012ee:	08ff      	lsrs	r7, r7, #3
 80012f0:	e63d      	b.n	8000f6e <__aeabi_fsub+0xf6>
 80012f2:	2f00      	cmp	r7, #0
 80012f4:	d100      	bne.n	80012f8 <__aeabi_fsub+0x480>
 80012f6:	e693      	b.n	8001020 <__aeabi_fsub+0x1a8>
 80012f8:	2300      	movs	r3, #0
 80012fa:	08ff      	lsrs	r7, r7, #3
 80012fc:	e637      	b.n	8000f6e <__aeabi_fsub+0xf6>
 80012fe:	2300      	movs	r3, #0
 8001300:	08d7      	lsrs	r7, r2, #3
 8001302:	e634      	b.n	8000f6e <__aeabi_fsub+0xf6>
 8001304:	2301      	movs	r3, #1
 8001306:	08cf      	lsrs	r7, r1, #3
 8001308:	e631      	b.n	8000f6e <__aeabi_fsub+0xf6>
 800130a:	2280      	movs	r2, #128	@ 0x80
 800130c:	000b      	movs	r3, r1
 800130e:	04d2      	lsls	r2, r2, #19
 8001310:	2001      	movs	r0, #1
 8001312:	4013      	ands	r3, r2
 8001314:	4211      	tst	r1, r2
 8001316:	d000      	beq.n	800131a <__aeabi_fsub+0x4a2>
 8001318:	e6ae      	b.n	8001078 <__aeabi_fsub+0x200>
 800131a:	08cf      	lsrs	r7, r1, #3
 800131c:	e627      	b.n	8000f6e <__aeabi_fsub+0xf6>
 800131e:	2b00      	cmp	r3, #0
 8001320:	d100      	bne.n	8001324 <__aeabi_fsub+0x4ac>
 8001322:	e75f      	b.n	80011e4 <__aeabi_fsub+0x36c>
 8001324:	1b56      	subs	r6, r2, r5
 8001326:	2d00      	cmp	r5, #0
 8001328:	d101      	bne.n	800132e <__aeabi_fsub+0x4b6>
 800132a:	0033      	movs	r3, r6
 800132c:	e6e7      	b.n	80010fe <__aeabi_fsub+0x286>
 800132e:	2380      	movs	r3, #128	@ 0x80
 8001330:	4660      	mov	r0, ip
 8001332:	04db      	lsls	r3, r3, #19
 8001334:	4318      	orrs	r0, r3
 8001336:	4684      	mov	ip, r0
 8001338:	e6eb      	b.n	8001112 <__aeabi_fsub+0x29a>
 800133a:	46c0      	nop			@ (mov r8, r8)
 800133c:	7dffffff 	.word	0x7dffffff

08001340 <__aeabi_f2iz>:
 8001340:	0241      	lsls	r1, r0, #9
 8001342:	0042      	lsls	r2, r0, #1
 8001344:	0fc3      	lsrs	r3, r0, #31
 8001346:	0a49      	lsrs	r1, r1, #9
 8001348:	2000      	movs	r0, #0
 800134a:	0e12      	lsrs	r2, r2, #24
 800134c:	2a7e      	cmp	r2, #126	@ 0x7e
 800134e:	dd03      	ble.n	8001358 <__aeabi_f2iz+0x18>
 8001350:	2a9d      	cmp	r2, #157	@ 0x9d
 8001352:	dd02      	ble.n	800135a <__aeabi_f2iz+0x1a>
 8001354:	4a09      	ldr	r2, [pc, #36]	@ (800137c <__aeabi_f2iz+0x3c>)
 8001356:	1898      	adds	r0, r3, r2
 8001358:	4770      	bx	lr
 800135a:	2080      	movs	r0, #128	@ 0x80
 800135c:	0400      	lsls	r0, r0, #16
 800135e:	4301      	orrs	r1, r0
 8001360:	2a95      	cmp	r2, #149	@ 0x95
 8001362:	dc07      	bgt.n	8001374 <__aeabi_f2iz+0x34>
 8001364:	2096      	movs	r0, #150	@ 0x96
 8001366:	1a82      	subs	r2, r0, r2
 8001368:	40d1      	lsrs	r1, r2
 800136a:	4248      	negs	r0, r1
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1f3      	bne.n	8001358 <__aeabi_f2iz+0x18>
 8001370:	0008      	movs	r0, r1
 8001372:	e7f1      	b.n	8001358 <__aeabi_f2iz+0x18>
 8001374:	3a96      	subs	r2, #150	@ 0x96
 8001376:	4091      	lsls	r1, r2
 8001378:	e7f7      	b.n	800136a <__aeabi_f2iz+0x2a>
 800137a:	46c0      	nop			@ (mov r8, r8)
 800137c:	7fffffff 	.word	0x7fffffff

08001380 <__aeabi_ui2f>:
 8001380:	b510      	push	{r4, lr}
 8001382:	1e04      	subs	r4, r0, #0
 8001384:	d00d      	beq.n	80013a2 <__aeabi_ui2f+0x22>
 8001386:	f000 f841 	bl	800140c <__clzsi2>
 800138a:	239e      	movs	r3, #158	@ 0x9e
 800138c:	1a1b      	subs	r3, r3, r0
 800138e:	2b96      	cmp	r3, #150	@ 0x96
 8001390:	dc0c      	bgt.n	80013ac <__aeabi_ui2f+0x2c>
 8001392:	2808      	cmp	r0, #8
 8001394:	d034      	beq.n	8001400 <__aeabi_ui2f+0x80>
 8001396:	3808      	subs	r0, #8
 8001398:	4084      	lsls	r4, r0
 800139a:	0264      	lsls	r4, r4, #9
 800139c:	0a64      	lsrs	r4, r4, #9
 800139e:	b2d8      	uxtb	r0, r3
 80013a0:	e001      	b.n	80013a6 <__aeabi_ui2f+0x26>
 80013a2:	2000      	movs	r0, #0
 80013a4:	2400      	movs	r4, #0
 80013a6:	05c0      	lsls	r0, r0, #23
 80013a8:	4320      	orrs	r0, r4
 80013aa:	bd10      	pop	{r4, pc}
 80013ac:	2b99      	cmp	r3, #153	@ 0x99
 80013ae:	dc13      	bgt.n	80013d8 <__aeabi_ui2f+0x58>
 80013b0:	1f42      	subs	r2, r0, #5
 80013b2:	4094      	lsls	r4, r2
 80013b4:	4a14      	ldr	r2, [pc, #80]	@ (8001408 <__aeabi_ui2f+0x88>)
 80013b6:	4022      	ands	r2, r4
 80013b8:	0761      	lsls	r1, r4, #29
 80013ba:	d01c      	beq.n	80013f6 <__aeabi_ui2f+0x76>
 80013bc:	210f      	movs	r1, #15
 80013be:	4021      	ands	r1, r4
 80013c0:	2904      	cmp	r1, #4
 80013c2:	d018      	beq.n	80013f6 <__aeabi_ui2f+0x76>
 80013c4:	3204      	adds	r2, #4
 80013c6:	08d4      	lsrs	r4, r2, #3
 80013c8:	0152      	lsls	r2, r2, #5
 80013ca:	d515      	bpl.n	80013f8 <__aeabi_ui2f+0x78>
 80013cc:	239f      	movs	r3, #159	@ 0x9f
 80013ce:	0264      	lsls	r4, r4, #9
 80013d0:	1a18      	subs	r0, r3, r0
 80013d2:	0a64      	lsrs	r4, r4, #9
 80013d4:	b2c0      	uxtb	r0, r0
 80013d6:	e7e6      	b.n	80013a6 <__aeabi_ui2f+0x26>
 80013d8:	0002      	movs	r2, r0
 80013da:	0021      	movs	r1, r4
 80013dc:	321b      	adds	r2, #27
 80013de:	4091      	lsls	r1, r2
 80013e0:	000a      	movs	r2, r1
 80013e2:	1e51      	subs	r1, r2, #1
 80013e4:	418a      	sbcs	r2, r1
 80013e6:	2105      	movs	r1, #5
 80013e8:	1a09      	subs	r1, r1, r0
 80013ea:	40cc      	lsrs	r4, r1
 80013ec:	4314      	orrs	r4, r2
 80013ee:	4a06      	ldr	r2, [pc, #24]	@ (8001408 <__aeabi_ui2f+0x88>)
 80013f0:	4022      	ands	r2, r4
 80013f2:	0761      	lsls	r1, r4, #29
 80013f4:	d1e2      	bne.n	80013bc <__aeabi_ui2f+0x3c>
 80013f6:	08d4      	lsrs	r4, r2, #3
 80013f8:	0264      	lsls	r4, r4, #9
 80013fa:	0a64      	lsrs	r4, r4, #9
 80013fc:	b2d8      	uxtb	r0, r3
 80013fe:	e7d2      	b.n	80013a6 <__aeabi_ui2f+0x26>
 8001400:	0264      	lsls	r4, r4, #9
 8001402:	0a64      	lsrs	r4, r4, #9
 8001404:	308e      	adds	r0, #142	@ 0x8e
 8001406:	e7ce      	b.n	80013a6 <__aeabi_ui2f+0x26>
 8001408:	fbffffff 	.word	0xfbffffff

0800140c <__clzsi2>:
 800140c:	211c      	movs	r1, #28
 800140e:	2301      	movs	r3, #1
 8001410:	041b      	lsls	r3, r3, #16
 8001412:	4298      	cmp	r0, r3
 8001414:	d301      	bcc.n	800141a <__clzsi2+0xe>
 8001416:	0c00      	lsrs	r0, r0, #16
 8001418:	3910      	subs	r1, #16
 800141a:	0a1b      	lsrs	r3, r3, #8
 800141c:	4298      	cmp	r0, r3
 800141e:	d301      	bcc.n	8001424 <__clzsi2+0x18>
 8001420:	0a00      	lsrs	r0, r0, #8
 8001422:	3908      	subs	r1, #8
 8001424:	091b      	lsrs	r3, r3, #4
 8001426:	4298      	cmp	r0, r3
 8001428:	d301      	bcc.n	800142e <__clzsi2+0x22>
 800142a:	0900      	lsrs	r0, r0, #4
 800142c:	3904      	subs	r1, #4
 800142e:	a202      	add	r2, pc, #8	@ (adr r2, 8001438 <__clzsi2+0x2c>)
 8001430:	5c10      	ldrb	r0, [r2, r0]
 8001432:	1840      	adds	r0, r0, r1
 8001434:	4770      	bx	lr
 8001436:	46c0      	nop			@ (mov r8, r8)
 8001438:	02020304 	.word	0x02020304
 800143c:	01010101 	.word	0x01010101
	...

08001448 <__clzdi2>:
 8001448:	b510      	push	{r4, lr}
 800144a:	2900      	cmp	r1, #0
 800144c:	d103      	bne.n	8001456 <__clzdi2+0xe>
 800144e:	f7ff ffdd 	bl	800140c <__clzsi2>
 8001452:	3020      	adds	r0, #32
 8001454:	e002      	b.n	800145c <__clzdi2+0x14>
 8001456:	0008      	movs	r0, r1
 8001458:	f7ff ffd8 	bl	800140c <__clzsi2>
 800145c:	bd10      	pop	{r4, pc}
 800145e:	46c0      	nop			@ (mov r8, r8)

08001460 <calculateMessage>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//check of werkt
void calculateMessage(uint16_t data, uint8_t adress, uint8_t* TXData)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	603a      	str	r2, [r7, #0]
 8001468:	1dbb      	adds	r3, r7, #6
 800146a:	1c02      	adds	r2, r0, #0
 800146c:	801a      	strh	r2, [r3, #0]
 800146e:	1d7b      	adds	r3, r7, #5
 8001470:	1c0a      	adds	r2, r1, #0
 8001472:	701a      	strb	r2, [r3, #0]
    // Vul het frame
    TXData[0] = adress;
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	1d7a      	adds	r2, r7, #5
 8001478:	7812      	ldrb	r2, [r2, #0]
 800147a:	701a      	strb	r2, [r3, #0]
    TXData[1] = (data >> 8) & 0x0F;   // bovenste 4 bits van 12-bit data
 800147c:	1dbb      	adds	r3, r7, #6
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	0a1b      	lsrs	r3, r3, #8
 8001482:	b29b      	uxth	r3, r3
 8001484:	b2da      	uxtb	r2, r3
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	3301      	adds	r3, #1
 800148a:	210f      	movs	r1, #15
 800148c:	400a      	ands	r2, r1
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	701a      	strb	r2, [r3, #0]
    TXData[2] = data & 0xFF;          // onderste 8 bits
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	3302      	adds	r3, #2
 8001496:	1dba      	adds	r2, r7, #6
 8001498:	8812      	ldrh	r2, [r2, #0]
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	701a      	strb	r2, [r3, #0]

    osMutexWait(CRCMutexHandle, osWaitForever);  // Mutex CRC aan
 800149e:	4b19      	ldr	r3, [pc, #100]	@ (8001504 <calculateMessage+0xa4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2201      	movs	r2, #1
 80014a4:	4252      	negs	r2, r2
 80014a6:	0011      	movs	r1, r2
 80014a8:	0018      	movs	r0, r3
 80014aa:	f005 fdb5 	bl	8007018 <osMutexWait>

    //3 bytes array naar een uint32_t
    uint32_t crc_input =	((uint32_t)TXData[0] << 24) |
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	061a      	lsls	r2, r3, #24
    						((uint32_t)TXData[1] << 16) |
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	041b      	lsls	r3, r3, #16
    uint32_t crc_input =	((uint32_t)TXData[0] << 24) |
 80014bc:	431a      	orrs	r2, r3
							((uint32_t)TXData[2] << 8);
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	3302      	adds	r3, #2
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	021b      	lsls	r3, r3, #8
    						((uint32_t)TXData[1] << 16) |
 80014c6:	4313      	orrs	r3, r2
    uint32_t crc_input =	((uint32_t)TXData[0] << 24) |
 80014c8:	60fb      	str	r3, [r7, #12]

    TXData[3] = (uint8_t)HAL_CRC_Calculate(&hcrc, &crc_input, 1);
 80014ca:	230c      	movs	r3, #12
 80014cc:	18f9      	adds	r1, r7, r3
 80014ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001508 <calculateMessage+0xa8>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	0018      	movs	r0, r3
 80014d4:	f001 ffea 	bl	80034ac <HAL_CRC_Calculate>
 80014d8:	0002      	movs	r2, r0
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	3303      	adds	r3, #3
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	701a      	strb	r2, [r3, #0]
    __HAL_CRC_DR_RESET(&hcrc);	// Reset CRC
 80014e2:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <calculateMessage+0xa8>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	4b07      	ldr	r3, [pc, #28]	@ (8001508 <calculateMessage+0xa8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2101      	movs	r1, #1
 80014ee:	430a      	orrs	r2, r1
 80014f0:	609a      	str	r2, [r3, #8]
    osMutexRelease(CRCMutexHandle);     // Geef mutex terug
 80014f2:	4b04      	ldr	r3, [pc, #16]	@ (8001504 <calculateMessage+0xa4>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	0018      	movs	r0, r3
 80014f8:	f005 fdd8 	bl	80070ac <osMutexRelease>
}
 80014fc:	46c0      	nop			@ (mov r8, r8)
 80014fe:	46bd      	mov	sp, r7
 8001500:	b004      	add	sp, #16
 8001502:	bd80      	pop	{r7, pc}
 8001504:	2000020c 	.word	0x2000020c
 8001508:	20000094 	.word	0x20000094

0800150c <checkCRCMessage>:


bool checkCRCMessage(uint8_t *RXData)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	//Mutex claimen
	osMutexWait(CRCMutexHandle, osWaitForever);
 8001514:	4b1d      	ldr	r3, [pc, #116]	@ (800158c <checkCRCMessage+0x80>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2201      	movs	r2, #1
 800151a:	4252      	negs	r2, r2
 800151c:	0011      	movs	r1, r2
 800151e:	0018      	movs	r0, r3
 8001520:	f005 fd7a 	bl	8007018 <osMutexWait>

    uint32_t crc_input =	((uint32_t)RXData[0] << 24) |
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	061a      	lsls	r2, r3, #24
    						((uint32_t)RXData[1] << 16) |
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	3301      	adds	r3, #1
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	041b      	lsls	r3, r3, #16
    uint32_t crc_input =	((uint32_t)RXData[0] << 24) |
 8001532:	431a      	orrs	r2, r3
							((uint32_t)RXData[2] << 8);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3302      	adds	r3, #2
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	021b      	lsls	r3, r3, #8
    						((uint32_t)RXData[1] << 16) |
 800153c:	4313      	orrs	r3, r2
    uint32_t crc_input =	((uint32_t)RXData[0] << 24) |
 800153e:	60bb      	str	r3, [r7, #8]

    uint8_t crc = (uint8_t)HAL_CRC_Calculate(&hcrc, &crc_input, 1);
 8001540:	2308      	movs	r3, #8
 8001542:	18f9      	adds	r1, r7, r3
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <checkCRCMessage+0x84>)
 8001546:	2201      	movs	r2, #1
 8001548:	0018      	movs	r0, r3
 800154a:	f001 ffaf 	bl	80034ac <HAL_CRC_Calculate>
 800154e:	0002      	movs	r2, r0
 8001550:	240f      	movs	r4, #15
 8001552:	193b      	adds	r3, r7, r4
 8001554:	701a      	strb	r2, [r3, #0]
    //Reset CRC
    __HAL_CRC_DR_RESET(&hcrc);
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <checkCRCMessage+0x84>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <checkCRCMessage+0x84>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2101      	movs	r1, #1
 8001562:	430a      	orrs	r2, r1
 8001564:	609a      	str	r2, [r3, #8]

    //Mutex loslaten
    osMutexRelease(CRCMutexHandle);
 8001566:	4b09      	ldr	r3, [pc, #36]	@ (800158c <checkCRCMessage+0x80>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	0018      	movs	r0, r3
 800156c:	f005 fd9e 	bl	80070ac <osMutexRelease>

    return (crc == RXData[3]);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3303      	adds	r3, #3
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	193a      	adds	r2, r7, r4
 8001578:	7812      	ldrb	r2, [r2, #0]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	425a      	negs	r2, r3
 800157e:	4153      	adcs	r3, r2
 8001580:	b2db      	uxtb	r3, r3
}
 8001582:	0018      	movs	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	b005      	add	sp, #20
 8001588:	bd90      	pop	{r4, r7, pc}
 800158a:	46c0      	nop			@ (mov r8, r8)
 800158c:	2000020c 	.word	0x2000020c
 8001590:	20000094 	.word	0x20000094

08001594 <isAdresCorrect>:

bool isAdresCorrect(uint8_t *RXData, uint8_t adres){
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	000a      	movs	r2, r1
 800159e:	1cfb      	adds	r3, r7, #3
 80015a0:	701a      	strb	r2, [r3, #0]
	return (adres == RXData[0]);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	1cfa      	adds	r2, r7, #3
 80015a8:	7812      	ldrb	r2, [r2, #0]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	425a      	negs	r2, r3
 80015ae:	4153      	adcs	r3, r2
 80015b0:	b2db      	uxtb	r3, r3
}
 80015b2:	0018      	movs	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	b002      	add	sp, #8
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <HAL_UART_RxCpltCallback>:

//Called bij een uart interrupt klaar
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a1a      	ldr	r2, [pc, #104]	@ (8001634 <HAL_UART_RxCpltCallback+0x78>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d12d      	bne.n	800162a <HAL_UART_RxCpltCallback+0x6e>
        return;

    //Combineert de 4 byte array en stuurt naar task
    uint32_t RXData32 = ((uint32_t)RXData[0] << 24) |
 80015ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <HAL_UART_RxCpltCallback+0x7c>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	061a      	lsls	r2, r3, #24
                		((uint32_t)RXData[1] << 16) |
 80015d4:	4b18      	ldr	r3, [pc, #96]	@ (8001638 <HAL_UART_RxCpltCallback+0x7c>)
 80015d6:	785b      	ldrb	r3, [r3, #1]
 80015d8:	041b      	lsls	r3, r3, #16
    uint32_t RXData32 = ((uint32_t)RXData[0] << 24) |
 80015da:	431a      	orrs	r2, r3
						((uint32_t)RXData[2] << 8)  |
 80015dc:	4b16      	ldr	r3, [pc, #88]	@ (8001638 <HAL_UART_RxCpltCallback+0x7c>)
 80015de:	789b      	ldrb	r3, [r3, #2]
 80015e0:	021b      	lsls	r3, r3, #8
                		((uint32_t)RXData[1] << 16) |
 80015e2:	4313      	orrs	r3, r2
						((uint32_t)RXData[3]);
 80015e4:	4a14      	ldr	r2, [pc, #80]	@ (8001638 <HAL_UART_RxCpltCallback+0x7c>)
 80015e6:	78d2      	ldrb	r2, [r2, #3]
						((uint32_t)RXData[2] << 8)  |
 80015e8:	4313      	orrs	r3, r2
    uint32_t RXData32 = ((uint32_t)RXData[0] << 24) |
 80015ea:	60fb      	str	r3, [r7, #12]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	60bb      	str	r3, [r7, #8]
	xQueueSendFromISR(uartDataQueueHandle, &RXData32, &xHigherPriorityTaskWoken);
 80015f0:	4b12      	ldr	r3, [pc, #72]	@ (800163c <HAL_UART_RxCpltCallback+0x80>)
 80015f2:	6818      	ldr	r0, [r3, #0]
 80015f4:	2308      	movs	r3, #8
 80015f6:	18fa      	adds	r2, r7, r3
 80015f8:	230c      	movs	r3, #12
 80015fa:	18f9      	adds	r1, r7, r3
 80015fc:	2300      	movs	r3, #0
 80015fe:	f005 ffe6 	bl	80075ce <xQueueGenericSendFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_UART_RxCpltCallback+0x54>
 8001608:	4b0d      	ldr	r3, [pc, #52]	@ (8001640 <HAL_UART_RxCpltCallback+0x84>)
 800160a:	2280      	movs	r2, #128	@ 0x80
 800160c:	0552      	lsls	r2, r2, #21
 800160e:	601a      	str	r2, [r3, #0]

    //klaar voor volgend bericht
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //Receive mode
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <HAL_UART_RxCpltCallback+0x88>)
 8001612:	2200      	movs	r2, #0
 8001614:	2120      	movs	r1, #32
 8001616:	0018      	movs	r0, r3
 8001618:	f002 fd58 	bl	80040cc <HAL_GPIO_WritePin>
    HAL_UART_Receive_DMA(huart, RXData, 4);
 800161c:	4906      	ldr	r1, [pc, #24]	@ (8001638 <HAL_UART_RxCpltCallback+0x7c>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2204      	movs	r2, #4
 8001622:	0018      	movs	r0, r3
 8001624:	f004 f8d4 	bl	80057d0 <HAL_UART_Receive_DMA>
 8001628:	e000      	b.n	800162c <HAL_UART_RxCpltCallback+0x70>
        return;
 800162a:	46c0      	nop			@ (mov r8, r8)
}
 800162c:	46bd      	mov	sp, r7
 800162e:	b004      	add	sp, #16
 8001630:	bd80      	pop	{r7, pc}
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	40013800 	.word	0x40013800
 8001638:	20000214 	.word	0x20000214
 800163c:	20000204 	.word	0x20000204
 8001640:	e000ed04 	.word	0xe000ed04
 8001644:	50000400 	.word	0x50000400

08001648 <ADCtoStroom>:

uint16_t ADCtoStroom(uint16_t adc_value){
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	0002      	movs	r2, r0
 8001650:	1dbb      	adds	r3, r7, #6
 8001652:	801a      	strh	r2, [r3, #0]
	//ADC converteren naar een stroomwaarde (formule testen)
	//TEMP
	uint16_t ADCtoStroomdata = adc_value;
 8001654:	210e      	movs	r1, #14
 8001656:	187b      	adds	r3, r7, r1
 8001658:	1dba      	adds	r2, r7, #6
 800165a:	8812      	ldrh	r2, [r2, #0]
 800165c:	801a      	strh	r2, [r3, #0]
	return ADCtoStroomdata;
 800165e:	187b      	adds	r3, r7, r1
 8001660:	881b      	ldrh	r3, [r3, #0]
}
 8001662:	0018      	movs	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	b004      	add	sp, #16
 8001668:	bd80      	pop	{r7, pc}

0800166a <sendDAC>:

void sendDAC(uint16_t DACData){
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	0002      	movs	r2, r0
 8001672:	1dbb      	adds	r3, r7, #6
 8001674:	801a      	strh	r2, [r3, #0]
	//Stuur DAC aan op basis van 12 bit waarde

}
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	46bd      	mov	sp, r7
 800167a:	b002      	add	sp, #8
 800167c:	bd80      	pop	{r7, pc}
	...

08001680 <ADC_Channel_Samples>:

uint16_t ADC_Channel_Samples(uint32_t channel, uint8_t ADCSamples)
{
 8001680:	b590      	push	{r4, r7, lr}
 8001682:	b089      	sub	sp, #36	@ 0x24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	000a      	movs	r2, r1
 800168a:	1cfb      	adds	r3, r7, #3
 800168c:	701a      	strb	r2, [r3, #0]
    uint32_t sum = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001692:	240c      	movs	r4, #12
 8001694:	193b      	adds	r3, r7, r4
 8001696:	0018      	movs	r0, r3
 8001698:	230c      	movs	r3, #12
 800169a:	001a      	movs	r2, r3
 800169c:	2100      	movs	r1, #0
 800169e:	f007 fd0f 	bl	80090c0 <memset>

    // Mutex claimen
    osMutexWait(ADCMutexHandle, osWaitForever);
 80016a2:	4b28      	ldr	r3, [pc, #160]	@ (8001744 <ADC_Channel_Samples+0xc4>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2201      	movs	r2, #1
 80016a8:	4252      	negs	r2, r2
 80016aa:	0011      	movs	r1, r2
 80016ac:	0018      	movs	r0, r3
 80016ae:	f005 fcb3 	bl	8007018 <osMutexWait>

    // Channel instellen
    sConfig.Channel = channel;
 80016b2:	193b      	adds	r3, r7, r4
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	601a      	str	r2, [r3, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80016b8:	193b      	adds	r3, r7, r4
 80016ba:	2200      	movs	r2, #0
 80016bc:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80016be:	193b      	adds	r3, r7, r4
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80016c4:	193a      	adds	r2, r7, r4
 80016c6:	4b20      	ldr	r3, [pc, #128]	@ (8001748 <ADC_Channel_Samples+0xc8>)
 80016c8:	0011      	movs	r1, r2
 80016ca:	0018      	movs	r0, r3
 80016cc:	f001 fadc 	bl	8002c88 <HAL_ADC_ConfigChannel>

    // Averaging
    for (uint8_t i = 0; i < ADCSamples; i++) {
 80016d0:	231b      	movs	r3, #27
 80016d2:	18fb      	adds	r3, r7, r3
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
 80016d8:	e01c      	b.n	8001714 <ADC_Channel_Samples+0x94>
        HAL_ADC_Start(&hadc1);
 80016da:	4b1b      	ldr	r3, [pc, #108]	@ (8001748 <ADC_Channel_Samples+0xc8>)
 80016dc:	0018      	movs	r0, r3
 80016de:	f001 f9a9 	bl	8002a34 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80016e2:	2301      	movs	r3, #1
 80016e4:	425a      	negs	r2, r3
 80016e6:	4b18      	ldr	r3, [pc, #96]	@ (8001748 <ADC_Channel_Samples+0xc8>)
 80016e8:	0011      	movs	r1, r2
 80016ea:	0018      	movs	r0, r3
 80016ec:	f001 fa2c 	bl	8002b48 <HAL_ADC_PollForConversion>
        sum += HAL_ADC_GetValue(&hadc1);
 80016f0:	4b15      	ldr	r3, [pc, #84]	@ (8001748 <ADC_Channel_Samples+0xc8>)
 80016f2:	0018      	movs	r0, r3
 80016f4:	f001 fabc 	bl	8002c70 <HAL_ADC_GetValue>
 80016f8:	0002      	movs	r2, r0
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	189b      	adds	r3, r3, r2
 80016fe:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(&hadc1);
 8001700:	4b11      	ldr	r3, [pc, #68]	@ (8001748 <ADC_Channel_Samples+0xc8>)
 8001702:	0018      	movs	r0, r3
 8001704:	f001 f9e4 	bl	8002ad0 <HAL_ADC_Stop>
    for (uint8_t i = 0; i < ADCSamples; i++) {
 8001708:	211b      	movs	r1, #27
 800170a:	187b      	adds	r3, r7, r1
 800170c:	781a      	ldrb	r2, [r3, #0]
 800170e:	187b      	adds	r3, r7, r1
 8001710:	3201      	adds	r2, #1
 8001712:	701a      	strb	r2, [r3, #0]
 8001714:	231b      	movs	r3, #27
 8001716:	18fa      	adds	r2, r7, r3
 8001718:	1cfb      	adds	r3, r7, #3
 800171a:	7812      	ldrb	r2, [r2, #0]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d3db      	bcc.n	80016da <ADC_Channel_Samples+0x5a>
    }

    // Mutex loslaten
    osMutexRelease(ADCMutexHandle);
 8001722:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <ADC_Channel_Samples+0xc4>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	0018      	movs	r0, r3
 8001728:	f005 fcc0 	bl	80070ac <osMutexRelease>

    return (uint16_t)(sum / ADCSamples);
 800172c:	1cfb      	adds	r3, r7, #3
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	0019      	movs	r1, r3
 8001732:	69f8      	ldr	r0, [r7, #28]
 8001734:	f7fe fce8 	bl	8000108 <__udivsi3>
 8001738:	0003      	movs	r3, r0
 800173a:	b29b      	uxth	r3, r3
}
 800173c:	0018      	movs	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	b009      	add	sp, #36	@ 0x24
 8001742:	bd90      	pop	{r4, r7, pc}
 8001744:	20000210 	.word	0x20000210
 8001748:	20000030 	.word	0x20000030

0800174c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800174c:	b5b0      	push	{r4, r5, r7, lr}
 800174e:	b090      	sub	sp, #64	@ 0x40
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001752:	f000 fe21 	bl	8002398 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001756:	f000 f86f 	bl	8001838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800175a:	f000 f9f7 	bl	8001b4c <MX_GPIO_Init>
  MX_DMA_Init();
 800175e:	f000 f9d7 	bl	8001b10 <MX_DMA_Init>
  MX_ADC1_Init();
 8001762:	f000 f8b1 	bl	80018c8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001766:	f000 f945 	bl	80019f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800176a:	f000 f983 	bl	8001a74 <MX_USART1_UART_Init>
  MX_CRC_Init();
 800176e:	f000 f917 	bl	80019a0 <MX_CRC_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of CRCMutex */
  osMutexDef(CRCMutex);
 8001772:	2300      	movs	r3, #0
 8001774:	63fb      	str	r3, [r7, #60]	@ 0x3c
  CRCMutexHandle = osMutexCreate(osMutex(CRCMutex));
 8001776:	233c      	movs	r3, #60	@ 0x3c
 8001778:	18fb      	adds	r3, r7, r3
 800177a:	0018      	movs	r0, r3
 800177c:	f005 fc3f 	bl	8006ffe <osMutexCreate>
 8001780:	0002      	movs	r2, r0
 8001782:	4b23      	ldr	r3, [pc, #140]	@ (8001810 <main+0xc4>)
 8001784:	601a      	str	r2, [r3, #0]

  /* definition and creation of ADCMutex */
  osMutexDef(ADCMutex);
 8001786:	2300      	movs	r3, #0
 8001788:	63bb      	str	r3, [r7, #56]	@ 0x38
  ADCMutexHandle = osMutexCreate(osMutex(ADCMutex));
 800178a:	2338      	movs	r3, #56	@ 0x38
 800178c:	18fb      	adds	r3, r7, r3
 800178e:	0018      	movs	r0, r3
 8001790:	f005 fc35 	bl	8006ffe <osMutexCreate>
 8001794:	0002      	movs	r2, r0
 8001796:	4b1f      	ldr	r3, [pc, #124]	@ (8001814 <main+0xc8>)
 8001798:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of uartDataQueue */
  osMessageQDef(uartDataQueue, 4, uint32_t);
 800179a:	2430      	movs	r4, #48	@ 0x30
 800179c:	193b      	adds	r3, r7, r4
 800179e:	4a1e      	ldr	r2, [pc, #120]	@ (8001818 <main+0xcc>)
 80017a0:	ca03      	ldmia	r2!, {r0, r1}
 80017a2:	c303      	stmia	r3!, {r0, r1}
  uartDataQueueHandle = osMessageCreate(osMessageQ(uartDataQueue), NULL);
 80017a4:	193b      	adds	r3, r7, r4
 80017a6:	2100      	movs	r1, #0
 80017a8:	0018      	movs	r0, r3
 80017aa:	f005 fcb1 	bl	8007110 <osMessageCreate>
 80017ae:	0002      	movs	r2, r0
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <main+0xd0>)
 80017b2:	601a      	str	r2, [r3, #0]

  /* definition and creation of stroomDataQueue */
  osMessageQDef(stroomDataQueue, 4, uint16_t);
 80017b4:	2428      	movs	r4, #40	@ 0x28
 80017b6:	193b      	adds	r3, r7, r4
 80017b8:	4a19      	ldr	r2, [pc, #100]	@ (8001820 <main+0xd4>)
 80017ba:	ca03      	ldmia	r2!, {r0, r1}
 80017bc:	c303      	stmia	r3!, {r0, r1}
  stroomDataQueueHandle = osMessageCreate(osMessageQ(stroomDataQueue), NULL);
 80017be:	193b      	adds	r3, r7, r4
 80017c0:	2100      	movs	r1, #0
 80017c2:	0018      	movs	r0, r3
 80017c4:	f005 fca4 	bl	8007110 <osMessageCreate>
 80017c8:	0002      	movs	r2, r0
 80017ca:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <main+0xd8>)
 80017cc:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of UartRegeling */
  osThreadDef(UartRegeling, StartUartRegeling, osPriorityNormal, 0, 128);
 80017ce:	2514      	movs	r5, #20
 80017d0:	197b      	adds	r3, r7, r5
 80017d2:	4a15      	ldr	r2, [pc, #84]	@ (8001828 <main+0xdc>)
 80017d4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80017d6:	c313      	stmia	r3!, {r0, r1, r4}
 80017d8:	ca03      	ldmia	r2!, {r0, r1}
 80017da:	c303      	stmia	r3!, {r0, r1}
  UartRegelingHandle = osThreadCreate(osThread(UartRegeling), NULL);
 80017dc:	197b      	adds	r3, r7, r5
 80017de:	2100      	movs	r1, #0
 80017e0:	0018      	movs	r0, r3
 80017e2:	f005 fbd0 	bl	8006f86 <osThreadCreate>
 80017e6:	0002      	movs	r2, r0
 80017e8:	4b10      	ldr	r3, [pc, #64]	@ (800182c <main+0xe0>)
 80017ea:	601a      	str	r2, [r3, #0]

  /* definition and creation of Stroomregeling */
  osThreadDef(Stroomregeling, StartStroomregeling, osPriorityLow, 0, 128);
 80017ec:	003b      	movs	r3, r7
 80017ee:	4a10      	ldr	r2, [pc, #64]	@ (8001830 <main+0xe4>)
 80017f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80017f2:	c313      	stmia	r3!, {r0, r1, r4}
 80017f4:	ca03      	ldmia	r2!, {r0, r1}
 80017f6:	c303      	stmia	r3!, {r0, r1}
  StroomregelingHandle = osThreadCreate(osThread(Stroomregeling), NULL);
 80017f8:	003b      	movs	r3, r7
 80017fa:	2100      	movs	r1, #0
 80017fc:	0018      	movs	r0, r3
 80017fe:	f005 fbc2 	bl	8006f86 <osThreadCreate>
 8001802:	0002      	movs	r2, r0
 8001804:	4b0b      	ldr	r3, [pc, #44]	@ (8001834 <main+0xe8>)
 8001806:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001808:	f005 fbb5 	bl	8006f76 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800180c:	46c0      	nop			@ (mov r8, r8)
 800180e:	e7fd      	b.n	800180c <main+0xc0>
 8001810:	2000020c 	.word	0x2000020c
 8001814:	20000210 	.word	0x20000210
 8001818:	08009144 	.word	0x08009144
 800181c:	20000204 	.word	0x20000204
 8001820:	0800914c 	.word	0x0800914c
 8001824:	20000208 	.word	0x20000208
 8001828:	08009164 	.word	0x08009164
 800182c:	200001fc 	.word	0x200001fc
 8001830:	08009188 	.word	0x08009188
 8001834:	20000200 	.word	0x20000200

08001838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001838:	b590      	push	{r4, r7, lr}
 800183a:	b093      	sub	sp, #76	@ 0x4c
 800183c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183e:	2410      	movs	r4, #16
 8001840:	193b      	adds	r3, r7, r4
 8001842:	0018      	movs	r0, r3
 8001844:	2338      	movs	r3, #56	@ 0x38
 8001846:	001a      	movs	r2, r3
 8001848:	2100      	movs	r1, #0
 800184a:	f007 fc39 	bl	80090c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800184e:	003b      	movs	r3, r7
 8001850:	0018      	movs	r0, r3
 8001852:	2310      	movs	r3, #16
 8001854:	001a      	movs	r2, r3
 8001856:	2100      	movs	r1, #0
 8001858:	f007 fc32 	bl	80090c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800185c:	2380      	movs	r3, #128	@ 0x80
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	0018      	movs	r0, r3
 8001862:	f002 fd8f 	bl	8004384 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001866:	193b      	adds	r3, r7, r4
 8001868:	2202      	movs	r2, #2
 800186a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800186c:	193b      	adds	r3, r7, r4
 800186e:	2280      	movs	r2, #128	@ 0x80
 8001870:	0052      	lsls	r2, r2, #1
 8001872:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001874:	193b      	adds	r3, r7, r4
 8001876:	2200      	movs	r2, #0
 8001878:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800187a:	193b      	adds	r3, r7, r4
 800187c:	2240      	movs	r2, #64	@ 0x40
 800187e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001880:	193b      	adds	r3, r7, r4
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001886:	193b      	adds	r3, r7, r4
 8001888:	0018      	movs	r0, r3
 800188a:	f002 fdc7 	bl	800441c <HAL_RCC_OscConfig>
 800188e:	1e03      	subs	r3, r0, #0
 8001890:	d001      	beq.n	8001896 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001892:	f000 faf5 	bl	8001e80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001896:	003b      	movs	r3, r7
 8001898:	2207      	movs	r2, #7
 800189a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800189c:	003b      	movs	r3, r7
 800189e:	2200      	movs	r2, #0
 80018a0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a2:	003b      	movs	r3, r7
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018a8:	003b      	movs	r3, r7
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018ae:	003b      	movs	r3, r7
 80018b0:	2100      	movs	r1, #0
 80018b2:	0018      	movs	r0, r3
 80018b4:	f003 f8cc 	bl	8004a50 <HAL_RCC_ClockConfig>
 80018b8:	1e03      	subs	r3, r0, #0
 80018ba:	d001      	beq.n	80018c0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80018bc:	f000 fae0 	bl	8001e80 <Error_Handler>
  }
}
 80018c0:	46c0      	nop			@ (mov r8, r8)
 80018c2:	46bd      	mov	sp, r7
 80018c4:	b013      	add	sp, #76	@ 0x4c
 80018c6:	bd90      	pop	{r4, r7, pc}

080018c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	0018      	movs	r0, r3
 80018d2:	230c      	movs	r3, #12
 80018d4:	001a      	movs	r2, r3
 80018d6:	2100      	movs	r1, #0
 80018d8:	f007 fbf2 	bl	80090c0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001994 <MX_ADC1_Init+0xcc>)
 80018de:	4a2e      	ldr	r2, [pc, #184]	@ (8001998 <MX_ADC1_Init+0xd0>)
 80018e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80018e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001994 <MX_ADC1_Init+0xcc>)
 80018e4:	2280      	movs	r2, #128	@ 0x80
 80018e6:	05d2      	lsls	r2, r2, #23
 80018e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001994 <MX_ADC1_Init+0xcc>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018f0:	4b28      	ldr	r3, [pc, #160]	@ (8001994 <MX_ADC1_Init+0xcc>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018f6:	4b27      	ldr	r3, [pc, #156]	@ (8001994 <MX_ADC1_Init+0xcc>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018fc:	4b25      	ldr	r3, [pc, #148]	@ (8001994 <MX_ADC1_Init+0xcc>)
 80018fe:	2204      	movs	r2, #4
 8001900:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001902:	4b24      	ldr	r3, [pc, #144]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001904:	2200      	movs	r2, #0
 8001906:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001908:	4b22      	ldr	r3, [pc, #136]	@ (8001994 <MX_ADC1_Init+0xcc>)
 800190a:	2200      	movs	r2, #0
 800190c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800190e:	4b21      	ldr	r3, [pc, #132]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001910:	2200      	movs	r2, #0
 8001912:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001914:	4b1f      	ldr	r3, [pc, #124]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001916:	2201      	movs	r2, #1
 8001918:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800191a:	4b1e      	ldr	r3, [pc, #120]	@ (8001994 <MX_ADC1_Init+0xcc>)
 800191c:	2220      	movs	r2, #32
 800191e:	2100      	movs	r1, #0
 8001920:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001922:	4b1c      	ldr	r3, [pc, #112]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001924:	2200      	movs	r2, #0
 8001926:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001928:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <MX_ADC1_Init+0xcc>)
 800192a:	2200      	movs	r2, #0
 800192c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800192e:	4b19      	ldr	r3, [pc, #100]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001930:	222c      	movs	r2, #44	@ 0x2c
 8001932:	2100      	movs	r1, #0
 8001934:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001936:	4b17      	ldr	r3, [pc, #92]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001938:	2200      	movs	r2, #0
 800193a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800193c:	4b15      	ldr	r3, [pc, #84]	@ (8001994 <MX_ADC1_Init+0xcc>)
 800193e:	2200      	movs	r2, #0
 8001940:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001942:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001944:	2200      	movs	r2, #0
 8001946:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <MX_ADC1_Init+0xcc>)
 800194a:	223c      	movs	r2, #60	@ 0x3c
 800194c:	2100      	movs	r1, #0
 800194e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001950:	4b10      	ldr	r3, [pc, #64]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001952:	2200      	movs	r2, #0
 8001954:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001956:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <MX_ADC1_Init+0xcc>)
 8001958:	0018      	movs	r0, r3
 800195a:	f000 fec3 	bl	80026e4 <HAL_ADC_Init>
 800195e:	1e03      	subs	r3, r0, #0
 8001960:	d001      	beq.n	8001966 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001962:	f000 fa8d 	bl	8001e80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	4a0c      	ldr	r2, [pc, #48]	@ (800199c <MX_ADC1_Init+0xd4>)
 800196a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800196c:	1d3b      	adds	r3, r7, #4
 800196e:	2200      	movs	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001978:	1d3a      	adds	r2, r7, #4
 800197a:	4b06      	ldr	r3, [pc, #24]	@ (8001994 <MX_ADC1_Init+0xcc>)
 800197c:	0011      	movs	r1, r2
 800197e:	0018      	movs	r0, r3
 8001980:	f001 f982 	bl	8002c88 <HAL_ADC_ConfigChannel>
 8001984:	1e03      	subs	r3, r0, #0
 8001986:	d001      	beq.n	800198c <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001988:	f000 fa7a 	bl	8001e80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800198c:	46c0      	nop			@ (mov r8, r8)
 800198e:	46bd      	mov	sp, r7
 8001990:	b004      	add	sp, #16
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000030 	.word	0x20000030
 8001998:	40012400 	.word	0x40012400
 800199c:	18000040 	.word	0x18000040

080019a0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80019a4:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019a6:	4a12      	ldr	r2, [pc, #72]	@ (80019f0 <MX_CRC_Init+0x50>)
 80019a8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 80019aa:	4b10      	ldr	r3, [pc, #64]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80019b0:	4b0e      	ldr	r3, [pc, #56]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 7;
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019b8:	2207      	movs	r2, #7
 80019ba:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_8B;
 80019bc:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019be:	2210      	movs	r2, #16
 80019c0:	60da      	str	r2, [r3, #12]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80019c2:	4b0a      	ldr	r3, [pc, #40]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80019c8:	4b08      	ldr	r3, [pc, #32]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80019ce:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80019d4:	4b05      	ldr	r3, [pc, #20]	@ (80019ec <MX_CRC_Init+0x4c>)
 80019d6:	0018      	movs	r0, r3
 80019d8:	f001 fd02 	bl	80033e0 <HAL_CRC_Init>
 80019dc:	1e03      	subs	r3, r0, #0
 80019de:	d001      	beq.n	80019e4 <MX_CRC_Init+0x44>
  {
    Error_Handler();
 80019e0:	f000 fa4e 	bl	8001e80 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80019e4:	46c0      	nop			@ (mov r8, r8)
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	20000094 	.word	0x20000094
 80019f0:	40023000 	.word	0x40023000

080019f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <MX_I2C1_Init+0x74>)
 80019fa:	4a1c      	ldr	r2, [pc, #112]	@ (8001a6c <MX_I2C1_Init+0x78>)
 80019fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 80019fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a00:	4a1b      	ldr	r2, [pc, #108]	@ (8001a70 <MX_I2C1_Init+0x7c>)
 8001a02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a04:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a0a:	4b17      	ldr	r3, [pc, #92]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a10:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a16:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a22:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a28:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a30:	0018      	movs	r0, r3
 8001a32:	f002 fb69 	bl	8004108 <HAL_I2C_Init>
 8001a36:	1e03      	subs	r3, r0, #0
 8001a38:	d001      	beq.n	8001a3e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a3a:	f000 fa21 	bl	8001e80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a40:	2100      	movs	r1, #0
 8001a42:	0018      	movs	r0, r3
 8001a44:	f002 fc06 	bl	8004254 <HAL_I2CEx_ConfigAnalogFilter>
 8001a48:	1e03      	subs	r3, r0, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a4c:	f000 fa18 	bl	8001e80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a50:	4b05      	ldr	r3, [pc, #20]	@ (8001a68 <MX_I2C1_Init+0x74>)
 8001a52:	2100      	movs	r1, #0
 8001a54:	0018      	movs	r0, r3
 8001a56:	f002 fc49 	bl	80042ec <HAL_I2CEx_ConfigDigitalFilter>
 8001a5a:	1e03      	subs	r3, r0, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a5e:	f000 fa0f 	bl	8001e80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	200000b8 	.word	0x200000b8
 8001a6c:	40005400 	.word	0x40005400
 8001a70:	00503d58 	.word	0x00503d58

08001a74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a78:	4b23      	ldr	r3, [pc, #140]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001a7a:	4a24      	ldr	r2, [pc, #144]	@ (8001b0c <MX_USART1_UART_Init+0x98>)
 8001a7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a7e:	4b22      	ldr	r3, [pc, #136]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001a80:	22e1      	movs	r2, #225	@ 0xe1
 8001a82:	0252      	lsls	r2, r2, #9
 8001a84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a86:	4b20      	ldr	r3, [pc, #128]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a92:	4b1d      	ldr	r3, [pc, #116]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a98:	4b1b      	ldr	r3, [pc, #108]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aa4:	4b18      	ldr	r3, [pc, #96]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aaa:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ab0:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ab6:	4b14      	ldr	r3, [pc, #80]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001abc:	4b12      	ldr	r3, [pc, #72]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f003 fd8c 	bl	80055dc <HAL_UART_Init>
 8001ac4:	1e03      	subs	r3, r0, #0
 8001ac6:	d001      	beq.n	8001acc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001ac8:	f000 f9da 	bl	8001e80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001acc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001ace:	2100      	movs	r1, #0
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f005 f949 	bl	8006d68 <HAL_UARTEx_SetTxFifoThreshold>
 8001ad6:	1e03      	subs	r3, r0, #0
 8001ad8:	d001      	beq.n	8001ade <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001ada:	f000 f9d1 	bl	8001e80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ade:	4b0a      	ldr	r3, [pc, #40]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	f005 f980 	bl	8006de8 <HAL_UARTEx_SetRxFifoThreshold>
 8001ae8:	1e03      	subs	r3, r0, #0
 8001aea:	d001      	beq.n	8001af0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001aec:	f000 f9c8 	bl	8001e80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001af0:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <MX_USART1_UART_Init+0x94>)
 8001af2:	0018      	movs	r0, r3
 8001af4:	f005 f8fe 	bl	8006cf4 <HAL_UARTEx_DisableFifoMode>
 8001af8:	1e03      	subs	r3, r0, #0
 8001afa:	d001      	beq.n	8001b00 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001afc:	f000 f9c0 	bl	8001e80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b00:	46c0      	nop			@ (mov r8, r8)
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	46c0      	nop			@ (mov r8, r8)
 8001b08:	2000010c 	.word	0x2000010c
 8001b0c:	40013800 	.word	0x40013800

08001b10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b16:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <MX_DMA_Init+0x38>)
 8001b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b48 <MX_DMA_Init+0x38>)
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b22:	4b09      	ldr	r3, [pc, #36]	@ (8001b48 <MX_DMA_Init+0x38>)
 8001b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b26:	2201      	movs	r2, #1
 8001b28:	4013      	ands	r3, r2
 8001b2a:	607b      	str	r3, [r7, #4]
 8001b2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2103      	movs	r1, #3
 8001b32:	2009      	movs	r0, #9
 8001b34:	f001 fc2e 	bl	8003394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b38:	2009      	movs	r0, #9
 8001b3a:	f001 fc40 	bl	80033be <HAL_NVIC_EnableIRQ>

}
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	46bd      	mov	sp, r7
 8001b42:	b002      	add	sp, #8
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	46c0      	nop			@ (mov r8, r8)
 8001b48:	40021000 	.word	0x40021000

08001b4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b089      	sub	sp, #36	@ 0x24
 8001b50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b52:	240c      	movs	r4, #12
 8001b54:	193b      	adds	r3, r7, r4
 8001b56:	0018      	movs	r0, r3
 8001b58:	2314      	movs	r3, #20
 8001b5a:	001a      	movs	r2, r3
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	f007 faaf 	bl	80090c0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	4b37      	ldr	r3, [pc, #220]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001b64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b66:	4b36      	ldr	r3, [pc, #216]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001b68:	2102      	movs	r1, #2
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b6e:	4b34      	ldr	r3, [pc, #208]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b72:	2202      	movs	r2, #2
 8001b74:	4013      	ands	r3, r2
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7a:	4b31      	ldr	r3, [pc, #196]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001b7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b7e:	4b30      	ldr	r3, [pc, #192]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001b80:	2104      	movs	r1, #4
 8001b82:	430a      	orrs	r2, r1
 8001b84:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b86:	4b2e      	ldr	r3, [pc, #184]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	607b      	str	r3, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	4b2b      	ldr	r3, [pc, #172]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001b94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b96:	4b2a      	ldr	r3, [pc, #168]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001b98:	2101      	movs	r1, #1
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b9e:	4b28      	ldr	r3, [pc, #160]	@ (8001c40 <MX_GPIO_Init+0xf4>)
 8001ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|DE__RE_Pin, GPIO_PIN_RESET);
 8001baa:	2388      	movs	r3, #136	@ 0x88
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4825      	ldr	r0, [pc, #148]	@ (8001c44 <MX_GPIO_Init+0xf8>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	0019      	movs	r1, r3
 8001bb4:	f002 fa8a 	bl	80040cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001bb8:	2380      	movs	r3, #128	@ 0x80
 8001bba:	01db      	lsls	r3, r3, #7
 8001bbc:	4822      	ldr	r0, [pc, #136]	@ (8001c48 <MX_GPIO_Init+0xfc>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	f002 fa83 	bl	80040cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB9 DE__RE_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|DE__RE_Pin;
 8001bc6:	193b      	adds	r3, r7, r4
 8001bc8:	2288      	movs	r2, #136	@ 0x88
 8001bca:	0092      	lsls	r2, r2, #2
 8001bcc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bce:	193b      	adds	r3, r7, r4
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	193b      	adds	r3, r7, r4
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bda:	193b      	adds	r3, r7, r4
 8001bdc:	2200      	movs	r2, #0
 8001bde:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be0:	193b      	adds	r3, r7, r4
 8001be2:	4a18      	ldr	r2, [pc, #96]	@ (8001c44 <MX_GPIO_Init+0xf8>)
 8001be4:	0019      	movs	r1, r3
 8001be6:	0010      	movs	r0, r2
 8001be8:	f002 f90c 	bl	8003e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001bec:	0021      	movs	r1, r4
 8001bee:	187b      	adds	r3, r7, r1
 8001bf0:	2280      	movs	r2, #128	@ 0x80
 8001bf2:	01d2      	lsls	r2, r2, #7
 8001bf4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf6:	000c      	movs	r4, r1
 8001bf8:	193b      	adds	r3, r7, r4
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	193b      	adds	r3, r7, r4
 8001c00:	2200      	movs	r2, #0
 8001c02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c04:	193b      	adds	r3, r7, r4
 8001c06:	2200      	movs	r2, #0
 8001c08:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c0a:	193b      	adds	r3, r7, r4
 8001c0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001c48 <MX_GPIO_Init+0xfc>)
 8001c0e:	0019      	movs	r1, r3
 8001c10:	0010      	movs	r0, r2
 8001c12:	f002 f8f7 	bl	8003e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c16:	0021      	movs	r1, r4
 8001c18:	187b      	adds	r3, r7, r1
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c1e:	187b      	adds	r3, r7, r1
 8001c20:	2200      	movs	r2, #0
 8001c22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	187b      	adds	r3, r7, r1
 8001c26:	2200      	movs	r2, #0
 8001c28:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2a:	187a      	adds	r2, r7, r1
 8001c2c:	23a0      	movs	r3, #160	@ 0xa0
 8001c2e:	05db      	lsls	r3, r3, #23
 8001c30:	0011      	movs	r1, r2
 8001c32:	0018      	movs	r0, r3
 8001c34:	f002 f8e6 	bl	8003e04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c38:	46c0      	nop			@ (mov r8, r8)
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	b009      	add	sp, #36	@ 0x24
 8001c3e:	bd90      	pop	{r4, r7, pc}
 8001c40:	40021000 	.word	0x40021000
 8001c44:	50000400 	.word	0x50000400
 8001c48:	50000800 	.word	0x50000800

08001c4c <StartUartRegeling>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartRegeling */
void StartUartRegeling(void const * argument)
{
 8001c4c:	b5b0      	push	{r4, r5, r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint32_t receivedRXData32;

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //Receive mode
 8001c54:	4b38      	ldr	r3, [pc, #224]	@ (8001d38 <StartUartRegeling+0xec>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	2120      	movs	r1, #32
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f002 fa36 	bl	80040cc <HAL_GPIO_WritePin>
	HAL_UART_Receive_DMA(&huart1, RXData, 4);
 8001c60:	4936      	ldr	r1, [pc, #216]	@ (8001d3c <StartUartRegeling+0xf0>)
 8001c62:	4b37      	ldr	r3, [pc, #220]	@ (8001d40 <StartUartRegeling+0xf4>)
 8001c64:	2204      	movs	r2, #4
 8001c66:	0018      	movs	r0, r3
 8001c68:	f003 fdb2 	bl	80057d0 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  for(;;)
  {
	  if(xQueueReceive(uartDataQueueHandle, &receivedRXData32, pdMS_TO_TICKS(50)) == pdTRUE){
 8001c6c:	4b35      	ldr	r3, [pc, #212]	@ (8001d44 <StartUartRegeling+0xf8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2214      	movs	r2, #20
 8001c72:	18b9      	adds	r1, r7, r2
 8001c74:	2232      	movs	r2, #50	@ 0x32
 8001c76:	0018      	movs	r0, r3
 8001c78:	f005 fd88 	bl	800778c <xQueueReceive>
 8001c7c:	0003      	movs	r3, r0
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d155      	bne.n	8001d2e <StartUartRegeling+0xe2>
		  //Stuurt zelfde data naar controller (adres 0)
		  uint8_t receivedRXData[4];
		  receivedRXData[0] = (receivedRXData32 >> 24) & 0xFF;
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	0e1b      	lsrs	r3, r3, #24
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	2110      	movs	r1, #16
 8001c8a:	187b      	adds	r3, r7, r1
 8001c8c:	701a      	strb	r2, [r3, #0]
		  receivedRXData[1] = (receivedRXData32 >> 16) & 0xFF;
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	0c1b      	lsrs	r3, r3, #16
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	187b      	adds	r3, r7, r1
 8001c96:	705a      	strb	r2, [r3, #1]
		  receivedRXData[2] = (receivedRXData32 >> 8)  & 0xFF;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	0a1b      	lsrs	r3, r3, #8
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	000c      	movs	r4, r1
 8001ca0:	193b      	adds	r3, r7, r4
 8001ca2:	709a      	strb	r2, [r3, #2]
		  receivedRXData[3] =  receivedRXData32        & 0xFF;
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	193b      	adds	r3, r7, r4
 8001caa:	70da      	strb	r2, [r3, #3]

		  //Check of het adres en de CRC klopt
		  if(isAdresCorrect(receivedRXData, adres) && checkCRCMessage(receivedRXData)){
 8001cac:	4b26      	ldr	r3, [pc, #152]	@ (8001d48 <StartUartRegeling+0xfc>)
 8001cae:	781a      	ldrb	r2, [r3, #0]
 8001cb0:	193b      	adds	r3, r7, r4
 8001cb2:	0011      	movs	r1, r2
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff fc6d 	bl	8001594 <isAdresCorrect>
 8001cba:	1e03      	subs	r3, r0, #0
 8001cbc:	d037      	beq.n	8001d2e <StartUartRegeling+0xe2>
 8001cbe:	193b      	adds	r3, r7, r4
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f7ff fc23 	bl	800150c <checkCRCMessage>
 8001cc6:	1e03      	subs	r3, r0, #0
 8001cc8:	d031      	beq.n	8001d2e <StartUartRegeling+0xe2>
			  uint16_t receiveStroomData = 	((uint16_t)receivedRXData[1] << 8) | receivedRXData[2];
 8001cca:	0021      	movs	r1, r4
 8001ccc:	187b      	adds	r3, r7, r1
 8001cce:	785b      	ldrb	r3, [r3, #1]
 8001cd0:	b21b      	sxth	r3, r3
 8001cd2:	021b      	lsls	r3, r3, #8
 8001cd4:	b21a      	sxth	r2, r3
 8001cd6:	187b      	adds	r3, r7, r1
 8001cd8:	789b      	ldrb	r3, [r3, #2]
 8001cda:	b21b      	sxth	r3, r3
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	b21b      	sxth	r3, r3
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	240e      	movs	r4, #14
 8001ce4:	193b      	adds	r3, r7, r4
 8001ce6:	801a      	strh	r2, [r3, #0]
			  uint8_t ack[4];
			  calculateMessage(receiveStroomData, 0, ack); //0 is de controller
 8001ce8:	193b      	adds	r3, r7, r4
 8001cea:	881b      	ldrh	r3, [r3, #0]
 8001cec:	2508      	movs	r5, #8
 8001cee:	197a      	adds	r2, r7, r5
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	f7ff fbb4 	bl	8001460 <calculateMessage>
			  //Stuur de ack
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET); // Send mode
 8001cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <StartUartRegeling+0xec>)
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	2120      	movs	r1, #32
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f002 f9e4 	bl	80040cc <HAL_GPIO_WritePin>
			  HAL_UART_Transmit(&huart1, ack, 4, HAL_MAX_DELAY);
 8001d04:	2301      	movs	r3, #1
 8001d06:	425b      	negs	r3, r3
 8001d08:	1979      	adds	r1, r7, r5
 8001d0a:	480d      	ldr	r0, [pc, #52]	@ (8001d40 <StartUartRegeling+0xf4>)
 8001d0c:	2204      	movs	r2, #4
 8001d0e:	f003 fcbb 	bl	8005688 <HAL_UART_Transmit>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //Receive mode
 8001d12:	4b09      	ldr	r3, [pc, #36]	@ (8001d38 <StartUartRegeling+0xec>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	2120      	movs	r1, #32
 8001d18:	0018      	movs	r0, r3
 8001d1a:	f002 f9d7 	bl	80040cc <HAL_GPIO_WritePin>

			  //Via queue naar andere task sturen die de stroom regelt receiveStroomData
			  xQueueSend(stroomDataQueueHandle, &receiveStroomData, portMAX_DELAY);
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d4c <StartUartRegeling+0x100>)
 8001d20:	6818      	ldr	r0, [r3, #0]
 8001d22:	2301      	movs	r3, #1
 8001d24:	425a      	negs	r2, r3
 8001d26:	1939      	adds	r1, r7, r4
 8001d28:	2300      	movs	r3, #0
 8001d2a:	f005 fb88 	bl	800743e <xQueueGenericSend>
		  } else{
			  //CRC of adres niet juist
			  //Iets doen?
		  }
	  }
    osDelay(10);
 8001d2e:	200a      	movs	r0, #10
 8001d30:	f005 f951 	bl	8006fd6 <osDelay>
	  if(xQueueReceive(uartDataQueueHandle, &receivedRXData32, pdMS_TO_TICKS(50)) == pdTRUE){
 8001d34:	e79a      	b.n	8001c6c <StartUartRegeling+0x20>
 8001d36:	46c0      	nop			@ (mov r8, r8)
 8001d38:	50000400 	.word	0x50000400
 8001d3c:	20000214 	.word	0x20000214
 8001d40:	2000010c 	.word	0x2000010c
 8001d44:	20000204 	.word	0x20000204
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	20000208 	.word	0x20000208

08001d50 <StartStroomregeling>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStroomregeling */
void StartStroomregeling(void const * argument)
{
 8001d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d52:	b08b      	sub	sp, #44	@ 0x2c
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStroomregeling */
  /* Infinite loop */
	uint16_t stroomData;
	float kp = 0.5f; 		//P regeling factor
 8001d58:	23fc      	movs	r3, #252	@ 0xfc
 8001d5a:	059b      	lsls	r3, r3, #22
 8001d5c:	61fb      	str	r3, [r7, #28]
	float ki = 0.05f; 		//I regeling factor
 8001d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e4c <StartStroomregeling+0xfc>)
 8001d60:	61bb      	str	r3, [r7, #24]
	float integral = 0.0f;	//integraal waarde
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	@ 0x24
	float DACData = 0; //DAC begin waarde
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
  for(;;)
  {
	  //Ontvang de nieuwe stroomdata
	  xQueueReceive(stroomDataQueueHandle, &stroomData, pdMS_TO_TICKS(50));
 8001d6a:	4b39      	ldr	r3, [pc, #228]	@ (8001e50 <StartStroomregeling+0x100>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	250e      	movs	r5, #14
 8001d70:	1979      	adds	r1, r7, r5
 8001d72:	2232      	movs	r2, #50	@ 0x32
 8001d74:	0018      	movs	r0, r3
 8001d76:	f005 fd09 	bl	800778c <xQueueReceive>

	  //ADC uitlezen
	  uint16_t adc_value;
	  adc_value = ADC_Channel_Samples(ADC_CHANNEL_6, 16); //stroomsense channel
 8001d7a:	2616      	movs	r6, #22
 8001d7c:	19bc      	adds	r4, r7, r6
 8001d7e:	4b35      	ldr	r3, [pc, #212]	@ (8001e54 <StartStroomregeling+0x104>)
 8001d80:	2110      	movs	r1, #16
 8001d82:	0018      	movs	r0, r3
 8001d84:	f7ff fc7c 	bl	8001680 <ADC_Channel_Samples>
 8001d88:	0003      	movs	r3, r0
 8001d8a:	8023      	strh	r3, [r4, #0]

	  //converteren naar stroomwaarde (4-20mA)
	  uint16_t huidigeStroomData;
	  huidigeStroomData = ADCtoStroom(adc_value);
 8001d8c:	2314      	movs	r3, #20
 8001d8e:	18fc      	adds	r4, r7, r3
 8001d90:	19bb      	adds	r3, r7, r6
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	0018      	movs	r0, r3
 8001d96:	f7ff fc57 	bl	8001648 <ADCtoStroom>
 8001d9a:	0003      	movs	r3, r0
 8001d9c:	8023      	strh	r3, [r4, #0]

	  //P regeling
	  float error = (float)stroomData - (float)huidigeStroomData; // verschil
 8001d9e:	197b      	adds	r3, r7, r5
 8001da0:	881b      	ldrh	r3, [r3, #0]
 8001da2:	0018      	movs	r0, r3
 8001da4:	f7ff faec 	bl	8001380 <__aeabi_ui2f>
 8001da8:	1c04      	adds	r4, r0, #0
 8001daa:	2314      	movs	r3, #20
 8001dac:	18fb      	adds	r3, r7, r3
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	0018      	movs	r0, r3
 8001db2:	f7ff fae5 	bl	8001380 <__aeabi_ui2f>
 8001db6:	1c03      	adds	r3, r0, #0
 8001db8:	1c19      	adds	r1, r3, #0
 8001dba:	1c20      	adds	r0, r4, #0
 8001dbc:	f7ff f85c 	bl	8000e78 <__aeabi_fsub>
 8001dc0:	1c03      	adds	r3, r0, #0
 8001dc2:	613b      	str	r3, [r7, #16]
	  integral += error; //integraal updaten
 8001dc4:	6939      	ldr	r1, [r7, #16]
 8001dc6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001dc8:	f7fe fc52 	bl	8000670 <__aeabi_fadd>
 8001dcc:	1c03      	adds	r3, r0, #0
 8001dce:	627b      	str	r3, [r7, #36]	@ 0x24
	  DACData += kp * error + ki * integral; // pas DAC waarde aan (PI)
 8001dd0:	6939      	ldr	r1, [r7, #16]
 8001dd2:	69f8      	ldr	r0, [r7, #28]
 8001dd4:	f7fe fef6 	bl	8000bc4 <__aeabi_fmul>
 8001dd8:	1c03      	adds	r3, r0, #0
 8001dda:	1c1c      	adds	r4, r3, #0
 8001ddc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dde:	69b8      	ldr	r0, [r7, #24]
 8001de0:	f7fe fef0 	bl	8000bc4 <__aeabi_fmul>
 8001de4:	1c03      	adds	r3, r0, #0
 8001de6:	1c19      	adds	r1, r3, #0
 8001de8:	1c20      	adds	r0, r4, #0
 8001dea:	f7fe fc41 	bl	8000670 <__aeabi_fadd>
 8001dee:	1c03      	adds	r3, r0, #0
 8001df0:	1c19      	adds	r1, r3, #0
 8001df2:	6a38      	ldr	r0, [r7, #32]
 8001df4:	f7fe fc3c 	bl	8000670 <__aeabi_fadd>
 8001df8:	1c03      	adds	r3, r0, #0
 8001dfa:	623b      	str	r3, [r7, #32]

	  // Limiet
	  if (DACData > 4095.0f) {
 8001dfc:	4916      	ldr	r1, [pc, #88]	@ (8001e58 <StartStroomregeling+0x108>)
 8001dfe:	6a38      	ldr	r0, [r7, #32]
 8001e00:	f7fe fb1e 	bl	8000440 <__aeabi_fcmpgt>
 8001e04:	1e03      	subs	r3, r0, #0
 8001e06:	d007      	beq.n	8001e18 <StartStroomregeling+0xc8>
	      DACData = 4095.0f;
 8001e08:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <StartStroomregeling+0x108>)
 8001e0a:	623b      	str	r3, [r7, #32]
	      integral -= error;
 8001e0c:	6939      	ldr	r1, [r7, #16]
 8001e0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001e10:	f7ff f832 	bl	8000e78 <__aeabi_fsub>
 8001e14:	1c03      	adds	r3, r0, #0
 8001e16:	627b      	str	r3, [r7, #36]	@ 0x24
	  }
	  if (DACData < 0.0f) {
 8001e18:	2100      	movs	r1, #0
 8001e1a:	6a38      	ldr	r0, [r7, #32]
 8001e1c:	f7fe fafc 	bl	8000418 <__aeabi_fcmplt>
 8001e20:	1e03      	subs	r3, r0, #0
 8001e22:	d007      	beq.n	8001e34 <StartStroomregeling+0xe4>
	      DACData = 0.0f;
 8001e24:	2300      	movs	r3, #0
 8001e26:	623b      	str	r3, [r7, #32]
	      integral -= error;
 8001e28:	6939      	ldr	r1, [r7, #16]
 8001e2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001e2c:	f7ff f824 	bl	8000e78 <__aeabi_fsub>
 8001e30:	1c03      	adds	r3, r0, #0
 8001e32:	627b      	str	r3, [r7, #36]	@ 0x24
	  }

	  // DAC aansturen op basis van de regeling
	  sendDAC((uint16_t)DACData);
 8001e34:	6a38      	ldr	r0, [r7, #32]
 8001e36:	f7fe fb37 	bl	80004a8 <__aeabi_f2uiz>
 8001e3a:	0003      	movs	r3, r0
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f7ff fc13 	bl	800166a <sendDAC>

    osDelay(50);
 8001e44:	2032      	movs	r0, #50	@ 0x32
 8001e46:	f005 f8c6 	bl	8006fd6 <osDelay>
  {
 8001e4a:	e78e      	b.n	8001d6a <StartStroomregeling+0x1a>
 8001e4c:	3d4ccccd 	.word	0x3d4ccccd
 8001e50:	20000208 	.word	0x20000208
 8001e54:	18000040 	.word	0x18000040
 8001e58:	457ff000 	.word	0x457ff000

08001e5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a04      	ldr	r2, [pc, #16]	@ (8001e7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d101      	bne.n	8001e72 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001e6e:	f000 fab3 	bl	80023d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b002      	add	sp, #8
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			@ (mov r8, r8)
 8001e7c:	40012c00 	.word	0x40012c00

08001e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e84:	b672      	cpsid	i
}
 8001e86:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e88:	46c0      	nop			@ (mov r8, r8)
 8001e8a:	e7fd      	b.n	8001e88 <Error_Handler+0x8>

08001e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e92:	4b12      	ldr	r3, [pc, #72]	@ (8001edc <HAL_MspInit+0x50>)
 8001e94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e96:	4b11      	ldr	r3, [pc, #68]	@ (8001edc <HAL_MspInit+0x50>)
 8001e98:	2101      	movs	r1, #1
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001edc <HAL_MspInit+0x50>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	607b      	str	r3, [r7, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8001edc <HAL_MspInit+0x50>)
 8001eac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001eae:	4b0b      	ldr	r3, [pc, #44]	@ (8001edc <HAL_MspInit+0x50>)
 8001eb0:	2180      	movs	r1, #128	@ 0x80
 8001eb2:	0549      	lsls	r1, r1, #21
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001eb8:	4b08      	ldr	r3, [pc, #32]	@ (8001edc <HAL_MspInit+0x50>)
 8001eba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ebc:	2380      	movs	r3, #128	@ 0x80
 8001ebe:	055b      	lsls	r3, r3, #21
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	425b      	negs	r3, r3
 8001eca:	2200      	movs	r2, #0
 8001ecc:	2103      	movs	r1, #3
 8001ece:	0018      	movs	r0, r3
 8001ed0:	f001 fa60 	bl	8003394 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ed4:	46c0      	nop			@ (mov r8, r8)
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b002      	add	sp, #8
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40021000 	.word	0x40021000

08001ee0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b08b      	sub	sp, #44	@ 0x2c
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	2414      	movs	r4, #20
 8001eea:	193b      	adds	r3, r7, r4
 8001eec:	0018      	movs	r0, r3
 8001eee:	2314      	movs	r3, #20
 8001ef0:	001a      	movs	r2, r3
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	f007 f8e4 	bl	80090c0 <memset>
  if(hadc->Instance==ADC1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a25      	ldr	r2, [pc, #148]	@ (8001f94 <HAL_ADC_MspInit+0xb4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d144      	bne.n	8001f8c <HAL_ADC_MspInit+0xac>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001f02:	4b25      	ldr	r3, [pc, #148]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f06:	4b24      	ldr	r3, [pc, #144]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f08:	2180      	movs	r1, #128	@ 0x80
 8001f0a:	0349      	lsls	r1, r1, #13
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f10:	4b21      	ldr	r3, [pc, #132]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f14:	2380      	movs	r3, #128	@ 0x80
 8001f16:	035b      	lsls	r3, r3, #13
 8001f18:	4013      	ands	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f22:	4b1d      	ldr	r3, [pc, #116]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f24:	2101      	movs	r1, #1
 8001f26:	430a      	orrs	r2, r1
 8001f28:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f2e:	2201      	movs	r2, #1
 8001f30:	4013      	ands	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f36:	4b18      	ldr	r3, [pc, #96]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f3a:	4b17      	ldr	r3, [pc, #92]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f3c:	2102      	movs	r1, #2
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f42:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_ADC_MspInit+0xb8>)
 8001f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f46:	2202      	movs	r2, #2
 8001f48:	4013      	ands	r3, r2
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f4e:	193b      	adds	r3, r7, r4
 8001f50:	2240      	movs	r2, #64	@ 0x40
 8001f52:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f54:	193b      	adds	r3, r7, r4
 8001f56:	2203      	movs	r2, #3
 8001f58:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5a:	193b      	adds	r3, r7, r4
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f60:	193a      	adds	r2, r7, r4
 8001f62:	23a0      	movs	r3, #160	@ 0xa0
 8001f64:	05db      	lsls	r3, r3, #23
 8001f66:	0011      	movs	r1, r2
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f001 ff4b 	bl	8003e04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f6e:	193b      	adds	r3, r7, r4
 8001f70:	2202      	movs	r2, #2
 8001f72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f74:	193b      	adds	r3, r7, r4
 8001f76:	2203      	movs	r2, #3
 8001f78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	193b      	adds	r3, r7, r4
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f80:	193b      	adds	r3, r7, r4
 8001f82:	4a06      	ldr	r2, [pc, #24]	@ (8001f9c <HAL_ADC_MspInit+0xbc>)
 8001f84:	0019      	movs	r1, r3
 8001f86:	0010      	movs	r0, r2
 8001f88:	f001 ff3c 	bl	8003e04 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001f8c:	46c0      	nop			@ (mov r8, r8)
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	b00b      	add	sp, #44	@ 0x2c
 8001f92:	bd90      	pop	{r4, r7, pc}
 8001f94:	40012400 	.word	0x40012400
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	50000400 	.word	0x50000400

08001fa0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <HAL_CRC_MspInit+0x38>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d10d      	bne.n	8001fce <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fdc <HAL_CRC_MspInit+0x3c>)
 8001fb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fb6:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <HAL_CRC_MspInit+0x3c>)
 8001fb8:	2180      	movs	r1, #128	@ 0x80
 8001fba:	0149      	lsls	r1, r1, #5
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fc0:	4b06      	ldr	r3, [pc, #24]	@ (8001fdc <HAL_CRC_MspInit+0x3c>)
 8001fc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	015b      	lsls	r3, r3, #5
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001fce:	46c0      	nop			@ (mov r8, r8)
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	b004      	add	sp, #16
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	46c0      	nop			@ (mov r8, r8)
 8001fd8:	40023000 	.word	0x40023000
 8001fdc:	40021000 	.word	0x40021000

08001fe0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fe0:	b590      	push	{r4, r7, lr}
 8001fe2:	b095      	sub	sp, #84	@ 0x54
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	233c      	movs	r3, #60	@ 0x3c
 8001fea:	18fb      	adds	r3, r7, r3
 8001fec:	0018      	movs	r0, r3
 8001fee:	2314      	movs	r3, #20
 8001ff0:	001a      	movs	r2, r3
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	f007 f864 	bl	80090c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ff8:	2414      	movs	r4, #20
 8001ffa:	193b      	adds	r3, r7, r4
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	2328      	movs	r3, #40	@ 0x28
 8002000:	001a      	movs	r2, r3
 8002002:	2100      	movs	r1, #0
 8002004:	f007 f85c 	bl	80090c0 <memset>
  if(hi2c->Instance==I2C1)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a23      	ldr	r2, [pc, #140]	@ (800209c <HAL_I2C_MspInit+0xbc>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d13f      	bne.n	8002092 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002012:	193b      	adds	r3, r7, r4
 8002014:	2220      	movs	r2, #32
 8002016:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002018:	193b      	adds	r3, r7, r4
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800201e:	193b      	adds	r3, r7, r4
 8002020:	0018      	movs	r0, r3
 8002022:	f002 fee9 	bl	8004df8 <HAL_RCCEx_PeriphCLKConfig>
 8002026:	1e03      	subs	r3, r0, #0
 8002028:	d001      	beq.n	800202e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800202a:	f7ff ff29 	bl	8001e80 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202e:	4b1c      	ldr	r3, [pc, #112]	@ (80020a0 <HAL_I2C_MspInit+0xc0>)
 8002030:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002032:	4b1b      	ldr	r3, [pc, #108]	@ (80020a0 <HAL_I2C_MspInit+0xc0>)
 8002034:	2101      	movs	r1, #1
 8002036:	430a      	orrs	r2, r1
 8002038:	635a      	str	r2, [r3, #52]	@ 0x34
 800203a:	4b19      	ldr	r3, [pc, #100]	@ (80020a0 <HAL_I2C_MspInit+0xc0>)
 800203c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800203e:	2201      	movs	r2, #1
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
 8002044:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002046:	213c      	movs	r1, #60	@ 0x3c
 8002048:	187b      	adds	r3, r7, r1
 800204a:	22c0      	movs	r2, #192	@ 0xc0
 800204c:	00d2      	lsls	r2, r2, #3
 800204e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002050:	187b      	adds	r3, r7, r1
 8002052:	2212      	movs	r2, #18
 8002054:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	187b      	adds	r3, r7, r1
 8002058:	2200      	movs	r2, #0
 800205a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	187b      	adds	r3, r7, r1
 800205e:	2200      	movs	r2, #0
 8002060:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002062:	187b      	adds	r3, r7, r1
 8002064:	2206      	movs	r2, #6
 8002066:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002068:	187a      	adds	r2, r7, r1
 800206a:	23a0      	movs	r3, #160	@ 0xa0
 800206c:	05db      	lsls	r3, r3, #23
 800206e:	0011      	movs	r1, r2
 8002070:	0018      	movs	r0, r3
 8002072:	f001 fec7 	bl	8003e04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002076:	4b0a      	ldr	r3, [pc, #40]	@ (80020a0 <HAL_I2C_MspInit+0xc0>)
 8002078:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800207a:	4b09      	ldr	r3, [pc, #36]	@ (80020a0 <HAL_I2C_MspInit+0xc0>)
 800207c:	2180      	movs	r1, #128	@ 0x80
 800207e:	0389      	lsls	r1, r1, #14
 8002080:	430a      	orrs	r2, r1
 8002082:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002084:	4b06      	ldr	r3, [pc, #24]	@ (80020a0 <HAL_I2C_MspInit+0xc0>)
 8002086:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002088:	2380      	movs	r3, #128	@ 0x80
 800208a:	039b      	lsls	r3, r3, #14
 800208c:	4013      	ands	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002092:	46c0      	nop			@ (mov r8, r8)
 8002094:	46bd      	mov	sp, r7
 8002096:	b015      	add	sp, #84	@ 0x54
 8002098:	bd90      	pop	{r4, r7, pc}
 800209a:	46c0      	nop			@ (mov r8, r8)
 800209c:	40005400 	.word	0x40005400
 80020a0:	40021000 	.word	0x40021000

080020a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b095      	sub	sp, #84	@ 0x54
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	233c      	movs	r3, #60	@ 0x3c
 80020ae:	18fb      	adds	r3, r7, r3
 80020b0:	0018      	movs	r0, r3
 80020b2:	2314      	movs	r3, #20
 80020b4:	001a      	movs	r2, r3
 80020b6:	2100      	movs	r1, #0
 80020b8:	f007 f802 	bl	80090c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020bc:	2414      	movs	r4, #20
 80020be:	193b      	adds	r3, r7, r4
 80020c0:	0018      	movs	r0, r3
 80020c2:	2328      	movs	r3, #40	@ 0x28
 80020c4:	001a      	movs	r2, r3
 80020c6:	2100      	movs	r1, #0
 80020c8:	f006 fffa 	bl	80090c0 <memset>
  if(huart->Instance==USART1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a3b      	ldr	r2, [pc, #236]	@ (80021c0 <HAL_UART_MspInit+0x11c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d170      	bne.n	80021b8 <HAL_UART_MspInit+0x114>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80020d6:	193b      	adds	r3, r7, r4
 80020d8:	2201      	movs	r2, #1
 80020da:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80020dc:	193b      	adds	r3, r7, r4
 80020de:	2200      	movs	r2, #0
 80020e0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020e2:	193b      	adds	r3, r7, r4
 80020e4:	0018      	movs	r0, r3
 80020e6:	f002 fe87 	bl	8004df8 <HAL_RCCEx_PeriphCLKConfig>
 80020ea:	1e03      	subs	r3, r0, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80020ee:	f7ff fec7 	bl	8001e80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020f2:	4b34      	ldr	r3, [pc, #208]	@ (80021c4 <HAL_UART_MspInit+0x120>)
 80020f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020f6:	4b33      	ldr	r3, [pc, #204]	@ (80021c4 <HAL_UART_MspInit+0x120>)
 80020f8:	2180      	movs	r1, #128	@ 0x80
 80020fa:	01c9      	lsls	r1, r1, #7
 80020fc:	430a      	orrs	r2, r1
 80020fe:	641a      	str	r2, [r3, #64]	@ 0x40
 8002100:	4b30      	ldr	r3, [pc, #192]	@ (80021c4 <HAL_UART_MspInit+0x120>)
 8002102:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	01db      	lsls	r3, r3, #7
 8002108:	4013      	ands	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
 800210c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800210e:	4b2d      	ldr	r3, [pc, #180]	@ (80021c4 <HAL_UART_MspInit+0x120>)
 8002110:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002112:	4b2c      	ldr	r3, [pc, #176]	@ (80021c4 <HAL_UART_MspInit+0x120>)
 8002114:	2102      	movs	r1, #2
 8002116:	430a      	orrs	r2, r1
 8002118:	635a      	str	r2, [r3, #52]	@ 0x34
 800211a:	4b2a      	ldr	r3, [pc, #168]	@ (80021c4 <HAL_UART_MspInit+0x120>)
 800211c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800211e:	2202      	movs	r2, #2
 8002120:	4013      	ands	r3, r2
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002126:	213c      	movs	r1, #60	@ 0x3c
 8002128:	187b      	adds	r3, r7, r1
 800212a:	22c0      	movs	r2, #192	@ 0xc0
 800212c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212e:	187b      	adds	r3, r7, r1
 8002130:	2202      	movs	r2, #2
 8002132:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	187b      	adds	r3, r7, r1
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	187b      	adds	r3, r7, r1
 800213c:	2200      	movs	r2, #0
 800213e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002140:	187b      	adds	r3, r7, r1
 8002142:	2200      	movs	r2, #0
 8002144:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002146:	187b      	adds	r3, r7, r1
 8002148:	4a1f      	ldr	r2, [pc, #124]	@ (80021c8 <HAL_UART_MspInit+0x124>)
 800214a:	0019      	movs	r1, r3
 800214c:	0010      	movs	r0, r2
 800214e:	f001 fe59 	bl	8003e04 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002152:	4b1e      	ldr	r3, [pc, #120]	@ (80021cc <HAL_UART_MspInit+0x128>)
 8002154:	4a1e      	ldr	r2, [pc, #120]	@ (80021d0 <HAL_UART_MspInit+0x12c>)
 8002156:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002158:	4b1c      	ldr	r3, [pc, #112]	@ (80021cc <HAL_UART_MspInit+0x128>)
 800215a:	2232      	movs	r2, #50	@ 0x32
 800215c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800215e:	4b1b      	ldr	r3, [pc, #108]	@ (80021cc <HAL_UART_MspInit+0x128>)
 8002160:	2200      	movs	r2, #0
 8002162:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002164:	4b19      	ldr	r3, [pc, #100]	@ (80021cc <HAL_UART_MspInit+0x128>)
 8002166:	2200      	movs	r2, #0
 8002168:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800216a:	4b18      	ldr	r3, [pc, #96]	@ (80021cc <HAL_UART_MspInit+0x128>)
 800216c:	2280      	movs	r2, #128	@ 0x80
 800216e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002170:	4b16      	ldr	r3, [pc, #88]	@ (80021cc <HAL_UART_MspInit+0x128>)
 8002172:	2200      	movs	r2, #0
 8002174:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002176:	4b15      	ldr	r3, [pc, #84]	@ (80021cc <HAL_UART_MspInit+0x128>)
 8002178:	2200      	movs	r2, #0
 800217a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800217c:	4b13      	ldr	r3, [pc, #76]	@ (80021cc <HAL_UART_MspInit+0x128>)
 800217e:	2200      	movs	r2, #0
 8002180:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002182:	4b12      	ldr	r3, [pc, #72]	@ (80021cc <HAL_UART_MspInit+0x128>)
 8002184:	2280      	movs	r2, #128	@ 0x80
 8002186:	0192      	lsls	r2, r2, #6
 8002188:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <HAL_UART_MspInit+0x128>)
 800218c:	0018      	movs	r0, r3
 800218e:	f001 fb1b 	bl	80037c8 <HAL_DMA_Init>
 8002192:	1e03      	subs	r3, r0, #0
 8002194:	d001      	beq.n	800219a <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 8002196:	f7ff fe73 	bl	8001e80 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2180      	movs	r1, #128	@ 0x80
 800219e:	4a0b      	ldr	r2, [pc, #44]	@ (80021cc <HAL_UART_MspInit+0x128>)
 80021a0:	505a      	str	r2, [r3, r1]
 80021a2:	4b0a      	ldr	r3, [pc, #40]	@ (80021cc <HAL_UART_MspInit+0x128>)
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80021a8:	2200      	movs	r2, #0
 80021aa:	2103      	movs	r1, #3
 80021ac:	201b      	movs	r0, #27
 80021ae:	f001 f8f1 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021b2:	201b      	movs	r0, #27
 80021b4:	f001 f903 	bl	80033be <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80021b8:	46c0      	nop			@ (mov r8, r8)
 80021ba:	46bd      	mov	sp, r7
 80021bc:	b015      	add	sp, #84	@ 0x54
 80021be:	bd90      	pop	{r4, r7, pc}
 80021c0:	40013800 	.word	0x40013800
 80021c4:	40021000 	.word	0x40021000
 80021c8:	50000400 	.word	0x50000400
 80021cc:	200001a0 	.word	0x200001a0
 80021d0:	40020008 	.word	0x40020008

080021d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021d4:	b5b0      	push	{r4, r5, r7, lr}
 80021d6:	b08c      	sub	sp, #48	@ 0x30
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80021dc:	232b      	movs	r3, #43	@ 0x2b
 80021de:	18fb      	adds	r3, r7, r3
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80021e4:	4b38      	ldr	r3, [pc, #224]	@ (80022c8 <HAL_InitTick+0xf4>)
 80021e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021e8:	4b37      	ldr	r3, [pc, #220]	@ (80022c8 <HAL_InitTick+0xf4>)
 80021ea:	2180      	movs	r1, #128	@ 0x80
 80021ec:	0109      	lsls	r1, r1, #4
 80021ee:	430a      	orrs	r2, r1
 80021f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80021f2:	4b35      	ldr	r3, [pc, #212]	@ (80022c8 <HAL_InitTick+0xf4>)
 80021f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021f6:	2380      	movs	r3, #128	@ 0x80
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	4013      	ands	r3, r2
 80021fc:	60bb      	str	r3, [r7, #8]
 80021fe:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002200:	230c      	movs	r3, #12
 8002202:	18fa      	adds	r2, r7, r3
 8002204:	2410      	movs	r4, #16
 8002206:	193b      	adds	r3, r7, r4
 8002208:	0011      	movs	r1, r2
 800220a:	0018      	movs	r0, r3
 800220c:	f002 fdca 	bl	8004da4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002210:	193b      	adds	r3, r7, r4
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002218:	2b00      	cmp	r3, #0
 800221a:	d104      	bne.n	8002226 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800221c:	f002 fdac 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 8002220:	0003      	movs	r3, r0
 8002222:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002224:	e004      	b.n	8002230 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002226:	f002 fda7 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 800222a:	0003      	movs	r3, r0
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002232:	4926      	ldr	r1, [pc, #152]	@ (80022cc <HAL_InitTick+0xf8>)
 8002234:	0018      	movs	r0, r3
 8002236:	f7fd ff67 	bl	8000108 <__udivsi3>
 800223a:	0003      	movs	r3, r0
 800223c:	3b01      	subs	r3, #1
 800223e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002240:	4b23      	ldr	r3, [pc, #140]	@ (80022d0 <HAL_InitTick+0xfc>)
 8002242:	4a24      	ldr	r2, [pc, #144]	@ (80022d4 <HAL_InitTick+0x100>)
 8002244:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002246:	4b22      	ldr	r3, [pc, #136]	@ (80022d0 <HAL_InitTick+0xfc>)
 8002248:	4a23      	ldr	r2, [pc, #140]	@ (80022d8 <HAL_InitTick+0x104>)
 800224a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800224c:	4b20      	ldr	r3, [pc, #128]	@ (80022d0 <HAL_InitTick+0xfc>)
 800224e:	6a3a      	ldr	r2, [r7, #32]
 8002250:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8002252:	4b1f      	ldr	r3, [pc, #124]	@ (80022d0 <HAL_InitTick+0xfc>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002258:	4b1d      	ldr	r3, [pc, #116]	@ (80022d0 <HAL_InitTick+0xfc>)
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800225e:	4b1c      	ldr	r3, [pc, #112]	@ (80022d0 <HAL_InitTick+0xfc>)
 8002260:	2200      	movs	r2, #0
 8002262:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002264:	252b      	movs	r5, #43	@ 0x2b
 8002266:	197c      	adds	r4, r7, r5
 8002268:	4b19      	ldr	r3, [pc, #100]	@ (80022d0 <HAL_InitTick+0xfc>)
 800226a:	0018      	movs	r0, r3
 800226c:	f002 ff3e 	bl	80050ec <HAL_TIM_Base_Init>
 8002270:	0003      	movs	r3, r0
 8002272:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8002274:	197b      	adds	r3, r7, r5
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d11e      	bne.n	80022ba <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800227c:	197c      	adds	r4, r7, r5
 800227e:	4b14      	ldr	r3, [pc, #80]	@ (80022d0 <HAL_InitTick+0xfc>)
 8002280:	0018      	movs	r0, r3
 8002282:	f002 ff93 	bl	80051ac <HAL_TIM_Base_Start_IT>
 8002286:	0003      	movs	r3, r0
 8002288:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800228a:	197b      	adds	r3, r7, r5
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d113      	bne.n	80022ba <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8002292:	200d      	movs	r0, #13
 8002294:	f001 f893 	bl	80033be <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b03      	cmp	r3, #3
 800229c:	d809      	bhi.n	80022b2 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	0019      	movs	r1, r3
 80022a4:	200d      	movs	r0, #13
 80022a6:	f001 f875 	bl	8003394 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022aa:	4b0c      	ldr	r3, [pc, #48]	@ (80022dc <HAL_InitTick+0x108>)
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	e003      	b.n	80022ba <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 80022b2:	232b      	movs	r3, #43	@ 0x2b
 80022b4:	18fb      	adds	r3, r7, r3
 80022b6:	2201      	movs	r2, #1
 80022b8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80022ba:	232b      	movs	r3, #43	@ 0x2b
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	781b      	ldrb	r3, [r3, #0]
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b00c      	add	sp, #48	@ 0x30
 80022c6:	bdb0      	pop	{r4, r5, r7, pc}
 80022c8:	40021000 	.word	0x40021000
 80022cc:	000f4240 	.word	0x000f4240
 80022d0:	20000218 	.word	0x20000218
 80022d4:	40012c00 	.word	0x40012c00
 80022d8:	000003e7 	.word	0x000003e7
 80022dc:	20000008 	.word	0x20000008

080022e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022e4:	46c0      	nop			@ (mov r8, r8)
 80022e6:	e7fd      	b.n	80022e4 <NMI_Handler+0x4>

080022e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022ec:	46c0      	nop			@ (mov r8, r8)
 80022ee:	e7fd      	b.n	80022ec <HardFault_Handler+0x4>

080022f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <DMA1_Channel1_IRQHandler+0x14>)
 80022f6:	0018      	movs	r0, r3
 80022f8:	f001 fc42 	bl	8003b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022fc:	46c0      	nop			@ (mov r8, r8)
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	46c0      	nop			@ (mov r8, r8)
 8002304:	200001a0 	.word	0x200001a0

08002308 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800230c:	4b03      	ldr	r3, [pc, #12]	@ (800231c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800230e:	0018      	movs	r0, r3
 8002310:	f002 ffa0 	bl	8005254 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8002314:	46c0      	nop			@ (mov r8, r8)
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	46c0      	nop			@ (mov r8, r8)
 800231c:	20000218 	.word	0x20000218

08002320 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002324:	4b03      	ldr	r3, [pc, #12]	@ (8002334 <USART1_IRQHandler+0x14>)
 8002326:	0018      	movs	r0, r3
 8002328:	f003 fab0 	bl	800588c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800232c:	46c0      	nop			@ (mov r8, r8)
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			@ (mov r8, r8)
 8002334:	2000010c 	.word	0x2000010c

08002338 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800233c:	46c0      	nop			@ (mov r8, r8)
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002344:	480d      	ldr	r0, [pc, #52]	@ (800237c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002346:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002348:	f7ff fff6 	bl	8002338 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800234c:	480c      	ldr	r0, [pc, #48]	@ (8002380 <LoopForever+0x6>)
  ldr r1, =_edata
 800234e:	490d      	ldr	r1, [pc, #52]	@ (8002384 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002350:	4a0d      	ldr	r2, [pc, #52]	@ (8002388 <LoopForever+0xe>)
  movs r3, #0
 8002352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002354:	e002      	b.n	800235c <LoopCopyDataInit>

08002356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800235a:	3304      	adds	r3, #4

0800235c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800235c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800235e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002360:	d3f9      	bcc.n	8002356 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002362:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002364:	4c0a      	ldr	r4, [pc, #40]	@ (8002390 <LoopForever+0x16>)
  movs r3, #0
 8002366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002368:	e001      	b.n	800236e <LoopFillZerobss>

0800236a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800236a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800236c:	3204      	adds	r2, #4

0800236e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800236e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002370:	d3fb      	bcc.n	800236a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002372:	f006 fead 	bl	80090d0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002376:	f7ff f9e9 	bl	800174c <main>

0800237a <LoopForever>:

LoopForever:
  b LoopForever
 800237a:	e7fe      	b.n	800237a <LoopForever>
  ldr   r0, =_estack
 800237c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002380:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002384:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002388:	0800923c 	.word	0x0800923c
  ldr r2, =_sbss
 800238c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002390:	20000fb4 	.word	0x20000fb4

08002394 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002394:	e7fe      	b.n	8002394 <ADC1_IRQHandler>
	...

08002398 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800239e:	1dfb      	adds	r3, r7, #7
 80023a0:	2200      	movs	r2, #0
 80023a2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023a4:	4b0b      	ldr	r3, [pc, #44]	@ (80023d4 <HAL_Init+0x3c>)
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <HAL_Init+0x3c>)
 80023aa:	2180      	movs	r1, #128	@ 0x80
 80023ac:	0049      	lsls	r1, r1, #1
 80023ae:	430a      	orrs	r2, r1
 80023b0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023b2:	2003      	movs	r0, #3
 80023b4:	f7ff ff0e 	bl	80021d4 <HAL_InitTick>
 80023b8:	1e03      	subs	r3, r0, #0
 80023ba:	d003      	beq.n	80023c4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80023bc:	1dfb      	adds	r3, r7, #7
 80023be:	2201      	movs	r2, #1
 80023c0:	701a      	strb	r2, [r3, #0]
 80023c2:	e001      	b.n	80023c8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80023c4:	f7ff fd62 	bl	8001e8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023c8:	1dfb      	adds	r3, r7, #7
 80023ca:	781b      	ldrb	r3, [r3, #0]
}
 80023cc:	0018      	movs	r0, r3
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b002      	add	sp, #8
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40022000 	.word	0x40022000

080023d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023dc:	4b05      	ldr	r3, [pc, #20]	@ (80023f4 <HAL_IncTick+0x1c>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	001a      	movs	r2, r3
 80023e2:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <HAL_IncTick+0x20>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	18d2      	adds	r2, r2, r3
 80023e8:	4b03      	ldr	r3, [pc, #12]	@ (80023f8 <HAL_IncTick+0x20>)
 80023ea:	601a      	str	r2, [r3, #0]
}
 80023ec:	46c0      	nop			@ (mov r8, r8)
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	46c0      	nop			@ (mov r8, r8)
 80023f4:	2000000c 	.word	0x2000000c
 80023f8:	20000264 	.word	0x20000264

080023fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002400:	4b02      	ldr	r3, [pc, #8]	@ (800240c <HAL_GetTick+0x10>)
 8002402:	681b      	ldr	r3, [r3, #0]
}
 8002404:	0018      	movs	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	46c0      	nop			@ (mov r8, r8)
 800240c:	20000264 	.word	0x20000264

08002410 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a05      	ldr	r2, [pc, #20]	@ (8002434 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002420:	401a      	ands	r2, r3
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	601a      	str	r2, [r3, #0]
}
 800242a:	46c0      	nop			@ (mov r8, r8)
 800242c:	46bd      	mov	sp, r7
 800242e:	b002      	add	sp, #8
 8002430:	bd80      	pop	{r7, pc}
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	fe3fffff 	.word	0xfe3fffff

08002438 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	23e0      	movs	r3, #224	@ 0xe0
 8002446:	045b      	lsls	r3, r3, #17
 8002448:	4013      	ands	r3, r2
}
 800244a:	0018      	movs	r0, r3
 800244c:	46bd      	mov	sp, r7
 800244e:	b002      	add	sp, #8
 8002450:	bd80      	pop	{r7, pc}

08002452 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	b084      	sub	sp, #16
 8002456:	af00      	add	r7, sp, #0
 8002458:	60f8      	str	r0, [r7, #12]
 800245a:	60b9      	str	r1, [r7, #8]
 800245c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	2104      	movs	r1, #4
 8002466:	400a      	ands	r2, r1
 8002468:	2107      	movs	r1, #7
 800246a:	4091      	lsls	r1, r2
 800246c:	000a      	movs	r2, r1
 800246e:	43d2      	mvns	r2, r2
 8002470:	401a      	ands	r2, r3
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	2104      	movs	r1, #4
 8002476:	400b      	ands	r3, r1
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4099      	lsls	r1, r3
 800247c:	000b      	movs	r3, r1
 800247e:	431a      	orrs	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002484:	46c0      	nop			@ (mov r8, r8)
 8002486:	46bd      	mov	sp, r7
 8002488:	b004      	add	sp, #16
 800248a:	bd80      	pop	{r7, pc}

0800248c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	2104      	movs	r1, #4
 800249e:	400a      	ands	r2, r1
 80024a0:	2107      	movs	r1, #7
 80024a2:	4091      	lsls	r1, r2
 80024a4:	000a      	movs	r2, r1
 80024a6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	2104      	movs	r1, #4
 80024ac:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80024ae:	40da      	lsrs	r2, r3
 80024b0:	0013      	movs	r3, r2
}
 80024b2:	0018      	movs	r0, r3
 80024b4:	46bd      	mov	sp, r7
 80024b6:	b002      	add	sp, #8
 80024b8:	bd80      	pop	{r7, pc}

080024ba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	68da      	ldr	r2, [r3, #12]
 80024c6:	23c0      	movs	r3, #192	@ 0xc0
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	4013      	ands	r3, r2
 80024cc:	d101      	bne.n	80024d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	0018      	movs	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b002      	add	sp, #8
 80024da:	bd80      	pop	{r7, pc}

080024dc <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ec:	68ba      	ldr	r2, [r7, #8]
 80024ee:	211f      	movs	r1, #31
 80024f0:	400a      	ands	r2, r1
 80024f2:	210f      	movs	r1, #15
 80024f4:	4091      	lsls	r1, r2
 80024f6:	000a      	movs	r2, r1
 80024f8:	43d2      	mvns	r2, r2
 80024fa:	401a      	ands	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	0e9b      	lsrs	r3, r3, #26
 8002500:	210f      	movs	r1, #15
 8002502:	4019      	ands	r1, r3
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	201f      	movs	r0, #31
 8002508:	4003      	ands	r3, r0
 800250a:	4099      	lsls	r1, r3
 800250c:	000b      	movs	r3, r1
 800250e:	431a      	orrs	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002514:	46c0      	nop			@ (mov r8, r8)
 8002516:	46bd      	mov	sp, r7
 8002518:	b004      	add	sp, #16
 800251a:	bd80      	pop	{r7, pc}

0800251c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	035b      	lsls	r3, r3, #13
 800252e:	0b5b      	lsrs	r3, r3, #13
 8002530:	431a      	orrs	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002536:	46c0      	nop			@ (mov r8, r8)
 8002538:	46bd      	mov	sp, r7
 800253a:	b002      	add	sp, #8
 800253c:	bd80      	pop	{r7, pc}

0800253e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
 8002546:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	0352      	lsls	r2, r2, #13
 8002550:	0b52      	lsrs	r2, r2, #13
 8002552:	43d2      	mvns	r2, r2
 8002554:	401a      	ands	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800255a:	46c0      	nop			@ (mov r8, r8)
 800255c:	46bd      	mov	sp, r7
 800255e:	b002      	add	sp, #8
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	0212      	lsls	r2, r2, #8
 8002578:	43d2      	mvns	r2, r2
 800257a:	401a      	ands	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	6879      	ldr	r1, [r7, #4]
 8002582:	400b      	ands	r3, r1
 8002584:	4904      	ldr	r1, [pc, #16]	@ (8002598 <LL_ADC_SetChannelSamplingTime+0x34>)
 8002586:	400b      	ands	r3, r1
 8002588:	431a      	orrs	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800258e:	46c0      	nop			@ (mov r8, r8)
 8002590:	46bd      	mov	sp, r7
 8002592:	b004      	add	sp, #16
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	07ffff00 	.word	0x07ffff00

0800259c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	4a05      	ldr	r2, [pc, #20]	@ (80025c0 <LL_ADC_EnableInternalRegulator+0x24>)
 80025aa:	4013      	ands	r3, r2
 80025ac:	2280      	movs	r2, #128	@ 0x80
 80025ae:	0552      	lsls	r2, r2, #21
 80025b0:	431a      	orrs	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	46bd      	mov	sp, r7
 80025ba:	b002      	add	sp, #8
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	46c0      	nop			@ (mov r8, r8)
 80025c0:	6fffffe8 	.word	0x6fffffe8

080025c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	2380      	movs	r3, #128	@ 0x80
 80025d2:	055b      	lsls	r3, r3, #21
 80025d4:	401a      	ands	r2, r3
 80025d6:	2380      	movs	r3, #128	@ 0x80
 80025d8:	055b      	lsls	r3, r3, #21
 80025da:	429a      	cmp	r2, r3
 80025dc:	d101      	bne.n	80025e2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	0018      	movs	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b002      	add	sp, #8
 80025ea:	bd80      	pop	{r7, pc}

080025ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	4a04      	ldr	r2, [pc, #16]	@ (800260c <LL_ADC_Enable+0x20>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	2201      	movs	r2, #1
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002604:	46c0      	nop			@ (mov r8, r8)
 8002606:	46bd      	mov	sp, r7
 8002608:	b002      	add	sp, #8
 800260a:	bd80      	pop	{r7, pc}
 800260c:	7fffffe8 	.word	0x7fffffe8

08002610 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	4a04      	ldr	r2, [pc, #16]	@ (8002630 <LL_ADC_Disable+0x20>)
 800261e:	4013      	ands	r3, r2
 8002620:	2202      	movs	r2, #2
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002628:	46c0      	nop			@ (mov r8, r8)
 800262a:	46bd      	mov	sp, r7
 800262c:	b002      	add	sp, #8
 800262e:	bd80      	pop	{r7, pc}
 8002630:	7fffffe8 	.word	0x7fffffe8

08002634 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2201      	movs	r2, #1
 8002642:	4013      	ands	r3, r2
 8002644:	2b01      	cmp	r3, #1
 8002646:	d101      	bne.n	800264c <LL_ADC_IsEnabled+0x18>
 8002648:	2301      	movs	r3, #1
 800264a:	e000      	b.n	800264e <LL_ADC_IsEnabled+0x1a>
 800264c:	2300      	movs	r3, #0
}
 800264e:	0018      	movs	r0, r3
 8002650:	46bd      	mov	sp, r7
 8002652:	b002      	add	sp, #8
 8002654:	bd80      	pop	{r7, pc}

08002656 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	2202      	movs	r2, #2
 8002664:	4013      	ands	r3, r2
 8002666:	2b02      	cmp	r3, #2
 8002668:	d101      	bne.n	800266e <LL_ADC_IsDisableOngoing+0x18>
 800266a:	2301      	movs	r3, #1
 800266c:	e000      	b.n	8002670 <LL_ADC_IsDisableOngoing+0x1a>
 800266e:	2300      	movs	r3, #0
}
 8002670:	0018      	movs	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	b002      	add	sp, #8
 8002676:	bd80      	pop	{r7, pc}

08002678 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	4a04      	ldr	r2, [pc, #16]	@ (8002698 <LL_ADC_REG_StartConversion+0x20>)
 8002686:	4013      	ands	r3, r2
 8002688:	2204      	movs	r2, #4
 800268a:	431a      	orrs	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002690:	46c0      	nop			@ (mov r8, r8)
 8002692:	46bd      	mov	sp, r7
 8002694:	b002      	add	sp, #8
 8002696:	bd80      	pop	{r7, pc}
 8002698:	7fffffe8 	.word	0x7fffffe8

0800269c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	4a04      	ldr	r2, [pc, #16]	@ (80026bc <LL_ADC_REG_StopConversion+0x20>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	2210      	movs	r2, #16
 80026ae:	431a      	orrs	r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80026b4:	46c0      	nop			@ (mov r8, r8)
 80026b6:	46bd      	mov	sp, r7
 80026b8:	b002      	add	sp, #8
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	7fffffe8 	.word	0x7fffffe8

080026c0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	2204      	movs	r2, #4
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d101      	bne.n	80026d8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80026d4:	2301      	movs	r3, #1
 80026d6:	e000      	b.n	80026da <LL_ADC_REG_IsConversionOngoing+0x1a>
 80026d8:	2300      	movs	r3, #0
}
 80026da:	0018      	movs	r0, r3
 80026dc:	46bd      	mov	sp, r7
 80026de:	b002      	add	sp, #8
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b088      	sub	sp, #32
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026ec:	231f      	movs	r3, #31
 80026ee:	18fb      	adds	r3, r7, r3
 80026f0:	2200      	movs	r2, #0
 80026f2:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80026fc:	2300      	movs	r3, #0
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e17f      	b.n	8002a0a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10a      	bne.n	8002728 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	0018      	movs	r0, r3
 8002716:	f7ff fbe3 	bl	8001ee0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2254      	movs	r2, #84	@ 0x54
 8002724:	2100      	movs	r1, #0
 8002726:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	0018      	movs	r0, r3
 800272e:	f7ff ff49 	bl	80025c4 <LL_ADC_IsInternalRegulatorEnabled>
 8002732:	1e03      	subs	r3, r0, #0
 8002734:	d115      	bne.n	8002762 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	0018      	movs	r0, r3
 800273c:	f7ff ff2e 	bl	800259c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002740:	4bb4      	ldr	r3, [pc, #720]	@ (8002a14 <HAL_ADC_Init+0x330>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	49b4      	ldr	r1, [pc, #720]	@ (8002a18 <HAL_ADC_Init+0x334>)
 8002746:	0018      	movs	r0, r3
 8002748:	f7fd fcde 	bl	8000108 <__udivsi3>
 800274c:	0003      	movs	r3, r0
 800274e:	3301      	adds	r3, #1
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002754:	e002      	b.n	800275c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	3b01      	subs	r3, #1
 800275a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1f9      	bne.n	8002756 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	0018      	movs	r0, r3
 8002768:	f7ff ff2c 	bl	80025c4 <LL_ADC_IsInternalRegulatorEnabled>
 800276c:	1e03      	subs	r3, r0, #0
 800276e:	d10f      	bne.n	8002790 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002774:	2210      	movs	r2, #16
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002780:	2201      	movs	r2, #1
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002788:	231f      	movs	r3, #31
 800278a:	18fb      	adds	r3, r7, r3
 800278c:	2201      	movs	r2, #1
 800278e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	0018      	movs	r0, r3
 8002796:	f7ff ff93 	bl	80026c0 <LL_ADC_REG_IsConversionOngoing>
 800279a:	0003      	movs	r3, r0
 800279c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a2:	2210      	movs	r2, #16
 80027a4:	4013      	ands	r3, r2
 80027a6:	d000      	beq.n	80027aa <HAL_ADC_Init+0xc6>
 80027a8:	e122      	b.n	80029f0 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d000      	beq.n	80027b2 <HAL_ADC_Init+0xce>
 80027b0:	e11e      	b.n	80029f0 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b6:	4a99      	ldr	r2, [pc, #612]	@ (8002a1c <HAL_ADC_Init+0x338>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	2202      	movs	r2, #2
 80027bc:	431a      	orrs	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	0018      	movs	r0, r3
 80027c8:	f7ff ff34 	bl	8002634 <LL_ADC_IsEnabled>
 80027cc:	1e03      	subs	r3, r0, #0
 80027ce:	d000      	beq.n	80027d2 <HAL_ADC_Init+0xee>
 80027d0:	e0ad      	b.n	800292e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	7e1b      	ldrb	r3, [r3, #24]
 80027da:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80027dc:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	7e5b      	ldrb	r3, [r3, #25]
 80027e2:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80027e4:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	7e9b      	ldrb	r3, [r3, #26]
 80027ea:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80027ec:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d002      	beq.n	80027fc <HAL_ADC_Init+0x118>
 80027f6:	2380      	movs	r3, #128	@ 0x80
 80027f8:	015b      	lsls	r3, r3, #5
 80027fa:	e000      	b.n	80027fe <HAL_ADC_Init+0x11a>
 80027fc:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80027fe:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002804:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	2b00      	cmp	r3, #0
 800280c:	da04      	bge.n	8002818 <HAL_ADC_Init+0x134>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	085b      	lsrs	r3, r3, #1
 8002816:	e001      	b.n	800281c <HAL_ADC_Init+0x138>
 8002818:	2380      	movs	r3, #128	@ 0x80
 800281a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800281c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	212c      	movs	r1, #44	@ 0x2c
 8002822:	5c5b      	ldrb	r3, [r3, r1]
 8002824:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002826:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2220      	movs	r2, #32
 8002832:	5c9b      	ldrb	r3, [r3, r2]
 8002834:	2b01      	cmp	r3, #1
 8002836:	d115      	bne.n	8002864 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	7e9b      	ldrb	r3, [r3, #26]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d105      	bne.n	800284c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	2280      	movs	r2, #128	@ 0x80
 8002844:	0252      	lsls	r2, r2, #9
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
 800284a:	e00b      	b.n	8002864 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002850:	2220      	movs	r2, #32
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800285c:	2201      	movs	r2, #1
 800285e:	431a      	orrs	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00a      	beq.n	8002882 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002870:	23e0      	movs	r3, #224	@ 0xe0
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800287a:	4313      	orrs	r3, r2
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	4313      	orrs	r3, r2
 8002880:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	4a65      	ldr	r2, [pc, #404]	@ (8002a20 <HAL_ADC_Init+0x33c>)
 800288a:	4013      	ands	r3, r2
 800288c:	0019      	movs	r1, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	430a      	orrs	r2, r1
 8002896:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	0f9b      	lsrs	r3, r3, #30
 800289e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80028a4:	4313      	orrs	r3, r2
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	223c      	movs	r2, #60	@ 0x3c
 80028b0:	5c9b      	ldrb	r3, [r3, r2]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d111      	bne.n	80028da <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	0f9b      	lsrs	r3, r3, #30
 80028bc:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80028c2:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80028c8:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80028ce:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	2201      	movs	r2, #1
 80028d6:	4313      	orrs	r3, r2
 80028d8:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	4a50      	ldr	r2, [pc, #320]	@ (8002a24 <HAL_ADC_Init+0x340>)
 80028e2:	4013      	ands	r3, r2
 80028e4:	0019      	movs	r1, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	23c0      	movs	r3, #192	@ 0xc0
 80028f6:	061b      	lsls	r3, r3, #24
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d018      	beq.n	800292e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002900:	2380      	movs	r3, #128	@ 0x80
 8002902:	05db      	lsls	r3, r3, #23
 8002904:	429a      	cmp	r2, r3
 8002906:	d012      	beq.n	800292e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800290c:	2380      	movs	r3, #128	@ 0x80
 800290e:	061b      	lsls	r3, r3, #24
 8002910:	429a      	cmp	r2, r3
 8002912:	d00c      	beq.n	800292e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002914:	4b44      	ldr	r3, [pc, #272]	@ (8002a28 <HAL_ADC_Init+0x344>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a44      	ldr	r2, [pc, #272]	@ (8002a2c <HAL_ADC_Init+0x348>)
 800291a:	4013      	ands	r3, r2
 800291c:	0019      	movs	r1, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	23f0      	movs	r3, #240	@ 0xf0
 8002924:	039b      	lsls	r3, r3, #14
 8002926:	401a      	ands	r2, r3
 8002928:	4b3f      	ldr	r3, [pc, #252]	@ (8002a28 <HAL_ADC_Init+0x344>)
 800292a:	430a      	orrs	r2, r1
 800292c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002936:	001a      	movs	r2, r3
 8002938:	2100      	movs	r1, #0
 800293a:	f7ff fd8a 	bl	8002452 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6818      	ldr	r0, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002946:	493a      	ldr	r1, [pc, #232]	@ (8002a30 <HAL_ADC_Init+0x34c>)
 8002948:	001a      	movs	r2, r3
 800294a:	f7ff fd82 	bl	8002452 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d109      	bne.n	800296a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2110      	movs	r1, #16
 8002962:	4249      	negs	r1, r1
 8002964:	430a      	orrs	r2, r1
 8002966:	629a      	str	r2, [r3, #40]	@ 0x28
 8002968:	e018      	b.n	800299c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	691a      	ldr	r2, [r3, #16]
 800296e:	2380      	movs	r3, #128	@ 0x80
 8002970:	039b      	lsls	r3, r3, #14
 8002972:	429a      	cmp	r2, r3
 8002974:	d112      	bne.n	800299c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	3b01      	subs	r3, #1
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	221c      	movs	r2, #28
 8002986:	4013      	ands	r3, r2
 8002988:	2210      	movs	r2, #16
 800298a:	4252      	negs	r2, r2
 800298c:	409a      	lsls	r2, r3
 800298e:	0011      	movs	r1, r2
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2100      	movs	r1, #0
 80029a2:	0018      	movs	r0, r3
 80029a4:	f7ff fd72 	bl	800248c <LL_ADC_GetSamplingTimeCommonChannels>
 80029a8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d10b      	bne.n	80029ca <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029bc:	2203      	movs	r2, #3
 80029be:	4393      	bics	r3, r2
 80029c0:	2201      	movs	r2, #1
 80029c2:	431a      	orrs	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80029c8:	e01c      	b.n	8002a04 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ce:	2212      	movs	r2, #18
 80029d0:	4393      	bics	r3, r2
 80029d2:	2210      	movs	r2, #16
 80029d4:	431a      	orrs	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029de:	2201      	movs	r2, #1
 80029e0:	431a      	orrs	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80029e6:	231f      	movs	r3, #31
 80029e8:	18fb      	adds	r3, r7, r3
 80029ea:	2201      	movs	r2, #1
 80029ec:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80029ee:	e009      	b.n	8002a04 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f4:	2210      	movs	r2, #16
 80029f6:	431a      	orrs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80029fc:	231f      	movs	r3, #31
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	2201      	movs	r2, #1
 8002a02:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002a04:	231f      	movs	r3, #31
 8002a06:	18fb      	adds	r3, r7, r3
 8002a08:	781b      	ldrb	r3, [r3, #0]
}
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b008      	add	sp, #32
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			@ (mov r8, r8)
 8002a14:	20000004 	.word	0x20000004
 8002a18:	00030d40 	.word	0x00030d40
 8002a1c:	fffffefd 	.word	0xfffffefd
 8002a20:	ffde0201 	.word	0xffde0201
 8002a24:	1ffffc02 	.word	0x1ffffc02
 8002a28:	40012708 	.word	0x40012708
 8002a2c:	ffc3ffff 	.word	0xffc3ffff
 8002a30:	07ffff04 	.word	0x07ffff04

08002a34 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002a34:	b5b0      	push	{r4, r5, r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	0018      	movs	r0, r3
 8002a42:	f7ff fe3d 	bl	80026c0 <LL_ADC_REG_IsConversionOngoing>
 8002a46:	1e03      	subs	r3, r0, #0
 8002a48:	d135      	bne.n	8002ab6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2254      	movs	r2, #84	@ 0x54
 8002a4e:	5c9b      	ldrb	r3, [r3, r2]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d101      	bne.n	8002a58 <HAL_ADC_Start+0x24>
 8002a54:	2302      	movs	r3, #2
 8002a56:	e035      	b.n	8002ac4 <HAL_ADC_Start+0x90>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2254      	movs	r2, #84	@ 0x54
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a60:	250f      	movs	r5, #15
 8002a62:	197c      	adds	r4, r7, r5
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	0018      	movs	r0, r3
 8002a68:	f000 fb28 	bl	80030bc <ADC_Enable>
 8002a6c:	0003      	movs	r3, r0
 8002a6e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002a70:	197b      	adds	r3, r7, r5
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d119      	bne.n	8002aac <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7c:	4a13      	ldr	r2, [pc, #76]	@ (8002acc <HAL_ADC_Start+0x98>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2280      	movs	r2, #128	@ 0x80
 8002a82:	0052      	lsls	r2, r2, #1
 8002a84:	431a      	orrs	r2, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	221c      	movs	r2, #28
 8002a96:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2254      	movs	r2, #84	@ 0x54
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f7ff fde7 	bl	8002678 <LL_ADC_REG_StartConversion>
 8002aaa:	e008      	b.n	8002abe <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2254      	movs	r2, #84	@ 0x54
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	5499      	strb	r1, [r3, r2]
 8002ab4:	e003      	b.n	8002abe <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ab6:	230f      	movs	r3, #15
 8002ab8:	18fb      	adds	r3, r7, r3
 8002aba:	2202      	movs	r2, #2
 8002abc:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002abe:	230f      	movs	r3, #15
 8002ac0:	18fb      	adds	r3, r7, r3
 8002ac2:	781b      	ldrb	r3, [r3, #0]
}
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	b004      	add	sp, #16
 8002aca:	bdb0      	pop	{r4, r5, r7, pc}
 8002acc:	fffff0fe 	.word	0xfffff0fe

08002ad0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002ad0:	b5b0      	push	{r4, r5, r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2254      	movs	r2, #84	@ 0x54
 8002adc:	5c9b      	ldrb	r3, [r3, r2]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d101      	bne.n	8002ae6 <HAL_ADC_Stop+0x16>
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	e029      	b.n	8002b3a <HAL_ADC_Stop+0x6a>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2254      	movs	r2, #84	@ 0x54
 8002aea:	2101      	movs	r1, #1
 8002aec:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002aee:	250f      	movs	r5, #15
 8002af0:	197c      	adds	r4, r7, r5
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	0018      	movs	r0, r3
 8002af6:	f000 fa9f 	bl	8003038 <ADC_ConversionStop>
 8002afa:	0003      	movs	r3, r0
 8002afc:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002afe:	197b      	adds	r3, r7, r5
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d112      	bne.n	8002b2c <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002b06:	197c      	adds	r4, r7, r5
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	f000 fb5c 	bl	80031c8 <ADC_Disable>
 8002b10:	0003      	movs	r3, r0
 8002b12:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002b14:	197b      	adds	r3, r7, r5
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d107      	bne.n	8002b2c <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b20:	4a08      	ldr	r2, [pc, #32]	@ (8002b44 <HAL_ADC_Stop+0x74>)
 8002b22:	4013      	ands	r3, r2
 8002b24:	2201      	movs	r2, #1
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2254      	movs	r2, #84	@ 0x54
 8002b30:	2100      	movs	r1, #0
 8002b32:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002b34:	230f      	movs	r3, #15
 8002b36:	18fb      	adds	r3, r7, r3
 8002b38:	781b      	ldrb	r3, [r3, #0]
}
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	b004      	add	sp, #16
 8002b40:	bdb0      	pop	{r4, r5, r7, pc}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	fffffefe 	.word	0xfffffefe

08002b48 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	2b08      	cmp	r3, #8
 8002b58:	d102      	bne.n	8002b60 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8002b5a:	2308      	movs	r3, #8
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	e00f      	b.n	8002b80 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	2201      	movs	r2, #1
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d007      	beq.n	8002b7c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b70:	2220      	movs	r2, #32
 8002b72:	431a      	orrs	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e072      	b.n	8002c62 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002b7c:	2304      	movs	r3, #4
 8002b7e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b80:	f7ff fc3c 	bl	80023fc <HAL_GetTick>
 8002b84:	0003      	movs	r3, r0
 8002b86:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002b88:	e01f      	b.n	8002bca <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	d01c      	beq.n	8002bca <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002b90:	f7ff fc34 	bl	80023fc <HAL_GetTick>
 8002b94:	0002      	movs	r2, r0
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d302      	bcc.n	8002ba6 <HAL_ADC_PollForConversion+0x5e>
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d111      	bne.n	8002bca <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	d10b      	bne.n	8002bca <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb6:	2204      	movs	r2, #4
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2254      	movs	r2, #84	@ 0x54
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e04b      	b.n	8002c62 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d0d9      	beq.n	8002b8a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bda:	2280      	movs	r2, #128	@ 0x80
 8002bdc:	0092      	lsls	r2, r2, #2
 8002bde:	431a      	orrs	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	0018      	movs	r0, r3
 8002bea:	f7ff fc66 	bl	80024ba <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bee:	1e03      	subs	r3, r0, #0
 8002bf0:	d02e      	beq.n	8002c50 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	7e9b      	ldrb	r3, [r3, #26]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d12a      	bne.n	8002c50 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2208      	movs	r2, #8
 8002c02:	4013      	ands	r3, r2
 8002c04:	2b08      	cmp	r3, #8
 8002c06:	d123      	bne.n	8002c50 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f7ff fd57 	bl	80026c0 <LL_ADC_REG_IsConversionOngoing>
 8002c12:	1e03      	subs	r3, r0, #0
 8002c14:	d110      	bne.n	8002c38 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	210c      	movs	r1, #12
 8002c22:	438a      	bics	r2, r1
 8002c24:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2a:	4a10      	ldr	r2, [pc, #64]	@ (8002c6c <HAL_ADC_PollForConversion+0x124>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	2201      	movs	r2, #1
 8002c30:	431a      	orrs	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c36:	e00b      	b.n	8002c50 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c48:	2201      	movs	r2, #1
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	7e1b      	ldrb	r3, [r3, #24]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d103      	bne.n	8002c60 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	220c      	movs	r2, #12
 8002c5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	0018      	movs	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	b004      	add	sp, #16
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	46c0      	nop			@ (mov r8, r8)
 8002c6c:	fffffefe 	.word	0xfffffefe

08002c70 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002c7e:	0018      	movs	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b002      	add	sp, #8
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c92:	2317      	movs	r3, #23
 8002c94:	18fb      	adds	r3, r7, r3
 8002c96:	2200      	movs	r2, #0
 8002c98:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2254      	movs	r2, #84	@ 0x54
 8002ca2:	5c9b      	ldrb	r3, [r3, r2]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d101      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x24>
 8002ca8:	2302      	movs	r3, #2
 8002caa:	e1c0      	b.n	800302e <HAL_ADC_ConfigChannel+0x3a6>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2254      	movs	r2, #84	@ 0x54
 8002cb0:	2101      	movs	r1, #1
 8002cb2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f7ff fd01 	bl	80026c0 <LL_ADC_REG_IsConversionOngoing>
 8002cbe:	1e03      	subs	r3, r0, #0
 8002cc0:	d000      	beq.n	8002cc4 <HAL_ADC_ConfigChannel+0x3c>
 8002cc2:	e1a3      	b.n	800300c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d100      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x46>
 8002ccc:	e143      	b.n	8002f56 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	2380      	movs	r3, #128	@ 0x80
 8002cd4:	061b      	lsls	r3, r3, #24
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d004      	beq.n	8002ce4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cde:	4ac1      	ldr	r2, [pc, #772]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x35c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d108      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	0019      	movs	r1, r3
 8002cee:	0010      	movs	r0, r2
 8002cf0:	f7ff fc14 	bl	800251c <LL_ADC_REG_SetSequencerChAdd>
 8002cf4:	e0c9      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	211f      	movs	r1, #31
 8002d00:	400b      	ands	r3, r1
 8002d02:	210f      	movs	r1, #15
 8002d04:	4099      	lsls	r1, r3
 8002d06:	000b      	movs	r3, r1
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	0019      	movs	r1, r3
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	035b      	lsls	r3, r3, #13
 8002d14:	0b5b      	lsrs	r3, r3, #13
 8002d16:	d105      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x9c>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	0e9b      	lsrs	r3, r3, #26
 8002d1e:	221f      	movs	r2, #31
 8002d20:	4013      	ands	r3, r2
 8002d22:	e098      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d000      	beq.n	8002d30 <HAL_ADC_ConfigChannel+0xa8>
 8002d2e:	e091      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x1cc>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2202      	movs	r2, #2
 8002d36:	4013      	ands	r3, r2
 8002d38:	d000      	beq.n	8002d3c <HAL_ADC_ConfigChannel+0xb4>
 8002d3a:	e089      	b.n	8002e50 <HAL_ADC_ConfigChannel+0x1c8>
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2204      	movs	r2, #4
 8002d42:	4013      	ands	r3, r2
 8002d44:	d000      	beq.n	8002d48 <HAL_ADC_ConfigChannel+0xc0>
 8002d46:	e081      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x1c4>
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2208      	movs	r2, #8
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d000      	beq.n	8002d54 <HAL_ADC_ConfigChannel+0xcc>
 8002d52:	e079      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x1c0>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2210      	movs	r2, #16
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	d000      	beq.n	8002d60 <HAL_ADC_ConfigChannel+0xd8>
 8002d5e:	e071      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x1bc>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2220      	movs	r2, #32
 8002d66:	4013      	ands	r3, r2
 8002d68:	d000      	beq.n	8002d6c <HAL_ADC_ConfigChannel+0xe4>
 8002d6a:	e069      	b.n	8002e40 <HAL_ADC_ConfigChannel+0x1b8>
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2240      	movs	r2, #64	@ 0x40
 8002d72:	4013      	ands	r3, r2
 8002d74:	d000      	beq.n	8002d78 <HAL_ADC_ConfigChannel+0xf0>
 8002d76:	e061      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x1b4>
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2280      	movs	r2, #128	@ 0x80
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d000      	beq.n	8002d84 <HAL_ADC_ConfigChannel+0xfc>
 8002d82:	e059      	b.n	8002e38 <HAL_ADC_ConfigChannel+0x1b0>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	2380      	movs	r3, #128	@ 0x80
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	d151      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x1ac>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	2380      	movs	r3, #128	@ 0x80
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4013      	ands	r3, r2
 8002d9a:	d149      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x1a8>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	2380      	movs	r3, #128	@ 0x80
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	4013      	ands	r3, r2
 8002da6:	d141      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x1a4>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	2380      	movs	r3, #128	@ 0x80
 8002dae:	011b      	lsls	r3, r3, #4
 8002db0:	4013      	ands	r3, r2
 8002db2:	d139      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x1a0>
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	2380      	movs	r3, #128	@ 0x80
 8002dba:	015b      	lsls	r3, r3, #5
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d131      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x19c>
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	2380      	movs	r3, #128	@ 0x80
 8002dc6:	019b      	lsls	r3, r3, #6
 8002dc8:	4013      	ands	r3, r2
 8002dca:	d129      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x198>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	2380      	movs	r3, #128	@ 0x80
 8002dd2:	01db      	lsls	r3, r3, #7
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	d121      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x194>
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	2380      	movs	r3, #128	@ 0x80
 8002dde:	021b      	lsls	r3, r3, #8
 8002de0:	4013      	ands	r3, r2
 8002de2:	d119      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x190>
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	2380      	movs	r3, #128	@ 0x80
 8002dea:	025b      	lsls	r3, r3, #9
 8002dec:	4013      	ands	r3, r2
 8002dee:	d111      	bne.n	8002e14 <HAL_ADC_ConfigChannel+0x18c>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	2380      	movs	r3, #128	@ 0x80
 8002df6:	029b      	lsls	r3, r3, #10
 8002df8:	4013      	ands	r3, r2
 8002dfa:	d109      	bne.n	8002e10 <HAL_ADC_ConfigChannel+0x188>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	2380      	movs	r3, #128	@ 0x80
 8002e02:	02db      	lsls	r3, r3, #11
 8002e04:	4013      	ands	r3, r2
 8002e06:	d001      	beq.n	8002e0c <HAL_ADC_ConfigChannel+0x184>
 8002e08:	2312      	movs	r3, #18
 8002e0a:	e024      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e022      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e10:	2311      	movs	r3, #17
 8002e12:	e020      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e14:	2310      	movs	r3, #16
 8002e16:	e01e      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e18:	230f      	movs	r3, #15
 8002e1a:	e01c      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e1c:	230e      	movs	r3, #14
 8002e1e:	e01a      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e20:	230d      	movs	r3, #13
 8002e22:	e018      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e24:	230c      	movs	r3, #12
 8002e26:	e016      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e28:	230b      	movs	r3, #11
 8002e2a:	e014      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e2c:	230a      	movs	r3, #10
 8002e2e:	e012      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e30:	2309      	movs	r3, #9
 8002e32:	e010      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e34:	2308      	movs	r3, #8
 8002e36:	e00e      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e38:	2307      	movs	r3, #7
 8002e3a:	e00c      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e3c:	2306      	movs	r3, #6
 8002e3e:	e00a      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e40:	2305      	movs	r3, #5
 8002e42:	e008      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e44:	2304      	movs	r3, #4
 8002e46:	e006      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e004      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	e002      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e50:	2301      	movs	r3, #1
 8002e52:	e000      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x1ce>
 8002e54:	2300      	movs	r3, #0
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	6852      	ldr	r2, [r2, #4]
 8002e5a:	201f      	movs	r0, #31
 8002e5c:	4002      	ands	r2, r0
 8002e5e:	4093      	lsls	r3, r2
 8002e60:	000a      	movs	r2, r1
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	089b      	lsrs	r3, r3, #2
 8002e6e:	1c5a      	adds	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	69db      	ldr	r3, [r3, #28]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d808      	bhi.n	8002e8a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6818      	ldr	r0, [r3, #0]
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	6859      	ldr	r1, [r3, #4]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	001a      	movs	r2, r3
 8002e86:	f7ff fb29 	bl	80024dc <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6818      	ldr	r0, [r3, #0]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	6819      	ldr	r1, [r3, #0]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	001a      	movs	r2, r3
 8002e98:	f7ff fb64 	bl	8002564 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	db00      	blt.n	8002ea6 <HAL_ADC_ConfigChannel+0x21e>
 8002ea4:	e0bc      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ea6:	4b50      	ldr	r3, [pc, #320]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x360>)
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f7ff fac5 	bl	8002438 <LL_ADC_GetCommonPathInternalCh>
 8002eae:	0003      	movs	r3, r0
 8002eb0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a4d      	ldr	r2, [pc, #308]	@ (8002fec <HAL_ADC_ConfigChannel+0x364>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d122      	bne.n	8002f02 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	2380      	movs	r3, #128	@ 0x80
 8002ec0:	041b      	lsls	r3, r3, #16
 8002ec2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ec4:	d11d      	bne.n	8002f02 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	2280      	movs	r2, #128	@ 0x80
 8002eca:	0412      	lsls	r2, r2, #16
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	4a46      	ldr	r2, [pc, #280]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x360>)
 8002ed0:	0019      	movs	r1, r3
 8002ed2:	0010      	movs	r0, r2
 8002ed4:	f7ff fa9c 	bl	8002410 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ed8:	4b45      	ldr	r3, [pc, #276]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x368>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4945      	ldr	r1, [pc, #276]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x36c>)
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f7fd f912 	bl	8000108 <__udivsi3>
 8002ee4:	0003      	movs	r3, r0
 8002ee6:	1c5a      	adds	r2, r3, #1
 8002ee8:	0013      	movs	r3, r2
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	189b      	adds	r3, r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ef2:	e002      	b.n	8002efa <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1f9      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f00:	e08e      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a3c      	ldr	r2, [pc, #240]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x370>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d10e      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	2380      	movs	r3, #128	@ 0x80
 8002f10:	045b      	lsls	r3, r3, #17
 8002f12:	4013      	ands	r3, r2
 8002f14:	d109      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	2280      	movs	r2, #128	@ 0x80
 8002f1a:	0452      	lsls	r2, r2, #17
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	4a32      	ldr	r2, [pc, #200]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x360>)
 8002f20:	0019      	movs	r1, r3
 8002f22:	0010      	movs	r0, r2
 8002f24:	f7ff fa74 	bl	8002410 <LL_ADC_SetCommonPathInternalCh>
 8002f28:	e07a      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a33      	ldr	r2, [pc, #204]	@ (8002ffc <HAL_ADC_ConfigChannel+0x374>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d000      	beq.n	8002f36 <HAL_ADC_ConfigChannel+0x2ae>
 8002f34:	e074      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	2380      	movs	r3, #128	@ 0x80
 8002f3a:	03db      	lsls	r3, r3, #15
 8002f3c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002f3e:	d000      	beq.n	8002f42 <HAL_ADC_ConfigChannel+0x2ba>
 8002f40:	e06e      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	2280      	movs	r2, #128	@ 0x80
 8002f46:	03d2      	lsls	r2, r2, #15
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	4a27      	ldr	r2, [pc, #156]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x360>)
 8002f4c:	0019      	movs	r1, r3
 8002f4e:	0010      	movs	r0, r2
 8002f50:	f7ff fa5e 	bl	8002410 <LL_ADC_SetCommonPathInternalCh>
 8002f54:	e064      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691a      	ldr	r2, [r3, #16]
 8002f5a:	2380      	movs	r3, #128	@ 0x80
 8002f5c:	061b      	lsls	r3, r3, #24
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d004      	beq.n	8002f6c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002f66:	4a1f      	ldr	r2, [pc, #124]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x35c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d107      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	0019      	movs	r1, r3
 8002f76:	0010      	movs	r0, r2
 8002f78:	f7ff fae1 	bl	800253e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	da4d      	bge.n	8003020 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f84:	4b18      	ldr	r3, [pc, #96]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x360>)
 8002f86:	0018      	movs	r0, r3
 8002f88:	f7ff fa56 	bl	8002438 <LL_ADC_GetCommonPathInternalCh>
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a15      	ldr	r2, [pc, #84]	@ (8002fec <HAL_ADC_ConfigChannel+0x364>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d108      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	4a18      	ldr	r2, [pc, #96]	@ (8003000 <HAL_ADC_ConfigChannel+0x378>)
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	4a11      	ldr	r2, [pc, #68]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x360>)
 8002fa2:	0019      	movs	r1, r3
 8002fa4:	0010      	movs	r0, r2
 8002fa6:	f7ff fa33 	bl	8002410 <LL_ADC_SetCommonPathInternalCh>
 8002faa:	e039      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a11      	ldr	r2, [pc, #68]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x370>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d108      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	4a12      	ldr	r2, [pc, #72]	@ (8003004 <HAL_ADC_ConfigChannel+0x37c>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x360>)
 8002fbe:	0019      	movs	r1, r3
 8002fc0:	0010      	movs	r0, r2
 8002fc2:	f7ff fa25 	bl	8002410 <LL_ADC_SetCommonPathInternalCh>
 8002fc6:	e02b      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a0b      	ldr	r2, [pc, #44]	@ (8002ffc <HAL_ADC_ConfigChannel+0x374>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d126      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8003008 <HAL_ADC_ConfigChannel+0x380>)
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	4a03      	ldr	r2, [pc, #12]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x360>)
 8002fda:	0019      	movs	r1, r3
 8002fdc:	0010      	movs	r0, r2
 8002fde:	f7ff fa17 	bl	8002410 <LL_ADC_SetCommonPathInternalCh>
 8002fe2:	e01d      	b.n	8003020 <HAL_ADC_ConfigChannel+0x398>
 8002fe4:	80000004 	.word	0x80000004
 8002fe8:	40012708 	.word	0x40012708
 8002fec:	b0001000 	.word	0xb0001000
 8002ff0:	20000004 	.word	0x20000004
 8002ff4:	00030d40 	.word	0x00030d40
 8002ff8:	b8004000 	.word	0xb8004000
 8002ffc:	b4002000 	.word	0xb4002000
 8003000:	ff7fffff 	.word	0xff7fffff
 8003004:	feffffff 	.word	0xfeffffff
 8003008:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003010:	2220      	movs	r2, #32
 8003012:	431a      	orrs	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003018:	2317      	movs	r3, #23
 800301a:	18fb      	adds	r3, r7, r3
 800301c:	2201      	movs	r2, #1
 800301e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2254      	movs	r2, #84	@ 0x54
 8003024:	2100      	movs	r1, #0
 8003026:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003028:	2317      	movs	r3, #23
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	781b      	ldrb	r3, [r3, #0]
}
 800302e:	0018      	movs	r0, r3
 8003030:	46bd      	mov	sp, r7
 8003032:	b006      	add	sp, #24
 8003034:	bd80      	pop	{r7, pc}
 8003036:	46c0      	nop			@ (mov r8, r8)

08003038 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	0018      	movs	r0, r3
 8003046:	f7ff fb3b 	bl	80026c0 <LL_ADC_REG_IsConversionOngoing>
 800304a:	1e03      	subs	r3, r0, #0
 800304c:	d031      	beq.n	80030b2 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	0018      	movs	r0, r3
 8003054:	f7ff faff 	bl	8002656 <LL_ADC_IsDisableOngoing>
 8003058:	1e03      	subs	r3, r0, #0
 800305a:	d104      	bne.n	8003066 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	0018      	movs	r0, r3
 8003062:	f7ff fb1b 	bl	800269c <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003066:	f7ff f9c9 	bl	80023fc <HAL_GetTick>
 800306a:	0003      	movs	r3, r0
 800306c:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800306e:	e01a      	b.n	80030a6 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003070:	f7ff f9c4 	bl	80023fc <HAL_GetTick>
 8003074:	0002      	movs	r2, r0
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d913      	bls.n	80030a6 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	2204      	movs	r2, #4
 8003086:	4013      	ands	r3, r2
 8003088:	d00d      	beq.n	80030a6 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800308e:	2210      	movs	r2, #16
 8003090:	431a      	orrs	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309a:	2201      	movs	r2, #1
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e006      	b.n	80030b4 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	2204      	movs	r2, #4
 80030ae:	4013      	ands	r3, r2
 80030b0:	d1de      	bne.n	8003070 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	0018      	movs	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b004      	add	sp, #16
 80030ba:	bd80      	pop	{r7, pc}

080030bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7ff fab1 	bl	8002634 <LL_ADC_IsEnabled>
 80030d2:	1e03      	subs	r3, r0, #0
 80030d4:	d000      	beq.n	80030d8 <ADC_Enable+0x1c>
 80030d6:	e069      	b.n	80031ac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	4a36      	ldr	r2, [pc, #216]	@ (80031b8 <ADC_Enable+0xfc>)
 80030e0:	4013      	ands	r3, r2
 80030e2:	d00d      	beq.n	8003100 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e8:	2210      	movs	r2, #16
 80030ea:	431a      	orrs	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f4:	2201      	movs	r2, #1
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e056      	b.n	80031ae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	0018      	movs	r0, r3
 8003106:	f7ff fa71 	bl	80025ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800310a:	4b2c      	ldr	r3, [pc, #176]	@ (80031bc <ADC_Enable+0x100>)
 800310c:	0018      	movs	r0, r3
 800310e:	f7ff f993 	bl	8002438 <LL_ADC_GetCommonPathInternalCh>
 8003112:	0002      	movs	r2, r0
 8003114:	2380      	movs	r3, #128	@ 0x80
 8003116:	041b      	lsls	r3, r3, #16
 8003118:	4013      	ands	r3, r2
 800311a:	d00f      	beq.n	800313c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800311c:	4b28      	ldr	r3, [pc, #160]	@ (80031c0 <ADC_Enable+0x104>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4928      	ldr	r1, [pc, #160]	@ (80031c4 <ADC_Enable+0x108>)
 8003122:	0018      	movs	r0, r3
 8003124:	f7fc fff0 	bl	8000108 <__udivsi3>
 8003128:	0003      	movs	r3, r0
 800312a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800312c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800312e:	e002      	b.n	8003136 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	3b01      	subs	r3, #1
 8003134:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1f9      	bne.n	8003130 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	7e5b      	ldrb	r3, [r3, #25]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d033      	beq.n	80031ac <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003144:	f7ff f95a 	bl	80023fc <HAL_GetTick>
 8003148:	0003      	movs	r3, r0
 800314a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800314c:	e027      	b.n	800319e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	0018      	movs	r0, r3
 8003154:	f7ff fa6e 	bl	8002634 <LL_ADC_IsEnabled>
 8003158:	1e03      	subs	r3, r0, #0
 800315a:	d104      	bne.n	8003166 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	0018      	movs	r0, r3
 8003162:	f7ff fa43 	bl	80025ec <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003166:	f7ff f949 	bl	80023fc <HAL_GetTick>
 800316a:	0002      	movs	r2, r0
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d914      	bls.n	800319e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2201      	movs	r2, #1
 800317c:	4013      	ands	r3, r2
 800317e:	2b01      	cmp	r3, #1
 8003180:	d00d      	beq.n	800319e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003186:	2210      	movs	r2, #16
 8003188:	431a      	orrs	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003192:	2201      	movs	r2, #1
 8003194:	431a      	orrs	r2, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e007      	b.n	80031ae <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2201      	movs	r2, #1
 80031a6:	4013      	ands	r3, r2
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d1d0      	bne.n	800314e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	0018      	movs	r0, r3
 80031b0:	46bd      	mov	sp, r7
 80031b2:	b004      	add	sp, #16
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	46c0      	nop			@ (mov r8, r8)
 80031b8:	80000017 	.word	0x80000017
 80031bc:	40012708 	.word	0x40012708
 80031c0:	20000004 	.word	0x20000004
 80031c4:	00030d40 	.word	0x00030d40

080031c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	0018      	movs	r0, r3
 80031d6:	f7ff fa3e 	bl	8002656 <LL_ADC_IsDisableOngoing>
 80031da:	0003      	movs	r3, r0
 80031dc:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	0018      	movs	r0, r3
 80031e4:	f7ff fa26 	bl	8002634 <LL_ADC_IsEnabled>
 80031e8:	1e03      	subs	r3, r0, #0
 80031ea:	d046      	beq.n	800327a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d143      	bne.n	800327a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	2205      	movs	r2, #5
 80031fa:	4013      	ands	r3, r2
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d10d      	bne.n	800321c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	0018      	movs	r0, r3
 8003206:	f7ff fa03 	bl	8002610 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2203      	movs	r2, #3
 8003210:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003212:	f7ff f8f3 	bl	80023fc <HAL_GetTick>
 8003216:	0003      	movs	r3, r0
 8003218:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800321a:	e028      	b.n	800326e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003220:	2210      	movs	r2, #16
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322c:	2201      	movs	r2, #1
 800322e:	431a      	orrs	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e021      	b.n	800327c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003238:	f7ff f8e0 	bl	80023fc <HAL_GetTick>
 800323c:	0002      	movs	r2, r0
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d913      	bls.n	800326e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	2201      	movs	r2, #1
 800324e:	4013      	ands	r3, r2
 8003250:	d00d      	beq.n	800326e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003256:	2210      	movs	r2, #16
 8003258:	431a      	orrs	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003262:	2201      	movs	r2, #1
 8003264:	431a      	orrs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e006      	b.n	800327c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	2201      	movs	r2, #1
 8003276:	4013      	ands	r3, r2
 8003278:	d1de      	bne.n	8003238 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800327a:	2300      	movs	r3, #0
}
 800327c:	0018      	movs	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	b004      	add	sp, #16
 8003282:	bd80      	pop	{r7, pc}

08003284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	0002      	movs	r2, r0
 800328c:	1dfb      	adds	r3, r7, #7
 800328e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003290:	1dfb      	adds	r3, r7, #7
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	2b7f      	cmp	r3, #127	@ 0x7f
 8003296:	d809      	bhi.n	80032ac <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003298:	1dfb      	adds	r3, r7, #7
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	001a      	movs	r2, r3
 800329e:	231f      	movs	r3, #31
 80032a0:	401a      	ands	r2, r3
 80032a2:	4b04      	ldr	r3, [pc, #16]	@ (80032b4 <__NVIC_EnableIRQ+0x30>)
 80032a4:	2101      	movs	r1, #1
 80032a6:	4091      	lsls	r1, r2
 80032a8:	000a      	movs	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80032ac:	46c0      	nop			@ (mov r8, r8)
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b002      	add	sp, #8
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	e000e100 	.word	0xe000e100

080032b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032b8:	b590      	push	{r4, r7, lr}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	0002      	movs	r2, r0
 80032c0:	6039      	str	r1, [r7, #0]
 80032c2:	1dfb      	adds	r3, r7, #7
 80032c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80032c6:	1dfb      	adds	r3, r7, #7
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80032cc:	d828      	bhi.n	8003320 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032ce:	4a2f      	ldr	r2, [pc, #188]	@ (800338c <__NVIC_SetPriority+0xd4>)
 80032d0:	1dfb      	adds	r3, r7, #7
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	b25b      	sxtb	r3, r3
 80032d6:	089b      	lsrs	r3, r3, #2
 80032d8:	33c0      	adds	r3, #192	@ 0xc0
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	589b      	ldr	r3, [r3, r2]
 80032de:	1dfa      	adds	r2, r7, #7
 80032e0:	7812      	ldrb	r2, [r2, #0]
 80032e2:	0011      	movs	r1, r2
 80032e4:	2203      	movs	r2, #3
 80032e6:	400a      	ands	r2, r1
 80032e8:	00d2      	lsls	r2, r2, #3
 80032ea:	21ff      	movs	r1, #255	@ 0xff
 80032ec:	4091      	lsls	r1, r2
 80032ee:	000a      	movs	r2, r1
 80032f0:	43d2      	mvns	r2, r2
 80032f2:	401a      	ands	r2, r3
 80032f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	019b      	lsls	r3, r3, #6
 80032fa:	22ff      	movs	r2, #255	@ 0xff
 80032fc:	401a      	ands	r2, r3
 80032fe:	1dfb      	adds	r3, r7, #7
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	0018      	movs	r0, r3
 8003304:	2303      	movs	r3, #3
 8003306:	4003      	ands	r3, r0
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800330c:	481f      	ldr	r0, [pc, #124]	@ (800338c <__NVIC_SetPriority+0xd4>)
 800330e:	1dfb      	adds	r3, r7, #7
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	b25b      	sxtb	r3, r3
 8003314:	089b      	lsrs	r3, r3, #2
 8003316:	430a      	orrs	r2, r1
 8003318:	33c0      	adds	r3, #192	@ 0xc0
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800331e:	e031      	b.n	8003384 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003320:	4a1b      	ldr	r2, [pc, #108]	@ (8003390 <__NVIC_SetPriority+0xd8>)
 8003322:	1dfb      	adds	r3, r7, #7
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	0019      	movs	r1, r3
 8003328:	230f      	movs	r3, #15
 800332a:	400b      	ands	r3, r1
 800332c:	3b08      	subs	r3, #8
 800332e:	089b      	lsrs	r3, r3, #2
 8003330:	3306      	adds	r3, #6
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	18d3      	adds	r3, r2, r3
 8003336:	3304      	adds	r3, #4
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	1dfa      	adds	r2, r7, #7
 800333c:	7812      	ldrb	r2, [r2, #0]
 800333e:	0011      	movs	r1, r2
 8003340:	2203      	movs	r2, #3
 8003342:	400a      	ands	r2, r1
 8003344:	00d2      	lsls	r2, r2, #3
 8003346:	21ff      	movs	r1, #255	@ 0xff
 8003348:	4091      	lsls	r1, r2
 800334a:	000a      	movs	r2, r1
 800334c:	43d2      	mvns	r2, r2
 800334e:	401a      	ands	r2, r3
 8003350:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	019b      	lsls	r3, r3, #6
 8003356:	22ff      	movs	r2, #255	@ 0xff
 8003358:	401a      	ands	r2, r3
 800335a:	1dfb      	adds	r3, r7, #7
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	0018      	movs	r0, r3
 8003360:	2303      	movs	r3, #3
 8003362:	4003      	ands	r3, r0
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003368:	4809      	ldr	r0, [pc, #36]	@ (8003390 <__NVIC_SetPriority+0xd8>)
 800336a:	1dfb      	adds	r3, r7, #7
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	001c      	movs	r4, r3
 8003370:	230f      	movs	r3, #15
 8003372:	4023      	ands	r3, r4
 8003374:	3b08      	subs	r3, #8
 8003376:	089b      	lsrs	r3, r3, #2
 8003378:	430a      	orrs	r2, r1
 800337a:	3306      	adds	r3, #6
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	18c3      	adds	r3, r0, r3
 8003380:	3304      	adds	r3, #4
 8003382:	601a      	str	r2, [r3, #0]
}
 8003384:	46c0      	nop			@ (mov r8, r8)
 8003386:	46bd      	mov	sp, r7
 8003388:	b003      	add	sp, #12
 800338a:	bd90      	pop	{r4, r7, pc}
 800338c:	e000e100 	.word	0xe000e100
 8003390:	e000ed00 	.word	0xe000ed00

08003394 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	60b9      	str	r1, [r7, #8]
 800339c:	607a      	str	r2, [r7, #4]
 800339e:	210f      	movs	r1, #15
 80033a0:	187b      	adds	r3, r7, r1
 80033a2:	1c02      	adds	r2, r0, #0
 80033a4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	187b      	adds	r3, r7, r1
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	b25b      	sxtb	r3, r3
 80033ae:	0011      	movs	r1, r2
 80033b0:	0018      	movs	r0, r3
 80033b2:	f7ff ff81 	bl	80032b8 <__NVIC_SetPriority>
}
 80033b6:	46c0      	nop			@ (mov r8, r8)
 80033b8:	46bd      	mov	sp, r7
 80033ba:	b004      	add	sp, #16
 80033bc:	bd80      	pop	{r7, pc}

080033be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b082      	sub	sp, #8
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	0002      	movs	r2, r0
 80033c6:	1dfb      	adds	r3, r7, #7
 80033c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033ca:	1dfb      	adds	r3, r7, #7
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	b25b      	sxtb	r3, r3
 80033d0:	0018      	movs	r0, r3
 80033d2:	f7ff ff57 	bl	8003284 <__NVIC_EnableIRQ>
}
 80033d6:	46c0      	nop			@ (mov r8, r8)
 80033d8:	46bd      	mov	sp, r7
 80033da:	b002      	add	sp, #8
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e056      	b.n	80034a0 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	7f5b      	ldrb	r3, [r3, #29]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d106      	bne.n	800340a <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	0018      	movs	r0, r3
 8003406:	f7fe fdcb 	bl	8001fa0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2202      	movs	r2, #2
 800340e:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	791b      	ldrb	r3, [r3, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10c      	bne.n	8003432 <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a22      	ldr	r2, [pc, #136]	@ (80034a8 <HAL_CRC_Init+0xc8>)
 800341e:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689a      	ldr	r2, [r3, #8]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2118      	movs	r1, #24
 800342c:	438a      	bics	r2, r1
 800342e:	609a      	str	r2, [r3, #8]
 8003430:	e00b      	b.n	800344a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6899      	ldr	r1, [r3, #8]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68da      	ldr	r2, [r3, #12]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	0018      	movs	r0, r3
 800343e:	f000 f94e 	bl	80036de <HAL_CRCEx_Polynomial_Set>
 8003442:	1e03      	subs	r3, r0, #0
 8003444:	d001      	beq.n	800344a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e02a      	b.n	80034a0 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	795b      	ldrb	r3, [r3, #5]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d105      	bne.n	800345e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2201      	movs	r2, #1
 8003458:	4252      	negs	r2, r2
 800345a:	611a      	str	r2, [r3, #16]
 800345c:	e004      	b.n	8003468 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6912      	ldr	r2, [r2, #16]
 8003466:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	2260      	movs	r2, #96	@ 0x60
 8003470:	4393      	bics	r3, r2
 8003472:	0019      	movs	r1, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	695a      	ldr	r2, [r3, #20]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2280      	movs	r2, #128	@ 0x80
 8003488:	4393      	bics	r3, r2
 800348a:	0019      	movs	r1, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699a      	ldr	r2, [r3, #24]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	430a      	orrs	r2, r1
 8003496:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	0018      	movs	r0, r3
 80034a2:	46bd      	mov	sp, r7
 80034a4:	b002      	add	sp, #8
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	04c11db7 	.word	0x04c11db7

080034ac <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80034b8:	2300      	movs	r3, #0
 80034ba:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2202      	movs	r2, #2
 80034c0:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2101      	movs	r1, #1
 80034ce:	430a      	orrs	r2, r1
 80034d0:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	d005      	beq.n	80034e6 <HAL_CRC_Calculate+0x3a>
 80034da:	d82d      	bhi.n	8003538 <HAL_CRC_Calculate+0x8c>
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d019      	beq.n	8003514 <HAL_CRC_Calculate+0x68>
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d020      	beq.n	8003526 <HAL_CRC_Calculate+0x7a>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 80034e4:	e028      	b.n	8003538 <HAL_CRC_Calculate+0x8c>
      for (index = 0U; index < BufferLength; index++)
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	e00a      	b.n	8003502 <HAL_CRC_Calculate+0x56>
        hcrc->Instance->DR = pBuffer[index];
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	68ba      	ldr	r2, [r7, #8]
 80034f2:	18d2      	adds	r2, r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6812      	ldr	r2, [r2, #0]
 80034fa:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	3301      	adds	r3, #1
 8003500:	617b      	str	r3, [r7, #20]
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	429a      	cmp	r2, r3
 8003508:	d3f0      	bcc.n	80034ec <HAL_CRC_Calculate+0x40>
      temp = hcrc->Instance->DR;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	613b      	str	r3, [r7, #16]
      break;
 8003512:	e012      	b.n	800353a <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	68b9      	ldr	r1, [r7, #8]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	0018      	movs	r0, r3
 800351c:	f000 f815 	bl	800354a <CRC_Handle_8>
 8003520:	0003      	movs	r3, r0
 8003522:	613b      	str	r3, [r7, #16]
      break;
 8003524:	e009      	b.n	800353a <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	68b9      	ldr	r1, [r7, #8]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	0018      	movs	r0, r3
 800352e:	f000 f89f 	bl	8003670 <CRC_Handle_16>
 8003532:	0003      	movs	r3, r0
 8003534:	613b      	str	r3, [r7, #16]
      break;
 8003536:	e000      	b.n	800353a <HAL_CRC_Calculate+0x8e>
      break;
 8003538:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2201      	movs	r2, #1
 800353e:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8003540:	693b      	ldr	r3, [r7, #16]
}
 8003542:	0018      	movs	r0, r3
 8003544:	46bd      	mov	sp, r7
 8003546:	b006      	add	sp, #24
 8003548:	bd80      	pop	{r7, pc}

0800354a <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800354a:	b580      	push	{r7, lr}
 800354c:	b088      	sub	sp, #32
 800354e:	af00      	add	r7, sp, #0
 8003550:	60f8      	str	r0, [r7, #12]
 8003552:	60b9      	str	r1, [r7, #8]
 8003554:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8003556:	2300      	movs	r3, #0
 8003558:	61fb      	str	r3, [r7, #28]
 800355a:	e023      	b.n	80035a4 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	18d3      	adds	r3, r2, r3
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	3301      	adds	r3, #1
 800356e:	68b9      	ldr	r1, [r7, #8]
 8003570:	18cb      	adds	r3, r1, r3
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003576:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	3302      	adds	r3, #2
 800357e:	68b9      	ldr	r1, [r7, #8]
 8003580:	18cb      	adds	r3, r1, r3
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003586:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	3303      	adds	r3, #3
 800358e:	68b9      	ldr	r1, [r7, #8]
 8003590:	18cb      	adds	r3, r1, r3
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	0019      	movs	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800359a:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800359c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	3301      	adds	r3, #1
 80035a2:	61fb      	str	r3, [r7, #28]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	089b      	lsrs	r3, r3, #2
 80035a8:	69fa      	ldr	r2, [r7, #28]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d3d6      	bcc.n	800355c <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2203      	movs	r2, #3
 80035b2:	4013      	ands	r3, r2
 80035b4:	d055      	beq.n	8003662 <CRC_Handle_8+0x118>
  {
    if ((BufferLength % 4U) == 1U)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2203      	movs	r2, #3
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d107      	bne.n	80035d0 <CRC_Handle_8+0x86>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	68ba      	ldr	r2, [r7, #8]
 80035c6:	18d2      	adds	r2, r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	7812      	ldrb	r2, [r2, #0]
 80035ce:	701a      	strb	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2203      	movs	r2, #3
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d11a      	bne.n	8003610 <CRC_Handle_8+0xc6>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	18d3      	adds	r3, r2, r3
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	b21b      	sxth	r3, r3
 80035e6:	021b      	lsls	r3, r3, #8
 80035e8:	b21a      	sxth	r2, r3
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	3301      	adds	r3, #1
 80035f0:	68b9      	ldr	r1, [r7, #8]
 80035f2:	18cb      	adds	r3, r1, r3
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	b21b      	sxth	r3, r3
 80035f8:	4313      	orrs	r3, r2
 80035fa:	b21a      	sxth	r2, r3
 80035fc:	211a      	movs	r1, #26
 80035fe:	187b      	adds	r3, r7, r1
 8003600:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	187a      	adds	r2, r7, r1
 800360c:	8812      	ldrh	r2, [r2, #0]
 800360e:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2203      	movs	r2, #3
 8003614:	4013      	ands	r3, r2
 8003616:	2b03      	cmp	r3, #3
 8003618:	d123      	bne.n	8003662 <CRC_Handle_8+0x118>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	18d3      	adds	r3, r2, r3
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	b21b      	sxth	r3, r3
 8003626:	021b      	lsls	r3, r3, #8
 8003628:	b21a      	sxth	r2, r3
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	3301      	adds	r3, #1
 8003630:	68b9      	ldr	r1, [r7, #8]
 8003632:	18cb      	adds	r3, r1, r3
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	b21b      	sxth	r3, r3
 8003638:	4313      	orrs	r3, r2
 800363a:	b21a      	sxth	r2, r3
 800363c:	211a      	movs	r1, #26
 800363e:	187b      	adds	r3, r7, r1
 8003640:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	187a      	adds	r2, r7, r1
 800364c:	8812      	ldrh	r2, [r2, #0]
 800364e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	3302      	adds	r3, #2
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	18d2      	adds	r2, r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	7812      	ldrb	r2, [r2, #0]
 8003660:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
}
 8003668:	0018      	movs	r0, r3
 800366a:	46bd      	mov	sp, r7
 800366c:	b008      	add	sp, #32
 800366e:	bd80      	pop	{r7, pc}

08003670 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]
 8003680:	e013      	b.n	80036aa <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	18d3      	adds	r3, r2, r3
 800368a:	881b      	ldrh	r3, [r3, #0]
 800368c:	041a      	lsls	r2, r3, #16
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	3302      	adds	r3, #2
 8003694:	68b9      	ldr	r1, [r7, #8]
 8003696:	18cb      	adds	r3, r1, r3
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	0019      	movs	r1, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	3301      	adds	r3, #1
 80036a8:	617b      	str	r3, [r7, #20]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	085b      	lsrs	r3, r3, #1
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d3e6      	bcc.n	8003682 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	4013      	ands	r3, r2
 80036ba:	d009      	beq.n	80036d0 <CRC_Handle_16+0x60>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	18d3      	adds	r3, r2, r3
 80036ca:	881a      	ldrh	r2, [r3, #0]
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
}
 80036d6:	0018      	movs	r0, r3
 80036d8:	46bd      	mov	sp, r7
 80036da:	b006      	add	sp, #24
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b086      	sub	sp, #24
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036ea:	2117      	movs	r1, #23
 80036ec:	187b      	adds	r3, r7, r1
 80036ee:	2200      	movs	r2, #0
 80036f0:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80036f2:	231f      	movs	r3, #31
 80036f4:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	2201      	movs	r2, #1
 80036fa:	4013      	ands	r3, r2
 80036fc:	d103      	bne.n	8003706 <HAL_CRCEx_Polynomial_Set+0x28>
  {
    status =  HAL_ERROR;
 80036fe:	187b      	adds	r3, r7, r1
 8003700:	2201      	movs	r2, #1
 8003702:	701a      	strb	r2, [r3, #0]
 8003704:	e045      	b.n	8003792 <HAL_CRCEx_Polynomial_Set+0xb4>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1e5a      	subs	r2, r3, #1
 800370c:	613a      	str	r2, [r7, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d008      	beq.n	8003724 <HAL_CRCEx_Polynomial_Set+0x46>
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	221f      	movs	r2, #31
 8003716:	4013      	ands	r3, r2
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	40da      	lsrs	r2, r3
 800371c:	0013      	movs	r3, r2
 800371e:	2201      	movs	r2, #1
 8003720:	4013      	ands	r3, r2
 8003722:	d0f1      	beq.n	8003708 <HAL_CRCEx_Polynomial_Set+0x2a>
    {
    }

    switch (PolyLength)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b18      	cmp	r3, #24
 8003728:	d00f      	beq.n	800374a <HAL_CRCEx_Polynomial_Set+0x6c>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b18      	cmp	r3, #24
 800372e:	d824      	bhi.n	800377a <HAL_CRCEx_Polynomial_Set+0x9c>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b10      	cmp	r3, #16
 8003734:	d011      	beq.n	800375a <HAL_CRCEx_Polynomial_Set+0x7c>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b10      	cmp	r3, #16
 800373a:	d81e      	bhi.n	800377a <HAL_CRCEx_Polynomial_Set+0x9c>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d020      	beq.n	8003784 <HAL_CRCEx_Polynomial_Set+0xa6>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2b08      	cmp	r3, #8
 8003746:	d010      	beq.n	800376a <HAL_CRCEx_Polynomial_Set+0x8c>
 8003748:	e017      	b.n	800377a <HAL_CRCEx_Polynomial_Set+0x9c>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	2b06      	cmp	r3, #6
 800374e:	d91b      	bls.n	8003788 <HAL_CRCEx_Polynomial_Set+0xaa>
        {
          status =   HAL_ERROR;
 8003750:	2317      	movs	r3, #23
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	2201      	movs	r2, #1
 8003756:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003758:	e016      	b.n	8003788 <HAL_CRCEx_Polynomial_Set+0xaa>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	2b07      	cmp	r3, #7
 800375e:	d915      	bls.n	800378c <HAL_CRCEx_Polynomial_Set+0xae>
        {
          status =   HAL_ERROR;
 8003760:	2317      	movs	r3, #23
 8003762:	18fb      	adds	r3, r7, r3
 8003764:	2201      	movs	r2, #1
 8003766:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003768:	e010      	b.n	800378c <HAL_CRCEx_Polynomial_Set+0xae>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	2b0f      	cmp	r3, #15
 800376e:	d90f      	bls.n	8003790 <HAL_CRCEx_Polynomial_Set+0xb2>
        {
          status =   HAL_ERROR;
 8003770:	2317      	movs	r3, #23
 8003772:	18fb      	adds	r3, r7, r3
 8003774:	2201      	movs	r2, #1
 8003776:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003778:	e00a      	b.n	8003790 <HAL_CRCEx_Polynomial_Set+0xb2>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800377a:	2317      	movs	r3, #23
 800377c:	18fb      	adds	r3, r7, r3
 800377e:	2201      	movs	r2, #1
 8003780:	701a      	strb	r2, [r3, #0]
        break;
 8003782:	e006      	b.n	8003792 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003784:	46c0      	nop			@ (mov r8, r8)
 8003786:	e004      	b.n	8003792 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003788:	46c0      	nop			@ (mov r8, r8)
 800378a:	e002      	b.n	8003792 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 800378c:	46c0      	nop			@ (mov r8, r8)
 800378e:	e000      	b.n	8003792 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003790:	46c0      	nop			@ (mov r8, r8)
    }
  }
  if (status == HAL_OK)
 8003792:	2317      	movs	r3, #23
 8003794:	18fb      	adds	r3, r7, r3
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d10e      	bne.n	80037ba <HAL_CRCEx_Polynomial_Set+0xdc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2218      	movs	r2, #24
 80037ac:	4393      	bics	r3, r2
 80037ae:	0019      	movs	r1, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80037ba:	2317      	movs	r3, #23
 80037bc:	18fb      	adds	r3, r7, r3
 80037be:	781b      	ldrb	r3, [r3, #0]
}
 80037c0:	0018      	movs	r0, r3
 80037c2:	46bd      	mov	sp, r7
 80037c4:	b006      	add	sp, #24
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e077      	b.n	80038ca <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a3d      	ldr	r2, [pc, #244]	@ (80038d4 <HAL_DMA_Init+0x10c>)
 80037e0:	4694      	mov	ip, r2
 80037e2:	4463      	add	r3, ip
 80037e4:	2114      	movs	r1, #20
 80037e6:	0018      	movs	r0, r3
 80037e8:	f7fc fc8e 	bl	8000108 <__udivsi3>
 80037ec:	0003      	movs	r3, r0
 80037ee:	009a      	lsls	r2, r3, #2
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2225      	movs	r2, #37	@ 0x25
 80037f8:	2102      	movs	r1, #2
 80037fa:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4934      	ldr	r1, [pc, #208]	@ (80038d8 <HAL_DMA_Init+0x110>)
 8003808:	400a      	ands	r2, r1
 800380a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	6819      	ldr	r1, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	431a      	orrs	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	431a      	orrs	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	431a      	orrs	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	431a      	orrs	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	431a      	orrs	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	0018      	movs	r0, r3
 8003846:	f000 fa8d 	bl	8003d64 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	2380      	movs	r3, #128	@ 0x80
 8003850:	01db      	lsls	r3, r3, #7
 8003852:	429a      	cmp	r2, r3
 8003854:	d102      	bne.n	800385c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003864:	213f      	movs	r1, #63	@ 0x3f
 8003866:	400a      	ands	r2, r1
 8003868:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003872:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d011      	beq.n	80038a0 <HAL_DMA_Init+0xd8>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b04      	cmp	r3, #4
 8003882:	d80d      	bhi.n	80038a0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	0018      	movs	r0, r3
 8003888:	f000 fa98 	bl	8003dbc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003890:	2200      	movs	r2, #0
 8003892:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800389c:	605a      	str	r2, [r3, #4]
 800389e:	e008      	b.n	80038b2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2225      	movs	r2, #37	@ 0x25
 80038bc:	2101      	movs	r1, #1
 80038be:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2224      	movs	r2, #36	@ 0x24
 80038c4:	2100      	movs	r1, #0
 80038c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	0018      	movs	r0, r3
 80038cc:	46bd      	mov	sp, r7
 80038ce:	b002      	add	sp, #8
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	46c0      	nop			@ (mov r8, r8)
 80038d4:	bffdfff8 	.word	0xbffdfff8
 80038d8:	ffff800f 	.word	0xffff800f

080038dc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ea:	2317      	movs	r3, #23
 80038ec:	18fb      	adds	r3, r7, r3
 80038ee:	2200      	movs	r2, #0
 80038f0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2224      	movs	r2, #36	@ 0x24
 80038f6:	5c9b      	ldrb	r3, [r3, r2]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d101      	bne.n	8003900 <HAL_DMA_Start_IT+0x24>
 80038fc:	2302      	movs	r3, #2
 80038fe:	e06f      	b.n	80039e0 <HAL_DMA_Start_IT+0x104>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2224      	movs	r2, #36	@ 0x24
 8003904:	2101      	movs	r1, #1
 8003906:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2225      	movs	r2, #37	@ 0x25
 800390c:	5c9b      	ldrb	r3, [r3, r2]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b01      	cmp	r3, #1
 8003912:	d157      	bne.n	80039c4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2225      	movs	r2, #37	@ 0x25
 8003918:	2102      	movs	r1, #2
 800391a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2101      	movs	r1, #1
 800392e:	438a      	bics	r2, r1
 8003930:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 f9d3 	bl	8003ce4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003942:	2b00      	cmp	r3, #0
 8003944:	d008      	beq.n	8003958 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	210e      	movs	r1, #14
 8003952:	430a      	orrs	r2, r1
 8003954:	601a      	str	r2, [r3, #0]
 8003956:	e00f      	b.n	8003978 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2104      	movs	r1, #4
 8003964:	438a      	bics	r2, r1
 8003966:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	210a      	movs	r1, #10
 8003974:	430a      	orrs	r2, r1
 8003976:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	2380      	movs	r3, #128	@ 0x80
 8003980:	025b      	lsls	r3, r3, #9
 8003982:	4013      	ands	r3, r2
 8003984:	d008      	beq.n	8003998 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003990:	2180      	movs	r1, #128	@ 0x80
 8003992:	0049      	lsls	r1, r1, #1
 8003994:	430a      	orrs	r2, r1
 8003996:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800399c:	2b00      	cmp	r3, #0
 800399e:	d008      	beq.n	80039b2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039aa:	2180      	movs	r1, #128	@ 0x80
 80039ac:	0049      	lsls	r1, r1, #1
 80039ae:	430a      	orrs	r2, r1
 80039b0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2101      	movs	r1, #1
 80039be:	430a      	orrs	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	e00a      	b.n	80039da <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2280      	movs	r2, #128	@ 0x80
 80039c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2224      	movs	r2, #36	@ 0x24
 80039ce:	2100      	movs	r1, #0
 80039d0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80039d2:	2317      	movs	r3, #23
 80039d4:	18fb      	adds	r3, r7, r3
 80039d6:	2201      	movs	r2, #1
 80039d8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80039da:	2317      	movs	r3, #23
 80039dc:	18fb      	adds	r3, r7, r3
 80039de:	781b      	ldrb	r3, [r3, #0]
}
 80039e0:	0018      	movs	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b006      	add	sp, #24
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e050      	b.n	8003a9c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2225      	movs	r2, #37	@ 0x25
 80039fe:	5c9b      	ldrb	r3, [r3, r2]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d008      	beq.n	8003a18 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2204      	movs	r2, #4
 8003a0a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2224      	movs	r2, #36	@ 0x24
 8003a10:	2100      	movs	r1, #0
 8003a12:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e041      	b.n	8003a9c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	210e      	movs	r1, #14
 8003a24:	438a      	bics	r2, r1
 8003a26:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a32:	491c      	ldr	r1, [pc, #112]	@ (8003aa4 <HAL_DMA_Abort+0xbc>)
 8003a34:	400a      	ands	r2, r1
 8003a36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2101      	movs	r1, #1
 8003a44:	438a      	bics	r2, r1
 8003a46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8003a48:	4b17      	ldr	r3, [pc, #92]	@ (8003aa8 <HAL_DMA_Abort+0xc0>)
 8003a4a:	6859      	ldr	r1, [r3, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a50:	221c      	movs	r2, #28
 8003a52:	4013      	ands	r3, r2
 8003a54:	2201      	movs	r2, #1
 8003a56:	409a      	lsls	r2, r3
 8003a58:	4b13      	ldr	r3, [pc, #76]	@ (8003aa8 <HAL_DMA_Abort+0xc0>)
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003a66:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00c      	beq.n	8003a8a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a7a:	490a      	ldr	r1, [pc, #40]	@ (8003aa4 <HAL_DMA_Abort+0xbc>)
 8003a7c:	400a      	ands	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003a88:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2225      	movs	r2, #37	@ 0x25
 8003a8e:	2101      	movs	r1, #1
 8003a90:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2224      	movs	r2, #36	@ 0x24
 8003a96:	2100      	movs	r1, #0
 8003a98:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	0018      	movs	r0, r3
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	b002      	add	sp, #8
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	fffffeff 	.word	0xfffffeff
 8003aa8:	40020000 	.word	0x40020000

08003aac <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ab4:	210f      	movs	r1, #15
 8003ab6:	187b      	adds	r3, r7, r1
 8003ab8:	2200      	movs	r2, #0
 8003aba:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2225      	movs	r2, #37	@ 0x25
 8003ac0:	5c9b      	ldrb	r3, [r3, r2]
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d006      	beq.n	8003ad6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2204      	movs	r2, #4
 8003acc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003ace:	187b      	adds	r3, r7, r1
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	701a      	strb	r2, [r3, #0]
 8003ad4:	e049      	b.n	8003b6a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	210e      	movs	r1, #14
 8003ae2:	438a      	bics	r2, r1
 8003ae4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2101      	movs	r1, #1
 8003af2:	438a      	bics	r2, r1
 8003af4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b00:	491d      	ldr	r1, [pc, #116]	@ (8003b78 <HAL_DMA_Abort_IT+0xcc>)
 8003b02:	400a      	ands	r2, r1
 8003b04:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8003b06:	4b1d      	ldr	r3, [pc, #116]	@ (8003b7c <HAL_DMA_Abort_IT+0xd0>)
 8003b08:	6859      	ldr	r1, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	221c      	movs	r2, #28
 8003b10:	4013      	ands	r3, r2
 8003b12:	2201      	movs	r2, #1
 8003b14:	409a      	lsls	r2, r3
 8003b16:	4b19      	ldr	r3, [pc, #100]	@ (8003b7c <HAL_DMA_Abort_IT+0xd0>)
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003b24:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00c      	beq.n	8003b48 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b38:	490f      	ldr	r1, [pc, #60]	@ (8003b78 <HAL_DMA_Abort_IT+0xcc>)
 8003b3a:	400a      	ands	r2, r1
 8003b3c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003b46:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2225      	movs	r2, #37	@ 0x25
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2224      	movs	r2, #36	@ 0x24
 8003b54:	2100      	movs	r1, #0
 8003b56:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d004      	beq.n	8003b6a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	0010      	movs	r0, r2
 8003b68:	4798      	blx	r3
    }
  }
  return status;
 8003b6a:	230f      	movs	r3, #15
 8003b6c:	18fb      	adds	r3, r7, r3
 8003b6e:	781b      	ldrb	r3, [r3, #0]
}
 8003b70:	0018      	movs	r0, r3
 8003b72:	46bd      	mov	sp, r7
 8003b74:	b004      	add	sp, #16
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	fffffeff 	.word	0xfffffeff
 8003b7c:	40020000 	.word	0x40020000

08003b80 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003b88:	4b55      	ldr	r3, [pc, #340]	@ (8003ce0 <HAL_DMA_IRQHandler+0x160>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9a:	221c      	movs	r2, #28
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	2204      	movs	r2, #4
 8003ba0:	409a      	lsls	r2, r3
 8003ba2:	0013      	movs	r3, r2
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	d027      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x7a>
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	2204      	movs	r2, #4
 8003bae:	4013      	ands	r3, r2
 8003bb0:	d023      	beq.n	8003bfa <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	4013      	ands	r3, r2
 8003bbc:	d107      	bne.n	8003bce <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2104      	movs	r1, #4
 8003bca:	438a      	bics	r2, r1
 8003bcc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003bce:	4b44      	ldr	r3, [pc, #272]	@ (8003ce0 <HAL_DMA_IRQHandler+0x160>)
 8003bd0:	6859      	ldr	r1, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd6:	221c      	movs	r2, #28
 8003bd8:	4013      	ands	r3, r2
 8003bda:	2204      	movs	r2, #4
 8003bdc:	409a      	lsls	r2, r3
 8003bde:	4b40      	ldr	r3, [pc, #256]	@ (8003ce0 <HAL_DMA_IRQHandler+0x160>)
 8003be0:	430a      	orrs	r2, r1
 8003be2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d100      	bne.n	8003bee <HAL_DMA_IRQHandler+0x6e>
 8003bec:	e073      	b.n	8003cd6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	0010      	movs	r0, r2
 8003bf6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003bf8:	e06d      	b.n	8003cd6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	221c      	movs	r2, #28
 8003c00:	4013      	ands	r3, r2
 8003c02:	2202      	movs	r2, #2
 8003c04:	409a      	lsls	r2, r3
 8003c06:	0013      	movs	r3, r2
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d02e      	beq.n	8003c6c <HAL_DMA_IRQHandler+0xec>
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2202      	movs	r2, #2
 8003c12:	4013      	ands	r3, r2
 8003c14:	d02a      	beq.n	8003c6c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	4013      	ands	r3, r2
 8003c20:	d10b      	bne.n	8003c3a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	210a      	movs	r1, #10
 8003c2e:	438a      	bics	r2, r1
 8003c30:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2225      	movs	r2, #37	@ 0x25
 8003c36:	2101      	movs	r1, #1
 8003c38:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003c3a:	4b29      	ldr	r3, [pc, #164]	@ (8003ce0 <HAL_DMA_IRQHandler+0x160>)
 8003c3c:	6859      	ldr	r1, [r3, #4]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	221c      	movs	r2, #28
 8003c44:	4013      	ands	r3, r2
 8003c46:	2202      	movs	r2, #2
 8003c48:	409a      	lsls	r2, r3
 8003c4a:	4b25      	ldr	r3, [pc, #148]	@ (8003ce0 <HAL_DMA_IRQHandler+0x160>)
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2224      	movs	r2, #36	@ 0x24
 8003c54:	2100      	movs	r1, #0
 8003c56:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d03a      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	0010      	movs	r0, r2
 8003c68:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003c6a:	e034      	b.n	8003cd6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c70:	221c      	movs	r2, #28
 8003c72:	4013      	ands	r3, r2
 8003c74:	2208      	movs	r2, #8
 8003c76:	409a      	lsls	r2, r3
 8003c78:	0013      	movs	r3, r2
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	d02b      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x158>
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2208      	movs	r2, #8
 8003c84:	4013      	ands	r3, r2
 8003c86:	d027      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	210e      	movs	r1, #14
 8003c94:	438a      	bics	r2, r1
 8003c96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003c98:	4b11      	ldr	r3, [pc, #68]	@ (8003ce0 <HAL_DMA_IRQHandler+0x160>)
 8003c9a:	6859      	ldr	r1, [r3, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca0:	221c      	movs	r2, #28
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	409a      	lsls	r2, r3
 8003ca8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce0 <HAL_DMA_IRQHandler+0x160>)
 8003caa:	430a      	orrs	r2, r1
 8003cac:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2225      	movs	r2, #37	@ 0x25
 8003cb8:	2101      	movs	r1, #1
 8003cba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2224      	movs	r2, #36	@ 0x24
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d005      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	0010      	movs	r0, r2
 8003cd4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003cd6:	46c0      	nop			@ (mov r8, r8)
 8003cd8:	46c0      	nop			@ (mov r8, r8)
}
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	b004      	add	sp, #16
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40020000 	.word	0x40020000

08003ce4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
 8003cf0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003cfa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d004      	beq.n	8003d0e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003d0c:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003d0e:	4b14      	ldr	r3, [pc, #80]	@ (8003d60 <DMA_SetConfig+0x7c>)
 8003d10:	6859      	ldr	r1, [r3, #4]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d16:	221c      	movs	r2, #28
 8003d18:	4013      	ands	r3, r2
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	409a      	lsls	r2, r3
 8003d1e:	4b10      	ldr	r3, [pc, #64]	@ (8003d60 <DMA_SetConfig+0x7c>)
 8003d20:	430a      	orrs	r2, r1
 8003d22:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	2b10      	cmp	r3, #16
 8003d32:	d108      	bne.n	8003d46 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d44:	e007      	b.n	8003d56 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	60da      	str	r2, [r3, #12]
}
 8003d56:	46c0      	nop			@ (mov r8, r8)
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	b004      	add	sp, #16
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	46c0      	nop			@ (mov r8, r8)
 8003d60:	40020000 	.word	0x40020000

08003d64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d70:	089b      	lsrs	r3, r3, #2
 8003d72:	4a10      	ldr	r2, [pc, #64]	@ (8003db4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003d74:	4694      	mov	ip, r2
 8003d76:	4463      	add	r3, ip
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	001a      	movs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	001a      	movs	r2, r3
 8003d86:	23ff      	movs	r3, #255	@ 0xff
 8003d88:	4013      	ands	r3, r2
 8003d8a:	3b08      	subs	r3, #8
 8003d8c:	2114      	movs	r1, #20
 8003d8e:	0018      	movs	r0, r3
 8003d90:	f7fc f9ba 	bl	8000108 <__udivsi3>
 8003d94:	0003      	movs	r3, r0
 8003d96:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a07      	ldr	r2, [pc, #28]	@ (8003db8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003d9c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	221f      	movs	r2, #31
 8003da2:	4013      	ands	r3, r2
 8003da4:	2201      	movs	r2, #1
 8003da6:	409a      	lsls	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003dac:	46c0      	nop			@ (mov r8, r8)
 8003dae:	46bd      	mov	sp, r7
 8003db0:	b004      	add	sp, #16
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	10008200 	.word	0x10008200
 8003db8:	40020880 	.word	0x40020880

08003dbc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	223f      	movs	r2, #63	@ 0x3f
 8003dca:	4013      	ands	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8003dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003dd2:	4694      	mov	ip, r2
 8003dd4:	4463      	add	r3, ip
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	001a      	movs	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a07      	ldr	r2, [pc, #28]	@ (8003e00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003de2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	2203      	movs	r2, #3
 8003dea:	4013      	ands	r3, r2
 8003dec:	2201      	movs	r2, #1
 8003dee:	409a      	lsls	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003df4:	46c0      	nop			@ (mov r8, r8)
 8003df6:	46bd      	mov	sp, r7
 8003df8:	b004      	add	sp, #16
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	1000823f 	.word	0x1000823f
 8003e00:	40020940 	.word	0x40020940

08003e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b086      	sub	sp, #24
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e12:	e147      	b.n	80040a4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2101      	movs	r1, #1
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	4091      	lsls	r1, r2
 8003e1e:	000a      	movs	r2, r1
 8003e20:	4013      	ands	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d100      	bne.n	8003e2c <HAL_GPIO_Init+0x28>
 8003e2a:	e138      	b.n	800409e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	2203      	movs	r2, #3
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d005      	beq.n	8003e44 <HAL_GPIO_Init+0x40>
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	4013      	ands	r3, r2
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d130      	bne.n	8003ea6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	2203      	movs	r2, #3
 8003e50:	409a      	lsls	r2, r3
 8003e52:	0013      	movs	r3, r2
 8003e54:	43da      	mvns	r2, r3
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	68da      	ldr	r2, [r3, #12]
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	409a      	lsls	r2, r3
 8003e66:	0013      	movs	r3, r2
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	409a      	lsls	r2, r3
 8003e80:	0013      	movs	r3, r2
 8003e82:	43da      	mvns	r2, r3
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	4013      	ands	r3, r2
 8003e88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	091b      	lsrs	r3, r3, #4
 8003e90:	2201      	movs	r2, #1
 8003e92:	401a      	ands	r2, r3
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	409a      	lsls	r2, r3
 8003e98:	0013      	movs	r3, r2
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	693a      	ldr	r2, [r7, #16]
 8003ea4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2203      	movs	r2, #3
 8003eac:	4013      	ands	r3, r2
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d017      	beq.n	8003ee2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	2203      	movs	r2, #3
 8003ebe:	409a      	lsls	r2, r3
 8003ec0:	0013      	movs	r3, r2
 8003ec2:	43da      	mvns	r2, r3
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	689a      	ldr	r2, [r3, #8]
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	409a      	lsls	r2, r3
 8003ed4:	0013      	movs	r3, r2
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	2203      	movs	r2, #3
 8003ee8:	4013      	ands	r3, r2
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d123      	bne.n	8003f36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	08da      	lsrs	r2, r3, #3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3208      	adds	r2, #8
 8003ef6:	0092      	lsls	r2, r2, #2
 8003ef8:	58d3      	ldr	r3, [r2, r3]
 8003efa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	2207      	movs	r2, #7
 8003f00:	4013      	ands	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	220f      	movs	r2, #15
 8003f06:	409a      	lsls	r2, r3
 8003f08:	0013      	movs	r3, r2
 8003f0a:	43da      	mvns	r2, r3
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	2107      	movs	r1, #7
 8003f1a:	400b      	ands	r3, r1
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	409a      	lsls	r2, r3
 8003f20:	0013      	movs	r3, r2
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	08da      	lsrs	r2, r3, #3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3208      	adds	r2, #8
 8003f30:	0092      	lsls	r2, r2, #2
 8003f32:	6939      	ldr	r1, [r7, #16]
 8003f34:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	005b      	lsls	r3, r3, #1
 8003f40:	2203      	movs	r2, #3
 8003f42:	409a      	lsls	r2, r3
 8003f44:	0013      	movs	r3, r2
 8003f46:	43da      	mvns	r2, r3
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2203      	movs	r2, #3
 8003f54:	401a      	ands	r2, r3
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	409a      	lsls	r2, r3
 8003f5c:	0013      	movs	r3, r2
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	23c0      	movs	r3, #192	@ 0xc0
 8003f70:	029b      	lsls	r3, r3, #10
 8003f72:	4013      	ands	r3, r2
 8003f74:	d100      	bne.n	8003f78 <HAL_GPIO_Init+0x174>
 8003f76:	e092      	b.n	800409e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003f78:	4a50      	ldr	r2, [pc, #320]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	089b      	lsrs	r3, r3, #2
 8003f7e:	3318      	adds	r3, #24
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	589b      	ldr	r3, [r3, r2]
 8003f84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2203      	movs	r2, #3
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	220f      	movs	r2, #15
 8003f90:	409a      	lsls	r2, r3
 8003f92:	0013      	movs	r3, r2
 8003f94:	43da      	mvns	r2, r3
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	23a0      	movs	r3, #160	@ 0xa0
 8003fa0:	05db      	lsls	r3, r3, #23
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d013      	beq.n	8003fce <HAL_GPIO_Init+0x1ca>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a45      	ldr	r2, [pc, #276]	@ (80040c0 <HAL_GPIO_Init+0x2bc>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d00d      	beq.n	8003fca <HAL_GPIO_Init+0x1c6>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a44      	ldr	r2, [pc, #272]	@ (80040c4 <HAL_GPIO_Init+0x2c0>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d007      	beq.n	8003fc6 <HAL_GPIO_Init+0x1c2>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a43      	ldr	r2, [pc, #268]	@ (80040c8 <HAL_GPIO_Init+0x2c4>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d101      	bne.n	8003fc2 <HAL_GPIO_Init+0x1be>
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e006      	b.n	8003fd0 <HAL_GPIO_Init+0x1cc>
 8003fc2:	2305      	movs	r3, #5
 8003fc4:	e004      	b.n	8003fd0 <HAL_GPIO_Init+0x1cc>
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	e002      	b.n	8003fd0 <HAL_GPIO_Init+0x1cc>
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e000      	b.n	8003fd0 <HAL_GPIO_Init+0x1cc>
 8003fce:	2300      	movs	r3, #0
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	2103      	movs	r1, #3
 8003fd4:	400a      	ands	r2, r1
 8003fd6:	00d2      	lsls	r2, r2, #3
 8003fd8:	4093      	lsls	r3, r2
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003fe0:	4936      	ldr	r1, [pc, #216]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	089b      	lsrs	r3, r3, #2
 8003fe6:	3318      	adds	r3, #24
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fee:	4b33      	ldr	r3, [pc, #204]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	43da      	mvns	r2, r3
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	2380      	movs	r3, #128	@ 0x80
 8004004:	035b      	lsls	r3, r3, #13
 8004006:	4013      	ands	r3, r2
 8004008:	d003      	beq.n	8004012 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4313      	orrs	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004012:	4b2a      	ldr	r3, [pc, #168]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004018:	4b28      	ldr	r3, [pc, #160]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	43da      	mvns	r2, r3
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	4013      	ands	r3, r2
 8004026:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	2380      	movs	r3, #128	@ 0x80
 800402e:	039b      	lsls	r3, r3, #14
 8004030:	4013      	ands	r3, r2
 8004032:	d003      	beq.n	800403c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	4313      	orrs	r3, r2
 800403a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800403c:	4b1f      	ldr	r3, [pc, #124]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004042:	4a1e      	ldr	r2, [pc, #120]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 8004044:	2384      	movs	r3, #132	@ 0x84
 8004046:	58d3      	ldr	r3, [r2, r3]
 8004048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	43da      	mvns	r2, r3
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	4013      	ands	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	2380      	movs	r3, #128	@ 0x80
 800405a:	029b      	lsls	r3, r3, #10
 800405c:	4013      	ands	r3, r2
 800405e:	d003      	beq.n	8004068 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	4313      	orrs	r3, r2
 8004066:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004068:	4914      	ldr	r1, [pc, #80]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 800406a:	2284      	movs	r2, #132	@ 0x84
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004070:	4a12      	ldr	r2, [pc, #72]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 8004072:	2380      	movs	r3, #128	@ 0x80
 8004074:	58d3      	ldr	r3, [r2, r3]
 8004076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	43da      	mvns	r2, r3
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	4013      	ands	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	2380      	movs	r3, #128	@ 0x80
 8004088:	025b      	lsls	r3, r3, #9
 800408a:	4013      	ands	r3, r2
 800408c:	d003      	beq.n	8004096 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4313      	orrs	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004096:	4909      	ldr	r1, [pc, #36]	@ (80040bc <HAL_GPIO_Init+0x2b8>)
 8004098:	2280      	movs	r2, #128	@ 0x80
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	3301      	adds	r3, #1
 80040a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	40da      	lsrs	r2, r3
 80040ac:	1e13      	subs	r3, r2, #0
 80040ae:	d000      	beq.n	80040b2 <HAL_GPIO_Init+0x2ae>
 80040b0:	e6b0      	b.n	8003e14 <HAL_GPIO_Init+0x10>
  }
}
 80040b2:	46c0      	nop			@ (mov r8, r8)
 80040b4:	46c0      	nop			@ (mov r8, r8)
 80040b6:	46bd      	mov	sp, r7
 80040b8:	b006      	add	sp, #24
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	40021800 	.word	0x40021800
 80040c0:	50000400 	.word	0x50000400
 80040c4:	50000800 	.word	0x50000800
 80040c8:	50000c00 	.word	0x50000c00

080040cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	0008      	movs	r0, r1
 80040d6:	0011      	movs	r1, r2
 80040d8:	1cbb      	adds	r3, r7, #2
 80040da:	1c02      	adds	r2, r0, #0
 80040dc:	801a      	strh	r2, [r3, #0]
 80040de:	1c7b      	adds	r3, r7, #1
 80040e0:	1c0a      	adds	r2, r1, #0
 80040e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040e4:	1c7b      	adds	r3, r7, #1
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d004      	beq.n	80040f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040ec:	1cbb      	adds	r3, r7, #2
 80040ee:	881a      	ldrh	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040f4:	e003      	b.n	80040fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040f6:	1cbb      	adds	r3, r7, #2
 80040f8:	881a      	ldrh	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80040fe:	46c0      	nop			@ (mov r8, r8)
 8004100:	46bd      	mov	sp, r7
 8004102:	b002      	add	sp, #8
 8004104:	bd80      	pop	{r7, pc}
	...

08004108 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e08f      	b.n	800423a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2241      	movs	r2, #65	@ 0x41
 800411e:	5c9b      	ldrb	r3, [r3, r2]
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d107      	bne.n	8004136 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2240      	movs	r2, #64	@ 0x40
 800412a:	2100      	movs	r1, #0
 800412c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	0018      	movs	r0, r3
 8004132:	f7fd ff55 	bl	8001fe0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2241      	movs	r2, #65	@ 0x41
 800413a:	2124      	movs	r1, #36	@ 0x24
 800413c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2101      	movs	r1, #1
 800414a:	438a      	bics	r2, r1
 800414c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685a      	ldr	r2, [r3, #4]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	493b      	ldr	r1, [pc, #236]	@ (8004244 <HAL_I2C_Init+0x13c>)
 8004158:	400a      	ands	r2, r1
 800415a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689a      	ldr	r2, [r3, #8]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4938      	ldr	r1, [pc, #224]	@ (8004248 <HAL_I2C_Init+0x140>)
 8004168:	400a      	ands	r2, r1
 800416a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d108      	bne.n	8004186 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2180      	movs	r1, #128	@ 0x80
 800417e:	0209      	lsls	r1, r1, #8
 8004180:	430a      	orrs	r2, r1
 8004182:	609a      	str	r2, [r3, #8]
 8004184:	e007      	b.n	8004196 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689a      	ldr	r2, [r3, #8]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2184      	movs	r1, #132	@ 0x84
 8004190:	0209      	lsls	r1, r1, #8
 8004192:	430a      	orrs	r2, r1
 8004194:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	2b02      	cmp	r3, #2
 800419c:	d109      	bne.n	80041b2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2180      	movs	r1, #128	@ 0x80
 80041aa:	0109      	lsls	r1, r1, #4
 80041ac:	430a      	orrs	r2, r1
 80041ae:	605a      	str	r2, [r3, #4]
 80041b0:	e007      	b.n	80041c2 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	685a      	ldr	r2, [r3, #4]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4923      	ldr	r1, [pc, #140]	@ (800424c <HAL_I2C_Init+0x144>)
 80041be:	400a      	ands	r2, r1
 80041c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	685a      	ldr	r2, [r3, #4]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4920      	ldr	r1, [pc, #128]	@ (8004250 <HAL_I2C_Init+0x148>)
 80041ce:	430a      	orrs	r2, r1
 80041d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68da      	ldr	r2, [r3, #12]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	491a      	ldr	r1, [pc, #104]	@ (8004248 <HAL_I2C_Init+0x140>)
 80041de:	400a      	ands	r2, r1
 80041e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691a      	ldr	r2, [r3, #16]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	431a      	orrs	r2, r3
 80041ec:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	430a      	orrs	r2, r1
 80041fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	69d9      	ldr	r1, [r3, #28]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a1a      	ldr	r2, [r3, #32]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	430a      	orrs	r2, r1
 800420a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2101      	movs	r1, #1
 8004218:	430a      	orrs	r2, r1
 800421a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2241      	movs	r2, #65	@ 0x41
 8004226:	2120      	movs	r1, #32
 8004228:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2242      	movs	r2, #66	@ 0x42
 8004234:	2100      	movs	r1, #0
 8004236:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b002      	add	sp, #8
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			@ (mov r8, r8)
 8004244:	f0ffffff 	.word	0xf0ffffff
 8004248:	ffff7fff 	.word	0xffff7fff
 800424c:	fffff7ff 	.word	0xfffff7ff
 8004250:	02008000 	.word	0x02008000

08004254 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2241      	movs	r2, #65	@ 0x41
 8004262:	5c9b      	ldrb	r3, [r3, r2]
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b20      	cmp	r3, #32
 8004268:	d138      	bne.n	80042dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2240      	movs	r2, #64	@ 0x40
 800426e:	5c9b      	ldrb	r3, [r3, r2]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d101      	bne.n	8004278 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004274:	2302      	movs	r3, #2
 8004276:	e032      	b.n	80042de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2240      	movs	r2, #64	@ 0x40
 800427c:	2101      	movs	r1, #1
 800427e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2241      	movs	r2, #65	@ 0x41
 8004284:	2124      	movs	r1, #36	@ 0x24
 8004286:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2101      	movs	r1, #1
 8004294:	438a      	bics	r2, r1
 8004296:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4911      	ldr	r1, [pc, #68]	@ (80042e8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80042a4:	400a      	ands	r2, r1
 80042a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	6819      	ldr	r1, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	683a      	ldr	r2, [r7, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2101      	movs	r1, #1
 80042c4:	430a      	orrs	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2241      	movs	r2, #65	@ 0x41
 80042cc:	2120      	movs	r1, #32
 80042ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2240      	movs	r2, #64	@ 0x40
 80042d4:	2100      	movs	r1, #0
 80042d6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80042d8:	2300      	movs	r3, #0
 80042da:	e000      	b.n	80042de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80042dc:	2302      	movs	r3, #2
  }
}
 80042de:	0018      	movs	r0, r3
 80042e0:	46bd      	mov	sp, r7
 80042e2:	b002      	add	sp, #8
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	ffffefff 	.word	0xffffefff

080042ec <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2241      	movs	r2, #65	@ 0x41
 80042fa:	5c9b      	ldrb	r3, [r3, r2]
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b20      	cmp	r3, #32
 8004300:	d139      	bne.n	8004376 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2240      	movs	r2, #64	@ 0x40
 8004306:	5c9b      	ldrb	r3, [r3, r2]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d101      	bne.n	8004310 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800430c:	2302      	movs	r3, #2
 800430e:	e033      	b.n	8004378 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2240      	movs	r2, #64	@ 0x40
 8004314:	2101      	movs	r1, #1
 8004316:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2241      	movs	r2, #65	@ 0x41
 800431c:	2124      	movs	r1, #36	@ 0x24
 800431e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2101      	movs	r1, #1
 800432c:	438a      	bics	r2, r1
 800432e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	4a11      	ldr	r2, [pc, #68]	@ (8004380 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800433c:	4013      	ands	r3, r2
 800433e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	021b      	lsls	r3, r3, #8
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	4313      	orrs	r3, r2
 8004348:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2101      	movs	r1, #1
 800435e:	430a      	orrs	r2, r1
 8004360:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2241      	movs	r2, #65	@ 0x41
 8004366:	2120      	movs	r1, #32
 8004368:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2240      	movs	r2, #64	@ 0x40
 800436e:	2100      	movs	r1, #0
 8004370:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004372:	2300      	movs	r3, #0
 8004374:	e000      	b.n	8004378 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004376:	2302      	movs	r3, #2
  }
}
 8004378:	0018      	movs	r0, r3
 800437a:	46bd      	mov	sp, r7
 800437c:	b004      	add	sp, #16
 800437e:	bd80      	pop	{r7, pc}
 8004380:	fffff0ff 	.word	0xfffff0ff

08004384 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800438c:	4b19      	ldr	r3, [pc, #100]	@ (80043f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a19      	ldr	r2, [pc, #100]	@ (80043f8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004392:	4013      	ands	r3, r2
 8004394:	0019      	movs	r1, r3
 8004396:	4b17      	ldr	r3, [pc, #92]	@ (80043f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	430a      	orrs	r2, r1
 800439c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	2380      	movs	r3, #128	@ 0x80
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d11f      	bne.n	80043e8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80043a8:	4b14      	ldr	r3, [pc, #80]	@ (80043fc <HAL_PWREx_ControlVoltageScaling+0x78>)
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	0013      	movs	r3, r2
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	189b      	adds	r3, r3, r2
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	4912      	ldr	r1, [pc, #72]	@ (8004400 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80043b6:	0018      	movs	r0, r3
 80043b8:	f7fb fea6 	bl	8000108 <__udivsi3>
 80043bc:	0003      	movs	r3, r0
 80043be:	3301      	adds	r3, #1
 80043c0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043c2:	e008      	b.n	80043d6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	3b01      	subs	r3, #1
 80043ce:	60fb      	str	r3, [r7, #12]
 80043d0:	e001      	b.n	80043d6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e009      	b.n	80043ea <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043d6:	4b07      	ldr	r3, [pc, #28]	@ (80043f4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80043d8:	695a      	ldr	r2, [r3, #20]
 80043da:	2380      	movs	r3, #128	@ 0x80
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	401a      	ands	r2, r3
 80043e0:	2380      	movs	r3, #128	@ 0x80
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d0ed      	beq.n	80043c4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	0018      	movs	r0, r3
 80043ec:	46bd      	mov	sp, r7
 80043ee:	b004      	add	sp, #16
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	46c0      	nop			@ (mov r8, r8)
 80043f4:	40007000 	.word	0x40007000
 80043f8:	fffff9ff 	.word	0xfffff9ff
 80043fc:	20000004 	.word	0x20000004
 8004400:	000f4240 	.word	0x000f4240

08004404 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004408:	4b03      	ldr	r3, [pc, #12]	@ (8004418 <LL_RCC_GetAPB1Prescaler+0x14>)
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	23e0      	movs	r3, #224	@ 0xe0
 800440e:	01db      	lsls	r3, r3, #7
 8004410:	4013      	ands	r3, r2
}
 8004412:	0018      	movs	r0, r3
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	40021000 	.word	0x40021000

0800441c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b088      	sub	sp, #32
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d101      	bne.n	800442e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e2fe      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2201      	movs	r2, #1
 8004434:	4013      	ands	r3, r2
 8004436:	d100      	bne.n	800443a <HAL_RCC_OscConfig+0x1e>
 8004438:	e07c      	b.n	8004534 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800443a:	4bc3      	ldr	r3, [pc, #780]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	2238      	movs	r2, #56	@ 0x38
 8004440:	4013      	ands	r3, r2
 8004442:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004444:	4bc0      	ldr	r3, [pc, #768]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	2203      	movs	r2, #3
 800444a:	4013      	ands	r3, r2
 800444c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b10      	cmp	r3, #16
 8004452:	d102      	bne.n	800445a <HAL_RCC_OscConfig+0x3e>
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	2b03      	cmp	r3, #3
 8004458:	d002      	beq.n	8004460 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	2b08      	cmp	r3, #8
 800445e:	d10b      	bne.n	8004478 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004460:	4bb9      	ldr	r3, [pc, #740]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	2380      	movs	r3, #128	@ 0x80
 8004466:	029b      	lsls	r3, r3, #10
 8004468:	4013      	ands	r3, r2
 800446a:	d062      	beq.n	8004532 <HAL_RCC_OscConfig+0x116>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d15e      	bne.n	8004532 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e2d9      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	2380      	movs	r3, #128	@ 0x80
 800447e:	025b      	lsls	r3, r3, #9
 8004480:	429a      	cmp	r2, r3
 8004482:	d107      	bne.n	8004494 <HAL_RCC_OscConfig+0x78>
 8004484:	4bb0      	ldr	r3, [pc, #704]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	4baf      	ldr	r3, [pc, #700]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 800448a:	2180      	movs	r1, #128	@ 0x80
 800448c:	0249      	lsls	r1, r1, #9
 800448e:	430a      	orrs	r2, r1
 8004490:	601a      	str	r2, [r3, #0]
 8004492:	e020      	b.n	80044d6 <HAL_RCC_OscConfig+0xba>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	23a0      	movs	r3, #160	@ 0xa0
 800449a:	02db      	lsls	r3, r3, #11
 800449c:	429a      	cmp	r2, r3
 800449e:	d10e      	bne.n	80044be <HAL_RCC_OscConfig+0xa2>
 80044a0:	4ba9      	ldr	r3, [pc, #676]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	4ba8      	ldr	r3, [pc, #672]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044a6:	2180      	movs	r1, #128	@ 0x80
 80044a8:	02c9      	lsls	r1, r1, #11
 80044aa:	430a      	orrs	r2, r1
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	4ba6      	ldr	r3, [pc, #664]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	4ba5      	ldr	r3, [pc, #660]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044b4:	2180      	movs	r1, #128	@ 0x80
 80044b6:	0249      	lsls	r1, r1, #9
 80044b8:	430a      	orrs	r2, r1
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	e00b      	b.n	80044d6 <HAL_RCC_OscConfig+0xba>
 80044be:	4ba2      	ldr	r3, [pc, #648]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	4ba1      	ldr	r3, [pc, #644]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044c4:	49a1      	ldr	r1, [pc, #644]	@ (800474c <HAL_RCC_OscConfig+0x330>)
 80044c6:	400a      	ands	r2, r1
 80044c8:	601a      	str	r2, [r3, #0]
 80044ca:	4b9f      	ldr	r3, [pc, #636]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	4b9e      	ldr	r3, [pc, #632]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044d0:	499f      	ldr	r1, [pc, #636]	@ (8004750 <HAL_RCC_OscConfig+0x334>)
 80044d2:	400a      	ands	r2, r1
 80044d4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d014      	beq.n	8004508 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044de:	f7fd ff8d 	bl	80023fc <HAL_GetTick>
 80044e2:	0003      	movs	r3, r0
 80044e4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044e6:	e008      	b.n	80044fa <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044e8:	f7fd ff88 	bl	80023fc <HAL_GetTick>
 80044ec:	0002      	movs	r2, r0
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b64      	cmp	r3, #100	@ 0x64
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e298      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044fa:	4b93      	ldr	r3, [pc, #588]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	2380      	movs	r3, #128	@ 0x80
 8004500:	029b      	lsls	r3, r3, #10
 8004502:	4013      	ands	r3, r2
 8004504:	d0f0      	beq.n	80044e8 <HAL_RCC_OscConfig+0xcc>
 8004506:	e015      	b.n	8004534 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004508:	f7fd ff78 	bl	80023fc <HAL_GetTick>
 800450c:	0003      	movs	r3, r0
 800450e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004512:	f7fd ff73 	bl	80023fc <HAL_GetTick>
 8004516:	0002      	movs	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b64      	cmp	r3, #100	@ 0x64
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e283      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004524:	4b88      	ldr	r3, [pc, #544]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	2380      	movs	r3, #128	@ 0x80
 800452a:	029b      	lsls	r3, r3, #10
 800452c:	4013      	ands	r3, r2
 800452e:	d1f0      	bne.n	8004512 <HAL_RCC_OscConfig+0xf6>
 8004530:	e000      	b.n	8004534 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004532:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2202      	movs	r2, #2
 800453a:	4013      	ands	r3, r2
 800453c:	d100      	bne.n	8004540 <HAL_RCC_OscConfig+0x124>
 800453e:	e099      	b.n	8004674 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004540:	4b81      	ldr	r3, [pc, #516]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	2238      	movs	r2, #56	@ 0x38
 8004546:	4013      	ands	r3, r2
 8004548:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800454a:	4b7f      	ldr	r3, [pc, #508]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	2203      	movs	r2, #3
 8004550:	4013      	ands	r3, r2
 8004552:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	2b10      	cmp	r3, #16
 8004558:	d102      	bne.n	8004560 <HAL_RCC_OscConfig+0x144>
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b02      	cmp	r3, #2
 800455e:	d002      	beq.n	8004566 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d135      	bne.n	80045d2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004566:	4b78      	ldr	r3, [pc, #480]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	2380      	movs	r3, #128	@ 0x80
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	4013      	ands	r3, r2
 8004570:	d005      	beq.n	800457e <HAL_RCC_OscConfig+0x162>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e256      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800457e:	4b72      	ldr	r3, [pc, #456]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	4a74      	ldr	r2, [pc, #464]	@ (8004754 <HAL_RCC_OscConfig+0x338>)
 8004584:	4013      	ands	r3, r2
 8004586:	0019      	movs	r1, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	021a      	lsls	r2, r3, #8
 800458e:	4b6e      	ldr	r3, [pc, #440]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004590:	430a      	orrs	r2, r1
 8004592:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d112      	bne.n	80045c0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800459a:	4b6b      	ldr	r3, [pc, #428]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a6e      	ldr	r2, [pc, #440]	@ (8004758 <HAL_RCC_OscConfig+0x33c>)
 80045a0:	4013      	ands	r3, r2
 80045a2:	0019      	movs	r1, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	691a      	ldr	r2, [r3, #16]
 80045a8:	4b67      	ldr	r3, [pc, #412]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80045aa:	430a      	orrs	r2, r1
 80045ac:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80045ae:	4b66      	ldr	r3, [pc, #408]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	0adb      	lsrs	r3, r3, #11
 80045b4:	2207      	movs	r2, #7
 80045b6:	4013      	ands	r3, r2
 80045b8:	4a68      	ldr	r2, [pc, #416]	@ (800475c <HAL_RCC_OscConfig+0x340>)
 80045ba:	40da      	lsrs	r2, r3
 80045bc:	4b68      	ldr	r3, [pc, #416]	@ (8004760 <HAL_RCC_OscConfig+0x344>)
 80045be:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80045c0:	4b68      	ldr	r3, [pc, #416]	@ (8004764 <HAL_RCC_OscConfig+0x348>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	0018      	movs	r0, r3
 80045c6:	f7fd fe05 	bl	80021d4 <HAL_InitTick>
 80045ca:	1e03      	subs	r3, r0, #0
 80045cc:	d051      	beq.n	8004672 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e22c      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d030      	beq.n	800463c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80045da:	4b5b      	ldr	r3, [pc, #364]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a5e      	ldr	r2, [pc, #376]	@ (8004758 <HAL_RCC_OscConfig+0x33c>)
 80045e0:	4013      	ands	r3, r2
 80045e2:	0019      	movs	r1, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691a      	ldr	r2, [r3, #16]
 80045e8:	4b57      	ldr	r3, [pc, #348]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80045ea:	430a      	orrs	r2, r1
 80045ec:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80045ee:	4b56      	ldr	r3, [pc, #344]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	4b55      	ldr	r3, [pc, #340]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80045f4:	2180      	movs	r1, #128	@ 0x80
 80045f6:	0049      	lsls	r1, r1, #1
 80045f8:	430a      	orrs	r2, r1
 80045fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045fc:	f7fd fefe 	bl	80023fc <HAL_GetTick>
 8004600:	0003      	movs	r3, r0
 8004602:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004604:	e008      	b.n	8004618 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004606:	f7fd fef9 	bl	80023fc <HAL_GetTick>
 800460a:	0002      	movs	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d901      	bls.n	8004618 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e209      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004618:	4b4b      	ldr	r3, [pc, #300]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	2380      	movs	r3, #128	@ 0x80
 800461e:	00db      	lsls	r3, r3, #3
 8004620:	4013      	ands	r3, r2
 8004622:	d0f0      	beq.n	8004606 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004624:	4b48      	ldr	r3, [pc, #288]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	4a4a      	ldr	r2, [pc, #296]	@ (8004754 <HAL_RCC_OscConfig+0x338>)
 800462a:	4013      	ands	r3, r2
 800462c:	0019      	movs	r1, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	021a      	lsls	r2, r3, #8
 8004634:	4b44      	ldr	r3, [pc, #272]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004636:	430a      	orrs	r2, r1
 8004638:	605a      	str	r2, [r3, #4]
 800463a:	e01b      	b.n	8004674 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800463c:	4b42      	ldr	r3, [pc, #264]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	4b41      	ldr	r3, [pc, #260]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004642:	4949      	ldr	r1, [pc, #292]	@ (8004768 <HAL_RCC_OscConfig+0x34c>)
 8004644:	400a      	ands	r2, r1
 8004646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004648:	f7fd fed8 	bl	80023fc <HAL_GetTick>
 800464c:	0003      	movs	r3, r0
 800464e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004650:	e008      	b.n	8004664 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004652:	f7fd fed3 	bl	80023fc <HAL_GetTick>
 8004656:	0002      	movs	r2, r0
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e1e3      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004664:	4b38      	ldr	r3, [pc, #224]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	2380      	movs	r3, #128	@ 0x80
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	4013      	ands	r3, r2
 800466e:	d1f0      	bne.n	8004652 <HAL_RCC_OscConfig+0x236>
 8004670:	e000      	b.n	8004674 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004672:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2208      	movs	r2, #8
 800467a:	4013      	ands	r3, r2
 800467c:	d047      	beq.n	800470e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800467e:	4b32      	ldr	r3, [pc, #200]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	2238      	movs	r2, #56	@ 0x38
 8004684:	4013      	ands	r3, r2
 8004686:	2b18      	cmp	r3, #24
 8004688:	d10a      	bne.n	80046a0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800468a:	4b2f      	ldr	r3, [pc, #188]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 800468c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800468e:	2202      	movs	r2, #2
 8004690:	4013      	ands	r3, r2
 8004692:	d03c      	beq.n	800470e <HAL_RCC_OscConfig+0x2f2>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d138      	bne.n	800470e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e1c5      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d019      	beq.n	80046dc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80046a8:	4b27      	ldr	r3, [pc, #156]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80046aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80046ac:	4b26      	ldr	r3, [pc, #152]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80046ae:	2101      	movs	r1, #1
 80046b0:	430a      	orrs	r2, r1
 80046b2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b4:	f7fd fea2 	bl	80023fc <HAL_GetTick>
 80046b8:	0003      	movs	r3, r0
 80046ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046bc:	e008      	b.n	80046d0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046be:	f7fd fe9d 	bl	80023fc <HAL_GetTick>
 80046c2:	0002      	movs	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e1ad      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80046d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046d4:	2202      	movs	r2, #2
 80046d6:	4013      	ands	r3, r2
 80046d8:	d0f1      	beq.n	80046be <HAL_RCC_OscConfig+0x2a2>
 80046da:	e018      	b.n	800470e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80046dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80046de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80046e0:	4b19      	ldr	r3, [pc, #100]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 80046e2:	2101      	movs	r1, #1
 80046e4:	438a      	bics	r2, r1
 80046e6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e8:	f7fd fe88 	bl	80023fc <HAL_GetTick>
 80046ec:	0003      	movs	r3, r0
 80046ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046f0:	e008      	b.n	8004704 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046f2:	f7fd fe83 	bl	80023fc <HAL_GetTick>
 80046f6:	0002      	movs	r2, r0
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d901      	bls.n	8004704 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e193      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004704:	4b10      	ldr	r3, [pc, #64]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004706:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004708:	2202      	movs	r2, #2
 800470a:	4013      	ands	r3, r2
 800470c:	d1f1      	bne.n	80046f2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2204      	movs	r2, #4
 8004714:	4013      	ands	r3, r2
 8004716:	d100      	bne.n	800471a <HAL_RCC_OscConfig+0x2fe>
 8004718:	e0c6      	b.n	80048a8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800471a:	231f      	movs	r3, #31
 800471c:	18fb      	adds	r3, r7, r3
 800471e:	2200      	movs	r2, #0
 8004720:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004722:	4b09      	ldr	r3, [pc, #36]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	2238      	movs	r2, #56	@ 0x38
 8004728:	4013      	ands	r3, r2
 800472a:	2b20      	cmp	r3, #32
 800472c:	d11e      	bne.n	800476c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800472e:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <HAL_RCC_OscConfig+0x32c>)
 8004730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004732:	2202      	movs	r2, #2
 8004734:	4013      	ands	r3, r2
 8004736:	d100      	bne.n	800473a <HAL_RCC_OscConfig+0x31e>
 8004738:	e0b6      	b.n	80048a8 <HAL_RCC_OscConfig+0x48c>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d000      	beq.n	8004744 <HAL_RCC_OscConfig+0x328>
 8004742:	e0b1      	b.n	80048a8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e171      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
 8004748:	40021000 	.word	0x40021000
 800474c:	fffeffff 	.word	0xfffeffff
 8004750:	fffbffff 	.word	0xfffbffff
 8004754:	ffff80ff 	.word	0xffff80ff
 8004758:	ffffc7ff 	.word	0xffffc7ff
 800475c:	00f42400 	.word	0x00f42400
 8004760:	20000004 	.word	0x20000004
 8004764:	20000008 	.word	0x20000008
 8004768:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800476c:	4bb1      	ldr	r3, [pc, #708]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800476e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004770:	2380      	movs	r3, #128	@ 0x80
 8004772:	055b      	lsls	r3, r3, #21
 8004774:	4013      	ands	r3, r2
 8004776:	d101      	bne.n	800477c <HAL_RCC_OscConfig+0x360>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <HAL_RCC_OscConfig+0x362>
 800477c:	2300      	movs	r3, #0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d011      	beq.n	80047a6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004782:	4bac      	ldr	r3, [pc, #688]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004784:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004786:	4bab      	ldr	r3, [pc, #684]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004788:	2180      	movs	r1, #128	@ 0x80
 800478a:	0549      	lsls	r1, r1, #21
 800478c:	430a      	orrs	r2, r1
 800478e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004790:	4ba8      	ldr	r3, [pc, #672]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004792:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004794:	2380      	movs	r3, #128	@ 0x80
 8004796:	055b      	lsls	r3, r3, #21
 8004798:	4013      	ands	r3, r2
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800479e:	231f      	movs	r3, #31
 80047a0:	18fb      	adds	r3, r7, r3
 80047a2:	2201      	movs	r2, #1
 80047a4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047a6:	4ba4      	ldr	r3, [pc, #656]	@ (8004a38 <HAL_RCC_OscConfig+0x61c>)
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	2380      	movs	r3, #128	@ 0x80
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	4013      	ands	r3, r2
 80047b0:	d11a      	bne.n	80047e8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047b2:	4ba1      	ldr	r3, [pc, #644]	@ (8004a38 <HAL_RCC_OscConfig+0x61c>)
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	4ba0      	ldr	r3, [pc, #640]	@ (8004a38 <HAL_RCC_OscConfig+0x61c>)
 80047b8:	2180      	movs	r1, #128	@ 0x80
 80047ba:	0049      	lsls	r1, r1, #1
 80047bc:	430a      	orrs	r2, r1
 80047be:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80047c0:	f7fd fe1c 	bl	80023fc <HAL_GetTick>
 80047c4:	0003      	movs	r3, r0
 80047c6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047c8:	e008      	b.n	80047dc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ca:	f7fd fe17 	bl	80023fc <HAL_GetTick>
 80047ce:	0002      	movs	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d901      	bls.n	80047dc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e127      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047dc:	4b96      	ldr	r3, [pc, #600]	@ (8004a38 <HAL_RCC_OscConfig+0x61c>)
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	2380      	movs	r3, #128	@ 0x80
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	4013      	ands	r3, r2
 80047e6:	d0f0      	beq.n	80047ca <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d106      	bne.n	80047fe <HAL_RCC_OscConfig+0x3e2>
 80047f0:	4b90      	ldr	r3, [pc, #576]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80047f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80047f4:	4b8f      	ldr	r3, [pc, #572]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80047f6:	2101      	movs	r1, #1
 80047f8:	430a      	orrs	r2, r1
 80047fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80047fc:	e01c      	b.n	8004838 <HAL_RCC_OscConfig+0x41c>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	2b05      	cmp	r3, #5
 8004804:	d10c      	bne.n	8004820 <HAL_RCC_OscConfig+0x404>
 8004806:	4b8b      	ldr	r3, [pc, #556]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004808:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800480a:	4b8a      	ldr	r3, [pc, #552]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800480c:	2104      	movs	r1, #4
 800480e:	430a      	orrs	r2, r1
 8004810:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004812:	4b88      	ldr	r3, [pc, #544]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004814:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004816:	4b87      	ldr	r3, [pc, #540]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004818:	2101      	movs	r1, #1
 800481a:	430a      	orrs	r2, r1
 800481c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800481e:	e00b      	b.n	8004838 <HAL_RCC_OscConfig+0x41c>
 8004820:	4b84      	ldr	r3, [pc, #528]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004822:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004824:	4b83      	ldr	r3, [pc, #524]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004826:	2101      	movs	r1, #1
 8004828:	438a      	bics	r2, r1
 800482a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800482c:	4b81      	ldr	r3, [pc, #516]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800482e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004830:	4b80      	ldr	r3, [pc, #512]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004832:	2104      	movs	r1, #4
 8004834:	438a      	bics	r2, r1
 8004836:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d014      	beq.n	800486a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004840:	f7fd fddc 	bl	80023fc <HAL_GetTick>
 8004844:	0003      	movs	r3, r0
 8004846:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004848:	e009      	b.n	800485e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800484a:	f7fd fdd7 	bl	80023fc <HAL_GetTick>
 800484e:	0002      	movs	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	4a79      	ldr	r2, [pc, #484]	@ (8004a3c <HAL_RCC_OscConfig+0x620>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e0e6      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800485e:	4b75      	ldr	r3, [pc, #468]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004862:	2202      	movs	r2, #2
 8004864:	4013      	ands	r3, r2
 8004866:	d0f0      	beq.n	800484a <HAL_RCC_OscConfig+0x42e>
 8004868:	e013      	b.n	8004892 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800486a:	f7fd fdc7 	bl	80023fc <HAL_GetTick>
 800486e:	0003      	movs	r3, r0
 8004870:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004872:	e009      	b.n	8004888 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004874:	f7fd fdc2 	bl	80023fc <HAL_GetTick>
 8004878:	0002      	movs	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	4a6f      	ldr	r2, [pc, #444]	@ (8004a3c <HAL_RCC_OscConfig+0x620>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d901      	bls.n	8004888 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e0d1      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004888:	4b6a      	ldr	r3, [pc, #424]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800488a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800488c:	2202      	movs	r2, #2
 800488e:	4013      	ands	r3, r2
 8004890:	d1f0      	bne.n	8004874 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004892:	231f      	movs	r3, #31
 8004894:	18fb      	adds	r3, r7, r3
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2b01      	cmp	r3, #1
 800489a:	d105      	bne.n	80048a8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800489c:	4b65      	ldr	r3, [pc, #404]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800489e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048a0:	4b64      	ldr	r3, [pc, #400]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80048a2:	4967      	ldr	r1, [pc, #412]	@ (8004a40 <HAL_RCC_OscConfig+0x624>)
 80048a4:	400a      	ands	r2, r1
 80048a6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	69db      	ldr	r3, [r3, #28]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d100      	bne.n	80048b2 <HAL_RCC_OscConfig+0x496>
 80048b0:	e0bb      	b.n	8004a2a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048b2:	4b60      	ldr	r3, [pc, #384]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	2238      	movs	r2, #56	@ 0x38
 80048b8:	4013      	ands	r3, r2
 80048ba:	2b10      	cmp	r3, #16
 80048bc:	d100      	bne.n	80048c0 <HAL_RCC_OscConfig+0x4a4>
 80048be:	e07b      	b.n	80049b8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	69db      	ldr	r3, [r3, #28]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d156      	bne.n	8004976 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048c8:	4b5a      	ldr	r3, [pc, #360]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	4b59      	ldr	r3, [pc, #356]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80048ce:	495d      	ldr	r1, [pc, #372]	@ (8004a44 <HAL_RCC_OscConfig+0x628>)
 80048d0:	400a      	ands	r2, r1
 80048d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d4:	f7fd fd92 	bl	80023fc <HAL_GetTick>
 80048d8:	0003      	movs	r3, r0
 80048da:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048dc:	e008      	b.n	80048f0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048de:	f7fd fd8d 	bl	80023fc <HAL_GetTick>
 80048e2:	0002      	movs	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e09d      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048f0:	4b50      	ldr	r3, [pc, #320]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	2380      	movs	r3, #128	@ 0x80
 80048f6:	049b      	lsls	r3, r3, #18
 80048f8:	4013      	ands	r3, r2
 80048fa:	d1f0      	bne.n	80048de <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048fc:	4b4d      	ldr	r3, [pc, #308]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	4a51      	ldr	r2, [pc, #324]	@ (8004a48 <HAL_RCC_OscConfig+0x62c>)
 8004902:	4013      	ands	r3, r2
 8004904:	0019      	movs	r1, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a1a      	ldr	r2, [r3, #32]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004914:	021b      	lsls	r3, r3, #8
 8004916:	431a      	orrs	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491c:	431a      	orrs	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004928:	431a      	orrs	r2, r3
 800492a:	4b42      	ldr	r3, [pc, #264]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800492c:	430a      	orrs	r2, r1
 800492e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004930:	4b40      	ldr	r3, [pc, #256]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	4b3f      	ldr	r3, [pc, #252]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004936:	2180      	movs	r1, #128	@ 0x80
 8004938:	0449      	lsls	r1, r1, #17
 800493a:	430a      	orrs	r2, r1
 800493c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800493e:	4b3d      	ldr	r3, [pc, #244]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	4b3c      	ldr	r3, [pc, #240]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004944:	2180      	movs	r1, #128	@ 0x80
 8004946:	0549      	lsls	r1, r1, #21
 8004948:	430a      	orrs	r2, r1
 800494a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800494c:	f7fd fd56 	bl	80023fc <HAL_GetTick>
 8004950:	0003      	movs	r3, r0
 8004952:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004954:	e008      	b.n	8004968 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004956:	f7fd fd51 	bl	80023fc <HAL_GetTick>
 800495a:	0002      	movs	r2, r0
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b02      	cmp	r3, #2
 8004962:	d901      	bls.n	8004968 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e061      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004968:	4b32      	ldr	r3, [pc, #200]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	2380      	movs	r3, #128	@ 0x80
 800496e:	049b      	lsls	r3, r3, #18
 8004970:	4013      	ands	r3, r2
 8004972:	d0f0      	beq.n	8004956 <HAL_RCC_OscConfig+0x53a>
 8004974:	e059      	b.n	8004a2a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004976:	4b2f      	ldr	r3, [pc, #188]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	4b2e      	ldr	r3, [pc, #184]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800497c:	4931      	ldr	r1, [pc, #196]	@ (8004a44 <HAL_RCC_OscConfig+0x628>)
 800497e:	400a      	ands	r2, r1
 8004980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004982:	f7fd fd3b 	bl	80023fc <HAL_GetTick>
 8004986:	0003      	movs	r3, r0
 8004988:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800498c:	f7fd fd36 	bl	80023fc <HAL_GetTick>
 8004990:	0002      	movs	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e046      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800499e:	4b25      	ldr	r3, [pc, #148]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	2380      	movs	r3, #128	@ 0x80
 80049a4:	049b      	lsls	r3, r3, #18
 80049a6:	4013      	ands	r3, r2
 80049a8:	d1f0      	bne.n	800498c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80049aa:	4b22      	ldr	r3, [pc, #136]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	4b21      	ldr	r3, [pc, #132]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80049b0:	4926      	ldr	r1, [pc, #152]	@ (8004a4c <HAL_RCC_OscConfig+0x630>)
 80049b2:	400a      	ands	r2, r1
 80049b4:	60da      	str	r2, [r3, #12]
 80049b6:	e038      	b.n	8004a2a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d101      	bne.n	80049c4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e033      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80049c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	2203      	movs	r2, #3
 80049ce:	401a      	ands	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a1b      	ldr	r3, [r3, #32]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d126      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	2270      	movs	r2, #112	@ 0x70
 80049dc:	401a      	ands	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d11f      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	23fe      	movs	r3, #254	@ 0xfe
 80049ea:	01db      	lsls	r3, r3, #7
 80049ec:	401a      	ands	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d116      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	23f8      	movs	r3, #248	@ 0xf8
 80049fc:	039b      	lsls	r3, r3, #14
 80049fe:	401a      	ands	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d10e      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	23e0      	movs	r3, #224	@ 0xe0
 8004a0c:	051b      	lsls	r3, r3, #20
 8004a0e:	401a      	ands	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d106      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	0f5b      	lsrs	r3, r3, #29
 8004a1c:	075a      	lsls	r2, r3, #29
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d001      	beq.n	8004a2a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e000      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	b008      	add	sp, #32
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	40021000 	.word	0x40021000
 8004a38:	40007000 	.word	0x40007000
 8004a3c:	00001388 	.word	0x00001388
 8004a40:	efffffff 	.word	0xefffffff
 8004a44:	feffffff 	.word	0xfeffffff
 8004a48:	11c1808c 	.word	0x11c1808c
 8004a4c:	eefefffc 	.word	0xeefefffc

08004a50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e0e9      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a64:	4b76      	ldr	r3, [pc, #472]	@ (8004c40 <HAL_RCC_ClockConfig+0x1f0>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2207      	movs	r2, #7
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d91e      	bls.n	8004ab0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a72:	4b73      	ldr	r3, [pc, #460]	@ (8004c40 <HAL_RCC_ClockConfig+0x1f0>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2207      	movs	r2, #7
 8004a78:	4393      	bics	r3, r2
 8004a7a:	0019      	movs	r1, r3
 8004a7c:	4b70      	ldr	r3, [pc, #448]	@ (8004c40 <HAL_RCC_ClockConfig+0x1f0>)
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	430a      	orrs	r2, r1
 8004a82:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004a84:	f7fd fcba 	bl	80023fc <HAL_GetTick>
 8004a88:	0003      	movs	r3, r0
 8004a8a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a8c:	e009      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a8e:	f7fd fcb5 	bl	80023fc <HAL_GetTick>
 8004a92:	0002      	movs	r2, r0
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	4a6a      	ldr	r2, [pc, #424]	@ (8004c44 <HAL_RCC_ClockConfig+0x1f4>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e0ca      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004aa2:	4b67      	ldr	r3, [pc, #412]	@ (8004c40 <HAL_RCC_ClockConfig+0x1f0>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2207      	movs	r2, #7
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	683a      	ldr	r2, [r7, #0]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d1ee      	bne.n	8004a8e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2202      	movs	r2, #2
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	d015      	beq.n	8004ae6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2204      	movs	r2, #4
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	d006      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004ac4:	4b60      	ldr	r3, [pc, #384]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	4b5f      	ldr	r3, [pc, #380]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004aca:	21e0      	movs	r1, #224	@ 0xe0
 8004acc:	01c9      	lsls	r1, r1, #7
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ad2:	4b5d      	ldr	r3, [pc, #372]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	4a5d      	ldr	r2, [pc, #372]	@ (8004c4c <HAL_RCC_ClockConfig+0x1fc>)
 8004ad8:	4013      	ands	r3, r2
 8004ada:	0019      	movs	r1, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	4b59      	ldr	r3, [pc, #356]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2201      	movs	r2, #1
 8004aec:	4013      	ands	r3, r2
 8004aee:	d057      	beq.n	8004ba0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d107      	bne.n	8004b08 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004af8:	4b53      	ldr	r3, [pc, #332]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	2380      	movs	r3, #128	@ 0x80
 8004afe:	029b      	lsls	r3, r3, #10
 8004b00:	4013      	ands	r3, r2
 8004b02:	d12b      	bne.n	8004b5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e097      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d107      	bne.n	8004b20 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b10:	4b4d      	ldr	r3, [pc, #308]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	2380      	movs	r3, #128	@ 0x80
 8004b16:	049b      	lsls	r3, r3, #18
 8004b18:	4013      	ands	r3, r2
 8004b1a:	d11f      	bne.n	8004b5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e08b      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d107      	bne.n	8004b38 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b28:	4b47      	ldr	r3, [pc, #284]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	2380      	movs	r3, #128	@ 0x80
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	4013      	ands	r3, r2
 8004b32:	d113      	bne.n	8004b5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e07f      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	2b03      	cmp	r3, #3
 8004b3e:	d106      	bne.n	8004b4e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b40:	4b41      	ldr	r3, [pc, #260]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b44:	2202      	movs	r2, #2
 8004b46:	4013      	ands	r3, r2
 8004b48:	d108      	bne.n	8004b5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e074      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b4e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b52:	2202      	movs	r2, #2
 8004b54:	4013      	ands	r3, r2
 8004b56:	d101      	bne.n	8004b5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e06d      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b5c:	4b3a      	ldr	r3, [pc, #232]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	2207      	movs	r2, #7
 8004b62:	4393      	bics	r3, r2
 8004b64:	0019      	movs	r1, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	4b37      	ldr	r3, [pc, #220]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b70:	f7fd fc44 	bl	80023fc <HAL_GetTick>
 8004b74:	0003      	movs	r3, r0
 8004b76:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b78:	e009      	b.n	8004b8e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b7a:	f7fd fc3f 	bl	80023fc <HAL_GetTick>
 8004b7e:	0002      	movs	r2, r0
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	4a2f      	ldr	r2, [pc, #188]	@ (8004c44 <HAL_RCC_ClockConfig+0x1f4>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e054      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b8e:	4b2e      	ldr	r3, [pc, #184]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	2238      	movs	r2, #56	@ 0x38
 8004b94:	401a      	ands	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d1ec      	bne.n	8004b7a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ba0:	4b27      	ldr	r3, [pc, #156]	@ (8004c40 <HAL_RCC_ClockConfig+0x1f0>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2207      	movs	r2, #7
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	683a      	ldr	r2, [r7, #0]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d21e      	bcs.n	8004bec <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bae:	4b24      	ldr	r3, [pc, #144]	@ (8004c40 <HAL_RCC_ClockConfig+0x1f0>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2207      	movs	r2, #7
 8004bb4:	4393      	bics	r3, r2
 8004bb6:	0019      	movs	r1, r3
 8004bb8:	4b21      	ldr	r3, [pc, #132]	@ (8004c40 <HAL_RCC_ClockConfig+0x1f0>)
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004bc0:	f7fd fc1c 	bl	80023fc <HAL_GetTick>
 8004bc4:	0003      	movs	r3, r0
 8004bc6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004bc8:	e009      	b.n	8004bde <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bca:	f7fd fc17 	bl	80023fc <HAL_GetTick>
 8004bce:	0002      	movs	r2, r0
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8004c44 <HAL_RCC_ClockConfig+0x1f4>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e02c      	b.n	8004c38 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004bde:	4b18      	ldr	r3, [pc, #96]	@ (8004c40 <HAL_RCC_ClockConfig+0x1f0>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2207      	movs	r2, #7
 8004be4:	4013      	ands	r3, r2
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d1ee      	bne.n	8004bca <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2204      	movs	r2, #4
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d009      	beq.n	8004c0a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004bf6:	4b14      	ldr	r3, [pc, #80]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	4a15      	ldr	r2, [pc, #84]	@ (8004c50 <HAL_RCC_ClockConfig+0x200>)
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	0019      	movs	r1, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	68da      	ldr	r2, [r3, #12]
 8004c04:	4b10      	ldr	r3, [pc, #64]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004c06:	430a      	orrs	r2, r1
 8004c08:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004c0a:	f000 f829 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 8004c0e:	0001      	movs	r1, r0
 8004c10:	4b0d      	ldr	r3, [pc, #52]	@ (8004c48 <HAL_RCC_ClockConfig+0x1f8>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	0a1b      	lsrs	r3, r3, #8
 8004c16:	220f      	movs	r2, #15
 8004c18:	401a      	ands	r2, r3
 8004c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8004c54 <HAL_RCC_ClockConfig+0x204>)
 8004c1c:	0092      	lsls	r2, r2, #2
 8004c1e:	58d3      	ldr	r3, [r2, r3]
 8004c20:	221f      	movs	r2, #31
 8004c22:	4013      	ands	r3, r2
 8004c24:	000a      	movs	r2, r1
 8004c26:	40da      	lsrs	r2, r3
 8004c28:	4b0b      	ldr	r3, [pc, #44]	@ (8004c58 <HAL_RCC_ClockConfig+0x208>)
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c5c <HAL_RCC_ClockConfig+0x20c>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	0018      	movs	r0, r3
 8004c32:	f7fd facf 	bl	80021d4 <HAL_InitTick>
 8004c36:	0003      	movs	r3, r0
}
 8004c38:	0018      	movs	r0, r3
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	b004      	add	sp, #16
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	40022000 	.word	0x40022000
 8004c44:	00001388 	.word	0x00001388
 8004c48:	40021000 	.word	0x40021000
 8004c4c:	fffff0ff 	.word	0xfffff0ff
 8004c50:	ffff8fff 	.word	0xffff8fff
 8004c54:	080091a4 	.word	0x080091a4
 8004c58:	20000004 	.word	0x20000004
 8004c5c:	20000008 	.word	0x20000008

08004c60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c66:	4b3c      	ldr	r3, [pc, #240]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	2238      	movs	r2, #56	@ 0x38
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d10f      	bne.n	8004c90 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004c70:	4b39      	ldr	r3, [pc, #228]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	0adb      	lsrs	r3, r3, #11
 8004c76:	2207      	movs	r2, #7
 8004c78:	4013      	ands	r3, r2
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	409a      	lsls	r2, r3
 8004c7e:	0013      	movs	r3, r2
 8004c80:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004c82:	6839      	ldr	r1, [r7, #0]
 8004c84:	4835      	ldr	r0, [pc, #212]	@ (8004d5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004c86:	f7fb fa3f 	bl	8000108 <__udivsi3>
 8004c8a:	0003      	movs	r3, r0
 8004c8c:	613b      	str	r3, [r7, #16]
 8004c8e:	e05d      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c90:	4b31      	ldr	r3, [pc, #196]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	2238      	movs	r2, #56	@ 0x38
 8004c96:	4013      	ands	r3, r2
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d102      	bne.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c9c:	4b30      	ldr	r3, [pc, #192]	@ (8004d60 <HAL_RCC_GetSysClockFreq+0x100>)
 8004c9e:	613b      	str	r3, [r7, #16]
 8004ca0:	e054      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ca2:	4b2d      	ldr	r3, [pc, #180]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2238      	movs	r2, #56	@ 0x38
 8004ca8:	4013      	ands	r3, r2
 8004caa:	2b10      	cmp	r3, #16
 8004cac:	d138      	bne.n	8004d20 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004cae:	4b2a      	ldr	r3, [pc, #168]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	2203      	movs	r2, #3
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cb8:	4b27      	ldr	r3, [pc, #156]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	091b      	lsrs	r3, r3, #4
 8004cbe:	2207      	movs	r2, #7
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2b03      	cmp	r3, #3
 8004cca:	d10d      	bne.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ccc:	68b9      	ldr	r1, [r7, #8]
 8004cce:	4824      	ldr	r0, [pc, #144]	@ (8004d60 <HAL_RCC_GetSysClockFreq+0x100>)
 8004cd0:	f7fb fa1a 	bl	8000108 <__udivsi3>
 8004cd4:	0003      	movs	r3, r0
 8004cd6:	0019      	movs	r1, r3
 8004cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	0a1b      	lsrs	r3, r3, #8
 8004cde:	227f      	movs	r2, #127	@ 0x7f
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	434b      	muls	r3, r1
 8004ce4:	617b      	str	r3, [r7, #20]
        break;
 8004ce6:	e00d      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004ce8:	68b9      	ldr	r1, [r7, #8]
 8004cea:	481c      	ldr	r0, [pc, #112]	@ (8004d5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004cec:	f7fb fa0c 	bl	8000108 <__udivsi3>
 8004cf0:	0003      	movs	r3, r0
 8004cf2:	0019      	movs	r1, r3
 8004cf4:	4b18      	ldr	r3, [pc, #96]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	0a1b      	lsrs	r3, r3, #8
 8004cfa:	227f      	movs	r2, #127	@ 0x7f
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	434b      	muls	r3, r1
 8004d00:	617b      	str	r3, [r7, #20]
        break;
 8004d02:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004d04:	4b14      	ldr	r3, [pc, #80]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	0f5b      	lsrs	r3, r3, #29
 8004d0a:	2207      	movs	r2, #7
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	3301      	adds	r3, #1
 8004d10:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004d12:	6879      	ldr	r1, [r7, #4]
 8004d14:	6978      	ldr	r0, [r7, #20]
 8004d16:	f7fb f9f7 	bl	8000108 <__udivsi3>
 8004d1a:	0003      	movs	r3, r0
 8004d1c:	613b      	str	r3, [r7, #16]
 8004d1e:	e015      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004d20:	4b0d      	ldr	r3, [pc, #52]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	2238      	movs	r2, #56	@ 0x38
 8004d26:	4013      	ands	r3, r2
 8004d28:	2b20      	cmp	r3, #32
 8004d2a:	d103      	bne.n	8004d34 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004d2c:	2380      	movs	r3, #128	@ 0x80
 8004d2e:	021b      	lsls	r3, r3, #8
 8004d30:	613b      	str	r3, [r7, #16]
 8004d32:	e00b      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004d34:	4b08      	ldr	r3, [pc, #32]	@ (8004d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	2238      	movs	r2, #56	@ 0x38
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	2b18      	cmp	r3, #24
 8004d3e:	d103      	bne.n	8004d48 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004d40:	23fa      	movs	r3, #250	@ 0xfa
 8004d42:	01db      	lsls	r3, r3, #7
 8004d44:	613b      	str	r3, [r7, #16]
 8004d46:	e001      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004d4c:	693b      	ldr	r3, [r7, #16]
}
 8004d4e:	0018      	movs	r0, r3
 8004d50:	46bd      	mov	sp, r7
 8004d52:	b006      	add	sp, #24
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	46c0      	nop			@ (mov r8, r8)
 8004d58:	40021000 	.word	0x40021000
 8004d5c:	00f42400 	.word	0x00f42400
 8004d60:	007a1200 	.word	0x007a1200

08004d64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d68:	4b02      	ldr	r3, [pc, #8]	@ (8004d74 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
}
 8004d6c:	0018      	movs	r0, r3
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	46c0      	nop			@ (mov r8, r8)
 8004d74:	20000004 	.word	0x20000004

08004d78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d78:	b5b0      	push	{r4, r5, r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004d7c:	f7ff fff2 	bl	8004d64 <HAL_RCC_GetHCLKFreq>
 8004d80:	0004      	movs	r4, r0
 8004d82:	f7ff fb3f 	bl	8004404 <LL_RCC_GetAPB1Prescaler>
 8004d86:	0003      	movs	r3, r0
 8004d88:	0b1a      	lsrs	r2, r3, #12
 8004d8a:	4b05      	ldr	r3, [pc, #20]	@ (8004da0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d8c:	0092      	lsls	r2, r2, #2
 8004d8e:	58d3      	ldr	r3, [r2, r3]
 8004d90:	221f      	movs	r2, #31
 8004d92:	4013      	ands	r3, r2
 8004d94:	40dc      	lsrs	r4, r3
 8004d96:	0023      	movs	r3, r4
}
 8004d98:	0018      	movs	r0, r3
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bdb0      	pop	{r4, r5, r7, pc}
 8004d9e:	46c0      	nop			@ (mov r8, r8)
 8004da0:	080091e4 	.word	0x080091e4

08004da4 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2207      	movs	r2, #7
 8004db2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004db4:	4b0e      	ldr	r3, [pc, #56]	@ (8004df0 <HAL_RCC_GetClockConfig+0x4c>)
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	2207      	movs	r2, #7
 8004dba:	401a      	ands	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8004df0 <HAL_RCC_GetClockConfig+0x4c>)
 8004dc2:	689a      	ldr	r2, [r3, #8]
 8004dc4:	23f0      	movs	r3, #240	@ 0xf0
 8004dc6:	011b      	lsls	r3, r3, #4
 8004dc8:	401a      	ands	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8004dce:	4b08      	ldr	r3, [pc, #32]	@ (8004df0 <HAL_RCC_GetClockConfig+0x4c>)
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	23e0      	movs	r3, #224	@ 0xe0
 8004dd4:	01db      	lsls	r3, r3, #7
 8004dd6:	401a      	ands	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004ddc:	4b05      	ldr	r3, [pc, #20]	@ (8004df4 <HAL_RCC_GetClockConfig+0x50>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2207      	movs	r2, #7
 8004de2:	401a      	ands	r2, r3
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	601a      	str	r2, [r3, #0]
}
 8004de8:	46c0      	nop			@ (mov r8, r8)
 8004dea:	46bd      	mov	sp, r7
 8004dec:	b002      	add	sp, #8
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	40021000 	.word	0x40021000
 8004df4:	40022000 	.word	0x40022000

08004df8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004e00:	2313      	movs	r3, #19
 8004e02:	18fb      	adds	r3, r7, r3
 8004e04:	2200      	movs	r2, #0
 8004e06:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e08:	2312      	movs	r3, #18
 8004e0a:	18fb      	adds	r3, r7, r3
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	2380      	movs	r3, #128	@ 0x80
 8004e16:	029b      	lsls	r3, r3, #10
 8004e18:	4013      	ands	r3, r2
 8004e1a:	d100      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004e1c:	e0a3      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e1e:	2011      	movs	r0, #17
 8004e20:	183b      	adds	r3, r7, r0
 8004e22:	2200      	movs	r2, #0
 8004e24:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e26:	4ba5      	ldr	r3, [pc, #660]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004e28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e2a:	2380      	movs	r3, #128	@ 0x80
 8004e2c:	055b      	lsls	r3, r3, #21
 8004e2e:	4013      	ands	r3, r2
 8004e30:	d110      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e32:	4ba2      	ldr	r3, [pc, #648]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004e34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e36:	4ba1      	ldr	r3, [pc, #644]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004e38:	2180      	movs	r1, #128	@ 0x80
 8004e3a:	0549      	lsls	r1, r1, #21
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004e40:	4b9e      	ldr	r3, [pc, #632]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004e42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e44:	2380      	movs	r3, #128	@ 0x80
 8004e46:	055b      	lsls	r3, r3, #21
 8004e48:	4013      	ands	r3, r2
 8004e4a:	60bb      	str	r3, [r7, #8]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e4e:	183b      	adds	r3, r7, r0
 8004e50:	2201      	movs	r2, #1
 8004e52:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e54:	4b9a      	ldr	r3, [pc, #616]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	4b99      	ldr	r3, [pc, #612]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004e5a:	2180      	movs	r1, #128	@ 0x80
 8004e5c:	0049      	lsls	r1, r1, #1
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e62:	f7fd facb 	bl	80023fc <HAL_GetTick>
 8004e66:	0003      	movs	r3, r0
 8004e68:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e6a:	e00b      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e6c:	f7fd fac6 	bl	80023fc <HAL_GetTick>
 8004e70:	0002      	movs	r2, r0
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d904      	bls.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004e7a:	2313      	movs	r3, #19
 8004e7c:	18fb      	adds	r3, r7, r3
 8004e7e:	2203      	movs	r2, #3
 8004e80:	701a      	strb	r2, [r3, #0]
        break;
 8004e82:	e005      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e84:	4b8e      	ldr	r3, [pc, #568]	@ (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	2380      	movs	r3, #128	@ 0x80
 8004e8a:	005b      	lsls	r3, r3, #1
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	d0ed      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004e90:	2313      	movs	r3, #19
 8004e92:	18fb      	adds	r3, r7, r3
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d154      	bne.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e9a:	4b88      	ldr	r3, [pc, #544]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004e9c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e9e:	23c0      	movs	r3, #192	@ 0xc0
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d019      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d014      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004eb6:	4b81      	ldr	r3, [pc, #516]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eba:	4a82      	ldr	r2, [pc, #520]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ec0:	4b7e      	ldr	r3, [pc, #504]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ec2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ec4:	4b7d      	ldr	r3, [pc, #500]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ec6:	2180      	movs	r1, #128	@ 0x80
 8004ec8:	0249      	lsls	r1, r1, #9
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ece:	4b7b      	ldr	r3, [pc, #492]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ed0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ed2:	4b7a      	ldr	r3, [pc, #488]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ed4:	497c      	ldr	r1, [pc, #496]	@ (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004ed6:	400a      	ands	r2, r1
 8004ed8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004eda:	4b78      	ldr	r3, [pc, #480]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004edc:	697a      	ldr	r2, [r7, #20]
 8004ede:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	d016      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ee8:	f7fd fa88 	bl	80023fc <HAL_GetTick>
 8004eec:	0003      	movs	r3, r0
 8004eee:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ef0:	e00c      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ef2:	f7fd fa83 	bl	80023fc <HAL_GetTick>
 8004ef6:	0002      	movs	r2, r0
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	4a73      	ldr	r2, [pc, #460]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d904      	bls.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004f02:	2313      	movs	r3, #19
 8004f04:	18fb      	adds	r3, r7, r3
 8004f06:	2203      	movs	r2, #3
 8004f08:	701a      	strb	r2, [r3, #0]
            break;
 8004f0a:	e004      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f0c:	4b6b      	ldr	r3, [pc, #428]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f10:	2202      	movs	r2, #2
 8004f12:	4013      	ands	r3, r2
 8004f14:	d0ed      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004f16:	2313      	movs	r3, #19
 8004f18:	18fb      	adds	r3, r7, r3
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10a      	bne.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f20:	4b66      	ldr	r3, [pc, #408]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f24:	4a67      	ldr	r2, [pc, #412]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004f26:	4013      	ands	r3, r2
 8004f28:	0019      	movs	r1, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f2e:	4b63      	ldr	r3, [pc, #396]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f30:	430a      	orrs	r2, r1
 8004f32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004f34:	e00c      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f36:	2312      	movs	r3, #18
 8004f38:	18fb      	adds	r3, r7, r3
 8004f3a:	2213      	movs	r2, #19
 8004f3c:	18ba      	adds	r2, r7, r2
 8004f3e:	7812      	ldrb	r2, [r2, #0]
 8004f40:	701a      	strb	r2, [r3, #0]
 8004f42:	e005      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f44:	2312      	movs	r3, #18
 8004f46:	18fb      	adds	r3, r7, r3
 8004f48:	2213      	movs	r2, #19
 8004f4a:	18ba      	adds	r2, r7, r2
 8004f4c:	7812      	ldrb	r2, [r2, #0]
 8004f4e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f50:	2311      	movs	r3, #17
 8004f52:	18fb      	adds	r3, r7, r3
 8004f54:	781b      	ldrb	r3, [r3, #0]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d105      	bne.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f5a:	4b58      	ldr	r3, [pc, #352]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f5e:	4b57      	ldr	r3, [pc, #348]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f60:	495b      	ldr	r1, [pc, #364]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004f62:	400a      	ands	r2, r1
 8004f64:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d009      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f70:	4b52      	ldr	r3, [pc, #328]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f74:	2203      	movs	r2, #3
 8004f76:	4393      	bics	r3, r2
 8004f78:	0019      	movs	r1, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	4b4f      	ldr	r3, [pc, #316]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f80:	430a      	orrs	r2, r1
 8004f82:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2210      	movs	r2, #16
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	d009      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f8e:	4b4b      	ldr	r3, [pc, #300]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f92:	4a50      	ldr	r2, [pc, #320]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004f94:	4013      	ands	r3, r2
 8004f96:	0019      	movs	r1, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689a      	ldr	r2, [r3, #8]
 8004f9c:	4b47      	ldr	r3, [pc, #284]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	2380      	movs	r3, #128	@ 0x80
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	4013      	ands	r3, r2
 8004fac:	d009      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fae:	4b43      	ldr	r3, [pc, #268]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb2:	4a49      	ldr	r2, [pc, #292]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	0019      	movs	r1, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	695a      	ldr	r2, [r3, #20]
 8004fbc:	4b3f      	ldr	r3, [pc, #252]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004fbe:	430a      	orrs	r2, r1
 8004fc0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	2380      	movs	r3, #128	@ 0x80
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	4013      	ands	r3, r2
 8004fcc:	d009      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004fce:	4b3b      	ldr	r3, [pc, #236]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd2:	4a42      	ldr	r2, [pc, #264]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	0019      	movs	r1, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	699a      	ldr	r2, [r3, #24]
 8004fdc:	4b37      	ldr	r3, [pc, #220]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	4013      	ands	r3, r2
 8004fea:	d009      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fec:	4b33      	ldr	r3, [pc, #204]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff0:	4a3b      	ldr	r2, [pc, #236]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	0019      	movs	r1, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	4b30      	ldr	r3, [pc, #192]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	2380      	movs	r3, #128	@ 0x80
 8005006:	01db      	lsls	r3, r3, #7
 8005008:	4013      	ands	r3, r2
 800500a:	d015      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800500c:	4b2b      	ldr	r3, [pc, #172]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800500e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	0899      	lsrs	r1, r3, #2
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	69da      	ldr	r2, [r3, #28]
 8005018:	4b28      	ldr	r3, [pc, #160]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800501a:	430a      	orrs	r2, r1
 800501c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69da      	ldr	r2, [r3, #28]
 8005022:	2380      	movs	r3, #128	@ 0x80
 8005024:	05db      	lsls	r3, r3, #23
 8005026:	429a      	cmp	r2, r3
 8005028:	d106      	bne.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800502a:	4b24      	ldr	r3, [pc, #144]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800502c:	68da      	ldr	r2, [r3, #12]
 800502e:	4b23      	ldr	r3, [pc, #140]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005030:	2180      	movs	r1, #128	@ 0x80
 8005032:	0249      	lsls	r1, r1, #9
 8005034:	430a      	orrs	r2, r1
 8005036:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	2380      	movs	r3, #128	@ 0x80
 800503e:	039b      	lsls	r3, r3, #14
 8005040:	4013      	ands	r3, r2
 8005042:	d016      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005044:	4b1d      	ldr	r3, [pc, #116]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005048:	4a26      	ldr	r2, [pc, #152]	@ (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800504a:	4013      	ands	r3, r2
 800504c:	0019      	movs	r1, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a1a      	ldr	r2, [r3, #32]
 8005052:	4b1a      	ldr	r3, [pc, #104]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005054:	430a      	orrs	r2, r1
 8005056:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a1a      	ldr	r2, [r3, #32]
 800505c:	2380      	movs	r3, #128	@ 0x80
 800505e:	03db      	lsls	r3, r3, #15
 8005060:	429a      	cmp	r2, r3
 8005062:	d106      	bne.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005064:	4b15      	ldr	r3, [pc, #84]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005066:	68da      	ldr	r2, [r3, #12]
 8005068:	4b14      	ldr	r3, [pc, #80]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800506a:	2180      	movs	r1, #128	@ 0x80
 800506c:	0449      	lsls	r1, r1, #17
 800506e:	430a      	orrs	r2, r1
 8005070:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	2380      	movs	r3, #128	@ 0x80
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	4013      	ands	r3, r2
 800507c:	d016      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800507e:	4b0f      	ldr	r3, [pc, #60]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005082:	4a19      	ldr	r2, [pc, #100]	@ (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005084:	4013      	ands	r3, r2
 8005086:	0019      	movs	r1, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	691a      	ldr	r2, [r3, #16]
 800508c:	4b0b      	ldr	r3, [pc, #44]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800508e:	430a      	orrs	r2, r1
 8005090:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691a      	ldr	r2, [r3, #16]
 8005096:	2380      	movs	r3, #128	@ 0x80
 8005098:	01db      	lsls	r3, r3, #7
 800509a:	429a      	cmp	r2, r3
 800509c:	d106      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800509e:	4b07      	ldr	r3, [pc, #28]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80050a0:	68da      	ldr	r2, [r3, #12]
 80050a2:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80050a4:	2180      	movs	r1, #128	@ 0x80
 80050a6:	0249      	lsls	r1, r1, #9
 80050a8:	430a      	orrs	r2, r1
 80050aa:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80050ac:	2312      	movs	r3, #18
 80050ae:	18fb      	adds	r3, r7, r3
 80050b0:	781b      	ldrb	r3, [r3, #0]
}
 80050b2:	0018      	movs	r0, r3
 80050b4:	46bd      	mov	sp, r7
 80050b6:	b006      	add	sp, #24
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	46c0      	nop			@ (mov r8, r8)
 80050bc:	40021000 	.word	0x40021000
 80050c0:	40007000 	.word	0x40007000
 80050c4:	fffffcff 	.word	0xfffffcff
 80050c8:	fffeffff 	.word	0xfffeffff
 80050cc:	00001388 	.word	0x00001388
 80050d0:	efffffff 	.word	0xefffffff
 80050d4:	fffff3ff 	.word	0xfffff3ff
 80050d8:	fff3ffff 	.word	0xfff3ffff
 80050dc:	ffcfffff 	.word	0xffcfffff
 80050e0:	ffffcfff 	.word	0xffffcfff
 80050e4:	ffbfffff 	.word	0xffbfffff
 80050e8:	ffff3fff 	.word	0xffff3fff

080050ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d101      	bne.n	80050fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e04a      	b.n	8005194 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	223d      	movs	r2, #61	@ 0x3d
 8005102:	5c9b      	ldrb	r3, [r3, r2]
 8005104:	b2db      	uxtb	r3, r3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d107      	bne.n	800511a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	223c      	movs	r2, #60	@ 0x3c
 800510e:	2100      	movs	r1, #0
 8005110:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	0018      	movs	r0, r3
 8005116:	f000 f841 	bl	800519c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	223d      	movs	r2, #61	@ 0x3d
 800511e:	2102      	movs	r1, #2
 8005120:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	3304      	adds	r3, #4
 800512a:	0019      	movs	r1, r3
 800512c:	0010      	movs	r0, r2
 800512e:	f000 f9b9 	bl	80054a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2248      	movs	r2, #72	@ 0x48
 8005136:	2101      	movs	r1, #1
 8005138:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	223e      	movs	r2, #62	@ 0x3e
 800513e:	2101      	movs	r1, #1
 8005140:	5499      	strb	r1, [r3, r2]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	223f      	movs	r2, #63	@ 0x3f
 8005146:	2101      	movs	r1, #1
 8005148:	5499      	strb	r1, [r3, r2]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2240      	movs	r2, #64	@ 0x40
 800514e:	2101      	movs	r1, #1
 8005150:	5499      	strb	r1, [r3, r2]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2241      	movs	r2, #65	@ 0x41
 8005156:	2101      	movs	r1, #1
 8005158:	5499      	strb	r1, [r3, r2]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2242      	movs	r2, #66	@ 0x42
 800515e:	2101      	movs	r1, #1
 8005160:	5499      	strb	r1, [r3, r2]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2243      	movs	r2, #67	@ 0x43
 8005166:	2101      	movs	r1, #1
 8005168:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2244      	movs	r2, #68	@ 0x44
 800516e:	2101      	movs	r1, #1
 8005170:	5499      	strb	r1, [r3, r2]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2245      	movs	r2, #69	@ 0x45
 8005176:	2101      	movs	r1, #1
 8005178:	5499      	strb	r1, [r3, r2]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2246      	movs	r2, #70	@ 0x46
 800517e:	2101      	movs	r1, #1
 8005180:	5499      	strb	r1, [r3, r2]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2247      	movs	r2, #71	@ 0x47
 8005186:	2101      	movs	r1, #1
 8005188:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	223d      	movs	r2, #61	@ 0x3d
 800518e:	2101      	movs	r1, #1
 8005190:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005192:	2300      	movs	r3, #0
}
 8005194:	0018      	movs	r0, r3
 8005196:	46bd      	mov	sp, r7
 8005198:	b002      	add	sp, #8
 800519a:	bd80      	pop	{r7, pc}

0800519c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80051a4:	46c0      	nop			@ (mov r8, r8)
 80051a6:	46bd      	mov	sp, r7
 80051a8:	b002      	add	sp, #8
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	223d      	movs	r2, #61	@ 0x3d
 80051b8:	5c9b      	ldrb	r3, [r3, r2]
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d001      	beq.n	80051c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e03d      	b.n	8005240 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	223d      	movs	r2, #61	@ 0x3d
 80051c8:	2102      	movs	r1, #2
 80051ca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2101      	movs	r1, #1
 80051d8:	430a      	orrs	r2, r1
 80051da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a19      	ldr	r2, [pc, #100]	@ (8005248 <HAL_TIM_Base_Start_IT+0x9c>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d00a      	beq.n	80051fc <HAL_TIM_Base_Start_IT+0x50>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	2380      	movs	r3, #128	@ 0x80
 80051ec:	05db      	lsls	r3, r3, #23
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d004      	beq.n	80051fc <HAL_TIM_Base_Start_IT+0x50>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a15      	ldr	r2, [pc, #84]	@ (800524c <HAL_TIM_Base_Start_IT+0xa0>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d116      	bne.n	800522a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	4a13      	ldr	r2, [pc, #76]	@ (8005250 <HAL_TIM_Base_Start_IT+0xa4>)
 8005204:	4013      	ands	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2b06      	cmp	r3, #6
 800520c:	d016      	beq.n	800523c <HAL_TIM_Base_Start_IT+0x90>
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	2380      	movs	r3, #128	@ 0x80
 8005212:	025b      	lsls	r3, r3, #9
 8005214:	429a      	cmp	r2, r3
 8005216:	d011      	beq.n	800523c <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2101      	movs	r1, #1
 8005224:	430a      	orrs	r2, r1
 8005226:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005228:	e008      	b.n	800523c <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2101      	movs	r1, #1
 8005236:	430a      	orrs	r2, r1
 8005238:	601a      	str	r2, [r3, #0]
 800523a:	e000      	b.n	800523e <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800523c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	0018      	movs	r0, r3
 8005242:	46bd      	mov	sp, r7
 8005244:	b004      	add	sp, #16
 8005246:	bd80      	pop	{r7, pc}
 8005248:	40012c00 	.word	0x40012c00
 800524c:	40000400 	.word	0x40000400
 8005250:	00010007 	.word	0x00010007

08005254 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2202      	movs	r2, #2
 8005270:	4013      	ands	r3, r2
 8005272:	d021      	beq.n	80052b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2202      	movs	r2, #2
 8005278:	4013      	ands	r3, r2
 800527a:	d01d      	beq.n	80052b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2203      	movs	r2, #3
 8005282:	4252      	negs	r2, r2
 8005284:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	2203      	movs	r2, #3
 8005294:	4013      	ands	r3, r2
 8005296:	d004      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	0018      	movs	r0, r3
 800529c:	f000 f8ea 	bl	8005474 <HAL_TIM_IC_CaptureCallback>
 80052a0:	e007      	b.n	80052b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	0018      	movs	r0, r3
 80052a6:	f000 f8dd 	bl	8005464 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	0018      	movs	r0, r3
 80052ae:	f000 f8e9 	bl	8005484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	2204      	movs	r2, #4
 80052bc:	4013      	ands	r3, r2
 80052be:	d022      	beq.n	8005306 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2204      	movs	r2, #4
 80052c4:	4013      	ands	r3, r2
 80052c6:	d01e      	beq.n	8005306 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2205      	movs	r2, #5
 80052ce:	4252      	negs	r2, r2
 80052d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2202      	movs	r2, #2
 80052d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	699a      	ldr	r2, [r3, #24]
 80052de:	23c0      	movs	r3, #192	@ 0xc0
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	4013      	ands	r3, r2
 80052e4:	d004      	beq.n	80052f0 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	0018      	movs	r0, r3
 80052ea:	f000 f8c3 	bl	8005474 <HAL_TIM_IC_CaptureCallback>
 80052ee:	e007      	b.n	8005300 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	0018      	movs	r0, r3
 80052f4:	f000 f8b6 	bl	8005464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	0018      	movs	r0, r3
 80052fc:	f000 f8c2 	bl	8005484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	2208      	movs	r2, #8
 800530a:	4013      	ands	r3, r2
 800530c:	d021      	beq.n	8005352 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2208      	movs	r2, #8
 8005312:	4013      	ands	r3, r2
 8005314:	d01d      	beq.n	8005352 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2209      	movs	r2, #9
 800531c:	4252      	negs	r2, r2
 800531e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2204      	movs	r2, #4
 8005324:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69db      	ldr	r3, [r3, #28]
 800532c:	2203      	movs	r2, #3
 800532e:	4013      	ands	r3, r2
 8005330:	d004      	beq.n	800533c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	0018      	movs	r0, r3
 8005336:	f000 f89d 	bl	8005474 <HAL_TIM_IC_CaptureCallback>
 800533a:	e007      	b.n	800534c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	0018      	movs	r0, r3
 8005340:	f000 f890 	bl	8005464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	0018      	movs	r0, r3
 8005348:	f000 f89c 	bl	8005484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2210      	movs	r2, #16
 8005356:	4013      	ands	r3, r2
 8005358:	d022      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2210      	movs	r2, #16
 800535e:	4013      	ands	r3, r2
 8005360:	d01e      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2211      	movs	r2, #17
 8005368:	4252      	negs	r2, r2
 800536a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2208      	movs	r2, #8
 8005370:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	69da      	ldr	r2, [r3, #28]
 8005378:	23c0      	movs	r3, #192	@ 0xc0
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4013      	ands	r3, r2
 800537e:	d004      	beq.n	800538a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	0018      	movs	r0, r3
 8005384:	f000 f876 	bl	8005474 <HAL_TIM_IC_CaptureCallback>
 8005388:	e007      	b.n	800539a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	0018      	movs	r0, r3
 800538e:	f000 f869 	bl	8005464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	0018      	movs	r0, r3
 8005396:	f000 f875 	bl	8005484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2201      	movs	r2, #1
 80053a4:	4013      	ands	r3, r2
 80053a6:	d00c      	beq.n	80053c2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2201      	movs	r2, #1
 80053ac:	4013      	ands	r3, r2
 80053ae:	d008      	beq.n	80053c2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2202      	movs	r2, #2
 80053b6:	4252      	negs	r2, r2
 80053b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	0018      	movs	r0, r3
 80053be:	f7fc fd4d 	bl	8001e5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2280      	movs	r2, #128	@ 0x80
 80053c6:	4013      	ands	r3, r2
 80053c8:	d104      	bne.n	80053d4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80053ca:	68ba      	ldr	r2, [r7, #8]
 80053cc:	2380      	movs	r3, #128	@ 0x80
 80053ce:	019b      	lsls	r3, r3, #6
 80053d0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053d2:	d00b      	beq.n	80053ec <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2280      	movs	r2, #128	@ 0x80
 80053d8:	4013      	ands	r3, r2
 80053da:	d007      	beq.n	80053ec <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a1e      	ldr	r2, [pc, #120]	@ (800545c <HAL_TIM_IRQHandler+0x208>)
 80053e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	0018      	movs	r0, r3
 80053e8:	f000 f8e8 	bl	80055bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80053ec:	68ba      	ldr	r2, [r7, #8]
 80053ee:	2380      	movs	r3, #128	@ 0x80
 80053f0:	005b      	lsls	r3, r3, #1
 80053f2:	4013      	ands	r3, r2
 80053f4:	d00b      	beq.n	800540e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2280      	movs	r2, #128	@ 0x80
 80053fa:	4013      	ands	r3, r2
 80053fc:	d007      	beq.n	800540e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a17      	ldr	r2, [pc, #92]	@ (8005460 <HAL_TIM_IRQHandler+0x20c>)
 8005404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	0018      	movs	r0, r3
 800540a:	f000 f8df 	bl	80055cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	2240      	movs	r2, #64	@ 0x40
 8005412:	4013      	ands	r3, r2
 8005414:	d00c      	beq.n	8005430 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2240      	movs	r2, #64	@ 0x40
 800541a:	4013      	ands	r3, r2
 800541c:	d008      	beq.n	8005430 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2241      	movs	r2, #65	@ 0x41
 8005424:	4252      	negs	r2, r2
 8005426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	0018      	movs	r0, r3
 800542c:	f000 f832 	bl	8005494 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	2220      	movs	r2, #32
 8005434:	4013      	ands	r3, r2
 8005436:	d00c      	beq.n	8005452 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2220      	movs	r2, #32
 800543c:	4013      	ands	r3, r2
 800543e:	d008      	beq.n	8005452 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2221      	movs	r2, #33	@ 0x21
 8005446:	4252      	negs	r2, r2
 8005448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	0018      	movs	r0, r3
 800544e:	f000 f8ad 	bl	80055ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005452:	46c0      	nop			@ (mov r8, r8)
 8005454:	46bd      	mov	sp, r7
 8005456:	b004      	add	sp, #16
 8005458:	bd80      	pop	{r7, pc}
 800545a:	46c0      	nop			@ (mov r8, r8)
 800545c:	ffffdf7f 	.word	0xffffdf7f
 8005460:	fffffeff 	.word	0xfffffeff

08005464 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800546c:	46c0      	nop			@ (mov r8, r8)
 800546e:	46bd      	mov	sp, r7
 8005470:	b002      	add	sp, #8
 8005472:	bd80      	pop	{r7, pc}

08005474 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800547c:	46c0      	nop			@ (mov r8, r8)
 800547e:	46bd      	mov	sp, r7
 8005480:	b002      	add	sp, #8
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800548c:	46c0      	nop			@ (mov r8, r8)
 800548e:	46bd      	mov	sp, r7
 8005490:	b002      	add	sp, #8
 8005492:	bd80      	pop	{r7, pc}

08005494 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800549c:	46c0      	nop			@ (mov r8, r8)
 800549e:	46bd      	mov	sp, r7
 80054a0:	b002      	add	sp, #8
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a37      	ldr	r2, [pc, #220]	@ (8005594 <TIM_Base_SetConfig+0xf0>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d008      	beq.n	80054ce <TIM_Base_SetConfig+0x2a>
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	2380      	movs	r3, #128	@ 0x80
 80054c0:	05db      	lsls	r3, r3, #23
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d003      	beq.n	80054ce <TIM_Base_SetConfig+0x2a>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a33      	ldr	r2, [pc, #204]	@ (8005598 <TIM_Base_SetConfig+0xf4>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d108      	bne.n	80054e0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2270      	movs	r2, #112	@ 0x70
 80054d2:	4393      	bics	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	4313      	orrs	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a2c      	ldr	r2, [pc, #176]	@ (8005594 <TIM_Base_SetConfig+0xf0>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d014      	beq.n	8005512 <TIM_Base_SetConfig+0x6e>
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	2380      	movs	r3, #128	@ 0x80
 80054ec:	05db      	lsls	r3, r3, #23
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d00f      	beq.n	8005512 <TIM_Base_SetConfig+0x6e>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a28      	ldr	r2, [pc, #160]	@ (8005598 <TIM_Base_SetConfig+0xf4>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d00b      	beq.n	8005512 <TIM_Base_SetConfig+0x6e>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a27      	ldr	r2, [pc, #156]	@ (800559c <TIM_Base_SetConfig+0xf8>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d007      	beq.n	8005512 <TIM_Base_SetConfig+0x6e>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a26      	ldr	r2, [pc, #152]	@ (80055a0 <TIM_Base_SetConfig+0xfc>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d003      	beq.n	8005512 <TIM_Base_SetConfig+0x6e>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a25      	ldr	r2, [pc, #148]	@ (80055a4 <TIM_Base_SetConfig+0x100>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d108      	bne.n	8005524 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	4a24      	ldr	r2, [pc, #144]	@ (80055a8 <TIM_Base_SetConfig+0x104>)
 8005516:	4013      	ands	r3, r2
 8005518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	4313      	orrs	r3, r2
 8005522:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2280      	movs	r2, #128	@ 0x80
 8005528:	4393      	bics	r3, r2
 800552a:	001a      	movs	r2, r3
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	4313      	orrs	r3, r2
 8005532:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	689a      	ldr	r2, [r3, #8]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a11      	ldr	r2, [pc, #68]	@ (8005594 <TIM_Base_SetConfig+0xf0>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d007      	beq.n	8005562 <TIM_Base_SetConfig+0xbe>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a12      	ldr	r2, [pc, #72]	@ (80055a0 <TIM_Base_SetConfig+0xfc>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d003      	beq.n	8005562 <TIM_Base_SetConfig+0xbe>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a11      	ldr	r2, [pc, #68]	@ (80055a4 <TIM_Base_SetConfig+0x100>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d103      	bne.n	800556a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	691a      	ldr	r2, [r3, #16]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2201      	movs	r2, #1
 800556e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	2201      	movs	r2, #1
 8005576:	4013      	ands	r3, r2
 8005578:	2b01      	cmp	r3, #1
 800557a:	d106      	bne.n	800558a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	2201      	movs	r2, #1
 8005582:	4393      	bics	r3, r2
 8005584:	001a      	movs	r2, r3
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	611a      	str	r2, [r3, #16]
  }
}
 800558a:	46c0      	nop			@ (mov r8, r8)
 800558c:	46bd      	mov	sp, r7
 800558e:	b004      	add	sp, #16
 8005590:	bd80      	pop	{r7, pc}
 8005592:	46c0      	nop			@ (mov r8, r8)
 8005594:	40012c00 	.word	0x40012c00
 8005598:	40000400 	.word	0x40000400
 800559c:	40002000 	.word	0x40002000
 80055a0:	40014400 	.word	0x40014400
 80055a4:	40014800 	.word	0x40014800
 80055a8:	fffffcff 	.word	0xfffffcff

080055ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055b4:	46c0      	nop			@ (mov r8, r8)
 80055b6:	46bd      	mov	sp, r7
 80055b8:	b002      	add	sp, #8
 80055ba:	bd80      	pop	{r7, pc}

080055bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055c4:	46c0      	nop			@ (mov r8, r8)
 80055c6:	46bd      	mov	sp, r7
 80055c8:	b002      	add	sp, #8
 80055ca:	bd80      	pop	{r7, pc}

080055cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80055d4:	46c0      	nop			@ (mov r8, r8)
 80055d6:	46bd      	mov	sp, r7
 80055d8:	b002      	add	sp, #8
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d101      	bne.n	80055ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e046      	b.n	800567c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2288      	movs	r2, #136	@ 0x88
 80055f2:	589b      	ldr	r3, [r3, r2]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d107      	bne.n	8005608 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2284      	movs	r2, #132	@ 0x84
 80055fc:	2100      	movs	r1, #0
 80055fe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	0018      	movs	r0, r3
 8005604:	f7fc fd4e 	bl	80020a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2288      	movs	r2, #136	@ 0x88
 800560c:	2124      	movs	r1, #36	@ 0x24
 800560e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2101      	movs	r1, #1
 800561c:	438a      	bics	r2, r1
 800561e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005624:	2b00      	cmp	r3, #0
 8005626:	d003      	beq.n	8005630 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	0018      	movs	r0, r3
 800562c:	f000 fef0 	bl	8006410 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	0018      	movs	r0, r3
 8005634:	f000 fc74 	bl	8005f20 <UART_SetConfig>
 8005638:	0003      	movs	r3, r0
 800563a:	2b01      	cmp	r3, #1
 800563c:	d101      	bne.n	8005642 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e01c      	b.n	800567c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	685a      	ldr	r2, [r3, #4]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	490d      	ldr	r1, [pc, #52]	@ (8005684 <HAL_UART_Init+0xa8>)
 800564e:	400a      	ands	r2, r1
 8005650:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689a      	ldr	r2, [r3, #8]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	212a      	movs	r1, #42	@ 0x2a
 800565e:	438a      	bics	r2, r1
 8005660:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2101      	movs	r1, #1
 800566e:	430a      	orrs	r2, r1
 8005670:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	0018      	movs	r0, r3
 8005676:	f000 ff7f 	bl	8006578 <UART_CheckIdleState>
 800567a:	0003      	movs	r3, r0
}
 800567c:	0018      	movs	r0, r3
 800567e:	46bd      	mov	sp, r7
 8005680:	b002      	add	sp, #8
 8005682:	bd80      	pop	{r7, pc}
 8005684:	ffffb7ff 	.word	0xffffb7ff

08005688 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08a      	sub	sp, #40	@ 0x28
 800568c:	af02      	add	r7, sp, #8
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	603b      	str	r3, [r7, #0]
 8005694:	1dbb      	adds	r3, r7, #6
 8005696:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2288      	movs	r2, #136	@ 0x88
 800569c:	589b      	ldr	r3, [r3, r2]
 800569e:	2b20      	cmp	r3, #32
 80056a0:	d000      	beq.n	80056a4 <HAL_UART_Transmit+0x1c>
 80056a2:	e090      	b.n	80057c6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <HAL_UART_Transmit+0x2a>
 80056aa:	1dbb      	adds	r3, r7, #6
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e088      	b.n	80057c8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	689a      	ldr	r2, [r3, #8]
 80056ba:	2380      	movs	r3, #128	@ 0x80
 80056bc:	015b      	lsls	r3, r3, #5
 80056be:	429a      	cmp	r2, r3
 80056c0:	d109      	bne.n	80056d6 <HAL_UART_Transmit+0x4e>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d105      	bne.n	80056d6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2201      	movs	r2, #1
 80056ce:	4013      	ands	r3, r2
 80056d0:	d001      	beq.n	80056d6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e078      	b.n	80057c8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2290      	movs	r2, #144	@ 0x90
 80056da:	2100      	movs	r1, #0
 80056dc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2288      	movs	r2, #136	@ 0x88
 80056e2:	2121      	movs	r1, #33	@ 0x21
 80056e4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056e6:	f7fc fe89 	bl	80023fc <HAL_GetTick>
 80056ea:	0003      	movs	r3, r0
 80056ec:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	1dba      	adds	r2, r7, #6
 80056f2:	2154      	movs	r1, #84	@ 0x54
 80056f4:	8812      	ldrh	r2, [r2, #0]
 80056f6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	1dba      	adds	r2, r7, #6
 80056fc:	2156      	movs	r1, #86	@ 0x56
 80056fe:	8812      	ldrh	r2, [r2, #0]
 8005700:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	689a      	ldr	r2, [r3, #8]
 8005706:	2380      	movs	r3, #128	@ 0x80
 8005708:	015b      	lsls	r3, r3, #5
 800570a:	429a      	cmp	r2, r3
 800570c:	d108      	bne.n	8005720 <HAL_UART_Transmit+0x98>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d104      	bne.n	8005720 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005716:	2300      	movs	r3, #0
 8005718:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	61bb      	str	r3, [r7, #24]
 800571e:	e003      	b.n	8005728 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005724:	2300      	movs	r3, #0
 8005726:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005728:	e030      	b.n	800578c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	0013      	movs	r3, r2
 8005734:	2200      	movs	r2, #0
 8005736:	2180      	movs	r1, #128	@ 0x80
 8005738:	f000 ffc8 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 800573c:	1e03      	subs	r3, r0, #0
 800573e:	d005      	beq.n	800574c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2288      	movs	r2, #136	@ 0x88
 8005744:	2120      	movs	r1, #32
 8005746:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e03d      	b.n	80057c8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10b      	bne.n	800576a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	881b      	ldrh	r3, [r3, #0]
 8005756:	001a      	movs	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	05d2      	lsls	r2, r2, #23
 800575e:	0dd2      	lsrs	r2, r2, #23
 8005760:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	3302      	adds	r3, #2
 8005766:	61bb      	str	r3, [r7, #24]
 8005768:	e007      	b.n	800577a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	781a      	ldrb	r2, [r3, #0]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	3301      	adds	r3, #1
 8005778:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2256      	movs	r2, #86	@ 0x56
 800577e:	5a9b      	ldrh	r3, [r3, r2]
 8005780:	b29b      	uxth	r3, r3
 8005782:	3b01      	subs	r3, #1
 8005784:	b299      	uxth	r1, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2256      	movs	r2, #86	@ 0x56
 800578a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2256      	movs	r2, #86	@ 0x56
 8005790:	5a9b      	ldrh	r3, [r3, r2]
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1c8      	bne.n	800572a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005798:	697a      	ldr	r2, [r7, #20]
 800579a:	68f8      	ldr	r0, [r7, #12]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	9300      	str	r3, [sp, #0]
 80057a0:	0013      	movs	r3, r2
 80057a2:	2200      	movs	r2, #0
 80057a4:	2140      	movs	r1, #64	@ 0x40
 80057a6:	f000 ff91 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 80057aa:	1e03      	subs	r3, r0, #0
 80057ac:	d005      	beq.n	80057ba <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2288      	movs	r2, #136	@ 0x88
 80057b2:	2120      	movs	r1, #32
 80057b4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e006      	b.n	80057c8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2288      	movs	r2, #136	@ 0x88
 80057be:	2120      	movs	r1, #32
 80057c0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80057c2:	2300      	movs	r3, #0
 80057c4:	e000      	b.n	80057c8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80057c6:	2302      	movs	r3, #2
  }
}
 80057c8:	0018      	movs	r0, r3
 80057ca:	46bd      	mov	sp, r7
 80057cc:	b008      	add	sp, #32
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b088      	sub	sp, #32
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	1dbb      	adds	r3, r7, #6
 80057dc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	228c      	movs	r2, #140	@ 0x8c
 80057e2:	589b      	ldr	r3, [r3, r2]
 80057e4:	2b20      	cmp	r3, #32
 80057e6:	d14a      	bne.n	800587e <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d003      	beq.n	80057f6 <HAL_UART_Receive_DMA+0x26>
 80057ee:	1dbb      	adds	r3, r7, #6
 80057f0:	881b      	ldrh	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e042      	b.n	8005880 <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	689a      	ldr	r2, [r3, #8]
 80057fe:	2380      	movs	r3, #128	@ 0x80
 8005800:	015b      	lsls	r3, r3, #5
 8005802:	429a      	cmp	r2, r3
 8005804:	d109      	bne.n	800581a <HAL_UART_Receive_DMA+0x4a>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d105      	bne.n	800581a <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	2201      	movs	r2, #1
 8005812:	4013      	ands	r3, r2
 8005814:	d001      	beq.n	800581a <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e032      	b.n	8005880 <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a18      	ldr	r2, [pc, #96]	@ (8005888 <HAL_UART_Receive_DMA+0xb8>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d020      	beq.n	800586c <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	685a      	ldr	r2, [r3, #4]
 8005830:	2380      	movs	r3, #128	@ 0x80
 8005832:	041b      	lsls	r3, r3, #16
 8005834:	4013      	ands	r3, r2
 8005836:	d019      	beq.n	800586c <HAL_UART_Receive_DMA+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005838:	f3ef 8310 	mrs	r3, PRIMASK
 800583c:	613b      	str	r3, [r7, #16]
  return(result);
 800583e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005840:	61fb      	str	r3, [r7, #28]
 8005842:	2301      	movs	r3, #1
 8005844:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f383 8810 	msr	PRIMASK, r3
}
 800584c:	46c0      	nop			@ (mov r8, r8)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2180      	movs	r1, #128	@ 0x80
 800585a:	04c9      	lsls	r1, r1, #19
 800585c:	430a      	orrs	r2, r1
 800585e:	601a      	str	r2, [r3, #0]
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	f383 8810 	msr	PRIMASK, r3
}
 800586a:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800586c:	1dbb      	adds	r3, r7, #6
 800586e:	881a      	ldrh	r2, [r3, #0]
 8005870:	68b9      	ldr	r1, [r7, #8]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	0018      	movs	r0, r3
 8005876:	f000 ff99 	bl	80067ac <UART_Start_Receive_DMA>
 800587a:	0003      	movs	r3, r0
 800587c:	e000      	b.n	8005880 <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800587e:	2302      	movs	r3, #2
  }
}
 8005880:	0018      	movs	r0, r3
 8005882:	46bd      	mov	sp, r7
 8005884:	b008      	add	sp, #32
 8005886:	bd80      	pop	{r7, pc}
 8005888:	40008000 	.word	0x40008000

0800588c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800588c:	b5b0      	push	{r4, r5, r7, lr}
 800588e:	b0aa      	sub	sp, #168	@ 0xa8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	69db      	ldr	r3, [r3, #28]
 800589a:	22a4      	movs	r2, #164	@ 0xa4
 800589c:	18b9      	adds	r1, r7, r2
 800589e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	20a0      	movs	r0, #160	@ 0xa0
 80058a8:	1839      	adds	r1, r7, r0
 80058aa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	249c      	movs	r4, #156	@ 0x9c
 80058b4:	1939      	adds	r1, r7, r4
 80058b6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80058b8:	0011      	movs	r1, r2
 80058ba:	18bb      	adds	r3, r7, r2
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4aa2      	ldr	r2, [pc, #648]	@ (8005b48 <HAL_UART_IRQHandler+0x2bc>)
 80058c0:	4013      	ands	r3, r2
 80058c2:	2298      	movs	r2, #152	@ 0x98
 80058c4:	18bd      	adds	r5, r7, r2
 80058c6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80058c8:	18bb      	adds	r3, r7, r2
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d11a      	bne.n	8005906 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80058d0:	187b      	adds	r3, r7, r1
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2220      	movs	r2, #32
 80058d6:	4013      	ands	r3, r2
 80058d8:	d015      	beq.n	8005906 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80058da:	183b      	adds	r3, r7, r0
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2220      	movs	r2, #32
 80058e0:	4013      	ands	r3, r2
 80058e2:	d105      	bne.n	80058f0 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80058e4:	193b      	adds	r3, r7, r4
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	2380      	movs	r3, #128	@ 0x80
 80058ea:	055b      	lsls	r3, r3, #21
 80058ec:	4013      	ands	r3, r2
 80058ee:	d00a      	beq.n	8005906 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d100      	bne.n	80058fa <HAL_UART_IRQHandler+0x6e>
 80058f8:	e2dc      	b.n	8005eb4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	0010      	movs	r0, r2
 8005902:	4798      	blx	r3
      }
      return;
 8005904:	e2d6      	b.n	8005eb4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005906:	2398      	movs	r3, #152	@ 0x98
 8005908:	18fb      	adds	r3, r7, r3
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d100      	bne.n	8005912 <HAL_UART_IRQHandler+0x86>
 8005910:	e122      	b.n	8005b58 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005912:	239c      	movs	r3, #156	@ 0x9c
 8005914:	18fb      	adds	r3, r7, r3
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a8c      	ldr	r2, [pc, #560]	@ (8005b4c <HAL_UART_IRQHandler+0x2c0>)
 800591a:	4013      	ands	r3, r2
 800591c:	d106      	bne.n	800592c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800591e:	23a0      	movs	r3, #160	@ 0xa0
 8005920:	18fb      	adds	r3, r7, r3
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a8a      	ldr	r2, [pc, #552]	@ (8005b50 <HAL_UART_IRQHandler+0x2c4>)
 8005926:	4013      	ands	r3, r2
 8005928:	d100      	bne.n	800592c <HAL_UART_IRQHandler+0xa0>
 800592a:	e115      	b.n	8005b58 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800592c:	23a4      	movs	r3, #164	@ 0xa4
 800592e:	18fb      	adds	r3, r7, r3
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2201      	movs	r2, #1
 8005934:	4013      	ands	r3, r2
 8005936:	d012      	beq.n	800595e <HAL_UART_IRQHandler+0xd2>
 8005938:	23a0      	movs	r3, #160	@ 0xa0
 800593a:	18fb      	adds	r3, r7, r3
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	2380      	movs	r3, #128	@ 0x80
 8005940:	005b      	lsls	r3, r3, #1
 8005942:	4013      	ands	r3, r2
 8005944:	d00b      	beq.n	800595e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2201      	movs	r2, #1
 800594c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2290      	movs	r2, #144	@ 0x90
 8005952:	589b      	ldr	r3, [r3, r2]
 8005954:	2201      	movs	r2, #1
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2190      	movs	r1, #144	@ 0x90
 800595c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800595e:	23a4      	movs	r3, #164	@ 0xa4
 8005960:	18fb      	adds	r3, r7, r3
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2202      	movs	r2, #2
 8005966:	4013      	ands	r3, r2
 8005968:	d011      	beq.n	800598e <HAL_UART_IRQHandler+0x102>
 800596a:	239c      	movs	r3, #156	@ 0x9c
 800596c:	18fb      	adds	r3, r7, r3
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2201      	movs	r2, #1
 8005972:	4013      	ands	r3, r2
 8005974:	d00b      	beq.n	800598e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2202      	movs	r2, #2
 800597c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2290      	movs	r2, #144	@ 0x90
 8005982:	589b      	ldr	r3, [r3, r2]
 8005984:	2204      	movs	r2, #4
 8005986:	431a      	orrs	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2190      	movs	r1, #144	@ 0x90
 800598c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800598e:	23a4      	movs	r3, #164	@ 0xa4
 8005990:	18fb      	adds	r3, r7, r3
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2204      	movs	r2, #4
 8005996:	4013      	ands	r3, r2
 8005998:	d011      	beq.n	80059be <HAL_UART_IRQHandler+0x132>
 800599a:	239c      	movs	r3, #156	@ 0x9c
 800599c:	18fb      	adds	r3, r7, r3
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2201      	movs	r2, #1
 80059a2:	4013      	ands	r3, r2
 80059a4:	d00b      	beq.n	80059be <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2204      	movs	r2, #4
 80059ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2290      	movs	r2, #144	@ 0x90
 80059b2:	589b      	ldr	r3, [r3, r2]
 80059b4:	2202      	movs	r2, #2
 80059b6:	431a      	orrs	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2190      	movs	r1, #144	@ 0x90
 80059bc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80059be:	23a4      	movs	r3, #164	@ 0xa4
 80059c0:	18fb      	adds	r3, r7, r3
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2208      	movs	r2, #8
 80059c6:	4013      	ands	r3, r2
 80059c8:	d017      	beq.n	80059fa <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80059ca:	23a0      	movs	r3, #160	@ 0xa0
 80059cc:	18fb      	adds	r3, r7, r3
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2220      	movs	r2, #32
 80059d2:	4013      	ands	r3, r2
 80059d4:	d105      	bne.n	80059e2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80059d6:	239c      	movs	r3, #156	@ 0x9c
 80059d8:	18fb      	adds	r3, r7, r3
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a5b      	ldr	r2, [pc, #364]	@ (8005b4c <HAL_UART_IRQHandler+0x2c0>)
 80059de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80059e0:	d00b      	beq.n	80059fa <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2208      	movs	r2, #8
 80059e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2290      	movs	r2, #144	@ 0x90
 80059ee:	589b      	ldr	r3, [r3, r2]
 80059f0:	2208      	movs	r2, #8
 80059f2:	431a      	orrs	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2190      	movs	r1, #144	@ 0x90
 80059f8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80059fa:	23a4      	movs	r3, #164	@ 0xa4
 80059fc:	18fb      	adds	r3, r7, r3
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	2380      	movs	r3, #128	@ 0x80
 8005a02:	011b      	lsls	r3, r3, #4
 8005a04:	4013      	ands	r3, r2
 8005a06:	d013      	beq.n	8005a30 <HAL_UART_IRQHandler+0x1a4>
 8005a08:	23a0      	movs	r3, #160	@ 0xa0
 8005a0a:	18fb      	adds	r3, r7, r3
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	2380      	movs	r3, #128	@ 0x80
 8005a10:	04db      	lsls	r3, r3, #19
 8005a12:	4013      	ands	r3, r2
 8005a14:	d00c      	beq.n	8005a30 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2280      	movs	r2, #128	@ 0x80
 8005a1c:	0112      	lsls	r2, r2, #4
 8005a1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2290      	movs	r2, #144	@ 0x90
 8005a24:	589b      	ldr	r3, [r3, r2]
 8005a26:	2220      	movs	r2, #32
 8005a28:	431a      	orrs	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2190      	movs	r1, #144	@ 0x90
 8005a2e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2290      	movs	r2, #144	@ 0x90
 8005a34:	589b      	ldr	r3, [r3, r2]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d100      	bne.n	8005a3c <HAL_UART_IRQHandler+0x1b0>
 8005a3a:	e23d      	b.n	8005eb8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005a3c:	23a4      	movs	r3, #164	@ 0xa4
 8005a3e:	18fb      	adds	r3, r7, r3
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2220      	movs	r2, #32
 8005a44:	4013      	ands	r3, r2
 8005a46:	d015      	beq.n	8005a74 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005a48:	23a0      	movs	r3, #160	@ 0xa0
 8005a4a:	18fb      	adds	r3, r7, r3
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	4013      	ands	r3, r2
 8005a52:	d106      	bne.n	8005a62 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005a54:	239c      	movs	r3, #156	@ 0x9c
 8005a56:	18fb      	adds	r3, r7, r3
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	2380      	movs	r3, #128	@ 0x80
 8005a5c:	055b      	lsls	r3, r3, #21
 8005a5e:	4013      	ands	r3, r2
 8005a60:	d008      	beq.n	8005a74 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d004      	beq.n	8005a74 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	0010      	movs	r0, r2
 8005a72:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2290      	movs	r2, #144	@ 0x90
 8005a78:	589b      	ldr	r3, [r3, r2]
 8005a7a:	2194      	movs	r1, #148	@ 0x94
 8005a7c:	187a      	adds	r2, r7, r1
 8005a7e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	2240      	movs	r2, #64	@ 0x40
 8005a88:	4013      	ands	r3, r2
 8005a8a:	2b40      	cmp	r3, #64	@ 0x40
 8005a8c:	d004      	beq.n	8005a98 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a8e:	187b      	adds	r3, r7, r1
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2228      	movs	r2, #40	@ 0x28
 8005a94:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a96:	d04c      	beq.n	8005b32 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	0018      	movs	r0, r3
 8005a9c:	f000 ff6c 	bl	8006978 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	2240      	movs	r2, #64	@ 0x40
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	2b40      	cmp	r3, #64	@ 0x40
 8005aac:	d13c      	bne.n	8005b28 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aae:	f3ef 8310 	mrs	r3, PRIMASK
 8005ab2:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8005ab4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ab6:	2090      	movs	r0, #144	@ 0x90
 8005ab8:	183a      	adds	r2, r7, r0
 8005aba:	6013      	str	r3, [r2, #0]
 8005abc:	2301      	movs	r3, #1
 8005abe:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ac0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ac2:	f383 8810 	msr	PRIMASK, r3
}
 8005ac6:	46c0      	nop			@ (mov r8, r8)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689a      	ldr	r2, [r3, #8]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2140      	movs	r1, #64	@ 0x40
 8005ad4:	438a      	bics	r2, r1
 8005ad6:	609a      	str	r2, [r3, #8]
 8005ad8:	183b      	adds	r3, r7, r0
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ade:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ae0:	f383 8810 	msr	PRIMASK, r3
}
 8005ae4:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2280      	movs	r2, #128	@ 0x80
 8005aea:	589b      	ldr	r3, [r3, r2]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d016      	beq.n	8005b1e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2280      	movs	r2, #128	@ 0x80
 8005af4:	589b      	ldr	r3, [r3, r2]
 8005af6:	4a17      	ldr	r2, [pc, #92]	@ (8005b54 <HAL_UART_IRQHandler+0x2c8>)
 8005af8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2280      	movs	r2, #128	@ 0x80
 8005afe:	589b      	ldr	r3, [r3, r2]
 8005b00:	0018      	movs	r0, r3
 8005b02:	f7fd ffd3 	bl	8003aac <HAL_DMA_Abort_IT>
 8005b06:	1e03      	subs	r3, r0, #0
 8005b08:	d01c      	beq.n	8005b44 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2280      	movs	r2, #128	@ 0x80
 8005b0e:	589b      	ldr	r3, [r3, r2]
 8005b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	2180      	movs	r1, #128	@ 0x80
 8005b16:	5852      	ldr	r2, [r2, r1]
 8005b18:	0010      	movs	r0, r2
 8005b1a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b1c:	e012      	b.n	8005b44 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	0018      	movs	r0, r3
 8005b22:	f000 f9e9 	bl	8005ef8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b26:	e00d      	b.n	8005b44 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	0018      	movs	r0, r3
 8005b2c:	f000 f9e4 	bl	8005ef8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b30:	e008      	b.n	8005b44 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	0018      	movs	r0, r3
 8005b36:	f000 f9df 	bl	8005ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2290      	movs	r2, #144	@ 0x90
 8005b3e:	2100      	movs	r1, #0
 8005b40:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005b42:	e1b9      	b.n	8005eb8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b44:	46c0      	nop			@ (mov r8, r8)
    return;
 8005b46:	e1b7      	b.n	8005eb8 <HAL_UART_IRQHandler+0x62c>
 8005b48:	0000080f 	.word	0x0000080f
 8005b4c:	10000001 	.word	0x10000001
 8005b50:	04000120 	.word	0x04000120
 8005b54:	08006c3d 	.word	0x08006c3d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d000      	beq.n	8005b62 <HAL_UART_IRQHandler+0x2d6>
 8005b60:	e13e      	b.n	8005de0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b62:	23a4      	movs	r3, #164	@ 0xa4
 8005b64:	18fb      	adds	r3, r7, r3
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2210      	movs	r2, #16
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	d100      	bne.n	8005b70 <HAL_UART_IRQHandler+0x2e4>
 8005b6e:	e137      	b.n	8005de0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b70:	23a0      	movs	r3, #160	@ 0xa0
 8005b72:	18fb      	adds	r3, r7, r3
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2210      	movs	r2, #16
 8005b78:	4013      	ands	r3, r2
 8005b7a:	d100      	bne.n	8005b7e <HAL_UART_IRQHandler+0x2f2>
 8005b7c:	e130      	b.n	8005de0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2210      	movs	r2, #16
 8005b84:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2240      	movs	r2, #64	@ 0x40
 8005b8e:	4013      	ands	r3, r2
 8005b90:	2b40      	cmp	r3, #64	@ 0x40
 8005b92:	d000      	beq.n	8005b96 <HAL_UART_IRQHandler+0x30a>
 8005b94:	e0a4      	b.n	8005ce0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2280      	movs	r2, #128	@ 0x80
 8005b9a:	589b      	ldr	r3, [r3, r2]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	217e      	movs	r1, #126	@ 0x7e
 8005ba2:	187b      	adds	r3, r7, r1
 8005ba4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005ba6:	187b      	adds	r3, r7, r1
 8005ba8:	881b      	ldrh	r3, [r3, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d100      	bne.n	8005bb0 <HAL_UART_IRQHandler+0x324>
 8005bae:	e185      	b.n	8005ebc <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	225c      	movs	r2, #92	@ 0x5c
 8005bb4:	5a9b      	ldrh	r3, [r3, r2]
 8005bb6:	187a      	adds	r2, r7, r1
 8005bb8:	8812      	ldrh	r2, [r2, #0]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d300      	bcc.n	8005bc0 <HAL_UART_IRQHandler+0x334>
 8005bbe:	e17d      	b.n	8005ebc <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	187a      	adds	r2, r7, r1
 8005bc4:	215e      	movs	r1, #94	@ 0x5e
 8005bc6:	8812      	ldrh	r2, [r2, #0]
 8005bc8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2280      	movs	r2, #128	@ 0x80
 8005bce:	589b      	ldr	r3, [r3, r2]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	d170      	bne.n	8005cbc <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bda:	f3ef 8310 	mrs	r3, PRIMASK
 8005bde:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005be2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005be4:	2301      	movs	r3, #1
 8005be6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bea:	f383 8810 	msr	PRIMASK, r3
}
 8005bee:	46c0      	nop			@ (mov r8, r8)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	49b4      	ldr	r1, [pc, #720]	@ (8005ecc <HAL_UART_IRQHandler+0x640>)
 8005bfc:	400a      	ands	r2, r1
 8005bfe:	601a      	str	r2, [r3, #0]
 8005c00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c02:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c06:	f383 8810 	msr	PRIMASK, r3
}
 8005c0a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c0c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8005c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c14:	677b      	str	r3, [r7, #116]	@ 0x74
 8005c16:	2301      	movs	r3, #1
 8005c18:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c1c:	f383 8810 	msr	PRIMASK, r3
}
 8005c20:	46c0      	nop			@ (mov r8, r8)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	689a      	ldr	r2, [r3, #8]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	438a      	bics	r2, r1
 8005c30:	609a      	str	r2, [r3, #8]
 8005c32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c34:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c38:	f383 8810 	msr	PRIMASK, r3
}
 8005c3c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c3e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c42:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005c44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c46:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c48:	2301      	movs	r3, #1
 8005c4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c4e:	f383 8810 	msr	PRIMASK, r3
}
 8005c52:	46c0      	nop			@ (mov r8, r8)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2140      	movs	r1, #64	@ 0x40
 8005c60:	438a      	bics	r2, r1
 8005c62:	609a      	str	r2, [r3, #8]
 8005c64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c66:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c6a:	f383 8810 	msr	PRIMASK, r3
}
 8005c6e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	228c      	movs	r2, #140	@ 0x8c
 8005c74:	2120      	movs	r1, #32
 8005c76:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c82:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8005c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c88:	2301      	movs	r3, #1
 8005c8a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c8e:	f383 8810 	msr	PRIMASK, r3
}
 8005c92:	46c0      	nop			@ (mov r8, r8)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2110      	movs	r1, #16
 8005ca0:	438a      	bics	r2, r1
 8005ca2:	601a      	str	r2, [r3, #0]
 8005ca4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ca6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005caa:	f383 8810 	msr	PRIMASK, r3
}
 8005cae:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2280      	movs	r2, #128	@ 0x80
 8005cb4:	589b      	ldr	r3, [r3, r2]
 8005cb6:	0018      	movs	r0, r3
 8005cb8:	f7fd fe96 	bl	80039e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	225c      	movs	r2, #92	@ 0x5c
 8005cc6:	5a9a      	ldrh	r2, [r3, r2]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	215e      	movs	r1, #94	@ 0x5e
 8005ccc:	5a5b      	ldrh	r3, [r3, r1]
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	0011      	movs	r1, r2
 8005cd8:	0018      	movs	r0, r3
 8005cda:	f000 f915 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005cde:	e0ed      	b.n	8005ebc <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	225c      	movs	r2, #92	@ 0x5c
 8005ce4:	5a99      	ldrh	r1, [r3, r2]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	225e      	movs	r2, #94	@ 0x5e
 8005cea:	5a9b      	ldrh	r3, [r3, r2]
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	208e      	movs	r0, #142	@ 0x8e
 8005cf0:	183b      	adds	r3, r7, r0
 8005cf2:	1a8a      	subs	r2, r1, r2
 8005cf4:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	225e      	movs	r2, #94	@ 0x5e
 8005cfa:	5a9b      	ldrh	r3, [r3, r2]
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d100      	bne.n	8005d04 <HAL_UART_IRQHandler+0x478>
 8005d02:	e0dd      	b.n	8005ec0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005d04:	183b      	adds	r3, r7, r0
 8005d06:	881b      	ldrh	r3, [r3, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d100      	bne.n	8005d0e <HAL_UART_IRQHandler+0x482>
 8005d0c:	e0d8      	b.n	8005ec0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d0e:	f3ef 8310 	mrs	r3, PRIMASK
 8005d12:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d14:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d16:	2488      	movs	r4, #136	@ 0x88
 8005d18:	193a      	adds	r2, r7, r4
 8005d1a:	6013      	str	r3, [r2, #0]
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f383 8810 	msr	PRIMASK, r3
}
 8005d26:	46c0      	nop			@ (mov r8, r8)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4967      	ldr	r1, [pc, #412]	@ (8005ed0 <HAL_UART_IRQHandler+0x644>)
 8005d34:	400a      	ands	r2, r1
 8005d36:	601a      	str	r2, [r3, #0]
 8005d38:	193b      	adds	r3, r7, r4
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f383 8810 	msr	PRIMASK, r3
}
 8005d44:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d46:	f3ef 8310 	mrs	r3, PRIMASK
 8005d4a:	61bb      	str	r3, [r7, #24]
  return(result);
 8005d4c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d4e:	2484      	movs	r4, #132	@ 0x84
 8005d50:	193a      	adds	r2, r7, r4
 8005d52:	6013      	str	r3, [r2, #0]
 8005d54:	2301      	movs	r3, #1
 8005d56:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	f383 8810 	msr	PRIMASK, r3
}
 8005d5e:	46c0      	nop			@ (mov r8, r8)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689a      	ldr	r2, [r3, #8]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	495a      	ldr	r1, [pc, #360]	@ (8005ed4 <HAL_UART_IRQHandler+0x648>)
 8005d6c:	400a      	ands	r2, r1
 8005d6e:	609a      	str	r2, [r3, #8]
 8005d70:	193b      	adds	r3, r7, r4
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d76:	6a3b      	ldr	r3, [r7, #32]
 8005d78:	f383 8810 	msr	PRIMASK, r3
}
 8005d7c:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	228c      	movs	r2, #140	@ 0x8c
 8005d82:	2120      	movs	r1, #32
 8005d84:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d92:	f3ef 8310 	mrs	r3, PRIMASK
 8005d96:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d9a:	2480      	movs	r4, #128	@ 0x80
 8005d9c:	193a      	adds	r2, r7, r4
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	2301      	movs	r3, #1
 8005da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da6:	f383 8810 	msr	PRIMASK, r3
}
 8005daa:	46c0      	nop			@ (mov r8, r8)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2110      	movs	r1, #16
 8005db8:	438a      	bics	r2, r1
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	193b      	adds	r3, r7, r4
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc4:	f383 8810 	msr	PRIMASK, r3
}
 8005dc8:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2202      	movs	r2, #2
 8005dce:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005dd0:	183b      	adds	r3, r7, r0
 8005dd2:	881a      	ldrh	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	0011      	movs	r1, r2
 8005dd8:	0018      	movs	r0, r3
 8005dda:	f000 f895 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005dde:	e06f      	b.n	8005ec0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005de0:	23a4      	movs	r3, #164	@ 0xa4
 8005de2:	18fb      	adds	r3, r7, r3
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	2380      	movs	r3, #128	@ 0x80
 8005de8:	035b      	lsls	r3, r3, #13
 8005dea:	4013      	ands	r3, r2
 8005dec:	d010      	beq.n	8005e10 <HAL_UART_IRQHandler+0x584>
 8005dee:	239c      	movs	r3, #156	@ 0x9c
 8005df0:	18fb      	adds	r3, r7, r3
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	2380      	movs	r3, #128	@ 0x80
 8005df6:	03db      	lsls	r3, r3, #15
 8005df8:	4013      	ands	r3, r2
 8005dfa:	d009      	beq.n	8005e10 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2280      	movs	r2, #128	@ 0x80
 8005e02:	0352      	lsls	r2, r2, #13
 8005e04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	0018      	movs	r0, r3
 8005e0a:	f000 ff5a 	bl	8006cc2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e0e:	e05a      	b.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005e10:	23a4      	movs	r3, #164	@ 0xa4
 8005e12:	18fb      	adds	r3, r7, r3
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2280      	movs	r2, #128	@ 0x80
 8005e18:	4013      	ands	r3, r2
 8005e1a:	d016      	beq.n	8005e4a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005e1c:	23a0      	movs	r3, #160	@ 0xa0
 8005e1e:	18fb      	adds	r3, r7, r3
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2280      	movs	r2, #128	@ 0x80
 8005e24:	4013      	ands	r3, r2
 8005e26:	d106      	bne.n	8005e36 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005e28:	239c      	movs	r3, #156	@ 0x9c
 8005e2a:	18fb      	adds	r3, r7, r3
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	2380      	movs	r3, #128	@ 0x80
 8005e30:	041b      	lsls	r3, r3, #16
 8005e32:	4013      	ands	r3, r2
 8005e34:	d009      	beq.n	8005e4a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d042      	beq.n	8005ec4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	0010      	movs	r0, r2
 8005e46:	4798      	blx	r3
    }
    return;
 8005e48:	e03c      	b.n	8005ec4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e4a:	23a4      	movs	r3, #164	@ 0xa4
 8005e4c:	18fb      	adds	r3, r7, r3
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2240      	movs	r2, #64	@ 0x40
 8005e52:	4013      	ands	r3, r2
 8005e54:	d00a      	beq.n	8005e6c <HAL_UART_IRQHandler+0x5e0>
 8005e56:	23a0      	movs	r3, #160	@ 0xa0
 8005e58:	18fb      	adds	r3, r7, r3
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2240      	movs	r2, #64	@ 0x40
 8005e5e:	4013      	ands	r3, r2
 8005e60:	d004      	beq.n	8005e6c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	0018      	movs	r0, r3
 8005e66:	f000 ff00 	bl	8006c6a <UART_EndTransmit_IT>
    return;
 8005e6a:	e02c      	b.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005e6c:	23a4      	movs	r3, #164	@ 0xa4
 8005e6e:	18fb      	adds	r3, r7, r3
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	2380      	movs	r3, #128	@ 0x80
 8005e74:	041b      	lsls	r3, r3, #16
 8005e76:	4013      	ands	r3, r2
 8005e78:	d00b      	beq.n	8005e92 <HAL_UART_IRQHandler+0x606>
 8005e7a:	23a0      	movs	r3, #160	@ 0xa0
 8005e7c:	18fb      	adds	r3, r7, r3
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	2380      	movs	r3, #128	@ 0x80
 8005e82:	05db      	lsls	r3, r3, #23
 8005e84:	4013      	ands	r3, r2
 8005e86:	d004      	beq.n	8005e92 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	0018      	movs	r0, r3
 8005e8c:	f000 ff29 	bl	8006ce2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e90:	e019      	b.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005e92:	23a4      	movs	r3, #164	@ 0xa4
 8005e94:	18fb      	adds	r3, r7, r3
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	2380      	movs	r3, #128	@ 0x80
 8005e9a:	045b      	lsls	r3, r3, #17
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	d012      	beq.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
 8005ea0:	23a0      	movs	r3, #160	@ 0xa0
 8005ea2:	18fb      	adds	r3, r7, r3
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	da0d      	bge.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	0018      	movs	r0, r3
 8005eae:	f000 ff10 	bl	8006cd2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005eb2:	e008      	b.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
      return;
 8005eb4:	46c0      	nop			@ (mov r8, r8)
 8005eb6:	e006      	b.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
    return;
 8005eb8:	46c0      	nop			@ (mov r8, r8)
 8005eba:	e004      	b.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
      return;
 8005ebc:	46c0      	nop			@ (mov r8, r8)
 8005ebe:	e002      	b.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
      return;
 8005ec0:	46c0      	nop			@ (mov r8, r8)
 8005ec2:	e000      	b.n	8005ec6 <HAL_UART_IRQHandler+0x63a>
    return;
 8005ec4:	46c0      	nop			@ (mov r8, r8)
  }
}
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	b02a      	add	sp, #168	@ 0xa8
 8005eca:	bdb0      	pop	{r4, r5, r7, pc}
 8005ecc:	fffffeff 	.word	0xfffffeff
 8005ed0:	fffffedf 	.word	0xfffffedf
 8005ed4:	effffffe 	.word	0xeffffffe

08005ed8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ee0:	46c0      	nop			@ (mov r8, r8)
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	b002      	add	sp, #8
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005ef0:	46c0      	nop			@ (mov r8, r8)
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	b002      	add	sp, #8
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f00:	46c0      	nop			@ (mov r8, r8)
 8005f02:	46bd      	mov	sp, r7
 8005f04:	b002      	add	sp, #8
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	000a      	movs	r2, r1
 8005f12:	1cbb      	adds	r3, r7, #2
 8005f14:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f16:	46c0      	nop			@ (mov r8, r8)
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	b002      	add	sp, #8
 8005f1c:	bd80      	pop	{r7, pc}
	...

08005f20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f20:	b5b0      	push	{r4, r5, r7, lr}
 8005f22:	b090      	sub	sp, #64	@ 0x40
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f28:	231a      	movs	r3, #26
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	189b      	adds	r3, r3, r2
 8005f2e:	19db      	adds	r3, r3, r7
 8005f30:	2200      	movs	r2, #0
 8005f32:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	431a      	orrs	r2, r3
 8005f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4ac4      	ldr	r2, [pc, #784]	@ (8006264 <UART_SetConfig+0x344>)
 8005f54:	4013      	ands	r3, r2
 8005f56:	0019      	movs	r1, r3
 8005f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f5e:	430b      	orrs	r3, r1
 8005f60:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	4abf      	ldr	r2, [pc, #764]	@ (8006268 <UART_SetConfig+0x348>)
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f70:	68d9      	ldr	r1, [r3, #12]
 8005f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	0003      	movs	r3, r0
 8005f78:	430b      	orrs	r3, r1
 8005f7a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	699b      	ldr	r3, [r3, #24]
 8005f80:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4ab9      	ldr	r2, [pc, #740]	@ (800626c <UART_SetConfig+0x34c>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d004      	beq.n	8005f96 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8e:	6a1b      	ldr	r3, [r3, #32]
 8005f90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f92:	4313      	orrs	r3, r2
 8005f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	4ab4      	ldr	r2, [pc, #720]	@ (8006270 <UART_SetConfig+0x350>)
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	0019      	movs	r1, r3
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fa8:	430b      	orrs	r3, r1
 8005faa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb2:	220f      	movs	r2, #15
 8005fb4:	4393      	bics	r3, r2
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fba:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	0003      	movs	r3, r0
 8005fc2:	430b      	orrs	r3, r1
 8005fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4aaa      	ldr	r2, [pc, #680]	@ (8006274 <UART_SetConfig+0x354>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d131      	bne.n	8006034 <UART_SetConfig+0x114>
 8005fd0:	4ba9      	ldr	r3, [pc, #676]	@ (8006278 <UART_SetConfig+0x358>)
 8005fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd4:	2203      	movs	r2, #3
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d01d      	beq.n	8006018 <UART_SetConfig+0xf8>
 8005fdc:	d823      	bhi.n	8006026 <UART_SetConfig+0x106>
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d00c      	beq.n	8005ffc <UART_SetConfig+0xdc>
 8005fe2:	d820      	bhi.n	8006026 <UART_SetConfig+0x106>
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <UART_SetConfig+0xce>
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d00e      	beq.n	800600a <UART_SetConfig+0xea>
 8005fec:	e01b      	b.n	8006026 <UART_SetConfig+0x106>
 8005fee:	231b      	movs	r3, #27
 8005ff0:	2220      	movs	r2, #32
 8005ff2:	189b      	adds	r3, r3, r2
 8005ff4:	19db      	adds	r3, r3, r7
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	701a      	strb	r2, [r3, #0]
 8005ffa:	e071      	b.n	80060e0 <UART_SetConfig+0x1c0>
 8005ffc:	231b      	movs	r3, #27
 8005ffe:	2220      	movs	r2, #32
 8006000:	189b      	adds	r3, r3, r2
 8006002:	19db      	adds	r3, r3, r7
 8006004:	2202      	movs	r2, #2
 8006006:	701a      	strb	r2, [r3, #0]
 8006008:	e06a      	b.n	80060e0 <UART_SetConfig+0x1c0>
 800600a:	231b      	movs	r3, #27
 800600c:	2220      	movs	r2, #32
 800600e:	189b      	adds	r3, r3, r2
 8006010:	19db      	adds	r3, r3, r7
 8006012:	2204      	movs	r2, #4
 8006014:	701a      	strb	r2, [r3, #0]
 8006016:	e063      	b.n	80060e0 <UART_SetConfig+0x1c0>
 8006018:	231b      	movs	r3, #27
 800601a:	2220      	movs	r2, #32
 800601c:	189b      	adds	r3, r3, r2
 800601e:	19db      	adds	r3, r3, r7
 8006020:	2208      	movs	r2, #8
 8006022:	701a      	strb	r2, [r3, #0]
 8006024:	e05c      	b.n	80060e0 <UART_SetConfig+0x1c0>
 8006026:	231b      	movs	r3, #27
 8006028:	2220      	movs	r2, #32
 800602a:	189b      	adds	r3, r3, r2
 800602c:	19db      	adds	r3, r3, r7
 800602e:	2210      	movs	r2, #16
 8006030:	701a      	strb	r2, [r3, #0]
 8006032:	e055      	b.n	80060e0 <UART_SetConfig+0x1c0>
 8006034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a90      	ldr	r2, [pc, #576]	@ (800627c <UART_SetConfig+0x35c>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d106      	bne.n	800604c <UART_SetConfig+0x12c>
 800603e:	231b      	movs	r3, #27
 8006040:	2220      	movs	r2, #32
 8006042:	189b      	adds	r3, r3, r2
 8006044:	19db      	adds	r3, r3, r7
 8006046:	2200      	movs	r2, #0
 8006048:	701a      	strb	r2, [r3, #0]
 800604a:	e049      	b.n	80060e0 <UART_SetConfig+0x1c0>
 800604c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a86      	ldr	r2, [pc, #536]	@ (800626c <UART_SetConfig+0x34c>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d13e      	bne.n	80060d4 <UART_SetConfig+0x1b4>
 8006056:	4b88      	ldr	r3, [pc, #544]	@ (8006278 <UART_SetConfig+0x358>)
 8006058:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800605a:	23c0      	movs	r3, #192	@ 0xc0
 800605c:	011b      	lsls	r3, r3, #4
 800605e:	4013      	ands	r3, r2
 8006060:	22c0      	movs	r2, #192	@ 0xc0
 8006062:	0112      	lsls	r2, r2, #4
 8006064:	4293      	cmp	r3, r2
 8006066:	d027      	beq.n	80060b8 <UART_SetConfig+0x198>
 8006068:	22c0      	movs	r2, #192	@ 0xc0
 800606a:	0112      	lsls	r2, r2, #4
 800606c:	4293      	cmp	r3, r2
 800606e:	d82a      	bhi.n	80060c6 <UART_SetConfig+0x1a6>
 8006070:	2280      	movs	r2, #128	@ 0x80
 8006072:	0112      	lsls	r2, r2, #4
 8006074:	4293      	cmp	r3, r2
 8006076:	d011      	beq.n	800609c <UART_SetConfig+0x17c>
 8006078:	2280      	movs	r2, #128	@ 0x80
 800607a:	0112      	lsls	r2, r2, #4
 800607c:	4293      	cmp	r3, r2
 800607e:	d822      	bhi.n	80060c6 <UART_SetConfig+0x1a6>
 8006080:	2b00      	cmp	r3, #0
 8006082:	d004      	beq.n	800608e <UART_SetConfig+0x16e>
 8006084:	2280      	movs	r2, #128	@ 0x80
 8006086:	00d2      	lsls	r2, r2, #3
 8006088:	4293      	cmp	r3, r2
 800608a:	d00e      	beq.n	80060aa <UART_SetConfig+0x18a>
 800608c:	e01b      	b.n	80060c6 <UART_SetConfig+0x1a6>
 800608e:	231b      	movs	r3, #27
 8006090:	2220      	movs	r2, #32
 8006092:	189b      	adds	r3, r3, r2
 8006094:	19db      	adds	r3, r3, r7
 8006096:	2200      	movs	r2, #0
 8006098:	701a      	strb	r2, [r3, #0]
 800609a:	e021      	b.n	80060e0 <UART_SetConfig+0x1c0>
 800609c:	231b      	movs	r3, #27
 800609e:	2220      	movs	r2, #32
 80060a0:	189b      	adds	r3, r3, r2
 80060a2:	19db      	adds	r3, r3, r7
 80060a4:	2202      	movs	r2, #2
 80060a6:	701a      	strb	r2, [r3, #0]
 80060a8:	e01a      	b.n	80060e0 <UART_SetConfig+0x1c0>
 80060aa:	231b      	movs	r3, #27
 80060ac:	2220      	movs	r2, #32
 80060ae:	189b      	adds	r3, r3, r2
 80060b0:	19db      	adds	r3, r3, r7
 80060b2:	2204      	movs	r2, #4
 80060b4:	701a      	strb	r2, [r3, #0]
 80060b6:	e013      	b.n	80060e0 <UART_SetConfig+0x1c0>
 80060b8:	231b      	movs	r3, #27
 80060ba:	2220      	movs	r2, #32
 80060bc:	189b      	adds	r3, r3, r2
 80060be:	19db      	adds	r3, r3, r7
 80060c0:	2208      	movs	r2, #8
 80060c2:	701a      	strb	r2, [r3, #0]
 80060c4:	e00c      	b.n	80060e0 <UART_SetConfig+0x1c0>
 80060c6:	231b      	movs	r3, #27
 80060c8:	2220      	movs	r2, #32
 80060ca:	189b      	adds	r3, r3, r2
 80060cc:	19db      	adds	r3, r3, r7
 80060ce:	2210      	movs	r2, #16
 80060d0:	701a      	strb	r2, [r3, #0]
 80060d2:	e005      	b.n	80060e0 <UART_SetConfig+0x1c0>
 80060d4:	231b      	movs	r3, #27
 80060d6:	2220      	movs	r2, #32
 80060d8:	189b      	adds	r3, r3, r2
 80060da:	19db      	adds	r3, r3, r7
 80060dc:	2210      	movs	r2, #16
 80060de:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80060e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a61      	ldr	r2, [pc, #388]	@ (800626c <UART_SetConfig+0x34c>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d000      	beq.n	80060ec <UART_SetConfig+0x1cc>
 80060ea:	e092      	b.n	8006212 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80060ec:	231b      	movs	r3, #27
 80060ee:	2220      	movs	r2, #32
 80060f0:	189b      	adds	r3, r3, r2
 80060f2:	19db      	adds	r3, r3, r7
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	2b08      	cmp	r3, #8
 80060f8:	d015      	beq.n	8006126 <UART_SetConfig+0x206>
 80060fa:	dc18      	bgt.n	800612e <UART_SetConfig+0x20e>
 80060fc:	2b04      	cmp	r3, #4
 80060fe:	d00d      	beq.n	800611c <UART_SetConfig+0x1fc>
 8006100:	dc15      	bgt.n	800612e <UART_SetConfig+0x20e>
 8006102:	2b00      	cmp	r3, #0
 8006104:	d002      	beq.n	800610c <UART_SetConfig+0x1ec>
 8006106:	2b02      	cmp	r3, #2
 8006108:	d005      	beq.n	8006116 <UART_SetConfig+0x1f6>
 800610a:	e010      	b.n	800612e <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800610c:	f7fe fe34 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 8006110:	0003      	movs	r3, r0
 8006112:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006114:	e014      	b.n	8006140 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006116:	4b5a      	ldr	r3, [pc, #360]	@ (8006280 <UART_SetConfig+0x360>)
 8006118:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800611a:	e011      	b.n	8006140 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800611c:	f7fe fda0 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 8006120:	0003      	movs	r3, r0
 8006122:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006124:	e00c      	b.n	8006140 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006126:	2380      	movs	r3, #128	@ 0x80
 8006128:	021b      	lsls	r3, r3, #8
 800612a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800612c:	e008      	b.n	8006140 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 800612e:	2300      	movs	r3, #0
 8006130:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006132:	231a      	movs	r3, #26
 8006134:	2220      	movs	r2, #32
 8006136:	189b      	adds	r3, r3, r2
 8006138:	19db      	adds	r3, r3, r7
 800613a:	2201      	movs	r2, #1
 800613c:	701a      	strb	r2, [r3, #0]
        break;
 800613e:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006142:	2b00      	cmp	r3, #0
 8006144:	d100      	bne.n	8006148 <UART_SetConfig+0x228>
 8006146:	e147      	b.n	80063d8 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800614c:	4b4d      	ldr	r3, [pc, #308]	@ (8006284 <UART_SetConfig+0x364>)
 800614e:	0052      	lsls	r2, r2, #1
 8006150:	5ad3      	ldrh	r3, [r2, r3]
 8006152:	0019      	movs	r1, r3
 8006154:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006156:	f7f9 ffd7 	bl	8000108 <__udivsi3>
 800615a:	0003      	movs	r3, r0
 800615c:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800615e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006160:	685a      	ldr	r2, [r3, #4]
 8006162:	0013      	movs	r3, r2
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	189b      	adds	r3, r3, r2
 8006168:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800616a:	429a      	cmp	r2, r3
 800616c:	d305      	bcc.n	800617a <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800616e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006174:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006176:	429a      	cmp	r2, r3
 8006178:	d906      	bls.n	8006188 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 800617a:	231a      	movs	r3, #26
 800617c:	2220      	movs	r2, #32
 800617e:	189b      	adds	r3, r3, r2
 8006180:	19db      	adds	r3, r3, r7
 8006182:	2201      	movs	r2, #1
 8006184:	701a      	strb	r2, [r3, #0]
 8006186:	e127      	b.n	80063d8 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800618a:	61bb      	str	r3, [r7, #24]
 800618c:	2300      	movs	r3, #0
 800618e:	61fb      	str	r3, [r7, #28]
 8006190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006192:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006194:	4b3b      	ldr	r3, [pc, #236]	@ (8006284 <UART_SetConfig+0x364>)
 8006196:	0052      	lsls	r2, r2, #1
 8006198:	5ad3      	ldrh	r3, [r2, r3]
 800619a:	613b      	str	r3, [r7, #16]
 800619c:	2300      	movs	r3, #0
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	693a      	ldr	r2, [r7, #16]
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	69b8      	ldr	r0, [r7, #24]
 80061a6:	69f9      	ldr	r1, [r7, #28]
 80061a8:	f7fa f95e 	bl	8000468 <__aeabi_uldivmod>
 80061ac:	0002      	movs	r2, r0
 80061ae:	000b      	movs	r3, r1
 80061b0:	0e11      	lsrs	r1, r2, #24
 80061b2:	021d      	lsls	r5, r3, #8
 80061b4:	430d      	orrs	r5, r1
 80061b6:	0214      	lsls	r4, r2, #8
 80061b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	085b      	lsrs	r3, r3, #1
 80061be:	60bb      	str	r3, [r7, #8]
 80061c0:	2300      	movs	r3, #0
 80061c2:	60fb      	str	r3, [r7, #12]
 80061c4:	68b8      	ldr	r0, [r7, #8]
 80061c6:	68f9      	ldr	r1, [r7, #12]
 80061c8:	1900      	adds	r0, r0, r4
 80061ca:	4169      	adcs	r1, r5
 80061cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	603b      	str	r3, [r7, #0]
 80061d2:	2300      	movs	r3, #0
 80061d4:	607b      	str	r3, [r7, #4]
 80061d6:	683a      	ldr	r2, [r7, #0]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f7fa f945 	bl	8000468 <__aeabi_uldivmod>
 80061de:	0002      	movs	r2, r0
 80061e0:	000b      	movs	r3, r1
 80061e2:	0013      	movs	r3, r2
 80061e4:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80061e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061e8:	23c0      	movs	r3, #192	@ 0xc0
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d309      	bcc.n	8006204 <UART_SetConfig+0x2e4>
 80061f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061f2:	2380      	movs	r3, #128	@ 0x80
 80061f4:	035b      	lsls	r3, r3, #13
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d204      	bcs.n	8006204 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006200:	60da      	str	r2, [r3, #12]
 8006202:	e0e9      	b.n	80063d8 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8006204:	231a      	movs	r3, #26
 8006206:	2220      	movs	r2, #32
 8006208:	189b      	adds	r3, r3, r2
 800620a:	19db      	adds	r3, r3, r7
 800620c:	2201      	movs	r2, #1
 800620e:	701a      	strb	r2, [r3, #0]
 8006210:	e0e2      	b.n	80063d8 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006214:	69da      	ldr	r2, [r3, #28]
 8006216:	2380      	movs	r3, #128	@ 0x80
 8006218:	021b      	lsls	r3, r3, #8
 800621a:	429a      	cmp	r2, r3
 800621c:	d000      	beq.n	8006220 <UART_SetConfig+0x300>
 800621e:	e083      	b.n	8006328 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8006220:	231b      	movs	r3, #27
 8006222:	2220      	movs	r2, #32
 8006224:	189b      	adds	r3, r3, r2
 8006226:	19db      	adds	r3, r3, r7
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	2b08      	cmp	r3, #8
 800622c:	d015      	beq.n	800625a <UART_SetConfig+0x33a>
 800622e:	dc2b      	bgt.n	8006288 <UART_SetConfig+0x368>
 8006230:	2b04      	cmp	r3, #4
 8006232:	d00d      	beq.n	8006250 <UART_SetConfig+0x330>
 8006234:	dc28      	bgt.n	8006288 <UART_SetConfig+0x368>
 8006236:	2b00      	cmp	r3, #0
 8006238:	d002      	beq.n	8006240 <UART_SetConfig+0x320>
 800623a:	2b02      	cmp	r3, #2
 800623c:	d005      	beq.n	800624a <UART_SetConfig+0x32a>
 800623e:	e023      	b.n	8006288 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006240:	f7fe fd9a 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 8006244:	0003      	movs	r3, r0
 8006246:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006248:	e027      	b.n	800629a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800624a:	4b0d      	ldr	r3, [pc, #52]	@ (8006280 <UART_SetConfig+0x360>)
 800624c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800624e:	e024      	b.n	800629a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006250:	f7fe fd06 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 8006254:	0003      	movs	r3, r0
 8006256:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006258:	e01f      	b.n	800629a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800625a:	2380      	movs	r3, #128	@ 0x80
 800625c:	021b      	lsls	r3, r3, #8
 800625e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006260:	e01b      	b.n	800629a <UART_SetConfig+0x37a>
 8006262:	46c0      	nop			@ (mov r8, r8)
 8006264:	cfff69f3 	.word	0xcfff69f3
 8006268:	ffffcfff 	.word	0xffffcfff
 800626c:	40008000 	.word	0x40008000
 8006270:	11fff4ff 	.word	0x11fff4ff
 8006274:	40013800 	.word	0x40013800
 8006278:	40021000 	.word	0x40021000
 800627c:	40004400 	.word	0x40004400
 8006280:	00f42400 	.word	0x00f42400
 8006284:	08009204 	.word	0x08009204
      default:
        pclk = 0U;
 8006288:	2300      	movs	r3, #0
 800628a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800628c:	231a      	movs	r3, #26
 800628e:	2220      	movs	r2, #32
 8006290:	189b      	adds	r3, r3, r2
 8006292:	19db      	adds	r3, r3, r7
 8006294:	2201      	movs	r2, #1
 8006296:	701a      	strb	r2, [r3, #0]
        break;
 8006298:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800629a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800629c:	2b00      	cmp	r3, #0
 800629e:	d100      	bne.n	80062a2 <UART_SetConfig+0x382>
 80062a0:	e09a      	b.n	80063d8 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062a6:	4b58      	ldr	r3, [pc, #352]	@ (8006408 <UART_SetConfig+0x4e8>)
 80062a8:	0052      	lsls	r2, r2, #1
 80062aa:	5ad3      	ldrh	r3, [r2, r3]
 80062ac:	0019      	movs	r1, r3
 80062ae:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80062b0:	f7f9 ff2a 	bl	8000108 <__udivsi3>
 80062b4:	0003      	movs	r3, r0
 80062b6:	005a      	lsls	r2, r3, #1
 80062b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	085b      	lsrs	r3, r3, #1
 80062be:	18d2      	adds	r2, r2, r3
 80062c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	0019      	movs	r1, r3
 80062c6:	0010      	movs	r0, r2
 80062c8:	f7f9 ff1e 	bl	8000108 <__udivsi3>
 80062cc:	0003      	movs	r3, r0
 80062ce:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d2:	2b0f      	cmp	r3, #15
 80062d4:	d921      	bls.n	800631a <UART_SetConfig+0x3fa>
 80062d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062d8:	2380      	movs	r3, #128	@ 0x80
 80062da:	025b      	lsls	r3, r3, #9
 80062dc:	429a      	cmp	r2, r3
 80062de:	d21c      	bcs.n	800631a <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	200e      	movs	r0, #14
 80062e6:	2420      	movs	r4, #32
 80062e8:	1903      	adds	r3, r0, r4
 80062ea:	19db      	adds	r3, r3, r7
 80062ec:	210f      	movs	r1, #15
 80062ee:	438a      	bics	r2, r1
 80062f0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	085b      	lsrs	r3, r3, #1
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	2207      	movs	r2, #7
 80062fa:	4013      	ands	r3, r2
 80062fc:	b299      	uxth	r1, r3
 80062fe:	1903      	adds	r3, r0, r4
 8006300:	19db      	adds	r3, r3, r7
 8006302:	1902      	adds	r2, r0, r4
 8006304:	19d2      	adds	r2, r2, r7
 8006306:	8812      	ldrh	r2, [r2, #0]
 8006308:	430a      	orrs	r2, r1
 800630a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800630c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	1902      	adds	r2, r0, r4
 8006312:	19d2      	adds	r2, r2, r7
 8006314:	8812      	ldrh	r2, [r2, #0]
 8006316:	60da      	str	r2, [r3, #12]
 8006318:	e05e      	b.n	80063d8 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800631a:	231a      	movs	r3, #26
 800631c:	2220      	movs	r2, #32
 800631e:	189b      	adds	r3, r3, r2
 8006320:	19db      	adds	r3, r3, r7
 8006322:	2201      	movs	r2, #1
 8006324:	701a      	strb	r2, [r3, #0]
 8006326:	e057      	b.n	80063d8 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006328:	231b      	movs	r3, #27
 800632a:	2220      	movs	r2, #32
 800632c:	189b      	adds	r3, r3, r2
 800632e:	19db      	adds	r3, r3, r7
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b08      	cmp	r3, #8
 8006334:	d015      	beq.n	8006362 <UART_SetConfig+0x442>
 8006336:	dc18      	bgt.n	800636a <UART_SetConfig+0x44a>
 8006338:	2b04      	cmp	r3, #4
 800633a:	d00d      	beq.n	8006358 <UART_SetConfig+0x438>
 800633c:	dc15      	bgt.n	800636a <UART_SetConfig+0x44a>
 800633e:	2b00      	cmp	r3, #0
 8006340:	d002      	beq.n	8006348 <UART_SetConfig+0x428>
 8006342:	2b02      	cmp	r3, #2
 8006344:	d005      	beq.n	8006352 <UART_SetConfig+0x432>
 8006346:	e010      	b.n	800636a <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006348:	f7fe fd16 	bl	8004d78 <HAL_RCC_GetPCLK1Freq>
 800634c:	0003      	movs	r3, r0
 800634e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006350:	e014      	b.n	800637c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006352:	4b2e      	ldr	r3, [pc, #184]	@ (800640c <UART_SetConfig+0x4ec>)
 8006354:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006356:	e011      	b.n	800637c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006358:	f7fe fc82 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 800635c:	0003      	movs	r3, r0
 800635e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006360:	e00c      	b.n	800637c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006362:	2380      	movs	r3, #128	@ 0x80
 8006364:	021b      	lsls	r3, r3, #8
 8006366:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006368:	e008      	b.n	800637c <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 800636a:	2300      	movs	r3, #0
 800636c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800636e:	231a      	movs	r3, #26
 8006370:	2220      	movs	r2, #32
 8006372:	189b      	adds	r3, r3, r2
 8006374:	19db      	adds	r3, r3, r7
 8006376:	2201      	movs	r2, #1
 8006378:	701a      	strb	r2, [r3, #0]
        break;
 800637a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800637c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800637e:	2b00      	cmp	r3, #0
 8006380:	d02a      	beq.n	80063d8 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006384:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006386:	4b20      	ldr	r3, [pc, #128]	@ (8006408 <UART_SetConfig+0x4e8>)
 8006388:	0052      	lsls	r2, r2, #1
 800638a:	5ad3      	ldrh	r3, [r2, r3]
 800638c:	0019      	movs	r1, r3
 800638e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006390:	f7f9 feba 	bl	8000108 <__udivsi3>
 8006394:	0003      	movs	r3, r0
 8006396:	001a      	movs	r2, r3
 8006398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	085b      	lsrs	r3, r3, #1
 800639e:	18d2      	adds	r2, r2, r3
 80063a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	0019      	movs	r1, r3
 80063a6:	0010      	movs	r0, r2
 80063a8:	f7f9 feae 	bl	8000108 <__udivsi3>
 80063ac:	0003      	movs	r3, r0
 80063ae:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b2:	2b0f      	cmp	r3, #15
 80063b4:	d90a      	bls.n	80063cc <UART_SetConfig+0x4ac>
 80063b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063b8:	2380      	movs	r3, #128	@ 0x80
 80063ba:	025b      	lsls	r3, r3, #9
 80063bc:	429a      	cmp	r2, r3
 80063be:	d205      	bcs.n	80063cc <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	60da      	str	r2, [r3, #12]
 80063ca:	e005      	b.n	80063d8 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80063cc:	231a      	movs	r3, #26
 80063ce:	2220      	movs	r2, #32
 80063d0:	189b      	adds	r3, r3, r2
 80063d2:	19db      	adds	r3, r3, r7
 80063d4:	2201      	movs	r2, #1
 80063d6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80063d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063da:	226a      	movs	r2, #106	@ 0x6a
 80063dc:	2101      	movs	r1, #1
 80063de:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80063e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e2:	2268      	movs	r2, #104	@ 0x68
 80063e4:	2101      	movs	r1, #1
 80063e6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ea:	2200      	movs	r2, #0
 80063ec:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80063ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f0:	2200      	movs	r2, #0
 80063f2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80063f4:	231a      	movs	r3, #26
 80063f6:	2220      	movs	r2, #32
 80063f8:	189b      	adds	r3, r3, r2
 80063fa:	19db      	adds	r3, r3, r7
 80063fc:	781b      	ldrb	r3, [r3, #0]
}
 80063fe:	0018      	movs	r0, r3
 8006400:	46bd      	mov	sp, r7
 8006402:	b010      	add	sp, #64	@ 0x40
 8006404:	bdb0      	pop	{r4, r5, r7, pc}
 8006406:	46c0      	nop			@ (mov r8, r8)
 8006408:	08009204 	.word	0x08009204
 800640c:	00f42400 	.word	0x00f42400

08006410 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641c:	2208      	movs	r2, #8
 800641e:	4013      	ands	r3, r2
 8006420:	d00b      	beq.n	800643a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	4a4a      	ldr	r2, [pc, #296]	@ (8006554 <UART_AdvFeatureConfig+0x144>)
 800642a:	4013      	ands	r3, r2
 800642c:	0019      	movs	r1, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643e:	2201      	movs	r2, #1
 8006440:	4013      	ands	r3, r2
 8006442:	d00b      	beq.n	800645c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	4a43      	ldr	r2, [pc, #268]	@ (8006558 <UART_AdvFeatureConfig+0x148>)
 800644c:	4013      	ands	r3, r2
 800644e:	0019      	movs	r1, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	430a      	orrs	r2, r1
 800645a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006460:	2202      	movs	r2, #2
 8006462:	4013      	ands	r3, r2
 8006464:	d00b      	beq.n	800647e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	4a3b      	ldr	r2, [pc, #236]	@ (800655c <UART_AdvFeatureConfig+0x14c>)
 800646e:	4013      	ands	r3, r2
 8006470:	0019      	movs	r1, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	430a      	orrs	r2, r1
 800647c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006482:	2204      	movs	r2, #4
 8006484:	4013      	ands	r3, r2
 8006486:	d00b      	beq.n	80064a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	4a34      	ldr	r2, [pc, #208]	@ (8006560 <UART_AdvFeatureConfig+0x150>)
 8006490:	4013      	ands	r3, r2
 8006492:	0019      	movs	r1, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	430a      	orrs	r2, r1
 800649e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a4:	2210      	movs	r2, #16
 80064a6:	4013      	ands	r3, r2
 80064a8:	d00b      	beq.n	80064c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006564 <UART_AdvFeatureConfig+0x154>)
 80064b2:	4013      	ands	r3, r2
 80064b4:	0019      	movs	r1, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	430a      	orrs	r2, r1
 80064c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c6:	2220      	movs	r2, #32
 80064c8:	4013      	ands	r3, r2
 80064ca:	d00b      	beq.n	80064e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	4a25      	ldr	r2, [pc, #148]	@ (8006568 <UART_AdvFeatureConfig+0x158>)
 80064d4:	4013      	ands	r3, r2
 80064d6:	0019      	movs	r1, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	430a      	orrs	r2, r1
 80064e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e8:	2240      	movs	r2, #64	@ 0x40
 80064ea:	4013      	ands	r3, r2
 80064ec:	d01d      	beq.n	800652a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	4a1d      	ldr	r2, [pc, #116]	@ (800656c <UART_AdvFeatureConfig+0x15c>)
 80064f6:	4013      	ands	r3, r2
 80064f8:	0019      	movs	r1, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	430a      	orrs	r2, r1
 8006504:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800650a:	2380      	movs	r3, #128	@ 0x80
 800650c:	035b      	lsls	r3, r3, #13
 800650e:	429a      	cmp	r2, r3
 8006510:	d10b      	bne.n	800652a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	4a15      	ldr	r2, [pc, #84]	@ (8006570 <UART_AdvFeatureConfig+0x160>)
 800651a:	4013      	ands	r3, r2
 800651c:	0019      	movs	r1, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	430a      	orrs	r2, r1
 8006528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800652e:	2280      	movs	r2, #128	@ 0x80
 8006530:	4013      	ands	r3, r2
 8006532:	d00b      	beq.n	800654c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	4a0e      	ldr	r2, [pc, #56]	@ (8006574 <UART_AdvFeatureConfig+0x164>)
 800653c:	4013      	ands	r3, r2
 800653e:	0019      	movs	r1, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	430a      	orrs	r2, r1
 800654a:	605a      	str	r2, [r3, #4]
  }
}
 800654c:	46c0      	nop			@ (mov r8, r8)
 800654e:	46bd      	mov	sp, r7
 8006550:	b002      	add	sp, #8
 8006552:	bd80      	pop	{r7, pc}
 8006554:	ffff7fff 	.word	0xffff7fff
 8006558:	fffdffff 	.word	0xfffdffff
 800655c:	fffeffff 	.word	0xfffeffff
 8006560:	fffbffff 	.word	0xfffbffff
 8006564:	ffffefff 	.word	0xffffefff
 8006568:	ffffdfff 	.word	0xffffdfff
 800656c:	ffefffff 	.word	0xffefffff
 8006570:	ff9fffff 	.word	0xff9fffff
 8006574:	fff7ffff 	.word	0xfff7ffff

08006578 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b092      	sub	sp, #72	@ 0x48
 800657c:	af02      	add	r7, sp, #8
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2290      	movs	r2, #144	@ 0x90
 8006584:	2100      	movs	r1, #0
 8006586:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006588:	f7fb ff38 	bl	80023fc <HAL_GetTick>
 800658c:	0003      	movs	r3, r0
 800658e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2208      	movs	r2, #8
 8006598:	4013      	ands	r3, r2
 800659a:	2b08      	cmp	r3, #8
 800659c:	d12d      	bne.n	80065fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800659e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065a0:	2280      	movs	r2, #128	@ 0x80
 80065a2:	0391      	lsls	r1, r2, #14
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	4a47      	ldr	r2, [pc, #284]	@ (80066c4 <UART_CheckIdleState+0x14c>)
 80065a8:	9200      	str	r2, [sp, #0]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f000 f88e 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 80065b0:	1e03      	subs	r3, r0, #0
 80065b2:	d022      	beq.n	80065fa <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065b4:	f3ef 8310 	mrs	r3, PRIMASK
 80065b8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80065ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80065bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065be:	2301      	movs	r3, #1
 80065c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c4:	f383 8810 	msr	PRIMASK, r3
}
 80065c8:	46c0      	nop			@ (mov r8, r8)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2180      	movs	r1, #128	@ 0x80
 80065d6:	438a      	bics	r2, r1
 80065d8:	601a      	str	r2, [r3, #0]
 80065da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e0:	f383 8810 	msr	PRIMASK, r3
}
 80065e4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2288      	movs	r2, #136	@ 0x88
 80065ea:	2120      	movs	r1, #32
 80065ec:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2284      	movs	r2, #132	@ 0x84
 80065f2:	2100      	movs	r1, #0
 80065f4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e060      	b.n	80066bc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2204      	movs	r2, #4
 8006602:	4013      	ands	r3, r2
 8006604:	2b04      	cmp	r3, #4
 8006606:	d146      	bne.n	8006696 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800660a:	2280      	movs	r2, #128	@ 0x80
 800660c:	03d1      	lsls	r1, r2, #15
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	4a2c      	ldr	r2, [pc, #176]	@ (80066c4 <UART_CheckIdleState+0x14c>)
 8006612:	9200      	str	r2, [sp, #0]
 8006614:	2200      	movs	r2, #0
 8006616:	f000 f859 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 800661a:	1e03      	subs	r3, r0, #0
 800661c:	d03b      	beq.n	8006696 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800661e:	f3ef 8310 	mrs	r3, PRIMASK
 8006622:	60fb      	str	r3, [r7, #12]
  return(result);
 8006624:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006626:	637b      	str	r3, [r7, #52]	@ 0x34
 8006628:	2301      	movs	r3, #1
 800662a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	f383 8810 	msr	PRIMASK, r3
}
 8006632:	46c0      	nop			@ (mov r8, r8)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4922      	ldr	r1, [pc, #136]	@ (80066c8 <UART_CheckIdleState+0x150>)
 8006640:	400a      	ands	r2, r1
 8006642:	601a      	str	r2, [r3, #0]
 8006644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006646:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f383 8810 	msr	PRIMASK, r3
}
 800664e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006650:	f3ef 8310 	mrs	r3, PRIMASK
 8006654:	61bb      	str	r3, [r7, #24]
  return(result);
 8006656:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006658:	633b      	str	r3, [r7, #48]	@ 0x30
 800665a:	2301      	movs	r3, #1
 800665c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	f383 8810 	msr	PRIMASK, r3
}
 8006664:	46c0      	nop			@ (mov r8, r8)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	689a      	ldr	r2, [r3, #8]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2101      	movs	r1, #1
 8006672:	438a      	bics	r2, r1
 8006674:	609a      	str	r2, [r3, #8]
 8006676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006678:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800667a:	6a3b      	ldr	r3, [r7, #32]
 800667c:	f383 8810 	msr	PRIMASK, r3
}
 8006680:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	228c      	movs	r2, #140	@ 0x8c
 8006686:	2120      	movs	r1, #32
 8006688:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2284      	movs	r2, #132	@ 0x84
 800668e:	2100      	movs	r1, #0
 8006690:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006692:	2303      	movs	r3, #3
 8006694:	e012      	b.n	80066bc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2288      	movs	r2, #136	@ 0x88
 800669a:	2120      	movs	r1, #32
 800669c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	228c      	movs	r2, #140	@ 0x8c
 80066a2:	2120      	movs	r1, #32
 80066a4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2284      	movs	r2, #132	@ 0x84
 80066b6:	2100      	movs	r1, #0
 80066b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	0018      	movs	r0, r3
 80066be:	46bd      	mov	sp, r7
 80066c0:	b010      	add	sp, #64	@ 0x40
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	01ffffff 	.word	0x01ffffff
 80066c8:	fffffedf 	.word	0xfffffedf

080066cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	1dfb      	adds	r3, r7, #7
 80066da:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066dc:	e051      	b.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	3301      	adds	r3, #1
 80066e2:	d04e      	beq.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066e4:	f7fb fe8a 	bl	80023fc <HAL_GetTick>
 80066e8:	0002      	movs	r2, r0
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	69ba      	ldr	r2, [r7, #24]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d302      	bcc.n	80066fa <UART_WaitOnFlagUntilTimeout+0x2e>
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d101      	bne.n	80066fe <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e051      	b.n	80067a2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2204      	movs	r2, #4
 8006706:	4013      	ands	r3, r2
 8006708:	d03b      	beq.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb6>
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b80      	cmp	r3, #128	@ 0x80
 800670e:	d038      	beq.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	2b40      	cmp	r3, #64	@ 0x40
 8006714:	d035      	beq.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	69db      	ldr	r3, [r3, #28]
 800671c:	2208      	movs	r2, #8
 800671e:	4013      	ands	r3, r2
 8006720:	2b08      	cmp	r3, #8
 8006722:	d111      	bne.n	8006748 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2208      	movs	r2, #8
 800672a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	0018      	movs	r0, r3
 8006730:	f000 f922 	bl	8006978 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2290      	movs	r2, #144	@ 0x90
 8006738:	2108      	movs	r1, #8
 800673a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2284      	movs	r2, #132	@ 0x84
 8006740:	2100      	movs	r1, #0
 8006742:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e02c      	b.n	80067a2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	69da      	ldr	r2, [r3, #28]
 800674e:	2380      	movs	r3, #128	@ 0x80
 8006750:	011b      	lsls	r3, r3, #4
 8006752:	401a      	ands	r2, r3
 8006754:	2380      	movs	r3, #128	@ 0x80
 8006756:	011b      	lsls	r3, r3, #4
 8006758:	429a      	cmp	r2, r3
 800675a:	d112      	bne.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2280      	movs	r2, #128	@ 0x80
 8006762:	0112      	lsls	r2, r2, #4
 8006764:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	0018      	movs	r0, r3
 800676a:	f000 f905 	bl	8006978 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2290      	movs	r2, #144	@ 0x90
 8006772:	2120      	movs	r1, #32
 8006774:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2284      	movs	r2, #132	@ 0x84
 800677a:	2100      	movs	r1, #0
 800677c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e00f      	b.n	80067a2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	69db      	ldr	r3, [r3, #28]
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	4013      	ands	r3, r2
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	1ad3      	subs	r3, r2, r3
 8006790:	425a      	negs	r2, r3
 8006792:	4153      	adcs	r3, r2
 8006794:	b2db      	uxtb	r3, r3
 8006796:	001a      	movs	r2, r3
 8006798:	1dfb      	adds	r3, r7, #7
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	429a      	cmp	r2, r3
 800679e:	d09e      	beq.n	80066de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	0018      	movs	r0, r3
 80067a4:	46bd      	mov	sp, r7
 80067a6:	b004      	add	sp, #16
 80067a8:	bd80      	pop	{r7, pc}
	...

080067ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b090      	sub	sp, #64	@ 0x40
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	1dbb      	adds	r3, r7, #6
 80067b8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	68ba      	ldr	r2, [r7, #8]
 80067be:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	1dba      	adds	r2, r7, #6
 80067c4:	215c      	movs	r1, #92	@ 0x5c
 80067c6:	8812      	ldrh	r2, [r2, #0]
 80067c8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2290      	movs	r2, #144	@ 0x90
 80067ce:	2100      	movs	r1, #0
 80067d0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	228c      	movs	r2, #140	@ 0x8c
 80067d6:	2122      	movs	r1, #34	@ 0x22
 80067d8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2280      	movs	r2, #128	@ 0x80
 80067de:	589b      	ldr	r3, [r3, r2]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d02d      	beq.n	8006840 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2280      	movs	r2, #128	@ 0x80
 80067e8:	589b      	ldr	r3, [r3, r2]
 80067ea:	4a40      	ldr	r2, [pc, #256]	@ (80068ec <UART_Start_Receive_DMA+0x140>)
 80067ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2280      	movs	r2, #128	@ 0x80
 80067f2:	589b      	ldr	r3, [r3, r2]
 80067f4:	4a3e      	ldr	r2, [pc, #248]	@ (80068f0 <UART_Start_Receive_DMA+0x144>)
 80067f6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2280      	movs	r2, #128	@ 0x80
 80067fc:	589b      	ldr	r3, [r3, r2]
 80067fe:	4a3d      	ldr	r2, [pc, #244]	@ (80068f4 <UART_Start_Receive_DMA+0x148>)
 8006800:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2280      	movs	r2, #128	@ 0x80
 8006806:	589b      	ldr	r3, [r3, r2]
 8006808:	2200      	movs	r2, #0
 800680a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2280      	movs	r2, #128	@ 0x80
 8006810:	5898      	ldr	r0, [r3, r2]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	3324      	adds	r3, #36	@ 0x24
 8006818:	0019      	movs	r1, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800681e:	001a      	movs	r2, r3
 8006820:	1dbb      	adds	r3, r7, #6
 8006822:	881b      	ldrh	r3, [r3, #0]
 8006824:	f7fd f85a 	bl	80038dc <HAL_DMA_Start_IT>
 8006828:	1e03      	subs	r3, r0, #0
 800682a:	d009      	beq.n	8006840 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2290      	movs	r2, #144	@ 0x90
 8006830:	2110      	movs	r1, #16
 8006832:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	228c      	movs	r2, #140	@ 0x8c
 8006838:	2120      	movs	r1, #32
 800683a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e050      	b.n	80068e2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d019      	beq.n	800687c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006848:	f3ef 8310 	mrs	r3, PRIMASK
 800684c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800684e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006850:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006852:	2301      	movs	r3, #1
 8006854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006858:	f383 8810 	msr	PRIMASK, r3
}
 800685c:	46c0      	nop			@ (mov r8, r8)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2180      	movs	r1, #128	@ 0x80
 800686a:	0049      	lsls	r1, r1, #1
 800686c:	430a      	orrs	r2, r1
 800686e:	601a      	str	r2, [r3, #0]
 8006870:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006872:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006876:	f383 8810 	msr	PRIMASK, r3
}
 800687a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800687c:	f3ef 8310 	mrs	r3, PRIMASK
 8006880:	613b      	str	r3, [r7, #16]
  return(result);
 8006882:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006884:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006886:	2301      	movs	r3, #1
 8006888:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	f383 8810 	msr	PRIMASK, r3
}
 8006890:	46c0      	nop			@ (mov r8, r8)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	689a      	ldr	r2, [r3, #8]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2101      	movs	r1, #1
 800689e:	430a      	orrs	r2, r1
 80068a0:	609a      	str	r2, [r3, #8]
 80068a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	f383 8810 	msr	PRIMASK, r3
}
 80068ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068ae:	f3ef 8310 	mrs	r3, PRIMASK
 80068b2:	61fb      	str	r3, [r7, #28]
  return(result);
 80068b4:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068b8:	2301      	movs	r3, #1
 80068ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068bc:	6a3b      	ldr	r3, [r7, #32]
 80068be:	f383 8810 	msr	PRIMASK, r3
}
 80068c2:	46c0      	nop			@ (mov r8, r8)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	689a      	ldr	r2, [r3, #8]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2140      	movs	r1, #64	@ 0x40
 80068d0:	430a      	orrs	r2, r1
 80068d2:	609a      	str	r2, [r3, #8]
 80068d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068da:	f383 8810 	msr	PRIMASK, r3
}
 80068de:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	0018      	movs	r0, r3
 80068e4:	46bd      	mov	sp, r7
 80068e6:	b010      	add	sp, #64	@ 0x40
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	46c0      	nop			@ (mov r8, r8)
 80068ec:	08006a45 	.word	0x08006a45
 80068f0:	08006b75 	.word	0x08006b75
 80068f4:	08006bb7 	.word	0x08006bb7

080068f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b08a      	sub	sp, #40	@ 0x28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006900:	f3ef 8310 	mrs	r3, PRIMASK
 8006904:	60bb      	str	r3, [r7, #8]
  return(result);
 8006906:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006908:	627b      	str	r3, [r7, #36]	@ 0x24
 800690a:	2301      	movs	r3, #1
 800690c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f383 8810 	msr	PRIMASK, r3
}
 8006914:	46c0      	nop			@ (mov r8, r8)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	21c0      	movs	r1, #192	@ 0xc0
 8006922:	438a      	bics	r2, r1
 8006924:	601a      	str	r2, [r3, #0]
 8006926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006928:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	f383 8810 	msr	PRIMASK, r3
}
 8006930:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006932:	f3ef 8310 	mrs	r3, PRIMASK
 8006936:	617b      	str	r3, [r7, #20]
  return(result);
 8006938:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800693a:	623b      	str	r3, [r7, #32]
 800693c:	2301      	movs	r3, #1
 800693e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	f383 8810 	msr	PRIMASK, r3
}
 8006946:	46c0      	nop			@ (mov r8, r8)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689a      	ldr	r2, [r3, #8]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4908      	ldr	r1, [pc, #32]	@ (8006974 <UART_EndTxTransfer+0x7c>)
 8006954:	400a      	ands	r2, r1
 8006956:	609a      	str	r2, [r3, #8]
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	f383 8810 	msr	PRIMASK, r3
}
 8006962:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2288      	movs	r2, #136	@ 0x88
 8006968:	2120      	movs	r1, #32
 800696a:	5099      	str	r1, [r3, r2]
}
 800696c:	46c0      	nop			@ (mov r8, r8)
 800696e:	46bd      	mov	sp, r7
 8006970:	b00a      	add	sp, #40	@ 0x28
 8006972:	bd80      	pop	{r7, pc}
 8006974:	ff7fffff 	.word	0xff7fffff

08006978 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b08e      	sub	sp, #56	@ 0x38
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006980:	f3ef 8310 	mrs	r3, PRIMASK
 8006984:	617b      	str	r3, [r7, #20]
  return(result);
 8006986:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006988:	637b      	str	r3, [r7, #52]	@ 0x34
 800698a:	2301      	movs	r3, #1
 800698c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	f383 8810 	msr	PRIMASK, r3
}
 8006994:	46c0      	nop			@ (mov r8, r8)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4926      	ldr	r1, [pc, #152]	@ (8006a3c <UART_EndRxTransfer+0xc4>)
 80069a2:	400a      	ands	r2, r1
 80069a4:	601a      	str	r2, [r3, #0]
 80069a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	f383 8810 	msr	PRIMASK, r3
}
 80069b0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069b2:	f3ef 8310 	mrs	r3, PRIMASK
 80069b6:	623b      	str	r3, [r7, #32]
  return(result);
 80069b8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80069ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80069bc:	2301      	movs	r3, #1
 80069be:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	f383 8810 	msr	PRIMASK, r3
}
 80069c6:	46c0      	nop			@ (mov r8, r8)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689a      	ldr	r2, [r3, #8]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	491b      	ldr	r1, [pc, #108]	@ (8006a40 <UART_EndRxTransfer+0xc8>)
 80069d4:	400a      	ands	r2, r1
 80069d6:	609a      	str	r2, [r3, #8]
 80069d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069da:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069de:	f383 8810 	msr	PRIMASK, r3
}
 80069e2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d118      	bne.n	8006a1e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069ec:	f3ef 8310 	mrs	r3, PRIMASK
 80069f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80069f2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069f6:	2301      	movs	r3, #1
 80069f8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f383 8810 	msr	PRIMASK, r3
}
 8006a00:	46c0      	nop			@ (mov r8, r8)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	2110      	movs	r1, #16
 8006a0e:	438a      	bics	r2, r1
 8006a10:	601a      	str	r2, [r3, #0]
 8006a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	f383 8810 	msr	PRIMASK, r3
}
 8006a1c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	228c      	movs	r2, #140	@ 0x8c
 8006a22:	2120      	movs	r1, #32
 8006a24:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006a32:	46c0      	nop			@ (mov r8, r8)
 8006a34:	46bd      	mov	sp, r7
 8006a36:	b00e      	add	sp, #56	@ 0x38
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	46c0      	nop			@ (mov r8, r8)
 8006a3c:	fffffedf 	.word	0xfffffedf
 8006a40:	effffffe 	.word	0xeffffffe

08006a44 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b094      	sub	sp, #80	@ 0x50
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a50:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2220      	movs	r2, #32
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	d16f      	bne.n	8006b3e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8006a5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a60:	225e      	movs	r2, #94	@ 0x5e
 8006a62:	2100      	movs	r1, #0
 8006a64:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a66:	f3ef 8310 	mrs	r3, PRIMASK
 8006a6a:	61bb      	str	r3, [r7, #24]
  return(result);
 8006a6c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a70:	2301      	movs	r3, #1
 8006a72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	f383 8810 	msr	PRIMASK, r3
}
 8006a7a:	46c0      	nop			@ (mov r8, r8)
 8006a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	493a      	ldr	r1, [pc, #232]	@ (8006b70 <UART_DMAReceiveCplt+0x12c>)
 8006a88:	400a      	ands	r2, r1
 8006a8a:	601a      	str	r2, [r3, #0]
 8006a8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a8e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	f383 8810 	msr	PRIMASK, r3
}
 8006a96:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a98:	f3ef 8310 	mrs	r3, PRIMASK
 8006a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa8:	f383 8810 	msr	PRIMASK, r3
}
 8006aac:	46c0      	nop			@ (mov r8, r8)
 8006aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	689a      	ldr	r2, [r3, #8]
 8006ab4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2101      	movs	r1, #1
 8006aba:	438a      	bics	r2, r1
 8006abc:	609a      	str	r2, [r3, #8]
 8006abe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac4:	f383 8810 	msr	PRIMASK, r3
}
 8006ac8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006aca:	f3ef 8310 	mrs	r3, PRIMASK
 8006ace:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ad2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ada:	f383 8810 	msr	PRIMASK, r3
}
 8006ade:	46c0      	nop			@ (mov r8, r8)
 8006ae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	689a      	ldr	r2, [r3, #8]
 8006ae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2140      	movs	r1, #64	@ 0x40
 8006aec:	438a      	bics	r2, r1
 8006aee:	609a      	str	r2, [r3, #8]
 8006af0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006af2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af6:	f383 8810 	msr	PRIMASK, r3
}
 8006afa:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006afc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006afe:	228c      	movs	r2, #140	@ 0x8c
 8006b00:	2120      	movs	r1, #32
 8006b02:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d118      	bne.n	8006b3e <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8006b10:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b12:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b16:	2301      	movs	r3, #1
 8006b18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	f383 8810 	msr	PRIMASK, r3
}
 8006b20:	46c0      	nop			@ (mov r8, r8)
 8006b22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2110      	movs	r1, #16
 8006b2e:	438a      	bics	r2, r1
 8006b30:	601a      	str	r2, [r3, #0]
 8006b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b34:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	f383 8810 	msr	PRIMASK, r3
}
 8006b3c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b40:	2200      	movs	r2, #0
 8006b42:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d108      	bne.n	8006b5e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b4e:	225c      	movs	r2, #92	@ 0x5c
 8006b50:	5a9a      	ldrh	r2, [r3, r2]
 8006b52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b54:	0011      	movs	r1, r2
 8006b56:	0018      	movs	r0, r3
 8006b58:	f7ff f9d6 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b5c:	e003      	b.n	8006b66 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8006b5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b60:	0018      	movs	r0, r3
 8006b62:	f7fa fd2b 	bl	80015bc <HAL_UART_RxCpltCallback>
}
 8006b66:	46c0      	nop			@ (mov r8, r8)
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	b014      	add	sp, #80	@ 0x50
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	46c0      	nop			@ (mov r8, r8)
 8006b70:	fffffeff 	.word	0xfffffeff

08006b74 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b80:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d10a      	bne.n	8006ba6 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	225c      	movs	r2, #92	@ 0x5c
 8006b94:	5a9b      	ldrh	r3, [r3, r2]
 8006b96:	085b      	lsrs	r3, r3, #1
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	0011      	movs	r1, r2
 8006b9e:	0018      	movs	r0, r3
 8006ba0:	f7ff f9b2 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ba4:	e003      	b.n	8006bae <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	0018      	movs	r0, r3
 8006baa:	f7ff f99d 	bl	8005ee8 <HAL_UART_RxHalfCpltCallback>
}
 8006bae:	46c0      	nop			@ (mov r8, r8)
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	b004      	add	sp, #16
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b086      	sub	sp, #24
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	2288      	movs	r2, #136	@ 0x88
 8006bc8:	589b      	ldr	r3, [r3, r2]
 8006bca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	228c      	movs	r2, #140	@ 0x8c
 8006bd0:	589b      	ldr	r3, [r3, r2]
 8006bd2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	2280      	movs	r2, #128	@ 0x80
 8006bdc:	4013      	ands	r3, r2
 8006bde:	2b80      	cmp	r3, #128	@ 0x80
 8006be0:	d10a      	bne.n	8006bf8 <UART_DMAError+0x42>
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	2b21      	cmp	r3, #33	@ 0x21
 8006be6:	d107      	bne.n	8006bf8 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	2256      	movs	r2, #86	@ 0x56
 8006bec:	2100      	movs	r1, #0
 8006bee:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	0018      	movs	r0, r3
 8006bf4:	f7ff fe80 	bl	80068f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	2240      	movs	r2, #64	@ 0x40
 8006c00:	4013      	ands	r3, r2
 8006c02:	2b40      	cmp	r3, #64	@ 0x40
 8006c04:	d10a      	bne.n	8006c1c <UART_DMAError+0x66>
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2b22      	cmp	r3, #34	@ 0x22
 8006c0a:	d107      	bne.n	8006c1c <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	225e      	movs	r2, #94	@ 0x5e
 8006c10:	2100      	movs	r1, #0
 8006c12:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	0018      	movs	r0, r3
 8006c18:	f7ff feae 	bl	8006978 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	2290      	movs	r2, #144	@ 0x90
 8006c20:	589b      	ldr	r3, [r3, r2]
 8006c22:	2210      	movs	r2, #16
 8006c24:	431a      	orrs	r2, r3
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	2190      	movs	r1, #144	@ 0x90
 8006c2a:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	0018      	movs	r0, r3
 8006c30:	f7ff f962 	bl	8005ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c34:	46c0      	nop			@ (mov r8, r8)
 8006c36:	46bd      	mov	sp, r7
 8006c38:	b006      	add	sp, #24
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	225e      	movs	r2, #94	@ 0x5e
 8006c4e:	2100      	movs	r1, #0
 8006c50:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2256      	movs	r2, #86	@ 0x56
 8006c56:	2100      	movs	r1, #0
 8006c58:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	0018      	movs	r0, r3
 8006c5e:	f7ff f94b 	bl	8005ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c62:	46c0      	nop			@ (mov r8, r8)
 8006c64:	46bd      	mov	sp, r7
 8006c66:	b004      	add	sp, #16
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b086      	sub	sp, #24
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c72:	f3ef 8310 	mrs	r3, PRIMASK
 8006c76:	60bb      	str	r3, [r7, #8]
  return(result);
 8006c78:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f383 8810 	msr	PRIMASK, r3
}
 8006c86:	46c0      	nop			@ (mov r8, r8)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2140      	movs	r1, #64	@ 0x40
 8006c94:	438a      	bics	r2, r1
 8006c96:	601a      	str	r2, [r3, #0]
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	f383 8810 	msr	PRIMASK, r3
}
 8006ca2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2288      	movs	r2, #136	@ 0x88
 8006ca8:	2120      	movs	r1, #32
 8006caa:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	0018      	movs	r0, r3
 8006cb6:	f7ff f90f 	bl	8005ed8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cba:	46c0      	nop			@ (mov r8, r8)
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	b006      	add	sp, #24
 8006cc0:	bd80      	pop	{r7, pc}

08006cc2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006cc2:	b580      	push	{r7, lr}
 8006cc4:	b082      	sub	sp, #8
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006cca:	46c0      	nop			@ (mov r8, r8)
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	b002      	add	sp, #8
 8006cd0:	bd80      	pop	{r7, pc}

08006cd2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006cd2:	b580      	push	{r7, lr}
 8006cd4:	b082      	sub	sp, #8
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006cda:	46c0      	nop			@ (mov r8, r8)
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	b002      	add	sp, #8
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006ce2:	b580      	push	{r7, lr}
 8006ce4:	b082      	sub	sp, #8
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006cea:	46c0      	nop			@ (mov r8, r8)
 8006cec:	46bd      	mov	sp, r7
 8006cee:	b002      	add	sp, #8
 8006cf0:	bd80      	pop	{r7, pc}
	...

08006cf4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2284      	movs	r2, #132	@ 0x84
 8006d00:	5c9b      	ldrb	r3, [r3, r2]
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d101      	bne.n	8006d0a <HAL_UARTEx_DisableFifoMode+0x16>
 8006d06:	2302      	movs	r3, #2
 8006d08:	e027      	b.n	8006d5a <HAL_UARTEx_DisableFifoMode+0x66>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2284      	movs	r2, #132	@ 0x84
 8006d0e:	2101      	movs	r1, #1
 8006d10:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2288      	movs	r2, #136	@ 0x88
 8006d16:	2124      	movs	r1, #36	@ 0x24
 8006d18:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2101      	movs	r1, #1
 8006d2e:	438a      	bics	r2, r1
 8006d30:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	4a0b      	ldr	r2, [pc, #44]	@ (8006d64 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006d36:	4013      	ands	r3, r2
 8006d38:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2288      	movs	r2, #136	@ 0x88
 8006d4c:	2120      	movs	r1, #32
 8006d4e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2284      	movs	r2, #132	@ 0x84
 8006d54:	2100      	movs	r1, #0
 8006d56:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	0018      	movs	r0, r3
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	b004      	add	sp, #16
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	46c0      	nop			@ (mov r8, r8)
 8006d64:	dfffffff 	.word	0xdfffffff

08006d68 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2284      	movs	r2, #132	@ 0x84
 8006d76:	5c9b      	ldrb	r3, [r3, r2]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d101      	bne.n	8006d80 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006d7c:	2302      	movs	r3, #2
 8006d7e:	e02e      	b.n	8006dde <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2284      	movs	r2, #132	@ 0x84
 8006d84:	2101      	movs	r1, #1
 8006d86:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2288      	movs	r2, #136	@ 0x88
 8006d8c:	2124      	movs	r1, #36	@ 0x24
 8006d8e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2101      	movs	r1, #1
 8006da4:	438a      	bics	r2, r1
 8006da6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	00db      	lsls	r3, r3, #3
 8006db0:	08d9      	lsrs	r1, r3, #3
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	430a      	orrs	r2, r1
 8006dba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	0018      	movs	r0, r3
 8006dc0:	f000 f854 	bl	8006e6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2288      	movs	r2, #136	@ 0x88
 8006dd0:	2120      	movs	r1, #32
 8006dd2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2284      	movs	r2, #132	@ 0x84
 8006dd8:	2100      	movs	r1, #0
 8006dda:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ddc:	2300      	movs	r3, #0
}
 8006dde:	0018      	movs	r0, r3
 8006de0:	46bd      	mov	sp, r7
 8006de2:	b004      	add	sp, #16
 8006de4:	bd80      	pop	{r7, pc}
	...

08006de8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2284      	movs	r2, #132	@ 0x84
 8006df6:	5c9b      	ldrb	r3, [r3, r2]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d101      	bne.n	8006e00 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	e02f      	b.n	8006e60 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2284      	movs	r2, #132	@ 0x84
 8006e04:	2101      	movs	r1, #1
 8006e06:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2288      	movs	r2, #136	@ 0x88
 8006e0c:	2124      	movs	r1, #36	@ 0x24
 8006e0e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2101      	movs	r1, #1
 8006e24:	438a      	bics	r2, r1
 8006e26:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8006e68 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006e30:	4013      	ands	r3, r2
 8006e32:	0019      	movs	r1, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	0018      	movs	r0, r3
 8006e42:	f000 f813 	bl	8006e6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2288      	movs	r2, #136	@ 0x88
 8006e52:	2120      	movs	r1, #32
 8006e54:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2284      	movs	r2, #132	@ 0x84
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	0018      	movs	r0, r3
 8006e62:	46bd      	mov	sp, r7
 8006e64:	b004      	add	sp, #16
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	f1ffffff 	.word	0xf1ffffff

08006e6c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d108      	bne.n	8006e8e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	226a      	movs	r2, #106	@ 0x6a
 8006e80:	2101      	movs	r1, #1
 8006e82:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2268      	movs	r2, #104	@ 0x68
 8006e88:	2101      	movs	r1, #1
 8006e8a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006e8c:	e043      	b.n	8006f16 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006e8e:	260f      	movs	r6, #15
 8006e90:	19bb      	adds	r3, r7, r6
 8006e92:	2208      	movs	r2, #8
 8006e94:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006e96:	200e      	movs	r0, #14
 8006e98:	183b      	adds	r3, r7, r0
 8006e9a:	2208      	movs	r2, #8
 8006e9c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	0e5b      	lsrs	r3, r3, #25
 8006ea6:	b2da      	uxtb	r2, r3
 8006ea8:	240d      	movs	r4, #13
 8006eaa:	193b      	adds	r3, r7, r4
 8006eac:	2107      	movs	r1, #7
 8006eae:	400a      	ands	r2, r1
 8006eb0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	0f5b      	lsrs	r3, r3, #29
 8006eba:	b2da      	uxtb	r2, r3
 8006ebc:	250c      	movs	r5, #12
 8006ebe:	197b      	adds	r3, r7, r5
 8006ec0:	2107      	movs	r1, #7
 8006ec2:	400a      	ands	r2, r1
 8006ec4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ec6:	183b      	adds	r3, r7, r0
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	197a      	adds	r2, r7, r5
 8006ecc:	7812      	ldrb	r2, [r2, #0]
 8006ece:	4914      	ldr	r1, [pc, #80]	@ (8006f20 <UARTEx_SetNbDataToProcess+0xb4>)
 8006ed0:	5c8a      	ldrb	r2, [r1, r2]
 8006ed2:	435a      	muls	r2, r3
 8006ed4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ed6:	197b      	adds	r3, r7, r5
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	4a12      	ldr	r2, [pc, #72]	@ (8006f24 <UARTEx_SetNbDataToProcess+0xb8>)
 8006edc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ede:	0019      	movs	r1, r3
 8006ee0:	f7f9 f99c 	bl	800021c <__divsi3>
 8006ee4:	0003      	movs	r3, r0
 8006ee6:	b299      	uxth	r1, r3
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	226a      	movs	r2, #106	@ 0x6a
 8006eec:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006eee:	19bb      	adds	r3, r7, r6
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	193a      	adds	r2, r7, r4
 8006ef4:	7812      	ldrb	r2, [r2, #0]
 8006ef6:	490a      	ldr	r1, [pc, #40]	@ (8006f20 <UARTEx_SetNbDataToProcess+0xb4>)
 8006ef8:	5c8a      	ldrb	r2, [r1, r2]
 8006efa:	435a      	muls	r2, r3
 8006efc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006efe:	193b      	adds	r3, r7, r4
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	4a08      	ldr	r2, [pc, #32]	@ (8006f24 <UARTEx_SetNbDataToProcess+0xb8>)
 8006f04:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f06:	0019      	movs	r1, r3
 8006f08:	f7f9 f988 	bl	800021c <__divsi3>
 8006f0c:	0003      	movs	r3, r0
 8006f0e:	b299      	uxth	r1, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2268      	movs	r2, #104	@ 0x68
 8006f14:	5299      	strh	r1, [r3, r2]
}
 8006f16:	46c0      	nop			@ (mov r8, r8)
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	b005      	add	sp, #20
 8006f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f1e:	46c0      	nop			@ (mov r8, r8)
 8006f20:	0800921c 	.word	0x0800921c
 8006f24:	08009224 	.word	0x08009224

08006f28 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	0002      	movs	r2, r0
 8006f30:	1dbb      	adds	r3, r7, #6
 8006f32:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006f34:	2300      	movs	r3, #0
 8006f36:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006f38:	1dbb      	adds	r3, r7, #6
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	5e9b      	ldrsh	r3, [r3, r2]
 8006f3e:	2b84      	cmp	r3, #132	@ 0x84
 8006f40:	d006      	beq.n	8006f50 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8006f42:	1dbb      	adds	r3, r7, #6
 8006f44:	2200      	movs	r2, #0
 8006f46:	5e9a      	ldrsh	r2, [r3, r2]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	18d3      	adds	r3, r2, r3
 8006f4c:	3303      	adds	r3, #3
 8006f4e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006f50:	68fb      	ldr	r3, [r7, #12]
}
 8006f52:	0018      	movs	r0, r3
 8006f54:	46bd      	mov	sp, r7
 8006f56:	b004      	add	sp, #16
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b082      	sub	sp, #8
 8006f5e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f60:	f3ef 8305 	mrs	r3, IPSR
 8006f64:	607b      	str	r3, [r7, #4]
  return(result);
 8006f66:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006f68:	1e5a      	subs	r2, r3, #1
 8006f6a:	4193      	sbcs	r3, r2
 8006f6c:	b2db      	uxtb	r3, r3
}
 8006f6e:	0018      	movs	r0, r3
 8006f70:	46bd      	mov	sp, r7
 8006f72:	b002      	add	sp, #8
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006f7a:	f001 f889 	bl	8008090 <vTaskStartScheduler>
  
  return osOK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	0018      	movs	r0, r3
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006f86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f88:	b087      	sub	sp, #28
 8006f8a:	af02      	add	r7, sp, #8
 8006f8c:	6078      	str	r0, [r7, #4]
 8006f8e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	685c      	ldr	r4, [r3, #4]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f9c:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	5e9b      	ldrsh	r3, [r3, r2]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	f7ff ffbf 	bl	8006f28 <makeFreeRtosPriority>
 8006faa:	0001      	movs	r1, r0
 8006fac:	683a      	ldr	r2, [r7, #0]
 8006fae:	230c      	movs	r3, #12
 8006fb0:	18fb      	adds	r3, r7, r3
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	9100      	str	r1, [sp, #0]
 8006fb6:	0013      	movs	r3, r2
 8006fb8:	0032      	movs	r2, r6
 8006fba:	0029      	movs	r1, r5
 8006fbc:	0020      	movs	r0, r4
 8006fbe:	f000 ff13 	bl	8007de8 <xTaskCreate>
 8006fc2:	0003      	movs	r3, r0
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d001      	beq.n	8006fcc <osThreadCreate+0x46>
                   &handle) != pdPASS)  {
    return NULL;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	e000      	b.n	8006fce <osThreadCreate+0x48>
  }     
#endif
  
  return handle;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
}
 8006fce:	0018      	movs	r0, r3
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	b005      	add	sp, #20
 8006fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006fd6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b084      	sub	sp, #16
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d001      	beq.n	8006fec <osDelay+0x16>
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	e000      	b.n	8006fee <osDelay+0x18>
 8006fec:	2301      	movs	r3, #1
 8006fee:	0018      	movs	r0, r3
 8006ff0:	f001 f828 	bl	8008044 <vTaskDelay>
  
  return osOK;
 8006ff4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006ff6:	0018      	movs	r0, r3
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	b004      	add	sp, #16
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b082      	sub	sp, #8
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8007006:	2001      	movs	r0, #1
 8007008:	f000 f9fd 	bl	8007406 <xQueueCreateMutex>
 800700c:	0003      	movs	r3, r0
#endif
#else
  return NULL;
#endif
}
 800700e:	0018      	movs	r0, r3
 8007010:	46bd      	mov	sp, r7
 8007012:	b002      	add	sp, #8
 8007014:	bd80      	pop	{r7, pc}
	...

08007018 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007022:	2300      	movs	r3, #0
 8007024:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d101      	bne.n	8007030 <osMutexWait+0x18>
    return osErrorParameter;
 800702c:	2380      	movs	r3, #128	@ 0x80
 800702e:	e036      	b.n	800709e <osMutexWait+0x86>
  }
  
  ticks = 0;
 8007030:	2300      	movs	r3, #0
 8007032:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	3301      	adds	r3, #1
 8007038:	d103      	bne.n	8007042 <osMutexWait+0x2a>
    ticks = portMAX_DELAY;
 800703a:	2301      	movs	r3, #1
 800703c:	425b      	negs	r3, r3
 800703e:	60fb      	str	r3, [r7, #12]
 8007040:	e009      	b.n	8007056 <osMutexWait+0x3e>
  }
  else if (millisec != 0) {
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d006      	beq.n	8007056 <osMutexWait+0x3e>
    ticks = millisec / portTICK_PERIOD_MS;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d101      	bne.n	8007056 <osMutexWait+0x3e>
      ticks = 1;
 8007052:	2301      	movs	r3, #1
 8007054:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007056:	f7ff ff80 	bl	8006f5a <inHandlerMode>
 800705a:	1e03      	subs	r3, r0, #0
 800705c:	d013      	beq.n	8007086 <osMutexWait+0x6e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800705e:	2308      	movs	r3, #8
 8007060:	18fa      	adds	r2, r7, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2100      	movs	r1, #0
 8007066:	0018      	movs	r0, r3
 8007068:	f000 fd26 	bl	8007ab8 <xQueueReceiveFromISR>
 800706c:	0003      	movs	r3, r0
 800706e:	2b01      	cmp	r3, #1
 8007070:	d001      	beq.n	8007076 <osMutexWait+0x5e>
      return osErrorOS;
 8007072:	23ff      	movs	r3, #255	@ 0xff
 8007074:	e013      	b.n	800709e <osMutexWait+0x86>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00f      	beq.n	800709c <osMutexWait+0x84>
 800707c:	4b0a      	ldr	r3, [pc, #40]	@ (80070a8 <osMutexWait+0x90>)
 800707e:	2280      	movs	r2, #128	@ 0x80
 8007080:	0552      	lsls	r2, r2, #21
 8007082:	601a      	str	r2, [r3, #0]
 8007084:	e00a      	b.n	800709c <osMutexWait+0x84>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	0011      	movs	r1, r2
 800708c:	0018      	movs	r0, r3
 800708e:	f000 fc35 	bl	80078fc <xQueueSemaphoreTake>
 8007092:	0003      	movs	r3, r0
 8007094:	2b01      	cmp	r3, #1
 8007096:	d001      	beq.n	800709c <osMutexWait+0x84>
    return osErrorOS;
 8007098:	23ff      	movs	r3, #255	@ 0xff
 800709a:	e000      	b.n	800709e <osMutexWait+0x86>
  }
  
  return osOK;
 800709c:	2300      	movs	r3, #0
}
 800709e:	0018      	movs	r0, r3
 80070a0:	46bd      	mov	sp, r7
 80070a2:	b004      	add	sp, #16
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	46c0      	nop			@ (mov r8, r8)
 80070a8:	e000ed04 	.word	0xe000ed04

080070ac <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80070b4:	2300      	movs	r3, #0
 80070b6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80070b8:	2300      	movs	r3, #0
 80070ba:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80070bc:	f7ff ff4d 	bl	8006f5a <inHandlerMode>
 80070c0:	1e03      	subs	r3, r0, #0
 80070c2:	d013      	beq.n	80070ec <osMutexRelease+0x40>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80070c4:	2308      	movs	r3, #8
 80070c6:	18fa      	adds	r2, r7, r3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	0011      	movs	r1, r2
 80070cc:	0018      	movs	r0, r3
 80070ce:	f000 faf5 	bl	80076bc <xQueueGiveFromISR>
 80070d2:	0003      	movs	r3, r0
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d001      	beq.n	80070dc <osMutexRelease+0x30>
      return osErrorOS;
 80070d8:	23ff      	movs	r3, #255	@ 0xff
 80070da:	e013      	b.n	8007104 <osMutexRelease+0x58>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00f      	beq.n	8007102 <osMutexRelease+0x56>
 80070e2:	4b0a      	ldr	r3, [pc, #40]	@ (800710c <osMutexRelease+0x60>)
 80070e4:	2280      	movs	r2, #128	@ 0x80
 80070e6:	0552      	lsls	r2, r2, #21
 80070e8:	601a      	str	r2, [r3, #0]
 80070ea:	e00a      	b.n	8007102 <osMutexRelease+0x56>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	2300      	movs	r3, #0
 80070f0:	2200      	movs	r2, #0
 80070f2:	2100      	movs	r1, #0
 80070f4:	f000 f9a3 	bl	800743e <xQueueGenericSend>
 80070f8:	0003      	movs	r3, r0
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d001      	beq.n	8007102 <osMutexRelease+0x56>
  {
    result = osErrorOS;
 80070fe:	23ff      	movs	r3, #255	@ 0xff
 8007100:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8007102:	68fb      	ldr	r3, [r7, #12]
}
 8007104:	0018      	movs	r0, r3
 8007106:	46bd      	mov	sp, r7
 8007108:	b004      	add	sp, #16
 800710a:	bd80      	pop	{r7, pc}
 800710c:	e000ed04 	.word	0xe000ed04

08007110 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6818      	ldr	r0, [r3, #0]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	0019      	movs	r1, r3
 8007126:	f000 f903 	bl	8007330 <xQueueGenericCreate>
 800712a:	0003      	movs	r3, r0
#endif
}
 800712c:	0018      	movs	r0, r3
 800712e:	46bd      	mov	sp, r7
 8007130:	b002      	add	sp, #8
 8007132:	bd80      	pop	{r7, pc}

08007134 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	3308      	adds	r3, #8
 8007140:	001a      	movs	r2, r3
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	4252      	negs	r2, r2
 800714c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	3308      	adds	r3, #8
 8007152:	001a      	movs	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	3308      	adds	r3, #8
 800715c:	001a      	movs	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007168:	46c0      	nop			@ (mov r8, r8)
 800716a:	46bd      	mov	sp, r7
 800716c:	b002      	add	sp, #8
 800716e:	bd80      	pop	{r7, pc}

08007170 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800717e:	46c0      	nop			@ (mov r8, r8)
 8007180:	46bd      	mov	sp, r7
 8007182:	b002      	add	sp, #8
 8007184:	bd80      	pop	{r7, pc}

08007186 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b084      	sub	sp, #16
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
 800718e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	689a      	ldr	r2, [r3, #8]
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	683a      	ldr	r2, [r7, #0]
 80071aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	683a      	ldr	r2, [r7, #0]
 80071b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	1c5a      	adds	r2, r3, #1
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	601a      	str	r2, [r3, #0]
}
 80071c2:	46c0      	nop			@ (mov r8, r8)
 80071c4:	46bd      	mov	sp, r7
 80071c6:	b004      	add	sp, #16
 80071c8:	bd80      	pop	{r7, pc}

080071ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80071ca:	b580      	push	{r7, lr}
 80071cc:	b084      	sub	sp, #16
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
 80071d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	3301      	adds	r3, #1
 80071de:	d103      	bne.n	80071e8 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	691b      	ldr	r3, [r3, #16]
 80071e4:	60fb      	str	r3, [r7, #12]
 80071e6:	e00c      	b.n	8007202 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	3308      	adds	r3, #8
 80071ec:	60fb      	str	r3, [r7, #12]
 80071ee:	e002      	b.n	80071f6 <vListInsert+0x2c>
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	68ba      	ldr	r2, [r7, #8]
 80071fe:	429a      	cmp	r2, r3
 8007200:	d2f6      	bcs.n	80071f0 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	685a      	ldr	r2, [r3, #4]
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	683a      	ldr	r2, [r7, #0]
 800721c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	1c5a      	adds	r2, r3, #1
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	601a      	str	r2, [r3, #0]
}
 800722e:	46c0      	nop			@ (mov r8, r8)
 8007230:	46bd      	mov	sp, r7
 8007232:	b004      	add	sp, #16
 8007234:	bd80      	pop	{r7, pc}

08007236 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007236:	b580      	push	{r7, lr}
 8007238:	b084      	sub	sp, #16
 800723a:	af00      	add	r7, sp, #0
 800723c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	6892      	ldr	r2, [r2, #8]
 800724c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	6852      	ldr	r2, [r2, #4]
 8007256:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	429a      	cmp	r2, r3
 8007260:	d103      	bne.n	800726a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	689a      	ldr	r2, [r3, #8]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	1e5a      	subs	r2, r3, #1
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
}
 800727e:	0018      	movs	r0, r3
 8007280:	46bd      	mov	sp, r7
 8007282:	b004      	add	sp, #16
 8007284:	bd80      	pop	{r7, pc}

08007286 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007286:	b580      	push	{r7, lr}
 8007288:	b084      	sub	sp, #16
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
 800728e:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d102      	bne.n	80072a0 <xQueueGenericReset+0x1a>
 800729a:	b672      	cpsid	i
 800729c:	46c0      	nop			@ (mov r8, r8)
 800729e:	e7fd      	b.n	800729c <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80072a0:	f001 fcbe 	bl	8008c20 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b0:	434b      	muls	r3, r1
 80072b2:	18d2      	adds	r2, r2, r3
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2200      	movs	r2, #0
 80072bc:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072ce:	1e59      	subs	r1, r3, #1
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072d4:	434b      	muls	r3, r1
 80072d6:	18d2      	adds	r2, r2, r3
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2244      	movs	r2, #68	@ 0x44
 80072e0:	21ff      	movs	r1, #255	@ 0xff
 80072e2:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2245      	movs	r2, #69	@ 0x45
 80072e8:	21ff      	movs	r1, #255	@ 0xff
 80072ea:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10d      	bne.n	800730e <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d013      	beq.n	8007322 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	3310      	adds	r3, #16
 80072fe:	0018      	movs	r0, r3
 8007300:	f001 f8b6 	bl	8008470 <xTaskRemoveFromEventList>
 8007304:	1e03      	subs	r3, r0, #0
 8007306:	d00c      	beq.n	8007322 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007308:	f001 fc7a 	bl	8008c00 <vPortYield>
 800730c:	e009      	b.n	8007322 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3310      	adds	r3, #16
 8007312:	0018      	movs	r0, r3
 8007314:	f7ff ff0e 	bl	8007134 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	3324      	adds	r3, #36	@ 0x24
 800731c:	0018      	movs	r0, r3
 800731e:	f7ff ff09 	bl	8007134 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007322:	f001 fc8f 	bl	8008c44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007326:	2301      	movs	r3, #1
}
 8007328:	0018      	movs	r0, r3
 800732a:	46bd      	mov	sp, r7
 800732c:	b004      	add	sp, #16
 800732e:	bd80      	pop	{r7, pc}

08007330 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007330:	b590      	push	{r4, r7, lr}
 8007332:	b08b      	sub	sp, #44	@ 0x2c
 8007334:	af02      	add	r7, sp, #8
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	1dfb      	adds	r3, r7, #7
 800733c:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d102      	bne.n	800734a <xQueueGenericCreate+0x1a>
 8007344:	b672      	cpsid	i
 8007346:	46c0      	nop			@ (mov r8, r8)
 8007348:	e7fd      	b.n	8007346 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	68ba      	ldr	r2, [r7, #8]
 800734e:	4353      	muls	r3, r2
 8007350:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	3348      	adds	r3, #72	@ 0x48
 8007356:	0018      	movs	r0, r3
 8007358:	f001 fcfa 	bl	8008d50 <pvPortMalloc>
 800735c:	0003      	movs	r3, r0
 800735e:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00e      	beq.n	8007384 <xQueueGenericCreate+0x54>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	3348      	adds	r3, #72	@ 0x48
 800736e:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007370:	1dfb      	adds	r3, r7, #7
 8007372:	781c      	ldrb	r4, [r3, #0]
 8007374:	697a      	ldr	r2, [r7, #20]
 8007376:	68b9      	ldr	r1, [r7, #8]
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	9300      	str	r3, [sp, #0]
 800737e:	0023      	movs	r3, r4
 8007380:	f000 f805 	bl	800738e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007384:	69bb      	ldr	r3, [r7, #24]
	}
 8007386:	0018      	movs	r0, r3
 8007388:	46bd      	mov	sp, r7
 800738a:	b009      	add	sp, #36	@ 0x24
 800738c:	bd90      	pop	{r4, r7, pc}

0800738e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b084      	sub	sp, #16
 8007392:	af00      	add	r7, sp, #0
 8007394:	60f8      	str	r0, [r7, #12]
 8007396:	60b9      	str	r1, [r7, #8]
 8007398:	607a      	str	r2, [r7, #4]
 800739a:	001a      	movs	r2, r3
 800739c:	1cfb      	adds	r3, r7, #3
 800739e:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d103      	bne.n	80073ae <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	69ba      	ldr	r2, [r7, #24]
 80073aa:	601a      	str	r2, [r3, #0]
 80073ac:	e002      	b.n	80073b4 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	68fa      	ldr	r2, [r7, #12]
 80073b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80073ba:	69bb      	ldr	r3, [r7, #24]
 80073bc:	68ba      	ldr	r2, [r7, #8]
 80073be:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	2101      	movs	r1, #1
 80073c4:	0018      	movs	r0, r3
 80073c6:	f7ff ff5e 	bl	8007286 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80073ca:	46c0      	nop			@ (mov r8, r8)
 80073cc:	46bd      	mov	sp, r7
 80073ce:	b004      	add	sp, #16
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b082      	sub	sp, #8
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d00e      	beq.n	80073fe <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	2300      	movs	r3, #0
 80073f6:	2200      	movs	r2, #0
 80073f8:	2100      	movs	r1, #0
 80073fa:	f000 f820 	bl	800743e <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80073fe:	46c0      	nop			@ (mov r8, r8)
 8007400:	46bd      	mov	sp, r7
 8007402:	b002      	add	sp, #8
 8007404:	bd80      	pop	{r7, pc}

08007406 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007406:	b580      	push	{r7, lr}
 8007408:	b086      	sub	sp, #24
 800740a:	af00      	add	r7, sp, #0
 800740c:	0002      	movs	r2, r0
 800740e:	1dfb      	adds	r3, r7, #7
 8007410:	701a      	strb	r2, [r3, #0]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007412:	2301      	movs	r3, #1
 8007414:	617b      	str	r3, [r7, #20]
 8007416:	2300      	movs	r3, #0
 8007418:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800741a:	1dfb      	adds	r3, r7, #7
 800741c:	781a      	ldrb	r2, [r3, #0]
 800741e:	6939      	ldr	r1, [r7, #16]
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	0018      	movs	r0, r3
 8007424:	f7ff ff84 	bl	8007330 <xQueueGenericCreate>
 8007428:	0003      	movs	r3, r0
 800742a:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	0018      	movs	r0, r3
 8007430:	f7ff ffcf 	bl	80073d2 <prvInitialiseMutex>

		return xNewQueue;
 8007434:	68fb      	ldr	r3, [r7, #12]
	}
 8007436:	0018      	movs	r0, r3
 8007438:	46bd      	mov	sp, r7
 800743a:	b006      	add	sp, #24
 800743c:	bd80      	pop	{r7, pc}

0800743e <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b08a      	sub	sp, #40	@ 0x28
 8007442:	af00      	add	r7, sp, #0
 8007444:	60f8      	str	r0, [r7, #12]
 8007446:	60b9      	str	r1, [r7, #8]
 8007448:	607a      	str	r2, [r7, #4]
 800744a:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800744c:	2300      	movs	r3, #0
 800744e:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d102      	bne.n	8007460 <xQueueGenericSend+0x22>
 800745a:	b672      	cpsid	i
 800745c:	46c0      	nop			@ (mov r8, r8)
 800745e:	e7fd      	b.n	800745c <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d103      	bne.n	800746e <xQueueGenericSend+0x30>
 8007466:	6a3b      	ldr	r3, [r7, #32]
 8007468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800746a:	2b00      	cmp	r3, #0
 800746c:	d101      	bne.n	8007472 <xQueueGenericSend+0x34>
 800746e:	2301      	movs	r3, #1
 8007470:	e000      	b.n	8007474 <xQueueGenericSend+0x36>
 8007472:	2300      	movs	r3, #0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d102      	bne.n	800747e <xQueueGenericSend+0x40>
 8007478:	b672      	cpsid	i
 800747a:	46c0      	nop			@ (mov r8, r8)
 800747c:	e7fd      	b.n	800747a <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b02      	cmp	r3, #2
 8007482:	d103      	bne.n	800748c <xQueueGenericSend+0x4e>
 8007484:	6a3b      	ldr	r3, [r7, #32]
 8007486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007488:	2b01      	cmp	r3, #1
 800748a:	d101      	bne.n	8007490 <xQueueGenericSend+0x52>
 800748c:	2301      	movs	r3, #1
 800748e:	e000      	b.n	8007492 <xQueueGenericSend+0x54>
 8007490:	2300      	movs	r3, #0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d102      	bne.n	800749c <xQueueGenericSend+0x5e>
 8007496:	b672      	cpsid	i
 8007498:	46c0      	nop			@ (mov r8, r8)
 800749a:	e7fd      	b.n	8007498 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800749c:	f001 f968 	bl	8008770 <xTaskGetSchedulerState>
 80074a0:	1e03      	subs	r3, r0, #0
 80074a2:	d102      	bne.n	80074aa <xQueueGenericSend+0x6c>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d101      	bne.n	80074ae <xQueueGenericSend+0x70>
 80074aa:	2301      	movs	r3, #1
 80074ac:	e000      	b.n	80074b0 <xQueueGenericSend+0x72>
 80074ae:	2300      	movs	r3, #0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d102      	bne.n	80074ba <xQueueGenericSend+0x7c>
 80074b4:	b672      	cpsid	i
 80074b6:	46c0      	nop			@ (mov r8, r8)
 80074b8:	e7fd      	b.n	80074b6 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80074ba:	f001 fbb1 	bl	8008c20 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80074be:	6a3b      	ldr	r3, [r7, #32]
 80074c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d302      	bcc.n	80074d0 <xQueueGenericSend+0x92>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d11e      	bne.n	800750e <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	68b9      	ldr	r1, [r7, #8]
 80074d4:	6a3b      	ldr	r3, [r7, #32]
 80074d6:	0018      	movs	r0, r3
 80074d8:	f000 fb69 	bl	8007bae <prvCopyDataToQueue>
 80074dc:	0003      	movs	r3, r0
 80074de:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074e0:	6a3b      	ldr	r3, [r7, #32]
 80074e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d009      	beq.n	80074fc <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074e8:	6a3b      	ldr	r3, [r7, #32]
 80074ea:	3324      	adds	r3, #36	@ 0x24
 80074ec:	0018      	movs	r0, r3
 80074ee:	f000 ffbf 	bl	8008470 <xTaskRemoveFromEventList>
 80074f2:	1e03      	subs	r3, r0, #0
 80074f4:	d007      	beq.n	8007506 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80074f6:	f001 fb83 	bl	8008c00 <vPortYield>
 80074fa:	e004      	b.n	8007506 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d001      	beq.n	8007506 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007502:	f001 fb7d 	bl	8008c00 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007506:	f001 fb9d 	bl	8008c44 <vPortExitCritical>
				return pdPASS;
 800750a:	2301      	movs	r3, #1
 800750c:	e05b      	b.n	80075c6 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d103      	bne.n	800751c <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007514:	f001 fb96 	bl	8008c44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007518:	2300      	movs	r3, #0
 800751a:	e054      	b.n	80075c6 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 800751c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751e:	2b00      	cmp	r3, #0
 8007520:	d106      	bne.n	8007530 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007522:	2314      	movs	r3, #20
 8007524:	18fb      	adds	r3, r7, r3
 8007526:	0018      	movs	r0, r3
 8007528:	f001 f800 	bl	800852c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800752c:	2301      	movs	r3, #1
 800752e:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007530:	f001 fb88 	bl	8008c44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007534:	f000 fde2 	bl	80080fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007538:	f001 fb72 	bl	8008c20 <vPortEnterCritical>
 800753c:	6a3b      	ldr	r3, [r7, #32]
 800753e:	2244      	movs	r2, #68	@ 0x44
 8007540:	5c9b      	ldrb	r3, [r3, r2]
 8007542:	b25b      	sxtb	r3, r3
 8007544:	3301      	adds	r3, #1
 8007546:	d103      	bne.n	8007550 <xQueueGenericSend+0x112>
 8007548:	6a3b      	ldr	r3, [r7, #32]
 800754a:	2244      	movs	r2, #68	@ 0x44
 800754c:	2100      	movs	r1, #0
 800754e:	5499      	strb	r1, [r3, r2]
 8007550:	6a3b      	ldr	r3, [r7, #32]
 8007552:	2245      	movs	r2, #69	@ 0x45
 8007554:	5c9b      	ldrb	r3, [r3, r2]
 8007556:	b25b      	sxtb	r3, r3
 8007558:	3301      	adds	r3, #1
 800755a:	d103      	bne.n	8007564 <xQueueGenericSend+0x126>
 800755c:	6a3b      	ldr	r3, [r7, #32]
 800755e:	2245      	movs	r2, #69	@ 0x45
 8007560:	2100      	movs	r1, #0
 8007562:	5499      	strb	r1, [r3, r2]
 8007564:	f001 fb6e 	bl	8008c44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007568:	1d3a      	adds	r2, r7, #4
 800756a:	2314      	movs	r3, #20
 800756c:	18fb      	adds	r3, r7, r3
 800756e:	0011      	movs	r1, r2
 8007570:	0018      	movs	r0, r3
 8007572:	f000 ffef 	bl	8008554 <xTaskCheckForTimeOut>
 8007576:	1e03      	subs	r3, r0, #0
 8007578:	d11e      	bne.n	80075b8 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	0018      	movs	r0, r3
 800757e:	f000 fc1b 	bl	8007db8 <prvIsQueueFull>
 8007582:	1e03      	subs	r3, r0, #0
 8007584:	d011      	beq.n	80075aa <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007586:	6a3b      	ldr	r3, [r7, #32]
 8007588:	3310      	adds	r3, #16
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	0011      	movs	r1, r2
 800758e:	0018      	movs	r0, r3
 8007590:	f000 ff4e 	bl	8008430 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	0018      	movs	r0, r3
 8007598:	f000 fb9a 	bl	8007cd0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800759c:	f000 fdba 	bl	8008114 <xTaskResumeAll>
 80075a0:	1e03      	subs	r3, r0, #0
 80075a2:	d18a      	bne.n	80074ba <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 80075a4:	f001 fb2c 	bl	8008c00 <vPortYield>
 80075a8:	e787      	b.n	80074ba <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	0018      	movs	r0, r3
 80075ae:	f000 fb8f 	bl	8007cd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80075b2:	f000 fdaf 	bl	8008114 <xTaskResumeAll>
 80075b6:	e780      	b.n	80074ba <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80075b8:	6a3b      	ldr	r3, [r7, #32]
 80075ba:	0018      	movs	r0, r3
 80075bc:	f000 fb88 	bl	8007cd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80075c0:	f000 fda8 	bl	8008114 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80075c4:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80075c6:	0018      	movs	r0, r3
 80075c8:	46bd      	mov	sp, r7
 80075ca:	b00a      	add	sp, #40	@ 0x28
 80075cc:	bd80      	pop	{r7, pc}

080075ce <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80075ce:	b590      	push	{r4, r7, lr}
 80075d0:	b08b      	sub	sp, #44	@ 0x2c
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	60f8      	str	r0, [r7, #12]
 80075d6:	60b9      	str	r1, [r7, #8]
 80075d8:	607a      	str	r2, [r7, #4]
 80075da:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80075e0:	6a3b      	ldr	r3, [r7, #32]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d102      	bne.n	80075ec <xQueueGenericSendFromISR+0x1e>
 80075e6:	b672      	cpsid	i
 80075e8:	46c0      	nop			@ (mov r8, r8)
 80075ea:	e7fd      	b.n	80075e8 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d103      	bne.n	80075fa <xQueueGenericSendFromISR+0x2c>
 80075f2:	6a3b      	ldr	r3, [r7, #32]
 80075f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d101      	bne.n	80075fe <xQueueGenericSendFromISR+0x30>
 80075fa:	2301      	movs	r3, #1
 80075fc:	e000      	b.n	8007600 <xQueueGenericSendFromISR+0x32>
 80075fe:	2300      	movs	r3, #0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d102      	bne.n	800760a <xQueueGenericSendFromISR+0x3c>
 8007604:	b672      	cpsid	i
 8007606:	46c0      	nop			@ (mov r8, r8)
 8007608:	e7fd      	b.n	8007606 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	2b02      	cmp	r3, #2
 800760e:	d103      	bne.n	8007618 <xQueueGenericSendFromISR+0x4a>
 8007610:	6a3b      	ldr	r3, [r7, #32]
 8007612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007614:	2b01      	cmp	r3, #1
 8007616:	d101      	bne.n	800761c <xQueueGenericSendFromISR+0x4e>
 8007618:	2301      	movs	r3, #1
 800761a:	e000      	b.n	800761e <xQueueGenericSendFromISR+0x50>
 800761c:	2300      	movs	r3, #0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d102      	bne.n	8007628 <xQueueGenericSendFromISR+0x5a>
 8007622:	b672      	cpsid	i
 8007624:	46c0      	nop			@ (mov r8, r8)
 8007626:	e7fd      	b.n	8007624 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007628:	f001 fb24 	bl	8008c74 <ulSetInterruptMaskFromISR>
 800762c:	0003      	movs	r3, r0
 800762e:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007630:	6a3b      	ldr	r3, [r7, #32]
 8007632:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007634:	6a3b      	ldr	r3, [r7, #32]
 8007636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007638:	429a      	cmp	r2, r3
 800763a:	d302      	bcc.n	8007642 <xQueueGenericSendFromISR+0x74>
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	2b02      	cmp	r3, #2
 8007640:	d131      	bne.n	80076a6 <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007642:	241b      	movs	r4, #27
 8007644:	193b      	adds	r3, r7, r4
 8007646:	6a3a      	ldr	r2, [r7, #32]
 8007648:	2145      	movs	r1, #69	@ 0x45
 800764a:	5c52      	ldrb	r2, [r2, r1]
 800764c:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007652:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007654:	683a      	ldr	r2, [r7, #0]
 8007656:	68b9      	ldr	r1, [r7, #8]
 8007658:	6a3b      	ldr	r3, [r7, #32]
 800765a:	0018      	movs	r0, r3
 800765c:	f000 faa7 	bl	8007bae <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007660:	193b      	adds	r3, r7, r4
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	b25b      	sxtb	r3, r3
 8007666:	3301      	adds	r3, #1
 8007668:	d111      	bne.n	800768e <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800766a:	6a3b      	ldr	r3, [r7, #32]
 800766c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766e:	2b00      	cmp	r3, #0
 8007670:	d016      	beq.n	80076a0 <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007672:	6a3b      	ldr	r3, [r7, #32]
 8007674:	3324      	adds	r3, #36	@ 0x24
 8007676:	0018      	movs	r0, r3
 8007678:	f000 fefa 	bl	8008470 <xTaskRemoveFromEventList>
 800767c:	1e03      	subs	r3, r0, #0
 800767e:	d00f      	beq.n	80076a0 <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00c      	beq.n	80076a0 <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2201      	movs	r2, #1
 800768a:	601a      	str	r2, [r3, #0]
 800768c:	e008      	b.n	80076a0 <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800768e:	231b      	movs	r3, #27
 8007690:	18fb      	adds	r3, r7, r3
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	3301      	adds	r3, #1
 8007696:	b2db      	uxtb	r3, r3
 8007698:	b259      	sxtb	r1, r3
 800769a:	6a3b      	ldr	r3, [r7, #32]
 800769c:	2245      	movs	r2, #69	@ 0x45
 800769e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80076a0:	2301      	movs	r3, #1
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 80076a4:	e001      	b.n	80076aa <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80076a6:	2300      	movs	r3, #0
 80076a8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	0018      	movs	r0, r3
 80076ae:	f001 fae7 	bl	8008c80 <vClearInterruptMaskFromISR>

	return xReturn;
 80076b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80076b4:	0018      	movs	r0, r3
 80076b6:	46bd      	mov	sp, r7
 80076b8:	b00b      	add	sp, #44	@ 0x2c
 80076ba:	bd90      	pop	{r4, r7, pc}

080076bc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b088      	sub	sp, #32
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d102      	bne.n	80076d6 <xQueueGiveFromISR+0x1a>
 80076d0:	b672      	cpsid	i
 80076d2:	46c0      	nop			@ (mov r8, r8)
 80076d4:	e7fd      	b.n	80076d2 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d002      	beq.n	80076e4 <xQueueGiveFromISR+0x28>
 80076de:	b672      	cpsid	i
 80076e0:	46c0      	nop			@ (mov r8, r8)
 80076e2:	e7fd      	b.n	80076e0 <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d103      	bne.n	80076f4 <xQueueGiveFromISR+0x38>
 80076ec:	69bb      	ldr	r3, [r7, #24]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d101      	bne.n	80076f8 <xQueueGiveFromISR+0x3c>
 80076f4:	2301      	movs	r3, #1
 80076f6:	e000      	b.n	80076fa <xQueueGiveFromISR+0x3e>
 80076f8:	2300      	movs	r3, #0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d102      	bne.n	8007704 <xQueueGiveFromISR+0x48>
 80076fe:	b672      	cpsid	i
 8007700:	46c0      	nop			@ (mov r8, r8)
 8007702:	e7fd      	b.n	8007700 <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007704:	f001 fab6 	bl	8008c74 <ulSetInterruptMaskFromISR>
 8007708:	0003      	movs	r3, r0
 800770a:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007710:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007716:	693a      	ldr	r2, [r7, #16]
 8007718:	429a      	cmp	r2, r3
 800771a:	d22c      	bcs.n	8007776 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800771c:	200f      	movs	r0, #15
 800771e:	183b      	adds	r3, r7, r0
 8007720:	69ba      	ldr	r2, [r7, #24]
 8007722:	2145      	movs	r1, #69	@ 0x45
 8007724:	5c52      	ldrb	r2, [r2, r1]
 8007726:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	1c5a      	adds	r2, r3, #1
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007730:	183b      	adds	r3, r7, r0
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	b25b      	sxtb	r3, r3
 8007736:	3301      	adds	r3, #1
 8007738:	d111      	bne.n	800775e <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773e:	2b00      	cmp	r3, #0
 8007740:	d016      	beq.n	8007770 <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	3324      	adds	r3, #36	@ 0x24
 8007746:	0018      	movs	r0, r3
 8007748:	f000 fe92 	bl	8008470 <xTaskRemoveFromEventList>
 800774c:	1e03      	subs	r3, r0, #0
 800774e:	d00f      	beq.n	8007770 <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00c      	beq.n	8007770 <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	2201      	movs	r2, #1
 800775a:	601a      	str	r2, [r3, #0]
 800775c:	e008      	b.n	8007770 <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800775e:	230f      	movs	r3, #15
 8007760:	18fb      	adds	r3, r7, r3
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	3301      	adds	r3, #1
 8007766:	b2db      	uxtb	r3, r3
 8007768:	b259      	sxtb	r1, r3
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	2245      	movs	r2, #69	@ 0x45
 800776e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8007770:	2301      	movs	r3, #1
 8007772:	61fb      	str	r3, [r7, #28]
 8007774:	e001      	b.n	800777a <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007776:	2300      	movs	r3, #0
 8007778:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	0018      	movs	r0, r3
 800777e:	f001 fa7f 	bl	8008c80 <vClearInterruptMaskFromISR>

	return xReturn;
 8007782:	69fb      	ldr	r3, [r7, #28]
}
 8007784:	0018      	movs	r0, r3
 8007786:	46bd      	mov	sp, r7
 8007788:	b008      	add	sp, #32
 800778a:	bd80      	pop	{r7, pc}

0800778c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b08a      	sub	sp, #40	@ 0x28
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007798:	2300      	movs	r3, #0
 800779a:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80077a0:	6a3b      	ldr	r3, [r7, #32]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d102      	bne.n	80077ac <xQueueReceive+0x20>
 80077a6:	b672      	cpsid	i
 80077a8:	46c0      	nop			@ (mov r8, r8)
 80077aa:	e7fd      	b.n	80077a8 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d103      	bne.n	80077ba <xQueueReceive+0x2e>
 80077b2:	6a3b      	ldr	r3, [r7, #32]
 80077b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <xQueueReceive+0x32>
 80077ba:	2301      	movs	r3, #1
 80077bc:	e000      	b.n	80077c0 <xQueueReceive+0x34>
 80077be:	2300      	movs	r3, #0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d102      	bne.n	80077ca <xQueueReceive+0x3e>
 80077c4:	b672      	cpsid	i
 80077c6:	46c0      	nop			@ (mov r8, r8)
 80077c8:	e7fd      	b.n	80077c6 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077ca:	f000 ffd1 	bl	8008770 <xTaskGetSchedulerState>
 80077ce:	1e03      	subs	r3, r0, #0
 80077d0:	d102      	bne.n	80077d8 <xQueueReceive+0x4c>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d101      	bne.n	80077dc <xQueueReceive+0x50>
 80077d8:	2301      	movs	r3, #1
 80077da:	e000      	b.n	80077de <xQueueReceive+0x52>
 80077dc:	2300      	movs	r3, #0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d102      	bne.n	80077e8 <xQueueReceive+0x5c>
 80077e2:	b672      	cpsid	i
 80077e4:	46c0      	nop			@ (mov r8, r8)
 80077e6:	e7fd      	b.n	80077e4 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077e8:	f001 fa1a 	bl	8008c20 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077ec:	6a3b      	ldr	r3, [r7, #32]
 80077ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f0:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d01a      	beq.n	800782e <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077f8:	68ba      	ldr	r2, [r7, #8]
 80077fa:	6a3b      	ldr	r3, [r7, #32]
 80077fc:	0011      	movs	r1, r2
 80077fe:	0018      	movs	r0, r3
 8007800:	f000 fa40 	bl	8007c84 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	1e5a      	subs	r2, r3, #1
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d008      	beq.n	8007826 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007814:	6a3b      	ldr	r3, [r7, #32]
 8007816:	3310      	adds	r3, #16
 8007818:	0018      	movs	r0, r3
 800781a:	f000 fe29 	bl	8008470 <xTaskRemoveFromEventList>
 800781e:	1e03      	subs	r3, r0, #0
 8007820:	d001      	beq.n	8007826 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007822:	f001 f9ed 	bl	8008c00 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007826:	f001 fa0d 	bl	8008c44 <vPortExitCritical>
				return pdPASS;
 800782a:	2301      	movs	r3, #1
 800782c:	e062      	b.n	80078f4 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d103      	bne.n	800783c <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007834:	f001 fa06 	bl	8008c44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007838:	2300      	movs	r3, #0
 800783a:	e05b      	b.n	80078f4 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 800783c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783e:	2b00      	cmp	r3, #0
 8007840:	d106      	bne.n	8007850 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007842:	2314      	movs	r3, #20
 8007844:	18fb      	adds	r3, r7, r3
 8007846:	0018      	movs	r0, r3
 8007848:	f000 fe70 	bl	800852c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800784c:	2301      	movs	r3, #1
 800784e:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007850:	f001 f9f8 	bl	8008c44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007854:	f000 fc52 	bl	80080fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007858:	f001 f9e2 	bl	8008c20 <vPortEnterCritical>
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	2244      	movs	r2, #68	@ 0x44
 8007860:	5c9b      	ldrb	r3, [r3, r2]
 8007862:	b25b      	sxtb	r3, r3
 8007864:	3301      	adds	r3, #1
 8007866:	d103      	bne.n	8007870 <xQueueReceive+0xe4>
 8007868:	6a3b      	ldr	r3, [r7, #32]
 800786a:	2244      	movs	r2, #68	@ 0x44
 800786c:	2100      	movs	r1, #0
 800786e:	5499      	strb	r1, [r3, r2]
 8007870:	6a3b      	ldr	r3, [r7, #32]
 8007872:	2245      	movs	r2, #69	@ 0x45
 8007874:	5c9b      	ldrb	r3, [r3, r2]
 8007876:	b25b      	sxtb	r3, r3
 8007878:	3301      	adds	r3, #1
 800787a:	d103      	bne.n	8007884 <xQueueReceive+0xf8>
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	2245      	movs	r2, #69	@ 0x45
 8007880:	2100      	movs	r1, #0
 8007882:	5499      	strb	r1, [r3, r2]
 8007884:	f001 f9de 	bl	8008c44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007888:	1d3a      	adds	r2, r7, #4
 800788a:	2314      	movs	r3, #20
 800788c:	18fb      	adds	r3, r7, r3
 800788e:	0011      	movs	r1, r2
 8007890:	0018      	movs	r0, r3
 8007892:	f000 fe5f 	bl	8008554 <xTaskCheckForTimeOut>
 8007896:	1e03      	subs	r3, r0, #0
 8007898:	d11e      	bne.n	80078d8 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800789a:	6a3b      	ldr	r3, [r7, #32]
 800789c:	0018      	movs	r0, r3
 800789e:	f000 fa75 	bl	8007d8c <prvIsQueueEmpty>
 80078a2:	1e03      	subs	r3, r0, #0
 80078a4:	d011      	beq.n	80078ca <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80078a6:	6a3b      	ldr	r3, [r7, #32]
 80078a8:	3324      	adds	r3, #36	@ 0x24
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	0011      	movs	r1, r2
 80078ae:	0018      	movs	r0, r3
 80078b0:	f000 fdbe 	bl	8008430 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078b4:	6a3b      	ldr	r3, [r7, #32]
 80078b6:	0018      	movs	r0, r3
 80078b8:	f000 fa0a 	bl	8007cd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80078bc:	f000 fc2a 	bl	8008114 <xTaskResumeAll>
 80078c0:	1e03      	subs	r3, r0, #0
 80078c2:	d191      	bne.n	80077e8 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 80078c4:	f001 f99c 	bl	8008c00 <vPortYield>
 80078c8:	e78e      	b.n	80077e8 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80078ca:	6a3b      	ldr	r3, [r7, #32]
 80078cc:	0018      	movs	r0, r3
 80078ce:	f000 f9ff 	bl	8007cd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80078d2:	f000 fc1f 	bl	8008114 <xTaskResumeAll>
 80078d6:	e787      	b.n	80077e8 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80078d8:	6a3b      	ldr	r3, [r7, #32]
 80078da:	0018      	movs	r0, r3
 80078dc:	f000 f9f8 	bl	8007cd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80078e0:	f000 fc18 	bl	8008114 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078e4:	6a3b      	ldr	r3, [r7, #32]
 80078e6:	0018      	movs	r0, r3
 80078e8:	f000 fa50 	bl	8007d8c <prvIsQueueEmpty>
 80078ec:	1e03      	subs	r3, r0, #0
 80078ee:	d100      	bne.n	80078f2 <xQueueReceive+0x166>
 80078f0:	e77a      	b.n	80077e8 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80078f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80078f4:	0018      	movs	r0, r3
 80078f6:	46bd      	mov	sp, r7
 80078f8:	b00a      	add	sp, #40	@ 0x28
 80078fa:	bd80      	pop	{r7, pc}

080078fc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b08a      	sub	sp, #40	@ 0x28
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007906:	2300      	movs	r3, #0
 8007908:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800790e:	2300      	movs	r3, #0
 8007910:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d102      	bne.n	800791e <xQueueSemaphoreTake+0x22>
 8007918:	b672      	cpsid	i
 800791a:	46c0      	nop			@ (mov r8, r8)
 800791c:	e7fd      	b.n	800791a <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <xQueueSemaphoreTake+0x30>
 8007926:	b672      	cpsid	i
 8007928:	46c0      	nop			@ (mov r8, r8)
 800792a:	e7fd      	b.n	8007928 <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800792c:	f000 ff20 	bl	8008770 <xTaskGetSchedulerState>
 8007930:	1e03      	subs	r3, r0, #0
 8007932:	d102      	bne.n	800793a <xQueueSemaphoreTake+0x3e>
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d101      	bne.n	800793e <xQueueSemaphoreTake+0x42>
 800793a:	2301      	movs	r3, #1
 800793c:	e000      	b.n	8007940 <xQueueSemaphoreTake+0x44>
 800793e:	2300      	movs	r3, #0
 8007940:	2b00      	cmp	r3, #0
 8007942:	d102      	bne.n	800794a <xQueueSemaphoreTake+0x4e>
 8007944:	b672      	cpsid	i
 8007946:	46c0      	nop			@ (mov r8, r8)
 8007948:	e7fd      	b.n	8007946 <xQueueSemaphoreTake+0x4a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800794a:	f001 f969 	bl	8008c20 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800794e:	69fb      	ldr	r3, [r7, #28]
 8007950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007952:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d01d      	beq.n	8007996 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	1e5a      	subs	r2, r3, #1
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d104      	bne.n	8007974 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800796a:	f001 f855 	bl	8008a18 <pvTaskIncrementMutexHeldCount>
 800796e:	0002      	movs	r2, r0
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	691b      	ldr	r3, [r3, #16]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d008      	beq.n	800798e <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800797c:	69fb      	ldr	r3, [r7, #28]
 800797e:	3310      	adds	r3, #16
 8007980:	0018      	movs	r0, r3
 8007982:	f000 fd75 	bl	8008470 <xTaskRemoveFromEventList>
 8007986:	1e03      	subs	r3, r0, #0
 8007988:	d001      	beq.n	800798e <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800798a:	f001 f939 	bl	8008c00 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800798e:	f001 f959 	bl	8008c44 <vPortExitCritical>
				return pdPASS;
 8007992:	2301      	movs	r3, #1
 8007994:	e08c      	b.n	8007ab0 <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d109      	bne.n	80079b0 <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800799c:	6a3b      	ldr	r3, [r7, #32]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d002      	beq.n	80079a8 <xQueueSemaphoreTake+0xac>
 80079a2:	b672      	cpsid	i
 80079a4:	46c0      	nop			@ (mov r8, r8)
 80079a6:	e7fd      	b.n	80079a4 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80079a8:	f001 f94c 	bl	8008c44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80079ac:	2300      	movs	r3, #0
 80079ae:	e07f      	b.n	8007ab0 <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80079b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d106      	bne.n	80079c4 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079b6:	230c      	movs	r3, #12
 80079b8:	18fb      	adds	r3, r7, r3
 80079ba:	0018      	movs	r0, r3
 80079bc:	f000 fdb6 	bl	800852c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80079c0:	2301      	movs	r3, #1
 80079c2:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80079c4:	f001 f93e 	bl	8008c44 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80079c8:	f000 fb98 	bl	80080fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80079cc:	f001 f928 	bl	8008c20 <vPortEnterCritical>
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	2244      	movs	r2, #68	@ 0x44
 80079d4:	5c9b      	ldrb	r3, [r3, r2]
 80079d6:	b25b      	sxtb	r3, r3
 80079d8:	3301      	adds	r3, #1
 80079da:	d103      	bne.n	80079e4 <xQueueSemaphoreTake+0xe8>
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	2244      	movs	r2, #68	@ 0x44
 80079e0:	2100      	movs	r1, #0
 80079e2:	5499      	strb	r1, [r3, r2]
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	2245      	movs	r2, #69	@ 0x45
 80079e8:	5c9b      	ldrb	r3, [r3, r2]
 80079ea:	b25b      	sxtb	r3, r3
 80079ec:	3301      	adds	r3, #1
 80079ee:	d103      	bne.n	80079f8 <xQueueSemaphoreTake+0xfc>
 80079f0:	69fb      	ldr	r3, [r7, #28]
 80079f2:	2245      	movs	r2, #69	@ 0x45
 80079f4:	2100      	movs	r1, #0
 80079f6:	5499      	strb	r1, [r3, r2]
 80079f8:	f001 f924 	bl	8008c44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80079fc:	003a      	movs	r2, r7
 80079fe:	230c      	movs	r3, #12
 8007a00:	18fb      	adds	r3, r7, r3
 8007a02:	0011      	movs	r1, r2
 8007a04:	0018      	movs	r0, r3
 8007a06:	f000 fda5 	bl	8008554 <xTaskCheckForTimeOut>
 8007a0a:	1e03      	subs	r3, r0, #0
 8007a0c:	d12e      	bne.n	8007a6c <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a0e:	69fb      	ldr	r3, [r7, #28]
 8007a10:	0018      	movs	r0, r3
 8007a12:	f000 f9bb 	bl	8007d8c <prvIsQueueEmpty>
 8007a16:	1e03      	subs	r3, r0, #0
 8007a18:	d021      	beq.n	8007a5e <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10a      	bne.n	8007a38 <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 8007a22:	f001 f8fd 	bl	8008c20 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	0018      	movs	r0, r3
 8007a2c:	f000 febc 	bl	80087a8 <xTaskPriorityInherit>
 8007a30:	0003      	movs	r3, r0
 8007a32:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8007a34:	f001 f906 	bl	8008c44 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	3324      	adds	r3, #36	@ 0x24
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	0011      	movs	r1, r2
 8007a40:	0018      	movs	r0, r3
 8007a42:	f000 fcf5 	bl	8008430 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	0018      	movs	r0, r3
 8007a4a:	f000 f941 	bl	8007cd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007a4e:	f000 fb61 	bl	8008114 <xTaskResumeAll>
 8007a52:	1e03      	subs	r3, r0, #0
 8007a54:	d000      	beq.n	8007a58 <xQueueSemaphoreTake+0x15c>
 8007a56:	e778      	b.n	800794a <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 8007a58:	f001 f8d2 	bl	8008c00 <vPortYield>
 8007a5c:	e775      	b.n	800794a <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	0018      	movs	r0, r3
 8007a62:	f000 f935 	bl	8007cd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a66:	f000 fb55 	bl	8008114 <xTaskResumeAll>
 8007a6a:	e76e      	b.n	800794a <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007a6c:	69fb      	ldr	r3, [r7, #28]
 8007a6e:	0018      	movs	r0, r3
 8007a70:	f000 f92e 	bl	8007cd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a74:	f000 fb4e 	bl	8008114 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	0018      	movs	r0, r3
 8007a7c:	f000 f986 	bl	8007d8c <prvIsQueueEmpty>
 8007a80:	1e03      	subs	r3, r0, #0
 8007a82:	d100      	bne.n	8007a86 <xQueueSemaphoreTake+0x18a>
 8007a84:	e761      	b.n	800794a <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007a86:	6a3b      	ldr	r3, [r7, #32]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d010      	beq.n	8007aae <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 8007a8c:	f001 f8c8 	bl	8008c20 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	0018      	movs	r0, r3
 8007a94:	f000 f875 	bl	8007b82 <prvGetDisinheritPriorityAfterTimeout>
 8007a98:	0003      	movs	r3, r0
 8007a9a:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	0011      	movs	r1, r2
 8007aa4:	0018      	movs	r0, r3
 8007aa6:	f000 ff45 	bl	8008934 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007aaa:	f001 f8cb 	bl	8008c44 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007aae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007ab0:	0018      	movs	r0, r3
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	b00a      	add	sp, #40	@ 0x28
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ab8:	b590      	push	{r4, r7, lr}
 8007aba:	b08b      	sub	sp, #44	@ 0x2c
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8007ac8:	6a3b      	ldr	r3, [r7, #32]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d102      	bne.n	8007ad4 <xQueueReceiveFromISR+0x1c>
 8007ace:	b672      	cpsid	i
 8007ad0:	46c0      	nop			@ (mov r8, r8)
 8007ad2:	e7fd      	b.n	8007ad0 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d103      	bne.n	8007ae2 <xQueueReceiveFromISR+0x2a>
 8007ada:	6a3b      	ldr	r3, [r7, #32]
 8007adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d101      	bne.n	8007ae6 <xQueueReceiveFromISR+0x2e>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e000      	b.n	8007ae8 <xQueueReceiveFromISR+0x30>
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d102      	bne.n	8007af2 <xQueueReceiveFromISR+0x3a>
 8007aec:	b672      	cpsid	i
 8007aee:	46c0      	nop			@ (mov r8, r8)
 8007af0:	e7fd      	b.n	8007aee <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007af2:	f001 f8bf 	bl	8008c74 <ulSetInterruptMaskFromISR>
 8007af6:	0003      	movs	r3, r0
 8007af8:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007afa:	6a3b      	ldr	r3, [r7, #32]
 8007afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007afe:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d032      	beq.n	8007b6c <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007b06:	2417      	movs	r4, #23
 8007b08:	193b      	adds	r3, r7, r4
 8007b0a:	6a3a      	ldr	r2, [r7, #32]
 8007b0c:	2144      	movs	r1, #68	@ 0x44
 8007b0e:	5c52      	ldrb	r2, [r2, r1]
 8007b10:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b12:	68ba      	ldr	r2, [r7, #8]
 8007b14:	6a3b      	ldr	r3, [r7, #32]
 8007b16:	0011      	movs	r1, r2
 8007b18:	0018      	movs	r0, r3
 8007b1a:	f000 f8b3 	bl	8007c84 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	1e5a      	subs	r2, r3, #1
 8007b22:	6a3b      	ldr	r3, [r7, #32]
 8007b24:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007b26:	193b      	adds	r3, r7, r4
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	b25b      	sxtb	r3, r3
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	d111      	bne.n	8007b54 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b30:	6a3b      	ldr	r3, [r7, #32]
 8007b32:	691b      	ldr	r3, [r3, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d016      	beq.n	8007b66 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b38:	6a3b      	ldr	r3, [r7, #32]
 8007b3a:	3310      	adds	r3, #16
 8007b3c:	0018      	movs	r0, r3
 8007b3e:	f000 fc97 	bl	8008470 <xTaskRemoveFromEventList>
 8007b42:	1e03      	subs	r3, r0, #0
 8007b44:	d00f      	beq.n	8007b66 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00c      	beq.n	8007b66 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	601a      	str	r2, [r3, #0]
 8007b52:	e008      	b.n	8007b66 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007b54:	2317      	movs	r3, #23
 8007b56:	18fb      	adds	r3, r7, r3
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	b259      	sxtb	r1, r3
 8007b60:	6a3b      	ldr	r3, [r7, #32]
 8007b62:	2244      	movs	r2, #68	@ 0x44
 8007b64:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8007b66:	2301      	movs	r3, #1
 8007b68:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b6a:	e001      	b.n	8007b70 <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8007b70:	69fb      	ldr	r3, [r7, #28]
 8007b72:	0018      	movs	r0, r3
 8007b74:	f001 f884 	bl	8008c80 <vClearInterruptMaskFromISR>

	return xReturn;
 8007b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007b7a:	0018      	movs	r0, r3
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	b00b      	add	sp, #44	@ 0x2c
 8007b80:	bd90      	pop	{r4, r7, pc}

08007b82 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b084      	sub	sp, #16
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d006      	beq.n	8007ba0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2207      	movs	r2, #7
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	60fb      	str	r3, [r7, #12]
 8007b9e:	e001      	b.n	8007ba4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
	}
 8007ba6:	0018      	movs	r0, r3
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	b004      	add	sp, #16
 8007bac:	bd80      	pop	{r7, pc}

08007bae <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007bae:	b580      	push	{r7, lr}
 8007bb0:	b086      	sub	sp, #24
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	60f8      	str	r0, [r7, #12]
 8007bb6:	60b9      	str	r1, [r7, #8]
 8007bb8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d10e      	bne.n	8007bea <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d14e      	bne.n	8007c72 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	0018      	movs	r0, r3
 8007bda:	f000 fe4d 	bl	8008878 <xTaskPriorityDisinherit>
 8007bde:	0003      	movs	r3, r0
 8007be0:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	609a      	str	r2, [r3, #8]
 8007be8:	e043      	b.n	8007c72 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d119      	bne.n	8007c24 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6858      	ldr	r0, [r3, #4]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	0019      	movs	r1, r3
 8007bfc:	f001 fa8c 	bl	8009118 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	685a      	ldr	r2, [r3, #4]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c08:	18d2      	adds	r2, r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	685a      	ldr	r2, [r3, #4]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d32b      	bcc.n	8007c72 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	605a      	str	r2, [r3, #4]
 8007c22:	e026      	b.n	8007c72 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	68d8      	ldr	r0, [r3, #12]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	0019      	movs	r1, r3
 8007c30:	f001 fa72 	bl	8009118 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	68da      	ldr	r2, [r3, #12]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c3c:	425b      	negs	r3, r3
 8007c3e:	18d2      	adds	r2, r2, r3
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	68da      	ldr	r2, [r3, #12]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d207      	bcs.n	8007c60 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	689a      	ldr	r2, [r3, #8]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c58:	425b      	negs	r3, r3
 8007c5a:	18d2      	adds	r2, r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2b02      	cmp	r3, #2
 8007c64:	d105      	bne.n	8007c72 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d002      	beq.n	8007c72 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	3b01      	subs	r3, #1
 8007c70:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	1c5a      	adds	r2, r3, #1
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007c7a:	697b      	ldr	r3, [r7, #20]
}
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	b006      	add	sp, #24
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b082      	sub	sp, #8
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d018      	beq.n	8007cc8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c9e:	18d2      	adds	r2, r2, r3
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	68da      	ldr	r2, [r3, #12]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d303      	bcc.n	8007cb8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	68d9      	ldr	r1, [r3, #12]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	0018      	movs	r0, r3
 8007cc4:	f001 fa28 	bl	8009118 <memcpy>
	}
}
 8007cc8:	46c0      	nop			@ (mov r8, r8)
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	b002      	add	sp, #8
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007cd8:	f000 ffa2 	bl	8008c20 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007cdc:	230f      	movs	r3, #15
 8007cde:	18fb      	adds	r3, r7, r3
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	2145      	movs	r1, #69	@ 0x45
 8007ce4:	5c52      	ldrb	r2, [r2, r1]
 8007ce6:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ce8:	e013      	b.n	8007d12 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d016      	beq.n	8007d20 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	3324      	adds	r3, #36	@ 0x24
 8007cf6:	0018      	movs	r0, r3
 8007cf8:	f000 fbba 	bl	8008470 <xTaskRemoveFromEventList>
 8007cfc:	1e03      	subs	r3, r0, #0
 8007cfe:	d001      	beq.n	8007d04 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007d00:	f000 fc7a 	bl	80085f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007d04:	210f      	movs	r1, #15
 8007d06:	187b      	adds	r3, r7, r1
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	b2da      	uxtb	r2, r3
 8007d0e:	187b      	adds	r3, r7, r1
 8007d10:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d12:	230f      	movs	r3, #15
 8007d14:	18fb      	adds	r3, r7, r3
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	b25b      	sxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	dce5      	bgt.n	8007cea <prvUnlockQueue+0x1a>
 8007d1e:	e000      	b.n	8007d22 <prvUnlockQueue+0x52>
					break;
 8007d20:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2245      	movs	r2, #69	@ 0x45
 8007d26:	21ff      	movs	r1, #255	@ 0xff
 8007d28:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8007d2a:	f000 ff8b 	bl	8008c44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007d2e:	f000 ff77 	bl	8008c20 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007d32:	230e      	movs	r3, #14
 8007d34:	18fb      	adds	r3, r7, r3
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	2144      	movs	r1, #68	@ 0x44
 8007d3a:	5c52      	ldrb	r2, [r2, r1]
 8007d3c:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007d3e:	e013      	b.n	8007d68 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	691b      	ldr	r3, [r3, #16]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d016      	beq.n	8007d76 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	3310      	adds	r3, #16
 8007d4c:	0018      	movs	r0, r3
 8007d4e:	f000 fb8f 	bl	8008470 <xTaskRemoveFromEventList>
 8007d52:	1e03      	subs	r3, r0, #0
 8007d54:	d001      	beq.n	8007d5a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8007d56:	f000 fc4f 	bl	80085f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007d5a:	210e      	movs	r1, #14
 8007d5c:	187b      	adds	r3, r7, r1
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	3b01      	subs	r3, #1
 8007d62:	b2da      	uxtb	r2, r3
 8007d64:	187b      	adds	r3, r7, r1
 8007d66:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007d68:	230e      	movs	r3, #14
 8007d6a:	18fb      	adds	r3, r7, r3
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	b25b      	sxtb	r3, r3
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	dce5      	bgt.n	8007d40 <prvUnlockQueue+0x70>
 8007d74:	e000      	b.n	8007d78 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8007d76:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2244      	movs	r2, #68	@ 0x44
 8007d7c:	21ff      	movs	r1, #255	@ 0xff
 8007d7e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8007d80:	f000 ff60 	bl	8008c44 <vPortExitCritical>
}
 8007d84:	46c0      	nop			@ (mov r8, r8)
 8007d86:	46bd      	mov	sp, r7
 8007d88:	b004      	add	sp, #16
 8007d8a:	bd80      	pop	{r7, pc}

08007d8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d94:	f000 ff44 	bl	8008c20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d102      	bne.n	8007da6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007da0:	2301      	movs	r3, #1
 8007da2:	60fb      	str	r3, [r7, #12]
 8007da4:	e001      	b.n	8007daa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007da6:	2300      	movs	r3, #0
 8007da8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007daa:	f000 ff4b 	bl	8008c44 <vPortExitCritical>

	return xReturn;
 8007dae:	68fb      	ldr	r3, [r7, #12]
}
 8007db0:	0018      	movs	r0, r3
 8007db2:	46bd      	mov	sp, r7
 8007db4:	b004      	add	sp, #16
 8007db6:	bd80      	pop	{r7, pc}

08007db8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007dc0:	f000 ff2e 	bl	8008c20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d102      	bne.n	8007dd6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	60fb      	str	r3, [r7, #12]
 8007dd4:	e001      	b.n	8007dda <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007dda:	f000 ff33 	bl	8008c44 <vPortExitCritical>

	return xReturn;
 8007dde:	68fb      	ldr	r3, [r7, #12]
}
 8007de0:	0018      	movs	r0, r3
 8007de2:	46bd      	mov	sp, r7
 8007de4:	b004      	add	sp, #16
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007de8:	b590      	push	{r4, r7, lr}
 8007dea:	b08d      	sub	sp, #52	@ 0x34
 8007dec:	af04      	add	r7, sp, #16
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	603b      	str	r3, [r7, #0]
 8007df4:	1dbb      	adds	r3, r7, #6
 8007df6:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007df8:	1dbb      	adds	r3, r7, #6
 8007dfa:	881b      	ldrh	r3, [r3, #0]
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	0018      	movs	r0, r3
 8007e00:	f000 ffa6 	bl	8008d50 <pvPortMalloc>
 8007e04:	0003      	movs	r3, r0
 8007e06:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d010      	beq.n	8007e30 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007e0e:	2054      	movs	r0, #84	@ 0x54
 8007e10:	f000 ff9e 	bl	8008d50 <pvPortMalloc>
 8007e14:	0003      	movs	r3, r0
 8007e16:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	697a      	ldr	r2, [r7, #20]
 8007e22:	631a      	str	r2, [r3, #48]	@ 0x30
 8007e24:	e006      	b.n	8007e34 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	0018      	movs	r0, r3
 8007e2a:	f001 f841 	bl	8008eb0 <vPortFree>
 8007e2e:	e001      	b.n	8007e34 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007e30:	2300      	movs	r3, #0
 8007e32:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d016      	beq.n	8007e68 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007e3a:	1dbb      	adds	r3, r7, #6
 8007e3c:	881a      	ldrh	r2, [r3, #0]
 8007e3e:	683c      	ldr	r4, [r7, #0]
 8007e40:	68b9      	ldr	r1, [r7, #8]
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	2300      	movs	r3, #0
 8007e46:	9303      	str	r3, [sp, #12]
 8007e48:	69fb      	ldr	r3, [r7, #28]
 8007e4a:	9302      	str	r3, [sp, #8]
 8007e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e4e:	9301      	str	r3, [sp, #4]
 8007e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e52:	9300      	str	r3, [sp, #0]
 8007e54:	0023      	movs	r3, r4
 8007e56:	f000 f80f 	bl	8007e78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	f000 f88d 	bl	8007f7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007e62:	2301      	movs	r3, #1
 8007e64:	61bb      	str	r3, [r7, #24]
 8007e66:	e002      	b.n	8007e6e <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	425b      	negs	r3, r3
 8007e6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007e6e:	69bb      	ldr	r3, [r7, #24]
	}
 8007e70:	0018      	movs	r0, r3
 8007e72:	46bd      	mov	sp, r7
 8007e74:	b009      	add	sp, #36	@ 0x24
 8007e76:	bd90      	pop	{r4, r7, pc}

08007e78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	493a      	ldr	r1, [pc, #232]	@ (8007f78 <prvInitialiseNewTask+0x100>)
 8007e8e:	468c      	mov	ip, r1
 8007e90:	4463      	add	r3, ip
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	18d3      	adds	r3, r2, r3
 8007e96:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	2207      	movs	r2, #7
 8007e9c:	4393      	bics	r3, r2
 8007e9e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	2207      	movs	r2, #7
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	d002      	beq.n	8007eae <prvInitialiseNewTask+0x36>
 8007ea8:	b672      	cpsid	i
 8007eaa:	46c0      	nop			@ (mov r8, r8)
 8007eac:	e7fd      	b.n	8007eaa <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d020      	beq.n	8007ef6 <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	617b      	str	r3, [r7, #20]
 8007eb8:	e013      	b.n	8007ee2 <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	18d3      	adds	r3, r2, r3
 8007ec0:	7818      	ldrb	r0, [r3, #0]
 8007ec2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ec4:	2134      	movs	r1, #52	@ 0x34
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	18d3      	adds	r3, r2, r3
 8007eca:	185b      	adds	r3, r3, r1
 8007ecc:	1c02      	adds	r2, r0, #0
 8007ece:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007ed0:	68ba      	ldr	r2, [r7, #8]
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	18d3      	adds	r3, r2, r3
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d006      	beq.n	8007eea <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	617b      	str	r3, [r7, #20]
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	2b0f      	cmp	r3, #15
 8007ee6:	d9e8      	bls.n	8007eba <prvInitialiseNewTask+0x42>
 8007ee8:	e000      	b.n	8007eec <prvInitialiseNewTask+0x74>
			{
				break;
 8007eea:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eee:	2243      	movs	r2, #67	@ 0x43
 8007ef0:	2100      	movs	r1, #0
 8007ef2:	5499      	strb	r1, [r3, r2]
 8007ef4:	e003      	b.n	8007efe <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef8:	2234      	movs	r2, #52	@ 0x34
 8007efa:	2100      	movs	r1, #0
 8007efc:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007efe:	6a3b      	ldr	r3, [r7, #32]
 8007f00:	2b06      	cmp	r3, #6
 8007f02:	d901      	bls.n	8007f08 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007f04:	2306      	movs	r3, #6
 8007f06:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f0a:	6a3a      	ldr	r2, [r7, #32]
 8007f0c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f10:	6a3a      	ldr	r2, [r7, #32]
 8007f12:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f16:	2200      	movs	r2, #0
 8007f18:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	0018      	movs	r0, r3
 8007f20:	f7ff f926 	bl	8007170 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f26:	3318      	adds	r3, #24
 8007f28:	0018      	movs	r0, r3
 8007f2a:	f7ff f921 	bl	8007170 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f34:	6a3b      	ldr	r3, [r7, #32]
 8007f36:	2207      	movs	r2, #7
 8007f38:	1ad2      	subs	r2, r2, r3
 8007f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f42:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f46:	2200      	movs	r2, #0
 8007f48:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f4c:	2250      	movs	r2, #80	@ 0x50
 8007f4e:	2100      	movs	r1, #0
 8007f50:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007f52:	683a      	ldr	r2, [r7, #0]
 8007f54:	68f9      	ldr	r1, [r7, #12]
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	0018      	movs	r0, r3
 8007f5a:	f000 fdc3 	bl	8008ae4 <pxPortInitialiseStack>
 8007f5e:	0002      	movs	r2, r0
 8007f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f62:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d002      	beq.n	8007f70 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f6e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f70:	46c0      	nop			@ (mov r8, r8)
 8007f72:	46bd      	mov	sp, r7
 8007f74:	b006      	add	sp, #24
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	3fffffff 	.word	0x3fffffff

08007f7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b082      	sub	sp, #8
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f84:	f000 fe4c 	bl	8008c20 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f88:	4b28      	ldr	r3, [pc, #160]	@ (800802c <prvAddNewTaskToReadyList+0xb0>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	1c5a      	adds	r2, r3, #1
 8007f8e:	4b27      	ldr	r3, [pc, #156]	@ (800802c <prvAddNewTaskToReadyList+0xb0>)
 8007f90:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8007f92:	4b27      	ldr	r3, [pc, #156]	@ (8008030 <prvAddNewTaskToReadyList+0xb4>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d109      	bne.n	8007fae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007f9a:	4b25      	ldr	r3, [pc, #148]	@ (8008030 <prvAddNewTaskToReadyList+0xb4>)
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007fa0:	4b22      	ldr	r3, [pc, #136]	@ (800802c <prvAddNewTaskToReadyList+0xb0>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d110      	bne.n	8007fca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007fa8:	f000 fb40 	bl	800862c <prvInitialiseTaskLists>
 8007fac:	e00d      	b.n	8007fca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007fae:	4b21      	ldr	r3, [pc, #132]	@ (8008034 <prvAddNewTaskToReadyList+0xb8>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d109      	bne.n	8007fca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8008030 <prvAddNewTaskToReadyList+0xb4>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d802      	bhi.n	8007fca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8008030 <prvAddNewTaskToReadyList+0xb4>)
 8007fc6:	687a      	ldr	r2, [r7, #4]
 8007fc8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007fca:	4b1b      	ldr	r3, [pc, #108]	@ (8008038 <prvAddNewTaskToReadyList+0xbc>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	1c5a      	adds	r2, r3, #1
 8007fd0:	4b19      	ldr	r3, [pc, #100]	@ (8008038 <prvAddNewTaskToReadyList+0xbc>)
 8007fd2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fd8:	4b18      	ldr	r3, [pc, #96]	@ (800803c <prvAddNewTaskToReadyList+0xc0>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d903      	bls.n	8007fe8 <prvAddNewTaskToReadyList+0x6c>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe4:	4b15      	ldr	r3, [pc, #84]	@ (800803c <prvAddNewTaskToReadyList+0xc0>)
 8007fe6:	601a      	str	r2, [r3, #0]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fec:	0013      	movs	r3, r2
 8007fee:	009b      	lsls	r3, r3, #2
 8007ff0:	189b      	adds	r3, r3, r2
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4a12      	ldr	r2, [pc, #72]	@ (8008040 <prvAddNewTaskToReadyList+0xc4>)
 8007ff6:	189a      	adds	r2, r3, r2
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	3304      	adds	r3, #4
 8007ffc:	0019      	movs	r1, r3
 8007ffe:	0010      	movs	r0, r2
 8008000:	f7ff f8c1 	bl	8007186 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008004:	f000 fe1e 	bl	8008c44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008008:	4b0a      	ldr	r3, [pc, #40]	@ (8008034 <prvAddNewTaskToReadyList+0xb8>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d008      	beq.n	8008022 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008010:	4b07      	ldr	r3, [pc, #28]	@ (8008030 <prvAddNewTaskToReadyList+0xb4>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800801a:	429a      	cmp	r2, r3
 800801c:	d201      	bcs.n	8008022 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800801e:	f000 fdef 	bl	8008c00 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008022:	46c0      	nop			@ (mov r8, r8)
 8008024:	46bd      	mov	sp, r7
 8008026:	b002      	add	sp, #8
 8008028:	bd80      	pop	{r7, pc}
 800802a:	46c0      	nop			@ (mov r8, r8)
 800802c:	20000368 	.word	0x20000368
 8008030:	20000268 	.word	0x20000268
 8008034:	20000374 	.word	0x20000374
 8008038:	20000384 	.word	0x20000384
 800803c:	20000370 	.word	0x20000370
 8008040:	2000026c 	.word	0x2000026c

08008044 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800804c:	2300      	movs	r3, #0
 800804e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d011      	beq.n	800807a <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008056:	4b0d      	ldr	r3, [pc, #52]	@ (800808c <vTaskDelay+0x48>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d002      	beq.n	8008064 <vTaskDelay+0x20>
 800805e:	b672      	cpsid	i
 8008060:	46c0      	nop			@ (mov r8, r8)
 8008062:	e7fd      	b.n	8008060 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8008064:	f000 f84a 	bl	80080fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2100      	movs	r1, #0
 800806c:	0018      	movs	r0, r3
 800806e:	f000 fce5 	bl	8008a3c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008072:	f000 f84f 	bl	8008114 <xTaskResumeAll>
 8008076:	0003      	movs	r3, r0
 8008078:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d101      	bne.n	8008084 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8008080:	f000 fdbe 	bl	8008c00 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008084:	46c0      	nop			@ (mov r8, r8)
 8008086:	46bd      	mov	sp, r7
 8008088:	b004      	add	sp, #16
 800808a:	bd80      	pop	{r7, pc}
 800808c:	20000390 	.word	0x20000390

08008090 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8008096:	4913      	ldr	r1, [pc, #76]	@ (80080e4 <vTaskStartScheduler+0x54>)
 8008098:	4813      	ldr	r0, [pc, #76]	@ (80080e8 <vTaskStartScheduler+0x58>)
 800809a:	4b14      	ldr	r3, [pc, #80]	@ (80080ec <vTaskStartScheduler+0x5c>)
 800809c:	9301      	str	r3, [sp, #4]
 800809e:	2300      	movs	r3, #0
 80080a0:	9300      	str	r3, [sp, #0]
 80080a2:	2300      	movs	r3, #0
 80080a4:	2280      	movs	r2, #128	@ 0x80
 80080a6:	f7ff fe9f 	bl	8007de8 <xTaskCreate>
 80080aa:	0003      	movs	r3, r0
 80080ac:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d10d      	bne.n	80080d0 <vTaskStartScheduler+0x40>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80080b4:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80080b6:	4b0e      	ldr	r3, [pc, #56]	@ (80080f0 <vTaskStartScheduler+0x60>)
 80080b8:	2201      	movs	r2, #1
 80080ba:	4252      	negs	r2, r2
 80080bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80080be:	4b0d      	ldr	r3, [pc, #52]	@ (80080f4 <vTaskStartScheduler+0x64>)
 80080c0:	2201      	movs	r2, #1
 80080c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80080c4:	4b0c      	ldr	r3, [pc, #48]	@ (80080f8 <vTaskStartScheduler+0x68>)
 80080c6:	2200      	movs	r2, #0
 80080c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80080ca:	f000 fd75 	bl	8008bb8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80080ce:	e005      	b.n	80080dc <vTaskStartScheduler+0x4c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	3301      	adds	r3, #1
 80080d4:	d102      	bne.n	80080dc <vTaskStartScheduler+0x4c>
 80080d6:	b672      	cpsid	i
 80080d8:	46c0      	nop			@ (mov r8, r8)
 80080da:	e7fd      	b.n	80080d8 <vTaskStartScheduler+0x48>
}
 80080dc:	46c0      	nop			@ (mov r8, r8)
 80080de:	46bd      	mov	sp, r7
 80080e0:	b002      	add	sp, #8
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	0800919c 	.word	0x0800919c
 80080e8:	0800860d 	.word	0x0800860d
 80080ec:	2000038c 	.word	0x2000038c
 80080f0:	20000388 	.word	0x20000388
 80080f4:	20000374 	.word	0x20000374
 80080f8:	2000036c 	.word	0x2000036c

080080fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008100:	4b03      	ldr	r3, [pc, #12]	@ (8008110 <vTaskSuspendAll+0x14>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	1c5a      	adds	r2, r3, #1
 8008106:	4b02      	ldr	r3, [pc, #8]	@ (8008110 <vTaskSuspendAll+0x14>)
 8008108:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800810a:	46c0      	nop			@ (mov r8, r8)
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}
 8008110:	20000390 	.word	0x20000390

08008114 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800811a:	2300      	movs	r3, #0
 800811c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800811e:	2300      	movs	r3, #0
 8008120:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008122:	4b3a      	ldr	r3, [pc, #232]	@ (800820c <xTaskResumeAll+0xf8>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d102      	bne.n	8008130 <xTaskResumeAll+0x1c>
 800812a:	b672      	cpsid	i
 800812c:	46c0      	nop			@ (mov r8, r8)
 800812e:	e7fd      	b.n	800812c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008130:	f000 fd76 	bl	8008c20 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008134:	4b35      	ldr	r3, [pc, #212]	@ (800820c <xTaskResumeAll+0xf8>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	1e5a      	subs	r2, r3, #1
 800813a:	4b34      	ldr	r3, [pc, #208]	@ (800820c <xTaskResumeAll+0xf8>)
 800813c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800813e:	4b33      	ldr	r3, [pc, #204]	@ (800820c <xTaskResumeAll+0xf8>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d15b      	bne.n	80081fe <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008146:	4b32      	ldr	r3, [pc, #200]	@ (8008210 <xTaskResumeAll+0xfc>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d057      	beq.n	80081fe <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800814e:	e02f      	b.n	80081b0 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008150:	4b30      	ldr	r3, [pc, #192]	@ (8008214 <xTaskResumeAll+0x100>)
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	3318      	adds	r3, #24
 800815c:	0018      	movs	r0, r3
 800815e:	f7ff f86a 	bl	8007236 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	3304      	adds	r3, #4
 8008166:	0018      	movs	r0, r3
 8008168:	f7ff f865 	bl	8007236 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008170:	4b29      	ldr	r3, [pc, #164]	@ (8008218 <xTaskResumeAll+0x104>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	429a      	cmp	r2, r3
 8008176:	d903      	bls.n	8008180 <xTaskResumeAll+0x6c>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800817c:	4b26      	ldr	r3, [pc, #152]	@ (8008218 <xTaskResumeAll+0x104>)
 800817e:	601a      	str	r2, [r3, #0]
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008184:	0013      	movs	r3, r2
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	189b      	adds	r3, r3, r2
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4a23      	ldr	r2, [pc, #140]	@ (800821c <xTaskResumeAll+0x108>)
 800818e:	189a      	adds	r2, r3, r2
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	3304      	adds	r3, #4
 8008194:	0019      	movs	r1, r3
 8008196:	0010      	movs	r0, r2
 8008198:	f7fe fff5 	bl	8007186 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081a0:	4b1f      	ldr	r3, [pc, #124]	@ (8008220 <xTaskResumeAll+0x10c>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d302      	bcc.n	80081b0 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 80081aa:	4b1e      	ldr	r3, [pc, #120]	@ (8008224 <xTaskResumeAll+0x110>)
 80081ac:	2201      	movs	r2, #1
 80081ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081b0:	4b18      	ldr	r3, [pc, #96]	@ (8008214 <xTaskResumeAll+0x100>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1cb      	bne.n	8008150 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d001      	beq.n	80081c2 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80081be:	f000 fab9 	bl	8008734 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80081c2:	4b19      	ldr	r3, [pc, #100]	@ (8008228 <xTaskResumeAll+0x114>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00f      	beq.n	80081ee <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80081ce:	f000 f82d 	bl	800822c <xTaskIncrementTick>
 80081d2:	1e03      	subs	r3, r0, #0
 80081d4:	d002      	beq.n	80081dc <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 80081d6:	4b13      	ldr	r3, [pc, #76]	@ (8008224 <xTaskResumeAll+0x110>)
 80081d8:	2201      	movs	r2, #1
 80081da:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	3b01      	subs	r3, #1
 80081e0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d1f2      	bne.n	80081ce <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 80081e8:	4b0f      	ldr	r3, [pc, #60]	@ (8008228 <xTaskResumeAll+0x114>)
 80081ea:	2200      	movs	r2, #0
 80081ec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80081ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008224 <xTaskResumeAll+0x110>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d003      	beq.n	80081fe <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80081f6:	2301      	movs	r3, #1
 80081f8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80081fa:	f000 fd01 	bl	8008c00 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081fe:	f000 fd21 	bl	8008c44 <vPortExitCritical>

	return xAlreadyYielded;
 8008202:	68bb      	ldr	r3, [r7, #8]
}
 8008204:	0018      	movs	r0, r3
 8008206:	46bd      	mov	sp, r7
 8008208:	b004      	add	sp, #16
 800820a:	bd80      	pop	{r7, pc}
 800820c:	20000390 	.word	0x20000390
 8008210:	20000368 	.word	0x20000368
 8008214:	20000328 	.word	0x20000328
 8008218:	20000370 	.word	0x20000370
 800821c:	2000026c 	.word	0x2000026c
 8008220:	20000268 	.word	0x20000268
 8008224:	2000037c 	.word	0x2000037c
 8008228:	20000378 	.word	0x20000378

0800822c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b086      	sub	sp, #24
 8008230:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008232:	2300      	movs	r3, #0
 8008234:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008236:	4b4a      	ldr	r3, [pc, #296]	@ (8008360 <xTaskIncrementTick+0x134>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d000      	beq.n	8008240 <xTaskIncrementTick+0x14>
 800823e:	e085      	b.n	800834c <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008240:	4b48      	ldr	r3, [pc, #288]	@ (8008364 <xTaskIncrementTick+0x138>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	3301      	adds	r3, #1
 8008246:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008248:	4b46      	ldr	r3, [pc, #280]	@ (8008364 <xTaskIncrementTick+0x138>)
 800824a:	693a      	ldr	r2, [r7, #16]
 800824c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d118      	bne.n	8008286 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008254:	4b44      	ldr	r3, [pc, #272]	@ (8008368 <xTaskIncrementTick+0x13c>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <xTaskIncrementTick+0x38>
 800825e:	b672      	cpsid	i
 8008260:	46c0      	nop			@ (mov r8, r8)
 8008262:	e7fd      	b.n	8008260 <xTaskIncrementTick+0x34>
 8008264:	4b40      	ldr	r3, [pc, #256]	@ (8008368 <xTaskIncrementTick+0x13c>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	60fb      	str	r3, [r7, #12]
 800826a:	4b40      	ldr	r3, [pc, #256]	@ (800836c <xTaskIncrementTick+0x140>)
 800826c:	681a      	ldr	r2, [r3, #0]
 800826e:	4b3e      	ldr	r3, [pc, #248]	@ (8008368 <xTaskIncrementTick+0x13c>)
 8008270:	601a      	str	r2, [r3, #0]
 8008272:	4b3e      	ldr	r3, [pc, #248]	@ (800836c <xTaskIncrementTick+0x140>)
 8008274:	68fa      	ldr	r2, [r7, #12]
 8008276:	601a      	str	r2, [r3, #0]
 8008278:	4b3d      	ldr	r3, [pc, #244]	@ (8008370 <xTaskIncrementTick+0x144>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	1c5a      	adds	r2, r3, #1
 800827e:	4b3c      	ldr	r3, [pc, #240]	@ (8008370 <xTaskIncrementTick+0x144>)
 8008280:	601a      	str	r2, [r3, #0]
 8008282:	f000 fa57 	bl	8008734 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008286:	4b3b      	ldr	r3, [pc, #236]	@ (8008374 <xTaskIncrementTick+0x148>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	693a      	ldr	r2, [r7, #16]
 800828c:	429a      	cmp	r2, r3
 800828e:	d349      	bcc.n	8008324 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008290:	4b35      	ldr	r3, [pc, #212]	@ (8008368 <xTaskIncrementTick+0x13c>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d104      	bne.n	80082a4 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800829a:	4b36      	ldr	r3, [pc, #216]	@ (8008374 <xTaskIncrementTick+0x148>)
 800829c:	2201      	movs	r2, #1
 800829e:	4252      	negs	r2, r2
 80082a0:	601a      	str	r2, [r3, #0]
					break;
 80082a2:	e03f      	b.n	8008324 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082a4:	4b30      	ldr	r3, [pc, #192]	@ (8008368 <xTaskIncrementTick+0x13c>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d203      	bcs.n	80082c4 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082bc:	4b2d      	ldr	r3, [pc, #180]	@ (8008374 <xTaskIncrementTick+0x148>)
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80082c2:	e02f      	b.n	8008324 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	3304      	adds	r3, #4
 80082c8:	0018      	movs	r0, r3
 80082ca:	f7fe ffb4 	bl	8007236 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d004      	beq.n	80082e0 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	3318      	adds	r3, #24
 80082da:	0018      	movs	r0, r3
 80082dc:	f7fe ffab 	bl	8007236 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082e4:	4b24      	ldr	r3, [pc, #144]	@ (8008378 <xTaskIncrementTick+0x14c>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d903      	bls.n	80082f4 <xTaskIncrementTick+0xc8>
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f0:	4b21      	ldr	r3, [pc, #132]	@ (8008378 <xTaskIncrementTick+0x14c>)
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f8:	0013      	movs	r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	189b      	adds	r3, r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	4a1e      	ldr	r2, [pc, #120]	@ (800837c <xTaskIncrementTick+0x150>)
 8008302:	189a      	adds	r2, r3, r2
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	3304      	adds	r3, #4
 8008308:	0019      	movs	r1, r3
 800830a:	0010      	movs	r0, r2
 800830c:	f7fe ff3b 	bl	8007186 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008314:	4b1a      	ldr	r3, [pc, #104]	@ (8008380 <xTaskIncrementTick+0x154>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800831a:	429a      	cmp	r2, r3
 800831c:	d3b8      	bcc.n	8008290 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800831e:	2301      	movs	r3, #1
 8008320:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008322:	e7b5      	b.n	8008290 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008324:	4b16      	ldr	r3, [pc, #88]	@ (8008380 <xTaskIncrementTick+0x154>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800832a:	4914      	ldr	r1, [pc, #80]	@ (800837c <xTaskIncrementTick+0x150>)
 800832c:	0013      	movs	r3, r2
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	189b      	adds	r3, r3, r2
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	585b      	ldr	r3, [r3, r1]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d901      	bls.n	800833e <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 800833a:	2301      	movs	r3, #1
 800833c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800833e:	4b11      	ldr	r3, [pc, #68]	@ (8008384 <xTaskIncrementTick+0x158>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d007      	beq.n	8008356 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8008346:	2301      	movs	r3, #1
 8008348:	617b      	str	r3, [r7, #20]
 800834a:	e004      	b.n	8008356 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800834c:	4b0e      	ldr	r3, [pc, #56]	@ (8008388 <xTaskIncrementTick+0x15c>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	1c5a      	adds	r2, r3, #1
 8008352:	4b0d      	ldr	r3, [pc, #52]	@ (8008388 <xTaskIncrementTick+0x15c>)
 8008354:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008356:	697b      	ldr	r3, [r7, #20]
}
 8008358:	0018      	movs	r0, r3
 800835a:	46bd      	mov	sp, r7
 800835c:	b006      	add	sp, #24
 800835e:	bd80      	pop	{r7, pc}
 8008360:	20000390 	.word	0x20000390
 8008364:	2000036c 	.word	0x2000036c
 8008368:	20000320 	.word	0x20000320
 800836c:	20000324 	.word	0x20000324
 8008370:	20000380 	.word	0x20000380
 8008374:	20000388 	.word	0x20000388
 8008378:	20000370 	.word	0x20000370
 800837c:	2000026c 	.word	0x2000026c
 8008380:	20000268 	.word	0x20000268
 8008384:	2000037c 	.word	0x2000037c
 8008388:	20000378 	.word	0x20000378

0800838c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b082      	sub	sp, #8
 8008390:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008392:	4b22      	ldr	r3, [pc, #136]	@ (800841c <vTaskSwitchContext+0x90>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d003      	beq.n	80083a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800839a:	4b21      	ldr	r3, [pc, #132]	@ (8008420 <vTaskSwitchContext+0x94>)
 800839c:	2201      	movs	r2, #1
 800839e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80083a0:	e038      	b.n	8008414 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 80083a2:	4b1f      	ldr	r3, [pc, #124]	@ (8008420 <vTaskSwitchContext+0x94>)
 80083a4:	2200      	movs	r2, #0
 80083a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083a8:	4b1e      	ldr	r3, [pc, #120]	@ (8008424 <vTaskSwitchContext+0x98>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	607b      	str	r3, [r7, #4]
 80083ae:	e008      	b.n	80083c2 <vTaskSwitchContext+0x36>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d102      	bne.n	80083bc <vTaskSwitchContext+0x30>
 80083b6:	b672      	cpsid	i
 80083b8:	46c0      	nop			@ (mov r8, r8)
 80083ba:	e7fd      	b.n	80083b8 <vTaskSwitchContext+0x2c>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	3b01      	subs	r3, #1
 80083c0:	607b      	str	r3, [r7, #4]
 80083c2:	4919      	ldr	r1, [pc, #100]	@ (8008428 <vTaskSwitchContext+0x9c>)
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	0013      	movs	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	189b      	adds	r3, r3, r2
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	585b      	ldr	r3, [r3, r1]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d0ed      	beq.n	80083b0 <vTaskSwitchContext+0x24>
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	0013      	movs	r3, r2
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	189b      	adds	r3, r3, r2
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	4a12      	ldr	r2, [pc, #72]	@ (8008428 <vTaskSwitchContext+0x9c>)
 80083e0:	189b      	adds	r3, r3, r2
 80083e2:	603b      	str	r3, [r7, #0]
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	685a      	ldr	r2, [r3, #4]
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	605a      	str	r2, [r3, #4]
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	685a      	ldr	r2, [r3, #4]
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	3308      	adds	r3, #8
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d104      	bne.n	8008404 <vTaskSwitchContext+0x78>
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	685a      	ldr	r2, [r3, #4]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	605a      	str	r2, [r3, #4]
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	68da      	ldr	r2, [r3, #12]
 800840a:	4b08      	ldr	r3, [pc, #32]	@ (800842c <vTaskSwitchContext+0xa0>)
 800840c:	601a      	str	r2, [r3, #0]
 800840e:	4b05      	ldr	r3, [pc, #20]	@ (8008424 <vTaskSwitchContext+0x98>)
 8008410:	687a      	ldr	r2, [r7, #4]
 8008412:	601a      	str	r2, [r3, #0]
}
 8008414:	46c0      	nop			@ (mov r8, r8)
 8008416:	46bd      	mov	sp, r7
 8008418:	b002      	add	sp, #8
 800841a:	bd80      	pop	{r7, pc}
 800841c:	20000390 	.word	0x20000390
 8008420:	2000037c 	.word	0x2000037c
 8008424:	20000370 	.word	0x20000370
 8008428:	2000026c 	.word	0x2000026c
 800842c:	20000268 	.word	0x20000268

08008430 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b082      	sub	sp, #8
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d102      	bne.n	8008446 <vTaskPlaceOnEventList+0x16>
 8008440:	b672      	cpsid	i
 8008442:	46c0      	nop			@ (mov r8, r8)
 8008444:	e7fd      	b.n	8008442 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008446:	4b09      	ldr	r3, [pc, #36]	@ (800846c <vTaskPlaceOnEventList+0x3c>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	3318      	adds	r3, #24
 800844c:	001a      	movs	r2, r3
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	0011      	movs	r1, r2
 8008452:	0018      	movs	r0, r3
 8008454:	f7fe feb9 	bl	80071ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2101      	movs	r1, #1
 800845c:	0018      	movs	r0, r3
 800845e:	f000 faed 	bl	8008a3c <prvAddCurrentTaskToDelayedList>
}
 8008462:	46c0      	nop			@ (mov r8, r8)
 8008464:	46bd      	mov	sp, r7
 8008466:	b002      	add	sp, #8
 8008468:	bd80      	pop	{r7, pc}
 800846a:	46c0      	nop			@ (mov r8, r8)
 800846c:	20000268 	.word	0x20000268

08008470 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	68db      	ldr	r3, [r3, #12]
 800847c:	68db      	ldr	r3, [r3, #12]
 800847e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d102      	bne.n	800848c <xTaskRemoveFromEventList+0x1c>
 8008486:	b672      	cpsid	i
 8008488:	46c0      	nop			@ (mov r8, r8)
 800848a:	e7fd      	b.n	8008488 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	3318      	adds	r3, #24
 8008490:	0018      	movs	r0, r3
 8008492:	f7fe fed0 	bl	8007236 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008496:	4b1f      	ldr	r3, [pc, #124]	@ (8008514 <xTaskRemoveFromEventList+0xa4>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d11d      	bne.n	80084da <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	3304      	adds	r3, #4
 80084a2:	0018      	movs	r0, r3
 80084a4:	f7fe fec7 	bl	8007236 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008518 <xTaskRemoveFromEventList+0xa8>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d903      	bls.n	80084bc <xTaskRemoveFromEventList+0x4c>
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084b8:	4b17      	ldr	r3, [pc, #92]	@ (8008518 <xTaskRemoveFromEventList+0xa8>)
 80084ba:	601a      	str	r2, [r3, #0]
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084c0:	0013      	movs	r3, r2
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	189b      	adds	r3, r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4a14      	ldr	r2, [pc, #80]	@ (800851c <xTaskRemoveFromEventList+0xac>)
 80084ca:	189a      	adds	r2, r3, r2
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	3304      	adds	r3, #4
 80084d0:	0019      	movs	r1, r3
 80084d2:	0010      	movs	r0, r2
 80084d4:	f7fe fe57 	bl	8007186 <vListInsertEnd>
 80084d8:	e007      	b.n	80084ea <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	3318      	adds	r3, #24
 80084de:	001a      	movs	r2, r3
 80084e0:	4b0f      	ldr	r3, [pc, #60]	@ (8008520 <xTaskRemoveFromEventList+0xb0>)
 80084e2:	0011      	movs	r1, r2
 80084e4:	0018      	movs	r0, r3
 80084e6:	f7fe fe4e 	bl	8007186 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008524 <xTaskRemoveFromEventList+0xb4>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d905      	bls.n	8008504 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80084f8:	2301      	movs	r3, #1
 80084fa:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80084fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008528 <xTaskRemoveFromEventList+0xb8>)
 80084fe:	2201      	movs	r2, #1
 8008500:	601a      	str	r2, [r3, #0]
 8008502:	e001      	b.n	8008508 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8008504:	2300      	movs	r3, #0
 8008506:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8008508:	68fb      	ldr	r3, [r7, #12]
}
 800850a:	0018      	movs	r0, r3
 800850c:	46bd      	mov	sp, r7
 800850e:	b004      	add	sp, #16
 8008510:	bd80      	pop	{r7, pc}
 8008512:	46c0      	nop			@ (mov r8, r8)
 8008514:	20000390 	.word	0x20000390
 8008518:	20000370 	.word	0x20000370
 800851c:	2000026c 	.word	0x2000026c
 8008520:	20000328 	.word	0x20000328
 8008524:	20000268 	.word	0x20000268
 8008528:	2000037c 	.word	0x2000037c

0800852c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b082      	sub	sp, #8
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008534:	4b05      	ldr	r3, [pc, #20]	@ (800854c <vTaskInternalSetTimeOutState+0x20>)
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800853c:	4b04      	ldr	r3, [pc, #16]	@ (8008550 <vTaskInternalSetTimeOutState+0x24>)
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	605a      	str	r2, [r3, #4]
}
 8008544:	46c0      	nop			@ (mov r8, r8)
 8008546:	46bd      	mov	sp, r7
 8008548:	b002      	add	sp, #8
 800854a:	bd80      	pop	{r7, pc}
 800854c:	20000380 	.word	0x20000380
 8008550:	2000036c 	.word	0x2000036c

08008554 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d102      	bne.n	800856a <xTaskCheckForTimeOut+0x16>
 8008564:	b672      	cpsid	i
 8008566:	46c0      	nop			@ (mov r8, r8)
 8008568:	e7fd      	b.n	8008566 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d102      	bne.n	8008576 <xTaskCheckForTimeOut+0x22>
 8008570:	b672      	cpsid	i
 8008572:	46c0      	nop			@ (mov r8, r8)
 8008574:	e7fd      	b.n	8008572 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8008576:	f000 fb53 	bl	8008c20 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800857a:	4b1d      	ldr	r3, [pc, #116]	@ (80085f0 <xTaskCheckForTimeOut+0x9c>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	693a      	ldr	r2, [r7, #16]
 8008586:	1ad3      	subs	r3, r2, r3
 8008588:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	3301      	adds	r3, #1
 8008590:	d102      	bne.n	8008598 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008592:	2300      	movs	r3, #0
 8008594:	617b      	str	r3, [r7, #20]
 8008596:	e024      	b.n	80085e2 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681a      	ldr	r2, [r3, #0]
 800859c:	4b15      	ldr	r3, [pc, #84]	@ (80085f4 <xTaskCheckForTimeOut+0xa0>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d007      	beq.n	80085b4 <xTaskCheckForTimeOut+0x60>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	693a      	ldr	r2, [r7, #16]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d302      	bcc.n	80085b4 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80085ae:	2301      	movs	r3, #1
 80085b0:	617b      	str	r3, [r7, #20]
 80085b2:	e016      	b.n	80085e2 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d20c      	bcs.n	80085d8 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	1ad2      	subs	r2, r2, r3
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	0018      	movs	r0, r3
 80085ce:	f7ff ffad 	bl	800852c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80085d2:	2300      	movs	r3, #0
 80085d4:	617b      	str	r3, [r7, #20]
 80085d6:	e004      	b.n	80085e2 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	2200      	movs	r2, #0
 80085dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80085de:	2301      	movs	r3, #1
 80085e0:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80085e2:	f000 fb2f 	bl	8008c44 <vPortExitCritical>

	return xReturn;
 80085e6:	697b      	ldr	r3, [r7, #20]
}
 80085e8:	0018      	movs	r0, r3
 80085ea:	46bd      	mov	sp, r7
 80085ec:	b006      	add	sp, #24
 80085ee:	bd80      	pop	{r7, pc}
 80085f0:	2000036c 	.word	0x2000036c
 80085f4:	20000380 	.word	0x20000380

080085f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80085fc:	4b02      	ldr	r3, [pc, #8]	@ (8008608 <vTaskMissedYield+0x10>)
 80085fe:	2201      	movs	r2, #1
 8008600:	601a      	str	r2, [r3, #0]
}
 8008602:	46c0      	nop			@ (mov r8, r8)
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}
 8008608:	2000037c 	.word	0x2000037c

0800860c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008614:	f000 f84e 	bl	80086b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008618:	4b03      	ldr	r3, [pc, #12]	@ (8008628 <prvIdleTask+0x1c>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	2b01      	cmp	r3, #1
 800861e:	d9f9      	bls.n	8008614 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008620:	f000 faee 	bl	8008c00 <vPortYield>
		prvCheckTasksWaitingTermination();
 8008624:	e7f6      	b.n	8008614 <prvIdleTask+0x8>
 8008626:	46c0      	nop			@ (mov r8, r8)
 8008628:	2000026c 	.word	0x2000026c

0800862c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b082      	sub	sp, #8
 8008630:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008632:	2300      	movs	r3, #0
 8008634:	607b      	str	r3, [r7, #4]
 8008636:	e00c      	b.n	8008652 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008638:	687a      	ldr	r2, [r7, #4]
 800863a:	0013      	movs	r3, r2
 800863c:	009b      	lsls	r3, r3, #2
 800863e:	189b      	adds	r3, r3, r2
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	4a14      	ldr	r2, [pc, #80]	@ (8008694 <prvInitialiseTaskLists+0x68>)
 8008644:	189b      	adds	r3, r3, r2
 8008646:	0018      	movs	r0, r3
 8008648:	f7fe fd74 	bl	8007134 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	3301      	adds	r3, #1
 8008650:	607b      	str	r3, [r7, #4]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2b06      	cmp	r3, #6
 8008656:	d9ef      	bls.n	8008638 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008658:	4b0f      	ldr	r3, [pc, #60]	@ (8008698 <prvInitialiseTaskLists+0x6c>)
 800865a:	0018      	movs	r0, r3
 800865c:	f7fe fd6a 	bl	8007134 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008660:	4b0e      	ldr	r3, [pc, #56]	@ (800869c <prvInitialiseTaskLists+0x70>)
 8008662:	0018      	movs	r0, r3
 8008664:	f7fe fd66 	bl	8007134 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008668:	4b0d      	ldr	r3, [pc, #52]	@ (80086a0 <prvInitialiseTaskLists+0x74>)
 800866a:	0018      	movs	r0, r3
 800866c:	f7fe fd62 	bl	8007134 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008670:	4b0c      	ldr	r3, [pc, #48]	@ (80086a4 <prvInitialiseTaskLists+0x78>)
 8008672:	0018      	movs	r0, r3
 8008674:	f7fe fd5e 	bl	8007134 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008678:	4b0b      	ldr	r3, [pc, #44]	@ (80086a8 <prvInitialiseTaskLists+0x7c>)
 800867a:	0018      	movs	r0, r3
 800867c:	f7fe fd5a 	bl	8007134 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008680:	4b0a      	ldr	r3, [pc, #40]	@ (80086ac <prvInitialiseTaskLists+0x80>)
 8008682:	4a05      	ldr	r2, [pc, #20]	@ (8008698 <prvInitialiseTaskLists+0x6c>)
 8008684:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008686:	4b0a      	ldr	r3, [pc, #40]	@ (80086b0 <prvInitialiseTaskLists+0x84>)
 8008688:	4a04      	ldr	r2, [pc, #16]	@ (800869c <prvInitialiseTaskLists+0x70>)
 800868a:	601a      	str	r2, [r3, #0]
}
 800868c:	46c0      	nop			@ (mov r8, r8)
 800868e:	46bd      	mov	sp, r7
 8008690:	b002      	add	sp, #8
 8008692:	bd80      	pop	{r7, pc}
 8008694:	2000026c 	.word	0x2000026c
 8008698:	200002f8 	.word	0x200002f8
 800869c:	2000030c 	.word	0x2000030c
 80086a0:	20000328 	.word	0x20000328
 80086a4:	2000033c 	.word	0x2000033c
 80086a8:	20000354 	.word	0x20000354
 80086ac:	20000320 	.word	0x20000320
 80086b0:	20000324 	.word	0x20000324

080086b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b082      	sub	sp, #8
 80086b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086ba:	e01a      	b.n	80086f2 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80086bc:	f000 fab0 	bl	8008c20 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086c0:	4b10      	ldr	r3, [pc, #64]	@ (8008704 <prvCheckTasksWaitingTermination+0x50>)
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	3304      	adds	r3, #4
 80086cc:	0018      	movs	r0, r3
 80086ce:	f7fe fdb2 	bl	8007236 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80086d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008708 <prvCheckTasksWaitingTermination+0x54>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	1e5a      	subs	r2, r3, #1
 80086d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008708 <prvCheckTasksWaitingTermination+0x54>)
 80086da:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80086dc:	4b0b      	ldr	r3, [pc, #44]	@ (800870c <prvCheckTasksWaitingTermination+0x58>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	1e5a      	subs	r2, r3, #1
 80086e2:	4b0a      	ldr	r3, [pc, #40]	@ (800870c <prvCheckTasksWaitingTermination+0x58>)
 80086e4:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80086e6:	f000 faad 	bl	8008c44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	0018      	movs	r0, r3
 80086ee:	f000 f80f 	bl	8008710 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086f2:	4b06      	ldr	r3, [pc, #24]	@ (800870c <prvCheckTasksWaitingTermination+0x58>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1e0      	bne.n	80086bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80086fa:	46c0      	nop			@ (mov r8, r8)
 80086fc:	46c0      	nop			@ (mov r8, r8)
 80086fe:	46bd      	mov	sp, r7
 8008700:	b002      	add	sp, #8
 8008702:	bd80      	pop	{r7, pc}
 8008704:	2000033c 	.word	0x2000033c
 8008708:	20000368 	.word	0x20000368
 800870c:	20000350 	.word	0x20000350

08008710 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008710:	b580      	push	{r7, lr}
 8008712:	b082      	sub	sp, #8
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800871c:	0018      	movs	r0, r3
 800871e:	f000 fbc7 	bl	8008eb0 <vPortFree>
			vPortFree( pxTCB );
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	0018      	movs	r0, r3
 8008726:	f000 fbc3 	bl	8008eb0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800872a:	46c0      	nop			@ (mov r8, r8)
 800872c:	46bd      	mov	sp, r7
 800872e:	b002      	add	sp, #8
 8008730:	bd80      	pop	{r7, pc}
	...

08008734 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800873a:	4b0b      	ldr	r3, [pc, #44]	@ (8008768 <prvResetNextTaskUnblockTime+0x34>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d104      	bne.n	800874e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008744:	4b09      	ldr	r3, [pc, #36]	@ (800876c <prvResetNextTaskUnblockTime+0x38>)
 8008746:	2201      	movs	r2, #1
 8008748:	4252      	negs	r2, r2
 800874a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800874c:	e008      	b.n	8008760 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800874e:	4b06      	ldr	r3, [pc, #24]	@ (8008768 <prvResetNextTaskUnblockTime+0x34>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68db      	ldr	r3, [r3, #12]
 8008754:	68db      	ldr	r3, [r3, #12]
 8008756:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	685a      	ldr	r2, [r3, #4]
 800875c:	4b03      	ldr	r3, [pc, #12]	@ (800876c <prvResetNextTaskUnblockTime+0x38>)
 800875e:	601a      	str	r2, [r3, #0]
}
 8008760:	46c0      	nop			@ (mov r8, r8)
 8008762:	46bd      	mov	sp, r7
 8008764:	b002      	add	sp, #8
 8008766:	bd80      	pop	{r7, pc}
 8008768:	20000320 	.word	0x20000320
 800876c:	20000388 	.word	0x20000388

08008770 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008770:	b580      	push	{r7, lr}
 8008772:	b082      	sub	sp, #8
 8008774:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008776:	4b0a      	ldr	r3, [pc, #40]	@ (80087a0 <xTaskGetSchedulerState+0x30>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d102      	bne.n	8008784 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800877e:	2301      	movs	r3, #1
 8008780:	607b      	str	r3, [r7, #4]
 8008782:	e008      	b.n	8008796 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008784:	4b07      	ldr	r3, [pc, #28]	@ (80087a4 <xTaskGetSchedulerState+0x34>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d102      	bne.n	8008792 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800878c:	2302      	movs	r3, #2
 800878e:	607b      	str	r3, [r7, #4]
 8008790:	e001      	b.n	8008796 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008792:	2300      	movs	r3, #0
 8008794:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008796:	687b      	ldr	r3, [r7, #4]
	}
 8008798:	0018      	movs	r0, r3
 800879a:	46bd      	mov	sp, r7
 800879c:	b002      	add	sp, #8
 800879e:	bd80      	pop	{r7, pc}
 80087a0:	20000374 	.word	0x20000374
 80087a4:	20000390 	.word	0x20000390

080087a8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80087b4:	2300      	movs	r3, #0
 80087b6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d051      	beq.n	8008862 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087c2:	4b2a      	ldr	r3, [pc, #168]	@ (800886c <xTaskPriorityInherit+0xc4>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d241      	bcs.n	8008850 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	699b      	ldr	r3, [r3, #24]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	db06      	blt.n	80087e2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087d4:	4b25      	ldr	r3, [pc, #148]	@ (800886c <xTaskPriorityInherit+0xc4>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087da:	2207      	movs	r2, #7
 80087dc:	1ad2      	subs	r2, r2, r3
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	6959      	ldr	r1, [r3, #20]
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ea:	0013      	movs	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	189b      	adds	r3, r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	4a1f      	ldr	r2, [pc, #124]	@ (8008870 <xTaskPriorityInherit+0xc8>)
 80087f4:	189b      	adds	r3, r3, r2
 80087f6:	4299      	cmp	r1, r3
 80087f8:	d122      	bne.n	8008840 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	3304      	adds	r3, #4
 80087fe:	0018      	movs	r0, r3
 8008800:	f7fe fd19 	bl	8007236 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008804:	4b19      	ldr	r3, [pc, #100]	@ (800886c <xTaskPriorityInherit+0xc4>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008812:	4b18      	ldr	r3, [pc, #96]	@ (8008874 <xTaskPriorityInherit+0xcc>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	429a      	cmp	r2, r3
 8008818:	d903      	bls.n	8008822 <xTaskPriorityInherit+0x7a>
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800881e:	4b15      	ldr	r3, [pc, #84]	@ (8008874 <xTaskPriorityInherit+0xcc>)
 8008820:	601a      	str	r2, [r3, #0]
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008826:	0013      	movs	r3, r2
 8008828:	009b      	lsls	r3, r3, #2
 800882a:	189b      	adds	r3, r3, r2
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	4a10      	ldr	r2, [pc, #64]	@ (8008870 <xTaskPriorityInherit+0xc8>)
 8008830:	189a      	adds	r2, r3, r2
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	3304      	adds	r3, #4
 8008836:	0019      	movs	r1, r3
 8008838:	0010      	movs	r0, r2
 800883a:	f7fe fca4 	bl	8007186 <vListInsertEnd>
 800883e:	e004      	b.n	800884a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008840:	4b0a      	ldr	r3, [pc, #40]	@ (800886c <xTaskPriorityInherit+0xc4>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800884a:	2301      	movs	r3, #1
 800884c:	60fb      	str	r3, [r7, #12]
 800884e:	e008      	b.n	8008862 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008854:	4b05      	ldr	r3, [pc, #20]	@ (800886c <xTaskPriorityInherit+0xc4>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800885a:	429a      	cmp	r2, r3
 800885c:	d201      	bcs.n	8008862 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800885e:	2301      	movs	r3, #1
 8008860:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008862:	68fb      	ldr	r3, [r7, #12]
	}
 8008864:	0018      	movs	r0, r3
 8008866:	46bd      	mov	sp, r7
 8008868:	b004      	add	sp, #16
 800886a:	bd80      	pop	{r7, pc}
 800886c:	20000268 	.word	0x20000268
 8008870:	2000026c 	.word	0x2000026c
 8008874:	20000370 	.word	0x20000370

08008878 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008884:	2300      	movs	r3, #0
 8008886:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d046      	beq.n	800891c <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800888e:	4b26      	ldr	r3, [pc, #152]	@ (8008928 <xTaskPriorityDisinherit+0xb0>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	68ba      	ldr	r2, [r7, #8]
 8008894:	429a      	cmp	r2, r3
 8008896:	d002      	beq.n	800889e <xTaskPriorityDisinherit+0x26>
 8008898:	b672      	cpsid	i
 800889a:	46c0      	nop			@ (mov r8, r8)
 800889c:	e7fd      	b.n	800889a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d102      	bne.n	80088ac <xTaskPriorityDisinherit+0x34>
 80088a6:	b672      	cpsid	i
 80088a8:	46c0      	nop			@ (mov r8, r8)
 80088aa:	e7fd      	b.n	80088a8 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088b0:	1e5a      	subs	r2, r3, #1
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088be:	429a      	cmp	r2, r3
 80088c0:	d02c      	beq.n	800891c <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d128      	bne.n	800891c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	3304      	adds	r3, #4
 80088ce:	0018      	movs	r0, r3
 80088d0:	f7fe fcb1 	bl	8007236 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e0:	2207      	movs	r2, #7
 80088e2:	1ad2      	subs	r2, r2, r3
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ec:	4b0f      	ldr	r3, [pc, #60]	@ (800892c <xTaskPriorityDisinherit+0xb4>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d903      	bls.n	80088fc <xTaskPriorityDisinherit+0x84>
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088f8:	4b0c      	ldr	r3, [pc, #48]	@ (800892c <xTaskPriorityDisinherit+0xb4>)
 80088fa:	601a      	str	r2, [r3, #0]
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008900:	0013      	movs	r3, r2
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	189b      	adds	r3, r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	4a09      	ldr	r2, [pc, #36]	@ (8008930 <xTaskPriorityDisinherit+0xb8>)
 800890a:	189a      	adds	r2, r3, r2
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	3304      	adds	r3, #4
 8008910:	0019      	movs	r1, r3
 8008912:	0010      	movs	r0, r2
 8008914:	f7fe fc37 	bl	8007186 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008918:	2301      	movs	r3, #1
 800891a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800891c:	68fb      	ldr	r3, [r7, #12]
	}
 800891e:	0018      	movs	r0, r3
 8008920:	46bd      	mov	sp, r7
 8008922:	b004      	add	sp, #16
 8008924:	bd80      	pop	{r7, pc}
 8008926:	46c0      	nop			@ (mov r8, r8)
 8008928:	20000268 	.word	0x20000268
 800892c:	20000370 	.word	0x20000370
 8008930:	2000026c 	.word	0x2000026c

08008934 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008934:	b580      	push	{r7, lr}
 8008936:	b086      	sub	sp, #24
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008942:	2301      	movs	r3, #1
 8008944:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d05a      	beq.n	8008a02 <vTaskPriorityDisinheritAfterTimeout+0xce>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008950:	2b00      	cmp	r3, #0
 8008952:	d102      	bne.n	800895a <vTaskPriorityDisinheritAfterTimeout+0x26>
 8008954:	b672      	cpsid	i
 8008956:	46c0      	nop			@ (mov r8, r8)
 8008958:	e7fd      	b.n	8008956 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800895e:	683a      	ldr	r2, [r7, #0]
 8008960:	429a      	cmp	r2, r3
 8008962:	d902      	bls.n	800896a <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	617b      	str	r3, [r7, #20]
 8008968:	e002      	b.n	8008970 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800896e:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008974:	697a      	ldr	r2, [r7, #20]
 8008976:	429a      	cmp	r2, r3
 8008978:	d043      	beq.n	8008a02 <vTaskPriorityDisinheritAfterTimeout+0xce>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800897e:	68fa      	ldr	r2, [r7, #12]
 8008980:	429a      	cmp	r2, r3
 8008982:	d13e      	bne.n	8008a02 <vTaskPriorityDisinheritAfterTimeout+0xce>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008984:	4b21      	ldr	r3, [pc, #132]	@ (8008a0c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	693a      	ldr	r2, [r7, #16]
 800898a:	429a      	cmp	r2, r3
 800898c:	d102      	bne.n	8008994 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800898e:	b672      	cpsid	i
 8008990:	46c0      	nop			@ (mov r8, r8)
 8008992:	e7fd      	b.n	8008990 <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008998:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	697a      	ldr	r2, [r7, #20]
 800899e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	db04      	blt.n	80089b2 <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	2207      	movs	r2, #7
 80089ac:	1ad2      	subs	r2, r2, r3
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	6959      	ldr	r1, [r3, #20]
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	0013      	movs	r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	189b      	adds	r3, r3, r2
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	4a13      	ldr	r2, [pc, #76]	@ (8008a10 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 80089c2:	189b      	adds	r3, r3, r2
 80089c4:	4299      	cmp	r1, r3
 80089c6:	d11c      	bne.n	8008a02 <vTaskPriorityDisinheritAfterTimeout+0xce>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	3304      	adds	r3, #4
 80089cc:	0018      	movs	r0, r3
 80089ce:	f7fe fc32 	bl	8007236 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008a14 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	429a      	cmp	r2, r3
 80089dc:	d903      	bls.n	80089e6 <vTaskPriorityDisinheritAfterTimeout+0xb2>
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008a14 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 80089e4:	601a      	str	r2, [r3, #0]
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ea:	0013      	movs	r3, r2
 80089ec:	009b      	lsls	r3, r3, #2
 80089ee:	189b      	adds	r3, r3, r2
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	4a07      	ldr	r2, [pc, #28]	@ (8008a10 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 80089f4:	189a      	adds	r2, r3, r2
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	3304      	adds	r3, #4
 80089fa:	0019      	movs	r1, r3
 80089fc:	0010      	movs	r0, r2
 80089fe:	f7fe fbc2 	bl	8007186 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a02:	46c0      	nop			@ (mov r8, r8)
 8008a04:	46bd      	mov	sp, r7
 8008a06:	b006      	add	sp, #24
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	46c0      	nop			@ (mov r8, r8)
 8008a0c:	20000268 	.word	0x20000268
 8008a10:	2000026c 	.word	0x2000026c
 8008a14:	20000370 	.word	0x20000370

08008a18 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008a1c:	4b06      	ldr	r3, [pc, #24]	@ (8008a38 <pvTaskIncrementMutexHeldCount+0x20>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d004      	beq.n	8008a2e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008a24:	4b04      	ldr	r3, [pc, #16]	@ (8008a38 <pvTaskIncrementMutexHeldCount+0x20>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a2a:	3201      	adds	r2, #1
 8008a2c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8008a2e:	4b02      	ldr	r3, [pc, #8]	@ (8008a38 <pvTaskIncrementMutexHeldCount+0x20>)
 8008a30:	681b      	ldr	r3, [r3, #0]
	}
 8008a32:	0018      	movs	r0, r3
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	20000268 	.word	0x20000268

08008a3c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a46:	4b21      	ldr	r3, [pc, #132]	@ (8008acc <prvAddCurrentTaskToDelayedList+0x90>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a4c:	4b20      	ldr	r3, [pc, #128]	@ (8008ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	3304      	adds	r3, #4
 8008a52:	0018      	movs	r0, r3
 8008a54:	f7fe fbef 	bl	8007236 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	d10b      	bne.n	8008a76 <prvAddCurrentTaskToDelayedList+0x3a>
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d008      	beq.n	8008a76 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a64:	4b1a      	ldr	r3, [pc, #104]	@ (8008ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	1d1a      	adds	r2, r3, #4
 8008a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8008ad4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008a6c:	0011      	movs	r1, r2
 8008a6e:	0018      	movs	r0, r3
 8008a70:	f7fe fb89 	bl	8007186 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a74:	e026      	b.n	8008ac4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a76:	68fa      	ldr	r2, [r7, #12]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	18d3      	adds	r3, r2, r3
 8008a7c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a7e:	4b14      	ldr	r3, [pc, #80]	@ (8008ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	68ba      	ldr	r2, [r7, #8]
 8008a84:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a86:	68ba      	ldr	r2, [r7, #8]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d209      	bcs.n	8008aa2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a8e:	4b12      	ldr	r3, [pc, #72]	@ (8008ad8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	4b0f      	ldr	r3, [pc, #60]	@ (8008ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	3304      	adds	r3, #4
 8008a98:	0019      	movs	r1, r3
 8008a9a:	0010      	movs	r0, r2
 8008a9c:	f7fe fb95 	bl	80071ca <vListInsert>
}
 8008aa0:	e010      	b.n	8008ac4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8008adc <prvAddCurrentTaskToDelayedList+0xa0>)
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	3304      	adds	r3, #4
 8008aac:	0019      	movs	r1, r3
 8008aae:	0010      	movs	r0, r2
 8008ab0:	f7fe fb8b 	bl	80071ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8008ae0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	68ba      	ldr	r2, [r7, #8]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d202      	bcs.n	8008ac4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008abe:	4b08      	ldr	r3, [pc, #32]	@ (8008ae0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	601a      	str	r2, [r3, #0]
}
 8008ac4:	46c0      	nop			@ (mov r8, r8)
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	b004      	add	sp, #16
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	2000036c 	.word	0x2000036c
 8008ad0:	20000268 	.word	0x20000268
 8008ad4:	20000354 	.word	0x20000354
 8008ad8:	20000324 	.word	0x20000324
 8008adc:	20000320 	.word	0x20000320
 8008ae0:	20000388 	.word	0x20000388

08008ae4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	3b04      	subs	r3, #4
 8008af4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2280      	movs	r2, #128	@ 0x80
 8008afa:	0452      	lsls	r2, r2, #17
 8008afc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	3b04      	subs	r3, #4
 8008b02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8008b04:	68ba      	ldr	r2, [r7, #8]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	3b04      	subs	r3, #4
 8008b0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b10:	4a08      	ldr	r2, [pc, #32]	@ (8008b34 <pxPortInitialiseStack+0x50>)
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3b14      	subs	r3, #20
 8008b1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	3b20      	subs	r3, #32
 8008b26:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b28:	68fb      	ldr	r3, [r7, #12]
}
 8008b2a:	0018      	movs	r0, r3
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	b004      	add	sp, #16
 8008b30:	bd80      	pop	{r7, pc}
 8008b32:	46c0      	nop			@ (mov r8, r8)
 8008b34:	08008b39 	.word	0x08008b39

08008b38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b082      	sub	sp, #8
 8008b3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b42:	4b08      	ldr	r3, [pc, #32]	@ (8008b64 <prvTaskExitError+0x2c>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	3301      	adds	r3, #1
 8008b48:	d002      	beq.n	8008b50 <prvTaskExitError+0x18>
 8008b4a:	b672      	cpsid	i
 8008b4c:	46c0      	nop			@ (mov r8, r8)
 8008b4e:	e7fd      	b.n	8008b4c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8008b50:	b672      	cpsid	i
	while( ulDummy == 0 )
 8008b52:	46c0      	nop			@ (mov r8, r8)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d0fc      	beq.n	8008b54 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b5a:	46c0      	nop			@ (mov r8, r8)
 8008b5c:	46c0      	nop			@ (mov r8, r8)
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	b002      	add	sp, #8
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	20000010 	.word	0x20000010

08008b68 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8008b6c:	46c0      	nop			@ (mov r8, r8)
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
	...

08008b80 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8008b80:	4a0b      	ldr	r2, [pc, #44]	@ (8008bb0 <pxCurrentTCBConst2>)
 8008b82:	6813      	ldr	r3, [r2, #0]
 8008b84:	6818      	ldr	r0, [r3, #0]
 8008b86:	3020      	adds	r0, #32
 8008b88:	f380 8809 	msr	PSP, r0
 8008b8c:	2002      	movs	r0, #2
 8008b8e:	f380 8814 	msr	CONTROL, r0
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8008b98:	46ae      	mov	lr, r5
 8008b9a:	bc08      	pop	{r3}
 8008b9c:	bc04      	pop	{r2}
 8008b9e:	b662      	cpsie	i
 8008ba0:	4718      	bx	r3
 8008ba2:	46c0      	nop			@ (mov r8, r8)
 8008ba4:	46c0      	nop			@ (mov r8, r8)
 8008ba6:	46c0      	nop			@ (mov r8, r8)
 8008ba8:	46c0      	nop			@ (mov r8, r8)
 8008baa:	46c0      	nop			@ (mov r8, r8)
 8008bac:	46c0      	nop			@ (mov r8, r8)
 8008bae:	46c0      	nop			@ (mov r8, r8)

08008bb0 <pxCurrentTCBConst2>:
 8008bb0:	20000268 	.word	0x20000268
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8008bb4:	46c0      	nop			@ (mov r8, r8)
 8008bb6:	46c0      	nop			@ (mov r8, r8)

08008bb8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8008bf8 <xPortStartScheduler+0x40>)
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8008bf8 <xPortStartScheduler+0x40>)
 8008bc2:	21ff      	movs	r1, #255	@ 0xff
 8008bc4:	0409      	lsls	r1, r1, #16
 8008bc6:	430a      	orrs	r2, r1
 8008bc8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008bca:	4b0b      	ldr	r3, [pc, #44]	@ (8008bf8 <xPortStartScheduler+0x40>)
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	4b0a      	ldr	r3, [pc, #40]	@ (8008bf8 <xPortStartScheduler+0x40>)
 8008bd0:	21ff      	movs	r1, #255	@ 0xff
 8008bd2:	0609      	lsls	r1, r1, #24
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008bd8:	f000 f898 	bl	8008d0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008bdc:	4b07      	ldr	r3, [pc, #28]	@ (8008bfc <xPortStartScheduler+0x44>)
 8008bde:	2200      	movs	r2, #0
 8008be0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8008be2:	f7ff ffcd 	bl	8008b80 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008be6:	f7ff fbd1 	bl	800838c <vTaskSwitchContext>
	prvTaskExitError();
 8008bea:	f7ff ffa5 	bl	8008b38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008bee:	2300      	movs	r3, #0
}
 8008bf0:	0018      	movs	r0, r3
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	46c0      	nop			@ (mov r8, r8)
 8008bf8:	e000ed20 	.word	0xe000ed20
 8008bfc:	20000010 	.word	0x20000010

08008c00 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c04:	4b05      	ldr	r3, [pc, #20]	@ (8008c1c <vPortYield+0x1c>)
 8008c06:	2280      	movs	r2, #128	@ 0x80
 8008c08:	0552      	lsls	r2, r2, #21
 8008c0a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8008c0c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008c10:	f3bf 8f6f 	isb	sy
}
 8008c14:	46c0      	nop			@ (mov r8, r8)
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	46c0      	nop			@ (mov r8, r8)
 8008c1c:	e000ed04 	.word	0xe000ed04

08008c20 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8008c24:	b672      	cpsid	i
	uxCriticalNesting++;
 8008c26:	4b06      	ldr	r3, [pc, #24]	@ (8008c40 <vPortEnterCritical+0x20>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	1c5a      	adds	r2, r3, #1
 8008c2c:	4b04      	ldr	r3, [pc, #16]	@ (8008c40 <vPortEnterCritical+0x20>)
 8008c2e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8008c30:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008c34:	f3bf 8f6f 	isb	sy
}
 8008c38:	46c0      	nop			@ (mov r8, r8)
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	46c0      	nop			@ (mov r8, r8)
 8008c40:	20000010 	.word	0x20000010

08008c44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c48:	4b09      	ldr	r3, [pc, #36]	@ (8008c70 <vPortExitCritical+0x2c>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d102      	bne.n	8008c56 <vPortExitCritical+0x12>
 8008c50:	b672      	cpsid	i
 8008c52:	46c0      	nop			@ (mov r8, r8)
 8008c54:	e7fd      	b.n	8008c52 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8008c56:	4b06      	ldr	r3, [pc, #24]	@ (8008c70 <vPortExitCritical+0x2c>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	1e5a      	subs	r2, r3, #1
 8008c5c:	4b04      	ldr	r3, [pc, #16]	@ (8008c70 <vPortExitCritical+0x2c>)
 8008c5e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8008c60:	4b03      	ldr	r3, [pc, #12]	@ (8008c70 <vPortExitCritical+0x2c>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d100      	bne.n	8008c6a <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 8008c68:	b662      	cpsie	i
	}
}
 8008c6a:	46c0      	nop			@ (mov r8, r8)
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}
 8008c70:	20000010 	.word	0x20000010

08008c74 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8008c74:	f3ef 8010 	mrs	r0, PRIMASK
 8008c78:	b672      	cpsid	i
 8008c7a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8008c7c:	46c0      	nop			@ (mov r8, r8)
 8008c7e:	0018      	movs	r0, r3

08008c80 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8008c80:	f380 8810 	msr	PRIMASK, r0
 8008c84:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8008c86:	46c0      	nop			@ (mov r8, r8)
	...

08008c90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c90:	f3ef 8009 	mrs	r0, PSP
 8008c94:	4b0e      	ldr	r3, [pc, #56]	@ (8008cd0 <pxCurrentTCBConst>)
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	3820      	subs	r0, #32
 8008c9a:	6010      	str	r0, [r2, #0]
 8008c9c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8008c9e:	4644      	mov	r4, r8
 8008ca0:	464d      	mov	r5, r9
 8008ca2:	4656      	mov	r6, sl
 8008ca4:	465f      	mov	r7, fp
 8008ca6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8008ca8:	b508      	push	{r3, lr}
 8008caa:	b672      	cpsid	i
 8008cac:	f7ff fb6e 	bl	800838c <vTaskSwitchContext>
 8008cb0:	b662      	cpsie	i
 8008cb2:	bc0c      	pop	{r2, r3}
 8008cb4:	6811      	ldr	r1, [r2, #0]
 8008cb6:	6808      	ldr	r0, [r1, #0]
 8008cb8:	3010      	adds	r0, #16
 8008cba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8008cbc:	46a0      	mov	r8, r4
 8008cbe:	46a9      	mov	r9, r5
 8008cc0:	46b2      	mov	sl, r6
 8008cc2:	46bb      	mov	fp, r7
 8008cc4:	f380 8809 	msr	PSP, r0
 8008cc8:	3820      	subs	r0, #32
 8008cca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8008ccc:	4718      	bx	r3
 8008cce:	46c0      	nop			@ (mov r8, r8)

08008cd0 <pxCurrentTCBConst>:
 8008cd0:	20000268 	.word	0x20000268
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8008cd4:	46c0      	nop			@ (mov r8, r8)
 8008cd6:	46c0      	nop			@ (mov r8, r8)

08008cd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8008cde:	f7ff ffc9 	bl	8008c74 <ulSetInterruptMaskFromISR>
 8008ce2:	0003      	movs	r3, r0
 8008ce4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ce6:	f7ff faa1 	bl	800822c <xTaskIncrementTick>
 8008cea:	1e03      	subs	r3, r0, #0
 8008cec:	d003      	beq.n	8008cf6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008cee:	4b06      	ldr	r3, [pc, #24]	@ (8008d08 <SysTick_Handler+0x30>)
 8008cf0:	2280      	movs	r2, #128	@ 0x80
 8008cf2:	0552      	lsls	r2, r2, #21
 8008cf4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	0018      	movs	r0, r3
 8008cfa:	f7ff ffc1 	bl	8008c80 <vClearInterruptMaskFromISR>
}
 8008cfe:	46c0      	nop			@ (mov r8, r8)
 8008d00:	46bd      	mov	sp, r7
 8008d02:	b002      	add	sp, #8
 8008d04:	bd80      	pop	{r7, pc}
 8008d06:	46c0      	nop			@ (mov r8, r8)
 8008d08:	e000ed04 	.word	0xe000ed04

08008d0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008d10:	4b0b      	ldr	r3, [pc, #44]	@ (8008d40 <vPortSetupTimerInterrupt+0x34>)
 8008d12:	2200      	movs	r2, #0
 8008d14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008d16:	4b0b      	ldr	r3, [pc, #44]	@ (8008d44 <vPortSetupTimerInterrupt+0x38>)
 8008d18:	2200      	movs	r2, #0
 8008d1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d48 <vPortSetupTimerInterrupt+0x3c>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	22fa      	movs	r2, #250	@ 0xfa
 8008d22:	0091      	lsls	r1, r2, #2
 8008d24:	0018      	movs	r0, r3
 8008d26:	f7f7 f9ef 	bl	8000108 <__udivsi3>
 8008d2a:	0003      	movs	r3, r0
 8008d2c:	001a      	movs	r2, r3
 8008d2e:	4b07      	ldr	r3, [pc, #28]	@ (8008d4c <vPortSetupTimerInterrupt+0x40>)
 8008d30:	3a01      	subs	r2, #1
 8008d32:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8008d34:	4b02      	ldr	r3, [pc, #8]	@ (8008d40 <vPortSetupTimerInterrupt+0x34>)
 8008d36:	2207      	movs	r2, #7
 8008d38:	601a      	str	r2, [r3, #0]
}
 8008d3a:	46c0      	nop			@ (mov r8, r8)
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	e000e010 	.word	0xe000e010
 8008d44:	e000e018 	.word	0xe000e018
 8008d48:	20000004 	.word	0x20000004
 8008d4c:	e000e014 	.word	0xe000e014

08008d50 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b086      	sub	sp, #24
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8008d5c:	f7ff f9ce 	bl	80080fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008d60:	4b4d      	ldr	r3, [pc, #308]	@ (8008e98 <pvPortMalloc+0x148>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d101      	bne.n	8008d6c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008d68:	f000 f8f2 	bl	8008f50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008d6c:	4b4b      	ldr	r3, [pc, #300]	@ (8008e9c <pvPortMalloc+0x14c>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	4013      	ands	r3, r2
 8008d74:	d000      	beq.n	8008d78 <pvPortMalloc+0x28>
 8008d76:	e080      	b.n	8008e7a <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d013      	beq.n	8008da6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 8008d7e:	2208      	movs	r2, #8
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	189b      	adds	r3, r3, r2
 8008d84:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2207      	movs	r2, #7
 8008d8a:	4013      	ands	r3, r2
 8008d8c:	d00b      	beq.n	8008da6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2207      	movs	r2, #7
 8008d92:	4393      	bics	r3, r2
 8008d94:	3308      	adds	r3, #8
 8008d96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2207      	movs	r2, #7
 8008d9c:	4013      	ands	r3, r2
 8008d9e:	d002      	beq.n	8008da6 <pvPortMalloc+0x56>
 8008da0:	b672      	cpsid	i
 8008da2:	46c0      	nop			@ (mov r8, r8)
 8008da4:	e7fd      	b.n	8008da2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d066      	beq.n	8008e7a <pvPortMalloc+0x12a>
 8008dac:	4b3c      	ldr	r3, [pc, #240]	@ (8008ea0 <pvPortMalloc+0x150>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d861      	bhi.n	8008e7a <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008db6:	4b3b      	ldr	r3, [pc, #236]	@ (8008ea4 <pvPortMalloc+0x154>)
 8008db8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8008dba:	4b3a      	ldr	r3, [pc, #232]	@ (8008ea4 <pvPortMalloc+0x154>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008dc0:	e004      	b.n	8008dcc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d903      	bls.n	8008dde <pvPortMalloc+0x8e>
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1f1      	bne.n	8008dc2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008dde:	4b2e      	ldr	r3, [pc, #184]	@ (8008e98 <pvPortMalloc+0x148>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	697a      	ldr	r2, [r7, #20]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d048      	beq.n	8008e7a <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	2208      	movs	r2, #8
 8008dee:	189b      	adds	r3, r3, r2
 8008df0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	685a      	ldr	r2, [r3, #4]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	1ad2      	subs	r2, r2, r3
 8008e02:	2308      	movs	r3, #8
 8008e04:	005b      	lsls	r3, r3, #1
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d917      	bls.n	8008e3a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008e0a:	697a      	ldr	r2, [r7, #20]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	18d3      	adds	r3, r2, r3
 8008e10:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	2207      	movs	r2, #7
 8008e16:	4013      	ands	r3, r2
 8008e18:	d002      	beq.n	8008e20 <pvPortMalloc+0xd0>
 8008e1a:	b672      	cpsid	i
 8008e1c:	46c0      	nop			@ (mov r8, r8)
 8008e1e:	e7fd      	b.n	8008e1c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	685a      	ldr	r2, [r3, #4]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	1ad2      	subs	r2, r2, r3
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	0018      	movs	r0, r3
 8008e36:	f000 f8eb 	bl	8009010 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e3a:	4b19      	ldr	r3, [pc, #100]	@ (8008ea0 <pvPortMalloc+0x150>)
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	1ad2      	subs	r2, r2, r3
 8008e44:	4b16      	ldr	r3, [pc, #88]	@ (8008ea0 <pvPortMalloc+0x150>)
 8008e46:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008e48:	4b15      	ldr	r3, [pc, #84]	@ (8008ea0 <pvPortMalloc+0x150>)
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	4b16      	ldr	r3, [pc, #88]	@ (8008ea8 <pvPortMalloc+0x158>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d203      	bcs.n	8008e5c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008e54:	4b12      	ldr	r3, [pc, #72]	@ (8008ea0 <pvPortMalloc+0x150>)
 8008e56:	681a      	ldr	r2, [r3, #0]
 8008e58:	4b13      	ldr	r3, [pc, #76]	@ (8008ea8 <pvPortMalloc+0x158>)
 8008e5a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	685a      	ldr	r2, [r3, #4]
 8008e60:	4b0e      	ldr	r3, [pc, #56]	@ (8008e9c <pvPortMalloc+0x14c>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	431a      	orrs	r2, r3
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008e70:	4b0e      	ldr	r3, [pc, #56]	@ (8008eac <pvPortMalloc+0x15c>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	1c5a      	adds	r2, r3, #1
 8008e76:	4b0d      	ldr	r3, [pc, #52]	@ (8008eac <pvPortMalloc+0x15c>)
 8008e78:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008e7a:	f7ff f94b 	bl	8008114 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2207      	movs	r2, #7
 8008e82:	4013      	ands	r3, r2
 8008e84:	d002      	beq.n	8008e8c <pvPortMalloc+0x13c>
 8008e86:	b672      	cpsid	i
 8008e88:	46c0      	nop			@ (mov r8, r8)
 8008e8a:	e7fd      	b.n	8008e88 <pvPortMalloc+0x138>
	return pvReturn;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
}
 8008e8e:	0018      	movs	r0, r3
 8008e90:	46bd      	mov	sp, r7
 8008e92:	b006      	add	sp, #24
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	46c0      	nop			@ (mov r8, r8)
 8008e98:	20000f9c 	.word	0x20000f9c
 8008e9c:	20000fb0 	.word	0x20000fb0
 8008ea0:	20000fa0 	.word	0x20000fa0
 8008ea4:	20000f94 	.word	0x20000f94
 8008ea8:	20000fa4 	.word	0x20000fa4
 8008eac:	20000fa8 	.word	0x20000fa8

08008eb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d03c      	beq.n	8008f3c <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008ec2:	2308      	movs	r3, #8
 8008ec4:	425b      	negs	r3, r3
 8008ec6:	68fa      	ldr	r2, [r7, #12]
 8008ec8:	18d3      	adds	r3, r2, r3
 8008eca:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	685a      	ldr	r2, [r3, #4]
 8008ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8008f44 <vPortFree+0x94>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4013      	ands	r3, r2
 8008eda:	d102      	bne.n	8008ee2 <vPortFree+0x32>
 8008edc:	b672      	cpsid	i
 8008ede:	46c0      	nop			@ (mov r8, r8)
 8008ee0:	e7fd      	b.n	8008ede <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d002      	beq.n	8008ef0 <vPortFree+0x40>
 8008eea:	b672      	cpsid	i
 8008eec:	46c0      	nop			@ (mov r8, r8)
 8008eee:	e7fd      	b.n	8008eec <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	685a      	ldr	r2, [r3, #4]
 8008ef4:	4b13      	ldr	r3, [pc, #76]	@ (8008f44 <vPortFree+0x94>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4013      	ands	r3, r2
 8008efa:	d01f      	beq.n	8008f3c <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d11b      	bne.n	8008f3c <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	685a      	ldr	r2, [r3, #4]
 8008f08:	4b0e      	ldr	r3, [pc, #56]	@ (8008f44 <vPortFree+0x94>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	43db      	mvns	r3, r3
 8008f0e:	401a      	ands	r2, r3
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008f14:	f7ff f8f2 	bl	80080fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	685a      	ldr	r2, [r3, #4]
 8008f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f48 <vPortFree+0x98>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	18d2      	adds	r2, r2, r3
 8008f22:	4b09      	ldr	r3, [pc, #36]	@ (8008f48 <vPortFree+0x98>)
 8008f24:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	0018      	movs	r0, r3
 8008f2a:	f000 f871 	bl	8009010 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008f2e:	4b07      	ldr	r3, [pc, #28]	@ (8008f4c <vPortFree+0x9c>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	1c5a      	adds	r2, r3, #1
 8008f34:	4b05      	ldr	r3, [pc, #20]	@ (8008f4c <vPortFree+0x9c>)
 8008f36:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8008f38:	f7ff f8ec 	bl	8008114 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008f3c:	46c0      	nop			@ (mov r8, r8)
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	b004      	add	sp, #16
 8008f42:	bd80      	pop	{r7, pc}
 8008f44:	20000fb0 	.word	0x20000fb0
 8008f48:	20000fa0 	.word	0x20000fa0
 8008f4c:	20000fac 	.word	0x20000fac

08008f50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008f56:	23c0      	movs	r3, #192	@ 0xc0
 8008f58:	011b      	lsls	r3, r3, #4
 8008f5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008f5c:	4b26      	ldr	r3, [pc, #152]	@ (8008ff8 <prvHeapInit+0xa8>)
 8008f5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2207      	movs	r2, #7
 8008f64:	4013      	ands	r3, r2
 8008f66:	d00c      	beq.n	8008f82 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	3307      	adds	r3, #7
 8008f6c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2207      	movs	r2, #7
 8008f72:	4393      	bics	r3, r2
 8008f74:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	1ad2      	subs	r2, r2, r3
 8008f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8008ff8 <prvHeapInit+0xa8>)
 8008f7e:	18d3      	adds	r3, r2, r3
 8008f80:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008f86:	4b1d      	ldr	r3, [pc, #116]	@ (8008ffc <prvHeapInit+0xac>)
 8008f88:	687a      	ldr	r2, [r7, #4]
 8008f8a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8008ffc <prvHeapInit+0xac>)
 8008f8e:	2200      	movs	r2, #0
 8008f90:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	68ba      	ldr	r2, [r7, #8]
 8008f96:	18d3      	adds	r3, r2, r3
 8008f98:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008f9a:	2208      	movs	r2, #8
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	1a9b      	subs	r3, r3, r2
 8008fa0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2207      	movs	r2, #7
 8008fa6:	4393      	bics	r3, r2
 8008fa8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	4b14      	ldr	r3, [pc, #80]	@ (8009000 <prvHeapInit+0xb0>)
 8008fae:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8008fb0:	4b13      	ldr	r3, [pc, #76]	@ (8009000 <prvHeapInit+0xb0>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008fb8:	4b11      	ldr	r3, [pc, #68]	@ (8009000 <prvHeapInit+0xb0>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	68fa      	ldr	r2, [r7, #12]
 8008fc8:	1ad2      	subs	r2, r2, r3
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008fce:	4b0c      	ldr	r3, [pc, #48]	@ (8009000 <prvHeapInit+0xb0>)
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	685a      	ldr	r2, [r3, #4]
 8008fda:	4b0a      	ldr	r3, [pc, #40]	@ (8009004 <prvHeapInit+0xb4>)
 8008fdc:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	685a      	ldr	r2, [r3, #4]
 8008fe2:	4b09      	ldr	r3, [pc, #36]	@ (8009008 <prvHeapInit+0xb8>)
 8008fe4:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008fe6:	4b09      	ldr	r3, [pc, #36]	@ (800900c <prvHeapInit+0xbc>)
 8008fe8:	2280      	movs	r2, #128	@ 0x80
 8008fea:	0612      	lsls	r2, r2, #24
 8008fec:	601a      	str	r2, [r3, #0]
}
 8008fee:	46c0      	nop			@ (mov r8, r8)
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	b004      	add	sp, #16
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	46c0      	nop			@ (mov r8, r8)
 8008ff8:	20000394 	.word	0x20000394
 8008ffc:	20000f94 	.word	0x20000f94
 8009000:	20000f9c 	.word	0x20000f9c
 8009004:	20000fa4 	.word	0x20000fa4
 8009008:	20000fa0 	.word	0x20000fa0
 800900c:	20000fb0 	.word	0x20000fb0

08009010 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009018:	4b27      	ldr	r3, [pc, #156]	@ (80090b8 <prvInsertBlockIntoFreeList+0xa8>)
 800901a:	60fb      	str	r3, [r7, #12]
 800901c:	e002      	b.n	8009024 <prvInsertBlockIntoFreeList+0x14>
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	60fb      	str	r3, [r7, #12]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	687a      	ldr	r2, [r7, #4]
 800902a:	429a      	cmp	r2, r3
 800902c:	d8f7      	bhi.n	800901e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	68ba      	ldr	r2, [r7, #8]
 8009038:	18d3      	adds	r3, r2, r3
 800903a:	687a      	ldr	r2, [r7, #4]
 800903c:	429a      	cmp	r2, r3
 800903e:	d108      	bne.n	8009052 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	685a      	ldr	r2, [r3, #4]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	18d2      	adds	r2, r2, r3
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	18d2      	adds	r2, r2, r3
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	429a      	cmp	r2, r3
 8009064:	d118      	bne.n	8009098 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	4b14      	ldr	r3, [pc, #80]	@ (80090bc <prvInsertBlockIntoFreeList+0xac>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	429a      	cmp	r2, r3
 8009070:	d00d      	beq.n	800908e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	685a      	ldr	r2, [r3, #4]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	18d2      	adds	r2, r2, r3
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	601a      	str	r2, [r3, #0]
 800908c:	e008      	b.n	80090a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800908e:	4b0b      	ldr	r3, [pc, #44]	@ (80090bc <prvInsertBlockIntoFreeList+0xac>)
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	601a      	str	r2, [r3, #0]
 8009096:	e003      	b.n	80090a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80090a0:	68fa      	ldr	r2, [r7, #12]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d002      	beq.n	80090ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	687a      	ldr	r2, [r7, #4]
 80090ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090ae:	46c0      	nop			@ (mov r8, r8)
 80090b0:	46bd      	mov	sp, r7
 80090b2:	b004      	add	sp, #16
 80090b4:	bd80      	pop	{r7, pc}
 80090b6:	46c0      	nop			@ (mov r8, r8)
 80090b8:	20000f94 	.word	0x20000f94
 80090bc:	20000f9c 	.word	0x20000f9c

080090c0 <memset>:
 80090c0:	0003      	movs	r3, r0
 80090c2:	1882      	adds	r2, r0, r2
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d100      	bne.n	80090ca <memset+0xa>
 80090c8:	4770      	bx	lr
 80090ca:	7019      	strb	r1, [r3, #0]
 80090cc:	3301      	adds	r3, #1
 80090ce:	e7f9      	b.n	80090c4 <memset+0x4>

080090d0 <__libc_init_array>:
 80090d0:	b570      	push	{r4, r5, r6, lr}
 80090d2:	2600      	movs	r6, #0
 80090d4:	4c0c      	ldr	r4, [pc, #48]	@ (8009108 <__libc_init_array+0x38>)
 80090d6:	4d0d      	ldr	r5, [pc, #52]	@ (800910c <__libc_init_array+0x3c>)
 80090d8:	1b64      	subs	r4, r4, r5
 80090da:	10a4      	asrs	r4, r4, #2
 80090dc:	42a6      	cmp	r6, r4
 80090de:	d109      	bne.n	80090f4 <__libc_init_array+0x24>
 80090e0:	2600      	movs	r6, #0
 80090e2:	f000 f823 	bl	800912c <_init>
 80090e6:	4c0a      	ldr	r4, [pc, #40]	@ (8009110 <__libc_init_array+0x40>)
 80090e8:	4d0a      	ldr	r5, [pc, #40]	@ (8009114 <__libc_init_array+0x44>)
 80090ea:	1b64      	subs	r4, r4, r5
 80090ec:	10a4      	asrs	r4, r4, #2
 80090ee:	42a6      	cmp	r6, r4
 80090f0:	d105      	bne.n	80090fe <__libc_init_array+0x2e>
 80090f2:	bd70      	pop	{r4, r5, r6, pc}
 80090f4:	00b3      	lsls	r3, r6, #2
 80090f6:	58eb      	ldr	r3, [r5, r3]
 80090f8:	4798      	blx	r3
 80090fa:	3601      	adds	r6, #1
 80090fc:	e7ee      	b.n	80090dc <__libc_init_array+0xc>
 80090fe:	00b3      	lsls	r3, r6, #2
 8009100:	58eb      	ldr	r3, [r5, r3]
 8009102:	4798      	blx	r3
 8009104:	3601      	adds	r6, #1
 8009106:	e7f2      	b.n	80090ee <__libc_init_array+0x1e>
 8009108:	08009234 	.word	0x08009234
 800910c:	08009234 	.word	0x08009234
 8009110:	08009238 	.word	0x08009238
 8009114:	08009234 	.word	0x08009234

08009118 <memcpy>:
 8009118:	2300      	movs	r3, #0
 800911a:	b510      	push	{r4, lr}
 800911c:	429a      	cmp	r2, r3
 800911e:	d100      	bne.n	8009122 <memcpy+0xa>
 8009120:	bd10      	pop	{r4, pc}
 8009122:	5ccc      	ldrb	r4, [r1, r3]
 8009124:	54c4      	strb	r4, [r0, r3]
 8009126:	3301      	adds	r3, #1
 8009128:	e7f8      	b.n	800911c <memcpy+0x4>
	...

0800912c <_init>:
 800912c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800912e:	46c0      	nop			@ (mov r8, r8)
 8009130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009132:	bc08      	pop	{r3}
 8009134:	469e      	mov	lr, r3
 8009136:	4770      	bx	lr

08009138 <_fini>:
 8009138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800913a:	46c0      	nop			@ (mov r8, r8)
 800913c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800913e:	bc08      	pop	{r3}
 8009140:	469e      	mov	lr, r3
 8009142:	4770      	bx	lr
