read -sv run_verilog_mid/adder_32b_9_87_12ef96411e2719da1056b7a1eeaead34.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_87_12ef96411e2719da1056b7a1eeaead34_yosys.v
