vendor_name = ModelSim
source_file = 1, E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v
source_file = 1, E:/prime_for_FPGA/Lite/demo/JK_flip_flop/output_files/Chain1.cdf
source_file = 1, E:/prime_for_FPGA/Lite/demo/JK_flip_flop/output_files/Chain2.cdf
source_file = 1, E:/prime_for_FPGA/Lite/demo/JK_flip_flop/output_files/Waveform.vwf
source_file = 1, E:/prime_for_FPGA/Lite/demo/JK_flip_flop/output_files/Waveform1.vwf
source_file = 1, E:/prime_for_FPGA/Lite/demo/JK_flip_flop/output_files/Waveform2.vwf
source_file = 1, E:/prime_for_FPGA/Lite/demo/JK_flip_flop/db/JK_flip_flop_test.cbx.xml
design_name = JK_flip_flop_test
instance = comp, \Q~output , Q~output, JK_flip_flop_test, 1
instance = comp, \Q_~output , Q_~output, JK_flip_flop_test, 1
instance = comp, \clk~input , clk~input, JK_flip_flop_test, 1
instance = comp, \J~input , J~input, JK_flip_flop_test, 1
instance = comp, \K~input , K~input, JK_flip_flop_test, 1
instance = comp, \u_JK|u_JK_part1|Q~0 , u_JK|u_JK_part1|Q~0, JK_flip_flop_test, 1
instance = comp, \u_JK|u_JK_part1|Q , u_JK|u_JK_part1|Q, JK_flip_flop_test, 1
instance = comp, \SD~input , SD~input, JK_flip_flop_test, 1
instance = comp, \RD~input , RD~input, JK_flip_flop_test, 1
instance = comp, \u_JK|Q~2 , u_JK|Q~2, JK_flip_flop_test, 1
instance = comp, \u_JK|Q~3 , u_JK|Q~3, JK_flip_flop_test, 1
instance = comp, \u_JK|Q~1 , u_JK|Q~1, JK_flip_flop_test, 1
instance = comp, \rst~input , rst~input, JK_flip_flop_test, 1
