#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu May  4 09:17:18 2017
# Process ID: 24938
# Current directory: /home/INTRA/esmost/workspace/vivado
# Command line: vivado
# Log file: /home/INTRA/esmost/workspace/vivado/vivado.log
# Journal file: /home/INTRA/esmost/workspace/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_Audio /home/INTRA/esmost/workspace/vivado/project_Audio -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_peripheral xilinx.com user myip 1.0 -dir /home/INTRA/esmost/workspace/vivado/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property  ip_repo_paths  /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory /home/INTRA/esmost/workspace/vivado/ip_repo /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {/home/INTRA/esmost/workspace/zedboard_audio-master/hdl/audio_testbench.vhd /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/i2c.vhd /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/i2s_data_interface.vhd /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/clocking.vhd /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/i3c2.vhd /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/adau1761_configuraiton_data.vhd /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/ADAU1761_interface.vhd /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/adau1761_izedboard.vhd /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/audio_top.vhd}
update_compile_order -fileset sources_1
remove_files /home/INTRA/esmost/workspace/zedboard_audio-master/hdl/audio_testbench.vhd
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0
create_bd_design "Audio"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
set_property location {0.5 -36 -431} [get_bd_cells myip_0]
delete_bd_objs [get_bd_cells myip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
delete_bd_objs [get_bd_cells myip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
delete_bd_objs [get_bd_cells myip_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myip_0/S00_AXI]
validate_bd_design
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.tmp/myip_v1_0_project /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells myip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myip_0/S00_AXI]
set_property  ip_repo_paths  {/home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0 /home/INTRA/esmost/workspace/audioip_lab4/zedboard_audio} [current_project]
update_ip_catalog
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP /home/INTRA/esmost/workspace/audioip_lab4
ipx::edit_ip_in_project -upgrade true -name Audio_ZED -directory /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.tmp /home/INTRA/esmost/workspace/audioip_lab4/component.xml
ipx::current_core /home/INTRA/esmost/workspace/audioip_lab4/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /home/INTRA/esmost/workspace/audioip_lab4/zedboard_audio/hdl/audio_testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property name audio_zed [ipx::current_core]
set_property display_name audio_zed_v1_0 [ipx::current_core]
set_property description audio_zed_v1_0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property previous_version_for_upgrade xilinx.com:user:audio_testbench:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {/home/INTRA/esmost/workspace/audioip_lab4 /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0 /home/INTRA/esmost/workspace/audioip_lab4/zedboard_audio} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:audio_zed:1.0 audio_zed_0
endgroup
set_property location {1.5 329 169} [get_bd_cells audio_zed_0]
startgroup
create_bd_port -dir O AC_ADR0
connect_bd_net [get_bd_pins /audio_zed_0/AC_ADR0] [get_bd_ports AC_ADR0]
endgroup
startgroup
create_bd_port -dir O AC_ADR1
connect_bd_net [get_bd_pins /audio_zed_0/AC_ADR1] [get_bd_ports AC_ADR1]
endgroup
startgroup
create_bd_port -dir O AC_GPIO0
connect_bd_net [get_bd_pins /audio_zed_0/AC_GPIO0] [get_bd_ports AC_GPIO0]
endgroup
startgroup
create_bd_port -dir I AC_GPIO1
connect_bd_net [get_bd_pins /audio_zed_0/AC_GPIO1] [get_bd_ports AC_GPIO1]
endgroup
startgroup
create_bd_port -dir I AC_GPIO2
connect_bd_net [get_bd_pins /audio_zed_0/AC_GPIO2] [get_bd_ports AC_GPIO2]
endgroup
startgroup
create_bd_port -dir I AC_GPIO3
connect_bd_net [get_bd_pins /audio_zed_0/AC_GPIO3] [get_bd_ports AC_GPIO3]
endgroup
startgroup
create_bd_port -dir O AC_MCLK
connect_bd_net [get_bd_pins /audio_zed_0/AC_MCLK] [get_bd_ports AC_MCLK]
endgroup
startgroup
create_bd_port -dir O AC_SCK
connect_bd_net [get_bd_pins /audio_zed_0/AC_SCK] [get_bd_ports AC_SCK]
endgroup
startgroup
create_bd_port -dir IO AC_SDA
connect_bd_net [get_bd_pins /audio_zed_0/AC_SDA] [get_bd_ports AC_SDA]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3 834 459} [get_bd_cells xlconstant_0]
startgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins audio_zed_0/hphone_l_valid]
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins audio_zed_0/hphone_r_valid_dummy]
connect_bd_net [get_bd_pins audio_zed_0/hphone_l] [get_bd_pins audio_zed_0/line_in_l]
connect_bd_net [get_bd_pins audio_zed_0/hphone_r] [get_bd_pins audio_zed_0/line_in_r]
delete_bd_objs [get_bd_nets audio_zed_0_line_in_r]
delete_bd_objs [get_bd_nets audio_zed_0_line_in_l]
connect_bd_net [get_bd_pins audio_zed_0/hphone_l] [get_bd_pins myip_0/Audio_IP_output]
connect_bd_net [get_bd_pins audio_zed_0/hphone_r] [get_bd_pins myip_0/Audio_IP_output]
save_bd_design
add_files -fileset constrs_1 -norecurse /home/INTRA/esmost/workspace/audioip_lab4/zedboard_audio/constraints/zed_audio.xdc
open_bd_design {/home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd}
validate_bd_design
connect_bd_net [get_bd_pins audio_zed_0/clk_100] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.tmp/myip_v1_0_project /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0
update_ip_catalog
launch_runs impl_1 -to_step write_bitstream
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.tmp/myip_v1_0_project /home/INTRA/esmost/workspace/vivado/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project project_Audio
launch_runs impl_1 -to_step write_bitstream
current_project myip_v1_0_project
close_project
export_ip_user_files -of_objects [get_ips  Audio_myip_0_4] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:myip:1.0 [get_ips  Audio_myip_0_4] -log ip_upgrade.log
report_ip_status -name ip_status 
make_wrapper -files [get_files /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd] -top
add_files -norecurse /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.sdk
file copy -force /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.runs/impl_1/Audio_wrapper.sysdef /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf

launch_sdk -workspace /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
