#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000822a40 .scope module, "testMotor" "testMotor" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "vcc"
    .port_info 1 /OUTPUT 1 "gnd"
    .port_info 2 /INPUT 1 "sw"
    .port_info 3 /INPUT 1 "clk"
L_00000000008ac898 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000000822bc0_0 .net/2s *"_s1", 31 0, L_00000000008ac898;  1 drivers
o0000000000857008 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000822c60_0 .net "clk", 0 0, o0000000000857008;  0 drivers
v000000000094edd0_0 .var "gnd", 0 0;
o0000000000857068 .functor BUFZ 1, C4<z>; HiZ drive
v000000000094ee70_0 .net "sw", 0 0, o0000000000857068;  0 drivers
v000000000094ef10_0 .var "vcc", 0 0;
E_00000000008540e0 .event edge, L_00000000008ac898;
    .scope S_0000000000822a40;
T_0 ;
    %wait E_00000000008540e0;
    %load/vec4 v000000000094ee70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000094ef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000094edd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000094ef10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000094edd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\testMotor.v";
