#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Apr  7 22:47:31 2024
# Process ID: 17964
# Current directory: C:/Xilinx/Vivado_Projects/ece449project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39400 C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.xpr
# Log file: C:/Xilinx/Vivado_Projects/ece449project/vivado.log
# Journal file: C:/Xilinx/Vivado_Projects/ece449project\vivado.jou
# Running On: POSEIDON2, OS: Windows, CPU Frequency: 4008 MHz, CPU Physical cores: 6, Host memory: 34280 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1424.016 ; gain = 356.938
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_a'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_a' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_a_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/latches.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'if_id_latch'
INFO: [VRFC 10-3107] analyzing entity 'id_ex_latch'
INFO: [VRFC 10-3107] analyzing entity 'ex_mem_latch'
INFO: [VRFC 10-3107] analyzing entity 'mem_wb_latch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'memory_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/pc_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/RF8_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/control_path_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_path_v3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_format_a'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_a
Built simulation snapshot test_format_a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_a_behav -key {Behavioral:sim_1:Functional:test_format_a} -tclbatch {test_format_a.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1499.340 ; gain = 31.266
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
add_bp {C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_a.vhd} 52
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_a'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_a' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_a_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/pc_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_unit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_a
Built simulation snapshot test_format_a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_a_behav -key {Behavioral:sim_1:Functional:test_format_a} -tclbatch {test_format_a.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.355 ; gain = 0.547
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_a'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_a' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_a_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/control_path_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_path_v3'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_a
Built simulation snapshot test_format_a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_a_behav -key {Behavioral:sim_1:Functional:test_format_a} -tclbatch {test_format_a.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_a.vhd" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1515.605 ; gain = 0.000
remove_bps -file {C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_a.vhd} -line 52
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
current_wave_config {test_format_a_behav.wcfg}
test_format_a_behav.wcfg
add_wave {{/test_format_a/u0/u_register/reg_file}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_a'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_a' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
"xvhdl --incr --relax -prj test_format_a_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/pc_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_unit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_a
Built simulation snapshot test_format_a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_a_behav -key {Behavioral:sim_1:Functional:test_format_a} -tclbatch {test_format_a.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_a'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_a' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_a_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_format_a'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_a_behav xil_defaultlib.test_format_a -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_a
Built simulation snapshot test_format_a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_a_behav -key {Behavioral:sim_1:Functional:test_format_a} -tclbatch {test_format_a.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2585.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_a.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
run 700 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top test_format_b [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_1.vhd w ]
add_files -fileset sim_1 C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_1.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
set_property top test_format_b_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_b_1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_b_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvhdl --incr --relax -prj test_format_b_1_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'memory_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_format_b_1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_b_1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_b_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_b_1_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_1_behav xil_defaultlib.test_format_b_1 -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_1_behav xil_defaultlib.test_format_b_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_b_1
Built simulation snapshot test_format_b_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_b_1_behav -key {Behavioral:sim_1:Functional:test_format_b_1} -tclbatch {test_format_b_1.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
WARNING: Simulation object /test_format_a/u0/out_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/out_port was not found in the design.
WARNING: Simulation object /test_format_a/u0/in_port was not found in the design.
WARNING: Simulation object /test_format_a/u0/in_port_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/in_clk was not found in the design.
WARNING: Simulation object /test_format_a/u0/in_reg_reset was not found in the design.
WARNING: Simulation object /test_format_a/u0/clk was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_a was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_b was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_result was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_extra_16_bits was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_cl was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_f was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_negative was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_zero was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_overflow was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_branch_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_branch_displacement was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_in_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_out_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_wb_register_in was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_wb_register_out was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_reg_seven_in was not found in the design.
WARNING: Simulation object /test_format_a/u0/alu_result_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_rst was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_wr_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_out_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_in_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_rd_index1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_rd_index2 was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_wr_index was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_in_index was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_rd_data1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_rd_data2 was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_rd_data3 was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_wr_data was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_out_port was not found in the design.
WARNING: Simulation object /test_format_a/u0/reg_in_port was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_wb_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_out_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_in_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_out_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_instruction was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_in_in_port was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_out_in_port was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_in_write_data was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_alu_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_read_1_select was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_read_2_select was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_write_select was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_in_port_index was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_mem_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_branch_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_branch_displacement was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_cl_value was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_out_m1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_in_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_a/u0/decode_out_imm was not found in the design.
WARNING: Simulation object /test_format_a/u0/in_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/out_pc_2 was not found in the design.
WARNING: Simulation object /test_format_a/u0/in_pc_reset was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_in_instruction was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_out_instruction was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_in_in_port was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_out_in_port was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_in_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_out_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_in_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_in_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/if_out_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_rd_data_1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_rd_data_1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_rd_data_2 was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_rd_data_2 was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_rd_data_3 was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_rd_data_3 was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_alu_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_alu_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_mem_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_mem_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_wb_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_wb_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_cl_value was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_cl_value was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_wb_register was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_wb_register was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_branch_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_branch_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_branch_displacement was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_branch_displacement was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_m1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_m1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_in_imm was not found in the design.
WARNING: Simulation object /test_format_a/u0/id_out_imm was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_alu_result was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_alu_result was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_mem_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_mem_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_wb_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_wb_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_wb_register was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_wb_register was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_m1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_m1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_imm was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_imm was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_alu_result_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_alu_result_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_rd_data_1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_rd_data_1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_in_rd_data_2 was not found in the design.
WARNING: Simulation object /test_format_a/u0/ex_out_rd_data_2 was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_in_alu_result was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_out_alu_result was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_in_wb_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_out_wb_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_in_wb_register was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_out_wb_register was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_in_alu_result_en was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_out_alu_result_en was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_in_mem_load was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_out_mem_load was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_in_mem_load_en was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_out_mem_load_en was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_in_mem_op was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_in_src_data was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_in_dest_data was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_out_dest_data was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_in_m1 was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_in_imm was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_out_enable was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_in_inst_address was not found in the design.
WARNING: Simulation object /test_format_a/u0/mem_unit_out_inst_data was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_decode was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_regread was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_alu was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_regwrite was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_pc was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_mem was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_if_latch was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_id_latch was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_ex_latch was not found in the design.
WARNING: Simulation object /test_format_a/u0/en_mem_latch was not found in the design.
WARNING: Simulation object /test_format_a/u0/u_register/reg_file was not found in the design.
source test_format_b_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_b_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2585.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
current_wave_config {test_format_a_behav.wcfg}
test_format_a_behav.wcfg
add_wave {{/test_format_b_1/u0}} 
current_wave_config {test_format_a_behav.wcfg}
test_format_a_behav.wcfg
add_wave {{/test_format_b_1/u0/u_register}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 700 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
run 700 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 6000 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_b_1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_b_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_b_1_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_format_b_1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_1_behav xil_defaultlib.test_format_b_1 -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_1_behav xil_defaultlib.test_format_b_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_b_1
Built simulation snapshot test_format_b_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_b_1_behav -key {Behavioral:sim_1:Functional:test_format_b_1} -tclbatch {test_format_b_1.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_b_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_b_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2624.664 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
restart
INFO: [Wavedata 42-604] Simulation restarted
run 6000 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/formatb_1_nops.mem
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_b_1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_b_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_b_1_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'memory_unit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_1_behav xil_defaultlib.test_format_b_1 -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_1_behav xil_defaultlib.test_format_b_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_b_1
Built simulation snapshot test_format_b_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_b_1_behav -key {Behavioral:sim_1:Functional:test_format_b_1} -tclbatch {test_format_b_1.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_b_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_b_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.270 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 6000 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_1.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_1/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_1.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
add_files -norecurse C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/formatb_2_nops.mem
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_2.vhd w ]
add_files -fileset sim_1 C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_2.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_b_1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_b_1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_b_1_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'memory_unit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_1_behav xil_defaultlib.test_format_b_1 -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_1_behav xil_defaultlib.test_format_b_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_b_1
Built simulation snapshot test_format_b_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_b_1_behav -key {Behavioral:sim_1:Functional:test_format_b_1} -tclbatch {test_format_b_1.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_b_1.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.270 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top test_format_b_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_b_2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_b_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_b_2_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_format_b_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_2_behav xil_defaultlib.test_format_b_2 -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_2_behav xil_defaultlib.test_format_b_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_b_2
Built simulation snapshot test_format_b_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_b_2_behav -key {Behavioral:sim_1:Functional:test_format_b_2} -tclbatch {test_format_b_2.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
WARNING: Simulation object /test_format_b_1/u0/u_register/reg_file was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/out_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/out_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/in_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/in_port_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/in_clk was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/in_reg_reset was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/clk was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_a was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_b was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_result was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_extra_16_bits was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_cl was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_f was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_negative was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_zero was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_overflow was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_branch_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_branch_displacement was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_in_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_out_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_wb_register_in was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_wb_register_out was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_reg_seven_in was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/alu_result_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_rst was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_wr_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_out_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_in_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_rd_index1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_rd_index2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_wr_index was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_in_index was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_rd_data1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_rd_data2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_rd_data3 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_wr_data was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_out_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/reg_in_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_wb_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_out_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_in_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_out_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_instruction was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_in_in_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_out_in_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_in_write_data was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_alu_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_read_1_select was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_read_2_select was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_write_select was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_in_port_index was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_mem_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_branch_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_branch_displacement was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_cl_value was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_out_m1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_in_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/decode_out_imm was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/in_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/out_pc_2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/in_pc_reset was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_in_instruction was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_out_instruction was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_in_in_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_out_in_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_in_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_out_in_port_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_in_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_in_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/if_out_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_rd_data_1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_rd_data_1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_rd_data_2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_rd_data_2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_rd_data_3 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_rd_data_3 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_alu_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_alu_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_mem_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_mem_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_wb_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_wb_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_cl_value was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_cl_value was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_wb_register was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_wb_register was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_branch_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_branch_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_branch_displacement was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_branch_displacement was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_m1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_m1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_flush_pipeline was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_in_imm was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/id_out_imm was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_alu_result was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_alu_result was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_mem_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_mem_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_wb_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_wb_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_wb_register was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_wb_register was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_m1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_m1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_imm was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_imm was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_alu_result_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_alu_result_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_rd_data_1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_rd_data_1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_in_rd_data_2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/ex_out_rd_data_2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_in_alu_result was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_out_alu_result was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_in_wb_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_out_wb_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_in_wb_register was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_out_wb_register was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_in_alu_result_en was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_out_alu_result_en was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_in_mem_load was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_out_mem_load was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_in_mem_load_en was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_out_mem_load_en was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_in_mem_op was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_in_src_data was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_in_dest_data was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_out_dest_data was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_in_m1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_in_imm was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_out_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_in_inst_address was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/mem_unit_out_inst_data was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_decode was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_regread was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_alu was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_regwrite was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_pc was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_mem was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_if_latch was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_id_latch was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_ex_latch was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/en_mem_latch was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/rst was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/clk was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/reg_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/rd_index1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/rd_index2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/rd_data1 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/rd_data2 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/rd_data3 was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/wr_index was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/wr_data was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/wr_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/out_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/out_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/in_index was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/in_port_enable was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/in_port was not found in the design.
WARNING: Simulation object /test_format_b_1/u0/u_register/in_flush_pipeline was not found in the design.
source test_format_b_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_b_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.270 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
current_wave_config {test_format_a_behav.wcfg}
test_format_a_behav.wcfg
add_wave {{/test_format_b_2}} 
current_wave_config {test_format_a_behav.wcfg}
test_format_a_behav.wcfg
add_wave {{/test_format_b_2/u0}} 
current_wave_config {test_format_a_behav.wcfg}
test_format_a_behav.wcfg
add_wave {{/test_format_b_2/u0/u_register/reg_file}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 6000 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
save_wave_config {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_format_b_2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_format_b_2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formata.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_testing.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_3.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/test2.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/jumptoram.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatl_2_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_1_nops.mem'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim/formatb_2_nops.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_format_b_2_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_format_b_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_2_behav xil_defaultlib.test_format_b_2 -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot test_format_b_2_behav xil_defaultlib.test_format_b_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_unit [pc_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_latch [if_id_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_latch [id_ex_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_latch [ex_mem_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_latch [mem_wb_latch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=163...
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_unit [memory_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path_v3 [control_path_v3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_format_b_2
Built simulation snapshot test_format_b_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_format_b_2_behav -key {Behavioral:sim_1:Functional:test_format_b_2} -tclbatch {test_format_b_2.tcl} -view {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg
source test_format_b_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_format_b_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.270 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 7000 us
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 545
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 547
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_b_2.u0.u_mem_unit.u_ram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 553
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_b_2/u0/u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_8  Scope: test_format_b_2.u0.u_mem_unit.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
run 500 us
run 500 us
save_wave_config {C:/Xilinx/Vivado_Projects/ece449project/test_format_a_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_3.vhd w ]
add_files -fileset sim_1 C:/Xilinx/Vivado_Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b_3.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\control_path_v3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_a.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sim_1\new\test_format_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado_Projects\ece449project\InitialPipeline.srcs\sources_1\new\pc_unit.vhd:]
