---------------------------------------------------
-- An FPGA version of the Craps Dice Game
-- Author: 	Sean Burke
-- Student ID: 	B00776071
-- File Name: 	FallingEdgeDetector.vhd
-- Description: 
-- Acknowledgements:
---------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

entity FallingEdgeDetector is
	port (
		x	:	in std_logic;
		y	:	out std_logic
	);
end FallingEdgeDetector;

architecture gate of FallingEdgeDetector is
begin
end gate;