#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10bef50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10b1d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x10f47e0 .functor NOT 1, L_0x10f6570, C4<0>, C4<0>, C4<0>;
L_0x10f6300 .functor XOR 1, L_0x10f61a0, L_0x10f6260, C4<0>, C4<0>;
L_0x10f6460 .functor XOR 1, L_0x10f6300, L_0x10f63c0, C4<0>, C4<0>;
v0x10f3b60_0 .net *"_ivl_10", 0 0, L_0x10f63c0;  1 drivers
v0x10f3c60_0 .net *"_ivl_12", 0 0, L_0x10f6460;  1 drivers
v0x10f3d40_0 .net *"_ivl_2", 0 0, L_0x10f60e0;  1 drivers
v0x10f3e30_0 .net *"_ivl_4", 0 0, L_0x10f61a0;  1 drivers
v0x10f3f10_0 .net *"_ivl_6", 0 0, L_0x10f6260;  1 drivers
v0x10f3ff0_0 .net *"_ivl_8", 0 0, L_0x10f6300;  1 drivers
v0x10f40d0_0 .var "clk", 0 0;
v0x10f4170_0 .var/2u "stats1", 159 0;
v0x10f4230_0 .var/2u "strobe", 0 0;
v0x10f4380_0 .net "tb_match", 0 0, L_0x10f6570;  1 drivers
v0x10f4440_0 .net "tb_mismatch", 0 0, L_0x10f47e0;  1 drivers
v0x10f4500_0 .net "x", 0 0, v0x10f0d00_0;  1 drivers
v0x10f45a0_0 .net "y", 0 0, v0x10f0dc0_0;  1 drivers
v0x10f4640_0 .net "z_dut", 0 0, L_0x10f5f80;  1 drivers
v0x10f4710_0 .net "z_ref", 0 0, L_0x10f4950;  1 drivers
L_0x10f60e0 .concat [ 1 0 0 0], L_0x10f4950;
L_0x10f61a0 .concat [ 1 0 0 0], L_0x10f4950;
L_0x10f6260 .concat [ 1 0 0 0], L_0x10f5f80;
L_0x10f63c0 .concat [ 1 0 0 0], L_0x10f4950;
L_0x10f6570 .cmp/eeq 1, L_0x10f60e0, L_0x10f6460;
S_0x10c5b80 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x10b1d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f48b0 .functor NOT 1, v0x10f0dc0_0, C4<0>, C4<0>, C4<0>;
L_0x10f4950 .functor OR 1, v0x10f0d00_0, L_0x10f48b0, C4<0>, C4<0>;
v0x10c0430_0 .net *"_ivl_0", 0 0, L_0x10f48b0;  1 drivers
v0x10c04d0_0 .net "x", 0 0, v0x10f0d00_0;  alias, 1 drivers
v0x10f0800_0 .net "y", 0 0, v0x10f0dc0_0;  alias, 1 drivers
v0x10f08a0_0 .net "z", 0 0, L_0x10f4950;  alias, 1 drivers
S_0x10f09e0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x10b1d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x10f0c20_0 .net "clk", 0 0, v0x10f40d0_0;  1 drivers
v0x10f0d00_0 .var "x", 0 0;
v0x10f0dc0_0 .var "y", 0 0;
E_0x109b1d0 .event negedge, v0x10f0c20_0;
E_0x109d650/0 .event negedge, v0x10f0c20_0;
E_0x109d650/1 .event posedge, v0x10f0c20_0;
E_0x109d650 .event/or E_0x109d650/0, E_0x109d650/1;
S_0x10f0e60 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x10b1d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f5e80 .functor OR 1, L_0x10f4bb0, L_0x10f5330, C4<0>, C4<0>;
L_0x10f5ef0 .functor AND 1, L_0x10f4d70, L_0x10f5d20, C4<1>, C4<1>;
L_0x10f5f80 .functor XOR 1, L_0x10f5e80, L_0x10f5ef0, C4<0>, C4<0>;
v0x10f3270_0 .net *"_ivl_0", 0 0, L_0x10f5e80;  1 drivers
v0x10f3350_0 .net *"_ivl_2", 0 0, L_0x10f5ef0;  1 drivers
v0x10f3430_0 .net "x", 0 0, v0x10f0d00_0;  alias, 1 drivers
v0x10f34d0_0 .net "y", 0 0, v0x10f0dc0_0;  alias, 1 drivers
v0x10f3570_0 .net "z", 0 0, L_0x10f5f80;  alias, 1 drivers
v0x10f3610_0 .net "z_A1", 0 0, L_0x10f4bb0;  1 drivers
v0x10f36b0_0 .net "z_A2", 0 0, L_0x10f4d70;  1 drivers
v0x10f3780_0 .net "z_B1", 0 0, L_0x10f5330;  1 drivers
v0x10f3850_0 .net "z_B2", 0 0, L_0x10f5d20;  1 drivers
S_0x10f1040 .scope module, "A1" "module_A" 4 27, 4 1 0, S_0x10f0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f4b20 .functor XOR 1, v0x10f0d00_0, v0x10f0dc0_0, C4<0>, C4<0>;
L_0x10f4bb0 .functor AND 1, L_0x10f4b20, v0x10f0d00_0, C4<1>, C4<1>;
v0x10f12b0_0 .net *"_ivl_0", 0 0, L_0x10f4b20;  1 drivers
v0x10f13b0_0 .net "x", 0 0, v0x10f0d00_0;  alias, 1 drivers
v0x10f14c0_0 .net "y", 0 0, v0x10f0dc0_0;  alias, 1 drivers
v0x10f15b0_0 .net "z", 0 0, L_0x10f4bb0;  alias, 1 drivers
S_0x10f16b0 .scope module, "A2" "module_A" 4 28, 4 1 0, S_0x10f0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f4ce0 .functor XOR 1, v0x10f0d00_0, v0x10f0dc0_0, C4<0>, C4<0>;
L_0x10f4d70 .functor AND 1, L_0x10f4ce0, v0x10f0d00_0, C4<1>, C4<1>;
v0x10f1900_0 .net *"_ivl_0", 0 0, L_0x10f4ce0;  1 drivers
v0x10f1a00_0 .net "x", 0 0, v0x10f0d00_0;  alias, 1 drivers
v0x10f1ac0_0 .net "y", 0 0, v0x10f0dc0_0;  alias, 1 drivers
v0x10f1b60_0 .net "z", 0 0, L_0x10f4d70;  alias, 1 drivers
S_0x10f1c60 .scope module, "B1" "module_B" 4 30, 4 10 0, S_0x10f0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f4ea0 .functor NOT 1, v0x10f0dc0_0, C4<0>, C4<0>, C4<0>;
L_0x10f4f30 .functor AND 1, v0x10f0d00_0, L_0x10f4ea0, C4<1>, C4<1>;
L_0x10f5010 .functor NOT 1, v0x10f0d00_0, C4<0>, C4<0>, C4<0>;
L_0x10f5080 .functor AND 1, L_0x10f5010, v0x10f0dc0_0, C4<1>, C4<1>;
L_0x10f5170 .functor OR 1, L_0x10f4f30, L_0x10f5080, C4<0>, C4<0>;
L_0x10f5280 .functor AND 1, v0x10f0d00_0, v0x10f0dc0_0, C4<1>, C4<1>;
L_0x10f5330 .functor OR 1, L_0x10f5170, L_0x10f5280, C4<0>, C4<0>;
v0x10f1ee0_0 .net *"_ivl_0", 0 0, L_0x10f4ea0;  1 drivers
v0x10f1fc0_0 .net *"_ivl_10", 0 0, L_0x10f5280;  1 drivers
v0x10f20a0_0 .net *"_ivl_2", 0 0, L_0x10f4f30;  1 drivers
v0x10f2190_0 .net *"_ivl_4", 0 0, L_0x10f5010;  1 drivers
v0x10f2270_0 .net *"_ivl_6", 0 0, L_0x10f5080;  1 drivers
v0x10f23a0_0 .net *"_ivl_8", 0 0, L_0x10f5170;  1 drivers
v0x10f2480_0 .net "x", 0 0, v0x10f0d00_0;  alias, 1 drivers
v0x10f2520_0 .net "y", 0 0, v0x10f0dc0_0;  alias, 1 drivers
v0x10f2650_0 .net "z", 0 0, L_0x10f5330;  alias, 1 drivers
S_0x10f2820 .scope module, "B2" "module_B" 4 31, 4 10 0, S_0x10f0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f5490 .functor NOT 1, v0x10f0dc0_0, C4<0>, C4<0>, C4<0>;
L_0x10f5500 .functor AND 1, v0x10f0d00_0, L_0x10f5490, C4<1>, C4<1>;
L_0x10f57f0 .functor NOT 1, v0x10f0d00_0, C4<0>, C4<0>, C4<0>;
L_0x10f5860 .functor AND 1, L_0x10f57f0, v0x10f0dc0_0, C4<1>, C4<1>;
L_0x10f5950 .functor OR 1, L_0x10f5500, L_0x10f5860, C4<0>, C4<0>;
L_0x10f5a60 .functor AND 1, v0x10f0d00_0, v0x10f0dc0_0, C4<1>, C4<1>;
L_0x10f5d20 .functor OR 1, L_0x10f5950, L_0x10f5a60, C4<0>, C4<0>;
v0x10f2a20_0 .net *"_ivl_0", 0 0, L_0x10f5490;  1 drivers
v0x10f2b20_0 .net *"_ivl_10", 0 0, L_0x10f5a60;  1 drivers
v0x10f2c00_0 .net *"_ivl_2", 0 0, L_0x10f5500;  1 drivers
v0x10f2cc0_0 .net *"_ivl_4", 0 0, L_0x10f57f0;  1 drivers
v0x10f2da0_0 .net *"_ivl_6", 0 0, L_0x10f5860;  1 drivers
v0x10f2e80_0 .net *"_ivl_8", 0 0, L_0x10f5950;  1 drivers
v0x10f2f60_0 .net "x", 0 0, v0x10f0d00_0;  alias, 1 drivers
v0x10f3000_0 .net "y", 0 0, v0x10f0dc0_0;  alias, 1 drivers
v0x10f30a0_0 .net "z", 0 0, L_0x10f5d20;  alias, 1 drivers
S_0x10f39b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x10b1d40;
 .timescale -12 -12;
E_0x109d790 .event anyedge, v0x10f4230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10f4230_0;
    %nor/r;
    %assign/vec4 v0x10f4230_0, 0;
    %wait E_0x109d790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10f09e0;
T_1 ;
    %wait E_0x109d650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x10f0dc0_0, 0;
    %assign/vec4 v0x10f0d00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x10f09e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x109b1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x10b1d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f40d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f4230_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10b1d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x10f40d0_0;
    %inv;
    %store/vec4 v0x10f40d0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x10b1d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10f0c20_0, v0x10f4440_0, v0x10f4500_0, v0x10f45a0_0, v0x10f4710_0, v0x10f4640_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x10b1d40;
T_6 ;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x10b1d40;
T_7 ;
    %wait E_0x109d650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10f4170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f4170_0, 4, 32;
    %load/vec4 v0x10f4380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f4170_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10f4170_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f4170_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x10f4710_0;
    %load/vec4 v0x10f4710_0;
    %load/vec4 v0x10f4640_0;
    %xor;
    %load/vec4 v0x10f4710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f4170_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x10f4170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f4170_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/mt2015_q4/iter0/response9/top_module.sv";
