m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vadder
Z1 !s100 3QbS[SK0mEVEWIoF?MEY]1
Z2 IRVz`F^2Yk1mUPYQZ7zAeL3
Z3 VdbgMM6mQXA8TF1H?NGz:01
Z4 dC:\Users\Pedro\Documents\GitHub\processador-Lapido\work
Z5 w1458860499
Z6 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v
Z7 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v
L0 79
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v|
Z10 o-work work -O0
Z11 !s108 1459011826.470000
Z12 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v|
!i10b 1
!s85 0
!s101 -O0
vadder_tb
Z13 !s100 EA]5jHKBPS[7FEGhP_7ED0
Z14 IAH22n0j]HBH@EBYfAAAUQ1
Z15 V`zSzFDC?QbzQbT6UfM^mZ3
R4
R5
Z16 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v
Z17 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v
L0 1
R8
r1
31
Z18 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v|
R10
Z19 !s108 1459011826.690000
Z20 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v|
!i10b 1
!s85 0
!s101 -O0
vBanco_Registro
Z21 !s100 N2YB`Qf3ZnD=WA847X<J91
Z22 I2jKUR1@3]lBR7b2oN]VfY3
Z23 V32gcaM8]e@K6[NX>W0X]91
R4
Z24 w1456186016
Z25 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v
Z26 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v
L0 1
R8
r1
31
Z27 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v|
R10
Z28 n@banco_@registro
Z29 !s108 1456340390.894000
Z30 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v|
!i10b 1
!s85 0
!s101 -O0
vbios
Z31 !s100 IGn82N>8ZM9:DG0mhWeWm0
Z32 IB>2^PVbEJjBoEQ5Zj:0f^3
Z33 Vbe=`:0M74P[OGQ]2^V;iF1
R4
R5
Z34 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v
Z35 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v
L0 2
R8
r1
31
Z36 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v|
R10
Z37 !s108 1459011827.158000
Z38 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v|
!i10b 1
!s85 0
!s101 -O0
vclockFSM
Z39 !s100 9^IVaB7]02G[:cX>a2K8@2
Z40 IeE]`PDaH4J_Hk2LFFP76I0
Z41 VMTf6A_P:n9ZhIVH>P2[lN1
R4
R5
Z42 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v
Z43 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v
L0 1
R8
r1
31
Z44 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v|
R10
Z45 nclock@f@s@m
Z46 !s108 1459011829.571000
Z47 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v|
!i10b 1
!s85 0
!s101 -O0
vfsm_using_single_always
Z48 !s100 [oG1X2D1mF3QGH[go2MBC2
Z49 I9o:8zUEkd9VzIlM;fGVa;0
Z50 VAVLJhL9]>h8lEfLoMIgEB3
R4
R24
Z51 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v
Z52 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v
L0 7
R8
r1
31
Z53 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v|
R10
Z54 !s108 1456340393.069000
Z55 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v|
!i10b 1
!s85 0
!s101 -O0
vIMEM
Z56 !s100 FSlUE:C18ji0HmZeQeAf>3
Z57 IN9G?nU]kBNzY7YP5]a[Vb2
Z58 VZ:G;XUWB4<bNRFi97o<Nk0
R4
R5
Z59 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v
Z60 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v
L0 11
R8
r1
31
Z61 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v|
R10
Z62 n@i@m@e@m
Z63 !s108 1459011829.862000
Z64 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v|
!i10b 1
!s85 0
!s101 -O0
vmeio_somador
Z65 !s100 X`DSgjJgoamYza@^6f[C[2
Z66 I;0fNI]BaT^PgKCX^`BO3o3
Z67 VOaQMYBG2[5@n3nC83iZgo3
R4
Z68 w1459011616
Z69 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v
Z70 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v
L0 1
R8
r1
31
Z71 !s108 1459011623.327000
Z72 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v|
Z73 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v|
R10
!i10b 1
!s85 0
!s101 -O0
vmux
Z74 !s100 =V3diKSg9z@clcHnzzLib3
Z75 ID@[BJ_1hg4IZR0JkQm0hB1
Z76 V>XnL8o;abkab8o@lcTdVh1
R4
R5
Z77 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v
Z78 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v
L0 1
R8
r1
31
Z79 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v|
R10
Z80 !s108 1459011827.490000
Z81 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v|
!i10b 1
!s85 0
!s101 -O0
vMUX1
Z82 !s100 l8Fc?Y_eVI[5E^>FAifiU3
Z83 IdI[`fI1;1o_aO;BEcGG9M1
Z84 V8h5^TAk6:c4DN@h0?8Pd?1
R4
R24
R77
R78
L0 1
R8
r1
31
R79
R10
Z85 n@m@u@x1
Z86 !s108 1456340391.176000
R81
!i10b 1
!s85 0
!s101 -O0
vprogramcounter
Z87 !s100 F7M[I`bI3omB:jTNWBJ]N3
Z88 Ic7h;RC:B0R8:e5j6m532C3
Z89 VP8A5KCj?oUS@ZWlJKB0>N2
R4
R5
Z90 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v
Z91 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v
L0 1
R8
r1
31
Z92 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v|
R10
Z93 !s108 1459011827.703000
Z94 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v|
!i10b 1
!s85 0
!s101 -O0
vregisterFile
Z95 !s100 WjV2H7Y`UlC^[o9bbz1371
Z96 Ifjd;Nb`ScX=zY2>2KeKQc2
Z97 VU<L13gn[1DaDV;8P[gnaK3
R4
R5
Z98 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v
Z99 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v
L0 1
R8
r1
31
Z100 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v|
R10
Z101 nregister@file
Z102 !s108 1459011831.106000
Z103 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile.v|
!i10b 1
!s85 0
!s101 -O0
vregisterFile_tb
Z104 !s100 ld`P3`:mdibkjWH28P?eQ2
Z105 IoMHW3VWC[kX;2_K3oHWkG3
Z106 V]DnQO^j5J9:@CJG7BeTiZ0
R4
R5
Z107 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile_tb.v
Z108 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile_tb.v
L0 1
R8
r1
31
Z109 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile_tb.v|
R10
Z110 nregister@file_tb
!i10b 1
!s85 0
Z111 !s108 1459011831.575000
Z112 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/registerFile_tb.v|
!s101 -O0
vRegistradorFlags
Z113 !s100 fK8^Kdgc0FYll]jS<=jlZ3
Z114 IBhQ3f]LoWz73@VBZW>mfQ2
Z115 Von[gTcTgJkH6fYF]Njo=D3
R4
R5
Z116 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/RegistradorFlags.v
Z117 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/RegistradorFlags.v
L0 3
R8
r1
31
Z118 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/RegistradorFlags.v|
R10
Z119 n@registrador@flags
Z120 !s108 1459011830.513000
Z121 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/RegistradorFlags.v|
!i10b 1
!s85 0
!s101 -O0
vripple_carry_adder
Z122 !s100 PaTViSOQ3S:5_jRC^T`JV0
Z123 I<ZbQbT7@ZznN>lgFkEmnm0
Z124 V4<e>8L3zGRc4^2P@XbzgD1
R4
R68
R69
R70
L0 24
R8
r1
31
R71
R72
R73
R10
!i10b 1
!s85 0
!s101 -O0
vsign_extend
Z125 !s100 F^;KzXL[iKE[fk2Kk2MYF1
Z126 I?Gn2EiB]0[<3iWTW^C]RD1
Z127 V=lG2n^:SG<:MU[mAP^GaA1
R4
R5
Z128 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v
Z129 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v
L0 1
R8
r1
31
Z130 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v|
R10
Z131 !s108 1459011827.974000
Z132 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v|
!i10b 1
!s85 0
!s101 -O0
vsign_extend_tb
Z133 !s100 ^3Li5DO?97Iico>jUPYIb3
Z134 IX>kIJeVNlY?7KP^1C;S[N0
Z135 VbH9<T6b^7A6`z:[DVCnPR0
R4
R5
Z136 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v
Z137 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v
L0 1
R8
r1
31
Z138 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v|
R10
Z139 !s108 1459011828.314000
Z140 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v|
!i10b 1
!s85 0
!s101 -O0
vSOMADOR
Z141 !s100 TEW==8z=QDTM_^EU6z1eE0
Z142 IV>_5LWz]DF7QK;<:lV@EG2
Z143 VQJIMV4_j;bKE;W:=5`^?21
R4
R68
R69
R70
L0 11
R8
r1
31
R71
R72
R73
R10
Z144 n@s@o@m@a@d@o@r
!i10b 1
!s85 0
!s101 -O0
vTestadorFlag
Z145 !s100 GZJgIIFh]1^[YLA_5@ank2
Z146 I?eDkaG3FejU?ki`BOAMAA0
Z147 V^]Pml[e>LEfM^E6jgeMmS1
R4
R5
Z148 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/TestadorFlag.v
Z149 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/TestadorFlag.v
L0 5
R8
r1
31
Z150 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/TestadorFlag.v|
R10
Z151 n@testador@flag
Z152 !s108 1459011830.772000
Z153 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/TestadorFlag.v|
!i10b 1
!s85 0
!s101 -O0
vULA
Z154 IP7d285hBeOJhABl5P__5z3
Z155 VFS5b1Dz4DB2>9ODnXefOB2
R4
Z156 w1459011814
R69
R70
L0 1
R8
r1
31
R73
R10
Z157 n@u@l@a
Z158 !s100 jDeG8AiMHoagbkY]?n^Bi0
Z159 !s108 1459011829.019000
R72
!i10b 1
!s85 0
!s101 -O0
vULA_TB
!i10b 1
!s100 cfgHIacBO`PdC9V1f0Nd20
IF>2T_]<RATaQin[G7L4a=3
Z160 VK=D2;_fYAX0CA<576n_O_0
R4
w1459011855
Z161 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v
Z162 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v
L0 1
R8
r1
!s85 0
31
!s108 1459011864.212000
!s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v|
Z163 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v|
!s101 -O0
R10
Z164 n@u@l@a_@t@b
