export PATH=/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/gcc/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/msys/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/clang/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/tps/lnx64/jre/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/tps/lnx64/jre/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/bin/../gnu/binutils/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/aarch64/lin/aarch64-linux/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/gcc/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/lnx64/tools/gdb/gdb-7.9.1/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/microblaze/lin/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/arm/lin/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/microblaze/linux_toolchain/lin64_be/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/microblaze/linux_toolchain/lin64_le/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/aarch64/lin/aarch64-none/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/gnu/armr5/lin/gcc-arm-none-eabi/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/SDK/tps/lnx64/cmake-3.3.2/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/bin/:/cad/cadence/RC14.28.000.lnx86/bin:/cad/cadence/JASPERGOLD16.09.002.lnx86/bin:/cad/synopsys/vcs/P-2019.06-SP2-2/bin:/cad/synopsys/vcs/P-2019.06-SP2-2/gui/dve/bin:/rsghome/esingh/pool0-esingh/cosa2/:/cad/aha/yosys/:/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/cad/common/Linux/x86_64/bin
export LD_LIBRARY_PATH=/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/graphviz/lib:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lib/lnx64.o:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/tps/lnx64/jre/lib/amd64:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/tps/lnx64/jre/lib/amd64/server::/cad/xilinx/SDAccel/2017.1/SDx/2017.1/lib/lnx64.o:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/runtime/lib/x86_64:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/lib/lnx64.o:/cad/common/Linux/x86_64/lib:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/bin/../lnx64/tools/dot/lib:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/bin/../lnx64/tools/dot/lib:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/bin/../lnx64/tools/dot/lib:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/fpo_v6_1:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/fpo_v7_0:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/fft_v9_0:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/opencv:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/fir_v7_0:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/dds_v6_0:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/gdb_v7_2
export HDI_APPROOT=/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS
export XILINX_OPENCL_CLANG=/cad/xilinx/SDAccel/2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/clang
export RDI_PLATFORM=lnx64
bugpoint -mlimit=32000  --load libhls_support.so  --load libhls_bugpoint.so  -hls -strip  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -reset-lda  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-bound  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -canonicalize-dataflow -dce  -scalar-propagation -deadargelim -globaldce -mem2reg   -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -loop-simplify  -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize  -validate-dataflow  /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/tmp/deadlock/2017.1/adm-pcie-7v3/_xocc_compile_dataflow_stalls_kernel_dataflow_stalls-hw.dir/impl/kernels/dataflow_stalls_kernel/dataflow_stalls_kernel/solution_OCL_REGION_0/.autopilot/db/a.o.2.bc
llvm-dis bugpoint-reduced-simplified.bc 
