#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1102100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1102290 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x10f93a0 .functor NOT 1, L_0x1130480, C4<0>, C4<0>, C4<0>;
L_0x11301e0 .functor XOR 1, L_0x11300a0, L_0x1130140, C4<0>, C4<0>;
L_0x1130370 .functor XOR 1, L_0x11301e0, L_0x11302a0, C4<0>, C4<0>;
v0x112d9a0_0 .net *"_ivl_10", 0 0, L_0x11302a0;  1 drivers
v0x112daa0_0 .net *"_ivl_12", 0 0, L_0x1130370;  1 drivers
v0x112db80_0 .net *"_ivl_2", 0 0, L_0x1130000;  1 drivers
v0x112dc40_0 .net *"_ivl_4", 0 0, L_0x11300a0;  1 drivers
v0x112dd20_0 .net *"_ivl_6", 0 0, L_0x1130140;  1 drivers
v0x112de50_0 .net *"_ivl_8", 0 0, L_0x11301e0;  1 drivers
v0x112df30_0 .var "clk", 0 0;
v0x112dfd0_0 .net "f_dut", 0 0, L_0x112fea0;  1 drivers
v0x112e070_0 .net "f_ref", 0 0, L_0x112f1e0;  1 drivers
v0x112e1a0_0 .var/2u "stats1", 159 0;
v0x112e240_0 .var/2u "strobe", 0 0;
v0x112e2e0_0 .net "tb_match", 0 0, L_0x1130480;  1 drivers
v0x112e3a0_0 .net "tb_mismatch", 0 0, L_0x10f93a0;  1 drivers
v0x112e460_0 .net "wavedrom_enable", 0 0, v0x112c630_0;  1 drivers
v0x112e500_0 .net "wavedrom_title", 511 0, v0x112c6f0_0;  1 drivers
v0x112e5d0_0 .net "x1", 0 0, v0x112c7b0_0;  1 drivers
v0x112e670_0 .net "x2", 0 0, v0x112c850_0;  1 drivers
v0x112e820_0 .net "x3", 0 0, v0x112c940_0;  1 drivers
L_0x1130000 .concat [ 1 0 0 0], L_0x112f1e0;
L_0x11300a0 .concat [ 1 0 0 0], L_0x112f1e0;
L_0x1130140 .concat [ 1 0 0 0], L_0x112fea0;
L_0x11302a0 .concat [ 1 0 0 0], L_0x112f1e0;
L_0x1130480 .cmp/eeq 1, L_0x1130000, L_0x1130370;
S_0x1102420 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1102290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x10eee70 .functor NOT 1, v0x112c940_0, C4<0>, C4<0>, C4<0>;
L_0x1102b40 .functor AND 1, L_0x10eee70, v0x112c850_0, C4<1>, C4<1>;
L_0x10f9410 .functor NOT 1, v0x112c7b0_0, C4<0>, C4<0>, C4<0>;
L_0x112eac0 .functor AND 1, L_0x1102b40, L_0x10f9410, C4<1>, C4<1>;
L_0x112eb90 .functor NOT 1, v0x112c940_0, C4<0>, C4<0>, C4<0>;
L_0x112ec00 .functor AND 1, L_0x112eb90, v0x112c850_0, C4<1>, C4<1>;
L_0x112ecb0 .functor AND 1, L_0x112ec00, v0x112c7b0_0, C4<1>, C4<1>;
L_0x112ed70 .functor OR 1, L_0x112eac0, L_0x112ecb0, C4<0>, C4<0>;
L_0x112eed0 .functor NOT 1, v0x112c850_0, C4<0>, C4<0>, C4<0>;
L_0x112ef40 .functor AND 1, v0x112c940_0, L_0x112eed0, C4<1>, C4<1>;
L_0x112f060 .functor AND 1, L_0x112ef40, v0x112c7b0_0, C4<1>, C4<1>;
L_0x112f0d0 .functor OR 1, L_0x112ed70, L_0x112f060, C4<0>, C4<0>;
L_0x112f250 .functor AND 1, v0x112c940_0, v0x112c850_0, C4<1>, C4<1>;
L_0x112f2c0 .functor AND 1, L_0x112f250, v0x112c7b0_0, C4<1>, C4<1>;
L_0x112f1e0 .functor OR 1, L_0x112f0d0, L_0x112f2c0, C4<0>, C4<0>;
v0x10f9610_0 .net *"_ivl_0", 0 0, L_0x10eee70;  1 drivers
v0x10f96b0_0 .net *"_ivl_10", 0 0, L_0x112ec00;  1 drivers
v0x10eeee0_0 .net *"_ivl_12", 0 0, L_0x112ecb0;  1 drivers
v0x112af90_0 .net *"_ivl_14", 0 0, L_0x112ed70;  1 drivers
v0x112b070_0 .net *"_ivl_16", 0 0, L_0x112eed0;  1 drivers
v0x112b1a0_0 .net *"_ivl_18", 0 0, L_0x112ef40;  1 drivers
v0x112b280_0 .net *"_ivl_2", 0 0, L_0x1102b40;  1 drivers
v0x112b360_0 .net *"_ivl_20", 0 0, L_0x112f060;  1 drivers
v0x112b440_0 .net *"_ivl_22", 0 0, L_0x112f0d0;  1 drivers
v0x112b5b0_0 .net *"_ivl_24", 0 0, L_0x112f250;  1 drivers
v0x112b690_0 .net *"_ivl_26", 0 0, L_0x112f2c0;  1 drivers
v0x112b770_0 .net *"_ivl_4", 0 0, L_0x10f9410;  1 drivers
v0x112b850_0 .net *"_ivl_6", 0 0, L_0x112eac0;  1 drivers
v0x112b930_0 .net *"_ivl_8", 0 0, L_0x112eb90;  1 drivers
v0x112ba10_0 .net "f", 0 0, L_0x112f1e0;  alias, 1 drivers
v0x112bad0_0 .net "x1", 0 0, v0x112c7b0_0;  alias, 1 drivers
v0x112bb90_0 .net "x2", 0 0, v0x112c850_0;  alias, 1 drivers
v0x112bc50_0 .net "x3", 0 0, v0x112c940_0;  alias, 1 drivers
S_0x112bd90 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1102290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x112c570_0 .net "clk", 0 0, v0x112df30_0;  1 drivers
v0x112c630_0 .var "wavedrom_enable", 0 0;
v0x112c6f0_0 .var "wavedrom_title", 511 0;
v0x112c7b0_0 .var "x1", 0 0;
v0x112c850_0 .var "x2", 0 0;
v0x112c940_0 .var "x3", 0 0;
E_0x10fcfe0/0 .event negedge, v0x112c570_0;
E_0x10fcfe0/1 .event posedge, v0x112c570_0;
E_0x10fcfe0 .event/or E_0x10fcfe0/0, E_0x10fcfe0/1;
E_0x10fcd70 .event negedge, v0x112c570_0;
E_0x10e89f0 .event posedge, v0x112c570_0;
S_0x112c070 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x112bd90;
 .timescale -12 -12;
v0x112c270_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x112c370 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x112bd90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x112ca40 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1102290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x112f850 .functor OR 1, v0x112c850_0, L_0x112f6a0, C4<0>, C4<0>;
L_0x112fa20 .functor AND 1, L_0x112f4f0, L_0x112f850, C4<1>, C4<1>;
L_0x112fbd0 .functor AND 1, v0x112c940_0, L_0x112fb30, C4<1>, C4<1>;
L_0x112fd60 .functor AND 1, L_0x112fbd0, L_0x112fc90, C4<1>, C4<1>;
L_0x112fea0 .functor OR 1, L_0x112fa20, L_0x112fd60, C4<0>, C4<0>;
v0x112cc50_0 .net *"_ivl_1", 0 0, L_0x112f4f0;  1 drivers
v0x112cd10_0 .net *"_ivl_10", 0 0, L_0x112fbd0;  1 drivers
v0x112cdf0_0 .net *"_ivl_13", 0 0, L_0x112fc90;  1 drivers
v0x112cec0_0 .net *"_ivl_14", 0 0, L_0x112fd60;  1 drivers
v0x112cfa0_0 .net *"_ivl_3", 0 0, L_0x112f6a0;  1 drivers
v0x112d0b0_0 .net *"_ivl_4", 0 0, L_0x112f850;  1 drivers
v0x112d190_0 .net *"_ivl_6", 0 0, L_0x112fa20;  1 drivers
v0x112d270_0 .net *"_ivl_9", 0 0, L_0x112fb30;  1 drivers
v0x112d330_0 .net "f", 0 0, L_0x112fea0;  alias, 1 drivers
v0x112d480_0 .net "x1", 0 0, v0x112c7b0_0;  alias, 1 drivers
v0x112d520_0 .net "x2", 0 0, v0x112c850_0;  alias, 1 drivers
v0x112d610_0 .net "x3", 0 0, v0x112c940_0;  alias, 1 drivers
L_0x112f4f0 .reduce/nor v0x112c940_0;
L_0x112f6a0 .reduce/nor v0x112c7b0_0;
L_0x112fb30 .reduce/nor v0x112c850_0;
L_0x112fc90 .reduce/nor v0x112c7b0_0;
S_0x112d780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1102290;
 .timescale -12 -12;
E_0x10fd230 .event anyedge, v0x112e240_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x112e240_0;
    %nor/r;
    %assign/vec4 v0x112e240_0, 0;
    %wait E_0x10fd230;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x112bd90;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x112c7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112c850_0, 0;
    %assign/vec4 v0x112c940_0, 0;
    %wait E_0x10fcd70;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e89f0;
    %load/vec4 v0x112c940_0;
    %load/vec4 v0x112c850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x112c7b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x112c7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112c850_0, 0;
    %assign/vec4 v0x112c940_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x10fcd70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x112c370;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10fcfe0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x112c7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112c850_0, 0;
    %assign/vec4 v0x112c940_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1102290;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x112df30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x112e240_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1102290;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x112df30_0;
    %inv;
    %store/vec4 v0x112df30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1102290;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x112c570_0, v0x112e3a0_0, v0x112e820_0, v0x112e670_0, v0x112e5d0_0, v0x112e070_0, v0x112dfd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1102290;
T_7 ;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1102290;
T_8 ;
    %wait E_0x10fcfe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x112e1a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x112e1a0_0, 4, 32;
    %load/vec4 v0x112e2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x112e1a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x112e1a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x112e1a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x112e070_0;
    %load/vec4 v0x112e070_0;
    %load/vec4 v0x112dfd0_0;
    %xor;
    %load/vec4 v0x112e070_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x112e1a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x112e1a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x112e1a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/truthtable1/iter0/response47/top_module.sv";
