// Seed: 1919281688
module module_0;
  wire id_1, id_2;
  wire id_3;
  assign id_1 = id_1 < 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    output logic id_6,
    input uwire id_7,
    input tri0 id_8,
    output uwire id_9,
    output wire id_10,
    input wor id_11
    , id_14, id_15,
    input tri0 id_12
);
  wire id_16, id_17;
  always @(posedge id_6++or negedge id_8) id_6 <= -1;
  module_0 modCall_1 ();
endmodule
