Version 4
SHEET 1 1292 680
WIRE -1536 -336 -1648 -336
WIRE -1424 -336 -1536 -336
WIRE -1728 -288 -1792 -288
WIRE -1648 -288 -1648 -336
WIRE -1648 -288 -1680 -288
WIRE -1616 -288 -1648 -288
WIRE -1536 -288 -1568 -288
WIRE -1456 -288 -1536 -288
WIRE -1792 -240 -1792 -288
WIRE -1424 -224 -1424 -336
WIRE -1376 -224 -1424 -224
WIRE -1184 -224 -1280 -224
WIRE -1088 -224 -1184 -224
WIRE -1456 -192 -1456 -288
WIRE -1376 -192 -1456 -192
WIRE -1184 -192 -1280 -192
WIRE -1168 -192 -1184 -192
WIRE -1168 -144 -1168 -192
WIRE -1088 -144 -1088 -224
WIRE -960 -144 -960 -176
WIRE -1792 -128 -1792 -160
WIRE -1376 -128 -1456 -128
WIRE -1376 -96 -1424 -96
WIRE -1536 -48 -1648 -48
WIRE -1456 -48 -1456 -128
WIRE -1456 -48 -1536 -48
WIRE -1168 -48 -1168 -80
WIRE -1088 -48 -1088 -80
WIRE -960 -32 -960 -64
WIRE -1728 0 -1792 0
WIRE -1648 0 -1648 -48
WIRE -1648 0 -1680 0
WIRE -1616 0 -1648 0
WIRE -1536 0 -1568 0
WIRE -1424 0 -1424 -96
WIRE -1424 0 -1536 0
WIRE -1792 64 -1792 0
WIRE -1792 192 -1792 144
FLAG -1792 192 0
FLAG -960 -176 $G_VDD
FLAG -960 -32 0
FLAG -1792 -128 0
FLAG -1536 -336 A
FLAG -1536 -288 !A
FLAG -1536 -48 B
FLAG -1536 0 !B
FLAG -1168 -48 0
FLAG -1088 -48 0
FLAG -1184 -224 F
FLAG -1184 -192 !F
SYMBOL voltage -1792 48 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 12 118 Left 0
WINDOW 0 6 1 Left 0
SYMATTR Value PULSE(3.3 0 10n 1n 1n 20n 40n)
SYMATTR InstName VB
SYMBOL voltage -960 -160 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName VDD
SYMATTR Value 3.3V
SYMBOL voltage -1792 -256 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 23 102 Left 0
WINDOW 0 16 11 Left 0
SYMATTR Value PULSE(3.3 0 5n 1n 1n 10n 20n)
SYMATTR InstName VA
SYMBOL inverter -1600 -288 R0
SYMATTR InstName X1
SYMBOL inverter -1712 -288 R0
SYMATTR InstName X2
SYMBOL inverter -1600 0 R0
SYMATTR InstName X3
SYMBOL inverter -1712 0 R0
SYMATTR InstName X4
SYMBOL cap -1184 -144 R0
SYMATTR InstName C1
SYMATTR Value 50fF
SYMBOL cap -1104 -144 R0
SYMATTR InstName C2
SYMATTR Value 50fF
SYMBOL cpl_or -1312 -192 R0
SYMATTR InstName X5
TEXT -992 88 Left 0 !.tran 40n
TEXT -992 64 Left 0 !.lib mhp_ns5.md
TEXT -1312 -368 Left 0 ;CPL Or Gate Test-Bench
