// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vmycpu_top_PHTS_with_block_ram.h"

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__0(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__0\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_reset = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_1_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_2_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_3_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_4_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_5_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_6_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_7_reset 
        = vlSelf->__PVT__reset;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__2(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__2\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_7_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__3(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__3\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_6_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__4(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__4\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_5_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__5(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__5\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_4_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__6(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__6\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_3_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__7(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__7\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_2_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__8(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__8\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_clock = vlSelf->__PVT__clock;
    vlSelf->__PVT__pht_data_with_block_ram_1_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__16(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__16\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wdata 
        = vlSelf->__PVT__io_in;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__17(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__17\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_7_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__18(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__18\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_6_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__19(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__19\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_5_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__20(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__20\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_4_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__21(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__21\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_3_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__22(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__22\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_2_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__23(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__23\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__25(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__25\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_wen = 
        ((0U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
         & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wen 
        = ((1U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wen 
        = ((2U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wen 
        = ((3U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wen 
        = ((4U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wen 
        = ((5U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wen 
        = ((6U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wen 
        = ((7U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__41(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__41\n"); );
    // Body
    vlSelf->__PVT__phts_7_rdata = vlSelf->__PVT__pht_data_with_block_ram_7_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__42(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__42\n"); );
    // Body
    vlSelf->__PVT__phts_6_rdata = vlSelf->__PVT__pht_data_with_block_ram_6_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__43(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__43\n"); );
    // Body
    vlSelf->__PVT__phts_5_rdata = vlSelf->__PVT__pht_data_with_block_ram_5_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__44(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__44\n"); );
    // Body
    vlSelf->__PVT__phts_4_rdata = vlSelf->__PVT__pht_data_with_block_ram_4_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__45(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__45\n"); );
    // Body
    vlSelf->__PVT__phts_3_rdata = vlSelf->__PVT__pht_data_with_block_ram_3_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__46(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__46\n"); );
    // Body
    vlSelf->__PVT__phts_2_rdata = vlSelf->__PVT__pht_data_with_block_ram_2_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__47(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__47\n"); );
    // Body
    vlSelf->__PVT__phts_0_rdata = vlSelf->__PVT__pht_data_with_block_ram_io_rdata;
    vlSelf->__PVT__phts_1_rdata = vlSelf->__PVT__pht_data_with_block_ram_1_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__48(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__48\n"); );
    // Body
    vlSelf->__PVT___GEN_1 = ((1U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_1_rdata)
                              : (IData)(vlSelf->__PVT__phts_0_rdata));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__49(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__49\n"); );
    // Body
    vlSelf->__PVT___GEN_2 = ((2U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_2_rdata)
                              : (IData)(vlSelf->__PVT___GEN_1));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__50(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__50\n"); );
    // Body
    vlSelf->__PVT___GEN_3 = ((3U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_3_rdata)
                              : (IData)(vlSelf->__PVT___GEN_2));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__51(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__51\n"); );
    // Body
    vlSelf->__PVT___GEN_4 = ((4U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_4_rdata)
                              : (IData)(vlSelf->__PVT___GEN_3));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__52(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__52\n"); );
    // Body
    vlSelf->__PVT___GEN_5 = ((5U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_5_rdata)
                              : (IData)(vlSelf->__PVT___GEN_4));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__53(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__53\n"); );
    // Body
    vlSelf->__PVT___GEN_6 = ((6U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_6_rdata)
                              : (IData)(vlSelf->__PVT___GEN_5));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__54(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__54\n"); );
    // Body
    vlSelf->__PVT__io_pht_out = ((7U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                                  ? (IData)(vlSelf->__PVT__phts_7_rdata)
                                  : (IData)(vlSelf->__PVT___GEN_6));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__55(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__55\n"); );
    // Body
    vlSelf->__PVT___GEN_7 = ((7U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_7_rdata)
                              : (IData)(vlSelf->__PVT___GEN_6));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__56(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__56\n"); );
    // Body
    vlSelf->__PVT___io_out_T_10 = (3U & ((0U == (3U 
                                                 & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                          ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 0U, 2U)
                                          : VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 6U, 2U)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__57(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__57\n"); );
    // Body
    vlSelf->__PVT___io_out_T_12 = (3U & ((1U == (3U 
                                                 & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                          ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 2U, 2U)
                                          : (IData)(vlSelf->__PVT___io_out_T_10)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__58(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__58\n"); );
    // Body
    vlSelf->__PVT__io_out = (3U & ((2U == (3U & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                    ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 4U, 2U)
                                    : (IData)(vlSelf->__PVT___io_out_T_12)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__59(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram__59\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_2_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_3_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_4_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_5_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_7_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__0(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__0\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_reset = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_1_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_2_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_3_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_4_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_5_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_6_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_7_reset 
        = vlSelf->__PVT__reset;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__2(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__2\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_7_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__3(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__3\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_6_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__4(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__4\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_5_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__5(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__5\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_4_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__6(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__6\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_3_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__7(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__7\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_2_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__8(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__8\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_clock = vlSelf->__PVT__clock;
    vlSelf->__PVT__pht_data_with_block_ram_1_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__16(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__16\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wdata 
        = vlSelf->__PVT__io_in;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__17(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__17\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_7_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__18(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__18\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_6_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__19(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__19\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_5_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__20(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__20\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_4_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__21(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__21\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_3_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__22(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__22\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_2_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__23(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__23\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__25(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__25\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_wen = 
        ((0U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
         & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wen 
        = ((1U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wen 
        = ((2U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wen 
        = ((3U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wen 
        = ((4U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wen 
        = ((5U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wen 
        = ((6U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wen 
        = ((7U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__41(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__41\n"); );
    // Body
    vlSelf->__PVT__phts_7_rdata = vlSelf->__PVT__pht_data_with_block_ram_7_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__42(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__42\n"); );
    // Body
    vlSelf->__PVT__phts_6_rdata = vlSelf->__PVT__pht_data_with_block_ram_6_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__43(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__43\n"); );
    // Body
    vlSelf->__PVT__phts_5_rdata = vlSelf->__PVT__pht_data_with_block_ram_5_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__44(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__44\n"); );
    // Body
    vlSelf->__PVT__phts_4_rdata = vlSelf->__PVT__pht_data_with_block_ram_4_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__45(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__45\n"); );
    // Body
    vlSelf->__PVT__phts_3_rdata = vlSelf->__PVT__pht_data_with_block_ram_3_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__46(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__46\n"); );
    // Body
    vlSelf->__PVT__phts_2_rdata = vlSelf->__PVT__pht_data_with_block_ram_2_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__47(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__47\n"); );
    // Body
    vlSelf->__PVT__phts_0_rdata = vlSelf->__PVT__pht_data_with_block_ram_io_rdata;
    vlSelf->__PVT__phts_1_rdata = vlSelf->__PVT__pht_data_with_block_ram_1_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__48(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__48\n"); );
    // Body
    vlSelf->__PVT___GEN_1 = ((1U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_1_rdata)
                              : (IData)(vlSelf->__PVT__phts_0_rdata));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__49(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__49\n"); );
    // Body
    vlSelf->__PVT___GEN_2 = ((2U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_2_rdata)
                              : (IData)(vlSelf->__PVT___GEN_1));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__50(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__50\n"); );
    // Body
    vlSelf->__PVT___GEN_3 = ((3U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_3_rdata)
                              : (IData)(vlSelf->__PVT___GEN_2));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__51(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__51\n"); );
    // Body
    vlSelf->__PVT___GEN_4 = ((4U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_4_rdata)
                              : (IData)(vlSelf->__PVT___GEN_3));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__52(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__52\n"); );
    // Body
    vlSelf->__PVT___GEN_5 = ((5U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_5_rdata)
                              : (IData)(vlSelf->__PVT___GEN_4));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__53(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__53\n"); );
    // Body
    vlSelf->__PVT___GEN_6 = ((6U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_6_rdata)
                              : (IData)(vlSelf->__PVT___GEN_5));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__54(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__54\n"); );
    // Body
    vlSelf->__PVT__io_pht_out = ((7U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                                  ? (IData)(vlSelf->__PVT__phts_7_rdata)
                                  : (IData)(vlSelf->__PVT___GEN_6));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__55(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__55\n"); );
    // Body
    vlSelf->__PVT___GEN_7 = ((7U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_7_rdata)
                              : (IData)(vlSelf->__PVT___GEN_6));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__56(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__56\n"); );
    // Body
    vlSelf->__PVT___io_out_T_10 = (3U & ((0U == (3U 
                                                 & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                          ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 0U, 2U)
                                          : VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 6U, 2U)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__57(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__57\n"); );
    // Body
    vlSelf->__PVT___io_out_T_12 = (3U & ((1U == (3U 
                                                 & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                          ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 2U, 2U)
                                          : (IData)(vlSelf->__PVT___io_out_T_10)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__58(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__58\n"); );
    // Body
    vlSelf->__PVT__io_out = (3U & ((2U == (3U & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                    ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 4U, 2U)
                                    : (IData)(vlSelf->__PVT___io_out_T_12)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__59(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_1__59\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_2_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_3_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_4_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_5_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_7_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__0(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__0\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_reset = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_1_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_2_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_3_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_4_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_5_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_6_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_7_reset 
        = vlSelf->__PVT__reset;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__2(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__2\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_7_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__3(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__3\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_6_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__4(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__4\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_5_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__5(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__5\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_4_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__6(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__6\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_3_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__7(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__7\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_2_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__8(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__8\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_clock = vlSelf->__PVT__clock;
    vlSelf->__PVT__pht_data_with_block_ram_1_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__16(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__16\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wdata 
        = vlSelf->__PVT__io_in;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__17(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__17\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_7_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__18(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__18\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_6_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__19(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__19\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_5_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__20(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__20\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_4_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__21(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__21\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_3_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__22(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__22\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_2_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__23(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__23\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__25(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__25\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_wen = 
        ((0U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
         & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wen 
        = ((1U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wen 
        = ((2U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wen 
        = ((3U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wen 
        = ((4U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wen 
        = ((5U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wen 
        = ((6U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wen 
        = ((7U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__41(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__41\n"); );
    // Body
    vlSelf->__PVT__phts_7_rdata = vlSelf->__PVT__pht_data_with_block_ram_7_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__42(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__42\n"); );
    // Body
    vlSelf->__PVT__phts_6_rdata = vlSelf->__PVT__pht_data_with_block_ram_6_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__43(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__43\n"); );
    // Body
    vlSelf->__PVT__phts_5_rdata = vlSelf->__PVT__pht_data_with_block_ram_5_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__44(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__44\n"); );
    // Body
    vlSelf->__PVT__phts_4_rdata = vlSelf->__PVT__pht_data_with_block_ram_4_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__45(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__45\n"); );
    // Body
    vlSelf->__PVT__phts_3_rdata = vlSelf->__PVT__pht_data_with_block_ram_3_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__46(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__46\n"); );
    // Body
    vlSelf->__PVT__phts_2_rdata = vlSelf->__PVT__pht_data_with_block_ram_2_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__47(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__47\n"); );
    // Body
    vlSelf->__PVT__phts_0_rdata = vlSelf->__PVT__pht_data_with_block_ram_io_rdata;
    vlSelf->__PVT__phts_1_rdata = vlSelf->__PVT__pht_data_with_block_ram_1_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__48(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__48\n"); );
    // Body
    vlSelf->__PVT___GEN_1 = ((1U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_1_rdata)
                              : (IData)(vlSelf->__PVT__phts_0_rdata));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__49(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__49\n"); );
    // Body
    vlSelf->__PVT___GEN_2 = ((2U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_2_rdata)
                              : (IData)(vlSelf->__PVT___GEN_1));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__50(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__50\n"); );
    // Body
    vlSelf->__PVT___GEN_3 = ((3U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_3_rdata)
                              : (IData)(vlSelf->__PVT___GEN_2));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__51(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__51\n"); );
    // Body
    vlSelf->__PVT___GEN_4 = ((4U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_4_rdata)
                              : (IData)(vlSelf->__PVT___GEN_3));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__52(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__52\n"); );
    // Body
    vlSelf->__PVT___GEN_5 = ((5U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_5_rdata)
                              : (IData)(vlSelf->__PVT___GEN_4));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__53(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__53\n"); );
    // Body
    vlSelf->__PVT___GEN_6 = ((6U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_6_rdata)
                              : (IData)(vlSelf->__PVT___GEN_5));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__54(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__54\n"); );
    // Body
    vlSelf->__PVT__io_pht_out = ((7U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                                  ? (IData)(vlSelf->__PVT__phts_7_rdata)
                                  : (IData)(vlSelf->__PVT___GEN_6));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__55(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__55\n"); );
    // Body
    vlSelf->__PVT___GEN_7 = ((7U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_7_rdata)
                              : (IData)(vlSelf->__PVT___GEN_6));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__56(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__56\n"); );
    // Body
    vlSelf->__PVT___io_out_T_10 = (3U & ((0U == (3U 
                                                 & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                          ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 0U, 2U)
                                          : VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 6U, 2U)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__57(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__57\n"); );
    // Body
    vlSelf->__PVT___io_out_T_12 = (3U & ((1U == (3U 
                                                 & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                          ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 2U, 2U)
                                          : (IData)(vlSelf->__PVT___io_out_T_10)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__58(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__58\n"); );
    // Body
    vlSelf->__PVT__io_out = (3U & ((2U == (3U & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                    ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 4U, 2U)
                                    : (IData)(vlSelf->__PVT___io_out_T_12)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__59(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_2__59\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_2_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_3_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_4_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_5_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_7_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__0(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__0\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_reset = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_1_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_2_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_3_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_4_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_5_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_6_reset 
        = vlSelf->__PVT__reset;
    vlSelf->__PVT__pht_data_with_block_ram_7_reset 
        = vlSelf->__PVT__reset;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__2(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__2\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_7_clock 
        = vlSelf->__PVT__clock;
    vlSelf->__PVT__pht_data_with_block_ram_6_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__3(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__3\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_5_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__4(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__4\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_4_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__5(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__5\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_3_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__6(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__6\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_2_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__7(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__7\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_clock = vlSelf->__PVT__clock;
    vlSelf->__PVT__pht_data_with_block_ram_1_clock 
        = vlSelf->__PVT__clock;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__14(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__14\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wdata 
        = vlSelf->__PVT__io_in;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wdata 
        = vlSelf->__PVT__io_in;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__15(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__15\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_7_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__16(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__16\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_5_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__17(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__17\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_4_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__18(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__18\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_3_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__19(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__19\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_2_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__20(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__20\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_waddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_aw_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__22(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__22\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_wen = 
        ((0U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
         & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wen 
        = ((1U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wen 
        = ((2U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wen 
        = ((3U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wen 
        = ((4U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wen 
        = ((5U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wen 
        = ((6U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wen 
        = ((7U == (IData)(vlSelf->__PVT__io_aw_pht_addr)) 
           & (IData)(vlSelf->__PVT__io_write));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__36(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__36\n"); );
    // Body
    vlSelf->__PVT__phts_7_rdata = vlSelf->__PVT__pht_data_with_block_ram_7_io_rdata;
    vlSelf->__PVT__phts_6_rdata = vlSelf->__PVT__pht_data_with_block_ram_6_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__37(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__37\n"); );
    // Body
    vlSelf->__PVT__phts_5_rdata = vlSelf->__PVT__pht_data_with_block_ram_5_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__38(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__38\n"); );
    // Body
    vlSelf->__PVT__phts_4_rdata = vlSelf->__PVT__pht_data_with_block_ram_4_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__39(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__39\n"); );
    // Body
    vlSelf->__PVT__phts_3_rdata = vlSelf->__PVT__pht_data_with_block_ram_3_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__40(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__40\n"); );
    // Body
    vlSelf->__PVT__phts_2_rdata = vlSelf->__PVT__pht_data_with_block_ram_2_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__41(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__41\n"); );
    // Body
    vlSelf->__PVT__phts_0_rdata = vlSelf->__PVT__pht_data_with_block_ram_io_rdata;
    vlSelf->__PVT__phts_1_rdata = vlSelf->__PVT__pht_data_with_block_ram_1_io_rdata;
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__42(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__42\n"); );
    // Body
    vlSelf->__PVT___GEN_1 = ((1U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_1_rdata)
                              : (IData)(vlSelf->__PVT__phts_0_rdata));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__43(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__43\n"); );
    // Body
    vlSelf->__PVT___GEN_2 = ((2U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_2_rdata)
                              : (IData)(vlSelf->__PVT___GEN_1));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__44(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__44\n"); );
    // Body
    vlSelf->__PVT___GEN_3 = ((3U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_3_rdata)
                              : (IData)(vlSelf->__PVT___GEN_2));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__45(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__45\n"); );
    // Body
    vlSelf->__PVT___GEN_4 = ((4U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_4_rdata)
                              : (IData)(vlSelf->__PVT___GEN_3));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__46(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__46\n"); );
    // Body
    vlSelf->__PVT___GEN_5 = ((5U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_5_rdata)
                              : (IData)(vlSelf->__PVT___GEN_4));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__47(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__47\n"); );
    // Body
    vlSelf->__PVT___GEN_6 = ((6U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_6_rdata)
                              : (IData)(vlSelf->__PVT___GEN_5));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__48(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__48\n"); );
    // Body
    vlSelf->__PVT__io_pht_out = ((7U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                                  ? (IData)(vlSelf->__PVT__phts_7_rdata)
                                  : (IData)(vlSelf->__PVT___GEN_6));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__49(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__49\n"); );
    // Body
    vlSelf->__PVT___GEN_7 = ((7U == (7U & VL_SEL_IIII(8, (IData)(vlSelf->__PVT__ways_araddr_reg), 0U, 3U)))
                              ? (IData)(vlSelf->__PVT__phts_7_rdata)
                              : (IData)(vlSelf->__PVT___GEN_6));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__50(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__50\n"); );
    // Body
    vlSelf->__PVT___io_out_T_10 = (3U & ((0U == (3U 
                                                 & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                          ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 0U, 2U)
                                          : VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 6U, 2U)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__51(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__51\n"); );
    // Body
    vlSelf->__PVT___io_out_T_12 = (3U & ((1U == (3U 
                                                 & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                          ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 2U, 2U)
                                          : (IData)(vlSelf->__PVT___io_out_T_10)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__52(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__52\n"); );
    // Body
    vlSelf->__PVT__io_out = (3U & ((2U == (3U & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__raddr_reg), 0U, 2U)))
                                    ? VL_SEL_IIII(8, (IData)(vlSelf->__PVT___GEN_7), 4U, 2U)
                                    : (IData)(vlSelf->__PVT___io_out_T_12)));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__53(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___settle__TOP__mycpu_top__u_riscv_cpu__branch_prediction_with_blockram__PHTS_banks_oneissue_block_ram__PHTS_with_block_ram_3__53\n"); );
    // Body
    vlSelf->__PVT__pht_data_with_block_ram_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_1_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_2_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_3_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_4_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_5_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_6_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
    vlSelf->__PVT__pht_data_with_block_ram_7_io_raddr 
        = (0x1fU & VL_SEL_IIII(7, (IData)(vlSelf->__PVT__io_ar_addr), 2U, 5U));
}

VL_ATTR_COLD void Vmycpu_top_PHTS_with_block_ram___ctor_var_reset(Vmycpu_top_PHTS_with_block_ram* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+              Vmycpu_top_PHTS_with_block_ram___ctor_var_reset\n"); );
    // Body
    vlSelf->__PVT__clock = 0;
    vlSelf->__PVT__reset = 0;
    vlSelf->__PVT__io_ar_addr = 0;
    vlSelf->__PVT__io_ar_pht_addr = 0;
    vlSelf->__PVT__io_aw_addr = 0;
    vlSelf->__PVT__io_aw_pht_addr = 0;
    vlSelf->__PVT__io_write = 0;
    vlSelf->__PVT__io_in = 0;
    vlSelf->__PVT__io_pht_out = 0;
    vlSelf->__PVT__io_out = 0;
    vlSelf->__PVT__pht_data_with_block_ram_clock = 0;
    vlSelf->__PVT__pht_data_with_block_ram_reset = 0;
    vlSelf->__PVT__pht_data_with_block_ram_io_wen = 0;
    vlSelf->__PVT__pht_data_with_block_ram_io_raddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_io_waddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_io_wdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_io_rdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_1_clock = 0;
    vlSelf->__PVT__pht_data_with_block_ram_1_reset = 0;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wen = 0;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_raddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_waddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_wdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_1_io_rdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_2_clock = 0;
    vlSelf->__PVT__pht_data_with_block_ram_2_reset = 0;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wen = 0;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_raddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_waddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_wdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_2_io_rdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_3_clock = 0;
    vlSelf->__PVT__pht_data_with_block_ram_3_reset = 0;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wen = 0;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_raddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_waddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_wdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_3_io_rdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_4_clock = 0;
    vlSelf->__PVT__pht_data_with_block_ram_4_reset = 0;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wen = 0;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_raddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_waddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_wdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_4_io_rdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_5_clock = 0;
    vlSelf->__PVT__pht_data_with_block_ram_5_reset = 0;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wen = 0;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_raddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_waddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_wdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_5_io_rdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_6_clock = 0;
    vlSelf->__PVT__pht_data_with_block_ram_6_reset = 0;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wen = 0;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_raddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_waddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_wdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_6_io_rdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_7_clock = 0;
    vlSelf->__PVT__pht_data_with_block_ram_7_reset = 0;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wen = 0;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_raddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_waddr = 0;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_wdata = 0;
    vlSelf->__PVT__pht_data_with_block_ram_7_io_rdata = 0;
    vlSelf->__PVT__raddr_reg = 0;
    vlSelf->__PVT__ways_araddr_reg = 0;
    vlSelf->__PVT__phts_0_rdata = 0;
    vlSelf->__PVT__phts_1_rdata = 0;
    vlSelf->__PVT___GEN_1 = 0;
    vlSelf->__PVT__phts_2_rdata = 0;
    vlSelf->__PVT___GEN_2 = 0;
    vlSelf->__PVT__phts_3_rdata = 0;
    vlSelf->__PVT___GEN_3 = 0;
    vlSelf->__PVT__phts_4_rdata = 0;
    vlSelf->__PVT___GEN_4 = 0;
    vlSelf->__PVT__phts_5_rdata = 0;
    vlSelf->__PVT___GEN_5 = 0;
    vlSelf->__PVT__phts_6_rdata = 0;
    vlSelf->__PVT___GEN_6 = 0;
    vlSelf->__PVT__phts_7_rdata = 0;
    vlSelf->__PVT___GEN_7 = 0;
    vlSelf->__PVT___io_out_T_10 = 0;
    vlSelf->__PVT___io_out_T_12 = 0;
    vlSelf->__Vdly__raddr_reg = 0;
    vlSelf->__Vdly__ways_araddr_reg = 0;
}
