$date
	Sat Jun 26 00:00:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module radix4acc_tb $end
$var wire 16 ! p [15:0] $end
$var reg 8 " x [7:0] $end
$var reg 8 # y [7:0] $end
$scope module uut $end
$var wire 16 $ p [15:0] $end
$var wire 8 % x [7:0] $end
$var wire 8 & y [7:0] $end
$var wire 9 ' xbar [8:0] $end
$var reg 16 ( ANS [15:0] $end
$var reg 1 ) mux $end
$var integer 32 * i [31:0] $end
$var integer 32 + j [31:0] $end
$var integer 32 , t [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 ,
b11 +
b100 *
1)
b11001001001011 (
b110000011 '
b1100111 &
b1111101 %
b11001001001011 $
b1100111 #
b1111101 "
b11001001001011 !
$end
#200
b1110010 '
b1110100110111100 !
b1110100110111100 $
b1110100110111100 (
b11 +
1)
b1000 ,
b100 *
b110010 #
b110010 &
b10001110 "
b10001110 %
#400
b110000101 '
b10111000100000 !
b10111000100000 $
b10111000100000 (
b11 +
1)
b1000 ,
b100 *
b1100000 #
b1100000 &
b1111011 "
b1111011 %
#600
