#L1Topo Constraints File
#Model: VX690
#Processor Units: U1, U2

#MGT RxP Pin Constraints (RxN,TxP,TxN are then constrained automatically)
#AV1
#MGT[X/H]RXP[0..4]_110
set_property PACKAGE_PIN BD8 [get_ports {RxP[0]}]
set_property PACKAGE_PIN BC6 [get_ports {RxP[1]}]
set_property PACKAGE_PIN BA6 [get_ports {RxP[2]}]
set_property PACKAGE_PIN AW6 [get_ports {RxP[3]}]
#MGT[X/H]RXP[0..4]_111
set_property PACKAGE_PIN AV8 [get_ports {RxP[4]}]
set_property PACKAGE_PIN AU6 [get_ports {RxP[5]}]
set_property PACKAGE_PIN AR6 [get_ports {RxP[6]}]
set_property PACKAGE_PIN AP8 [get_ports {RxP[7]}]
#MGT[X/H]RXP[0..4]_112
set_property PACKAGE_PIN AN6 [get_ports {RxP[8]}]
set_property PACKAGE_PIN AM4 [get_ports {RxP[9]}]
set_property PACKAGE_PIN AM8 [get_ports {RxP[10]}]
set_property PACKAGE_PIN AL6 [get_ports {RxP[11]}]
#AV2
#MGT[X/H]RXP[0..4]_113
set_property PACKAGE_PIN AK8 [get_ports {RxP[12]}]
set_property PACKAGE_PIN AJ6 [get_ports {RxP[13]}]
set_property PACKAGE_PIN AG6 [get_ports {RxP[14]}]
set_property PACKAGE_PIN AE6 [get_ports {RxP[15]}]
#MGT[X/H]RXP[0..4]_114
set_property PACKAGE_PIN AD8 [get_ports {RxP[16]}]
set_property PACKAGE_PIN AC6 [get_ports {RxP[17]}]
set_property PACKAGE_PIN AA6 [get_ports {RxP[18]}]
set_property PACKAGE_PIN Y8 [get_ports {RxP[19]}]
#MGT[X/H]RXP[0..4]_115
set_property PACKAGE_PIN W6 [get_ports {RxP[20]}]
set_property PACKAGE_PIN V8 [get_ports {RxP[21]}]
set_property PACKAGE_PIN U6 [get_ports {RxP[22]}]
set_property PACKAGE_PIN T8 [get_ports {RxP[23]}]
#AV3
#MGT[X/H]RXP[0..4]_116
set_property PACKAGE_PIN R6 [get_ports {RxP[24]}]
set_property PACKAGE_PIN P8 [get_ports {RxP[25]}]
set_property PACKAGE_PIN N6 [get_ports {RxP[26]}]
set_property PACKAGE_PIN M8 [get_ports {RxP[27]}]
#MGT[X/H]RXP[0..4]_117
set_property PACKAGE_PIN L6 [get_ports {RxP[28]}]
set_property PACKAGE_PIN K8 [get_ports {RxP[29]}]
set_property PACKAGE_PIN J6 [get_ports {RxP[30]}]
set_property PACKAGE_PIN H8 [get_ports {RxP[31]}]
#MGT[X/H]RXP[0..4]_118
set_property PACKAGE_PIN G6 [get_ports {RxP[32]}]
set_property PACKAGE_PIN F8 [get_ports {RxP[33]}]
set_property PACKAGE_PIN E6 [get_ports {RxP[34]}]
set_property PACKAGE_PIN D8 [get_ports {RxP[35]}]
#AV4
#MGT[X/H]RXP[0..4]_119
set_property PACKAGE_PIN D4 [get_ports {RxP[36]}]
set_property PACKAGE_PIN C6 [get_ports {RxP[37]}]
set_property PACKAGE_PIN B8 [get_ports {RxP[38]}]
set_property PACKAGE_PIN A6 [get_ports {RxP[39]}]
#second block after AV7 (see below)
#no third block
#AV5
#MGT[X/H]RXP[0..4]_210
set_property PACKAGE_PIN BD37 [get_ports {RxP[40]}]
set_property PACKAGE_PIN BC39 [get_ports {RxP[41]}]
set_property PACKAGE_PIN BA39 [get_ports {RxP[42]}]
set_property PACKAGE_PIN AW39 [get_ports {RxP[43]}]
#MGT[X/H]RXP[0..4]_211
set_property PACKAGE_PIN AV37 [get_ports {RxP[44]}]
set_property PACKAGE_PIN AU39 [get_ports {RxP[45]}]
set_property PACKAGE_PIN AR39 [get_ports {RxP[46]}]
set_property PACKAGE_PIN AP37 [get_ports {RxP[47]}]
#MGT[X/H]RXP[0..4]_212
set_property PACKAGE_PIN AN39 [get_ports {RxP[48]}]
set_property PACKAGE_PIN AM41 [get_ports {RxP[49]}]
set_property PACKAGE_PIN AM37 [get_ports {RxP[50]}]
set_property PACKAGE_PIN AL39 [get_ports {RxP[51]}]
#AV6
#MGT[X/H]RXP[0..4]_213
set_property PACKAGE_PIN AK37 [get_ports {RxP[52]}]
set_property PACKAGE_PIN AJ39 [get_ports {RxP[53]}]
set_property PACKAGE_PIN AG39 [get_ports {RxP[54]}]
set_property PACKAGE_PIN AE39 [get_ports {RxP[55]}]
#MGT[X/H]RXP[0..4]_214
set_property PACKAGE_PIN AD37 [get_ports {RxP[56]}]
set_property PACKAGE_PIN AC39 [get_ports {RxP[57]}]
set_property PACKAGE_PIN AA39 [get_ports {RxP[58]}]
set_property PACKAGE_PIN Y37 [get_ports {RxP[59]}]
#MGT[X/H]RXP[0..4]_215
set_property PACKAGE_PIN W39 [get_ports {RxP[60]}]
set_property PACKAGE_PIN V37 [get_ports {RxP[61]}]
set_property PACKAGE_PIN U39 [get_ports {RxP[62]}]
set_property PACKAGE_PIN T37 [get_ports {RxP[63]}]
#AV7
#MGT[X/H]RxP[0..4]_216
set_property PACKAGE_PIN R39 [get_ports {RxP[64]}]
set_property PACKAGE_PIN P37 [get_ports {RxP[65]}]
set_property PACKAGE_PIN N39 [get_ports {RxP[66]}]
set_property PACKAGE_PIN M37 [get_ports {RxP[67]}]
#MGT[X/H]RxP[0..4]_217
set_property PACKAGE_PIN L39 [get_ports {RxP[68]}]
set_property PACKAGE_PIN K37 [get_ports {RxP[69]}]
set_property PACKAGE_PIN J39 [get_ports {RxP[70]}]
set_property PACKAGE_PIN H37 [get_ports {RxP[71]}]
#MGT[X/H]RxP[0..4]_218
set_property PACKAGE_PIN G39 [get_ports {RxP[72]}]
set_property PACKAGE_PIN F37 [get_ports {RxP[73]}]
set_property PACKAGE_PIN E39 [get_ports {RxP[74]}]
set_property PACKAGE_PIN D37 [get_ports {RxP[75]}]
#AV4 (again)
#second block of AV4:
#MGT[X/H]RxP[0..4]_219
set_property PACKAGE_PIN D41 [get_ports {RxP[76]}]
set_property PACKAGE_PIN C39 [get_ports {RxP[77]}]
set_property PACKAGE_PIN B37 [get_ports {RxP[78]}]
set_property PACKAGE_PIN A39 [get_ports {RxP[79]}]



#MGT Reference Clock Pin Constraints (MGTREFCLK0N, MGTREFCLK1P, MGTREFCLK1N are then constrained automatically)
#AV1
#MGTREFCLK0P_110
set_property PACKAGE_PIN AY8 [get_ports {MgtRefClkP[0]}]
#MGTREFCLK0P_111
set_property PACKAGE_PIN AR10 [get_ports {MgtRefClkP[1]}]
#MGTREFCLK0P_112
set_property PACKAGE_PIN AL10 [get_ports {MgtRefClkP[2]}]
#AV2
#MGTREFCLK0P_113
set_property PACKAGE_PIN AF8 [get_ports {MgtRefClkP[3]}]
#MGTREFCLK0P_114
set_property PACKAGE_PIN AA10 [get_ports {MgtRefClkP[4]}]
#MGTREFCLK0P_115
set_property PACKAGE_PIN U10 [get_ports {MgtRefClkP[5]}]
#AV3
#MGTREFCLK0P_116
set_property PACKAGE_PIN N10 [get_ports {MgtRefClkP[6]}]
#MGTREFCLK0P_117
set_property PACKAGE_PIN J10 [get_ports {MgtRefClkP[7]}]
#MGTREFCLK0P_118
set_property PACKAGE_PIN E10 [get_ports {MgtRefClkP[8]}]
#AV4
#MGTREFCLK0P_119
set_property PACKAGE_PIN A10 [get_ports {MgtRefClkP[9]}]
#second block after AV7 (see below)
#no third block
#AV5
#MGTREFCLK0P_210
set_property PACKAGE_PIN AY37 [get_ports {MgtRefClkP[10]}]
#MGTREFCLK0P_211
set_property PACKAGE_PIN AR35 [get_ports {MgtRefClkP[11]}]
#MGTREFCLK0P_212
set_property PACKAGE_PIN AL35 [get_ports {MgtRefClkP[12]}]
#AV6
#MGTREFCLK0P_213
set_property PACKAGE_PIN AF37 [get_ports {MgtRefClkP[13]}]
#MGTREFCLK0P_214
set_property PACKAGE_PIN AA35 [get_ports {MgtRefClkP[14]}]
#MGTREFCLK0P_215
set_property PACKAGE_PIN U35 [get_ports {MgtRefClkP[15]}]
#AV7
#MGTREFCLK0P_216
set_property PACKAGE_PIN N35 [get_ports {MgtRefClkP[16]}]
#MGTREFCLK0P_217
set_property PACKAGE_PIN J35 [get_ports {MgtRefClkP[17]}]
#MGTREFCLK0P_218
set_property PACKAGE_PIN E35 [get_ports {MgtRefClkP[18]}]
#AV4 (again)
#second block of AV4:
#MGTREFCLK0P_219
set_property PACKAGE_PIN A35 [get_ports {MgtRefClkP[19]}]



#LHC Clock Pins
set_property PACKAGE_PIN K27 [get_ports LhcClkInP]
set_property IOSTANDARD LVDS [get_ports LhcClkInP]
set_property IOSTANDARD LVDS [get_ports LhcClkInN]



#Clock Constraints
create_clock -period 6.250 -name MGT_REF_CLK -waveform {0.000 3.125} [get_ports {MgtRefClkN[0] MgtRefClkN[1] MgtRefClkN[2] MgtRefClkN[3] MgtRefClkN[4] MgtRefClkN[5] MgtRefClkN[6] MgtRefClkN[7] MgtRefClkN[8] MgtRefClkN[9] MgtRefClkN[10] MgtRefClkN[11] MgtRefClkN[12] MgtRefClkN[13] MgtRefClkN[14] MgtRefClkN[15] MgtRefClkN[16] MgtRefClkN[17] MgtRefClkN[18] MgtRefClkN[19] MgtRefClkP[0] MgtRefClkP[1] MgtRefClkP[2] MgtRefClkP[3] MgtRefClkP[4] MgtRefClkP[5] MgtRefClkP[6] MgtRefClkP[7] MgtRefClkP[8] MgtRefClkP[9] MgtRefClkP[10] MgtRefClkP[11] MgtRefClkP[12] MgtRefClkP[13] MgtRefClkP[14] MgtRefClkP[15] MgtRefClkP[16] MgtRefClkP[17] MgtRefClkP[18] MgtRefClkP[19]}]
create_clock -period 25.000 -name BC_CLK -waveform {0.000 12.500} [get_ports LhcClkInP]
