# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.000256 512 0.57 540 78848 4.38026 2.1904 41.5655 65.5236 113.835 113.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.000256 512 0.57 540 78336 4.36486 2.18931 49.6715 65.1322 121.527 121.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.000256 512 0.57 540 79360 4.33357 2.19341 52.9134 65.529 125.145 125.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.000256 512 0.57 540 78336 4.34058 2.18054 48.2634 65.1429 120.101 120.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.000256 512 0.57 540 78400 4.31782 2.17088 48.904 64.6242 120.192 120.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.000256 512 0.57 540 78848 4.32422 2.18202 50.2623 65.1548 122.101 122.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.000256 512 0.57 540 76800 4.37878 2.17293 49.6677 64.6498 121.044 121.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.000256 512 0.57 540 77824 4.33718 2.17398 48.7781 64.8177 120.277 120.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.000256 512 0.57 540 76800 4.30864 2.14835 48.2284 64.1636 119.022 119.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.000256 512 0.57 540 76800 4.37936 2.1704 52.332 64.7449 123.799 123.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.000256 512 0.57 540 73728 4.35021 2.12973 56.9615 63.5266 127.142 127.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1250 0.000256 512 0.57 540 79360 4.33523 2.1873 42.0537 66.0708 114.82 114.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.000256 512 0.57 540 79360 4.36211 2.19965 42.6516 65.445 114.831 114.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.000256 512 0.57 540 79872 4.3335 2.2016 43.0528 65.6115 115.379 115.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.000256 512 0.57 540 78848 4.34691 2.18016 42.9371 65.1642 114.803 114.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.000256 512 0.57 540 78848 4.37802 2.1927 44.4972 65.5214 116.767 116.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.000256 512 0.57 540 78336 4.3647 2.18589 50.4578 65.1886 122.366 122.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.000256 512 0.57 540 79360 4.33722 2.19155 50.3025 65.5233 122.526 122.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.000256 512 0.57 540 78336 4.33312 2.18093 52.6385 65.1375 124.464 124.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.000256 512 0.57 540 76800 4.37677 2.17133 52.5464 64.6806 123.95 124.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.000256 512 0.57 540 78848 4.32867 2.18515 53.236 65.1499 125.074 125.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.000256 512 0.57 540 76800 4.36842 2.17082 51.7392 64.6345 123.088 123.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.000256 512 0.57 540 77824 4.34771 2.17293 49.6362 64.8199 121.148 121.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.000256 512 0.57 540 76800 4.31117 2.1463 54.3309 64.2315 125.194 125.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.000256 512 0.57 540 76800 4.3792 2.16678 57.7555 64.741 129.216 129.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.000256 512 0.57 540 73728 4.35699 2.12502 50.7624 63.5693 120.987 121.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.000256 512 0.57 540 79360 4.33827 2.19104 39.7317 65.4881 111.92 112.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.000256 512 0.57 540 79360 4.35424 2.19507 44.8832 65.4967 117.104 117.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.000256 512 0.57 540 79872 4.33011 2.2057 42.2969 65.6202 114.628 114.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.000256 512 0.57 540 78848 4.34426 2.1857 42.7287 65.1125 114.548 114.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.000256 512 0.57 540 78848 4.38198 2.19773 42.2276 65.5141 114.493 114.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.000256 512 0.57 540 78336 4.36534 2.18595 53.4992 65.1321 125.357 125.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.000256 512 0.57 540 78336 4.34122 2.18186 37.9809 65.2206 109.898 110.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.000256 512 0.57 540 79360 4.33782 2.1975 53.7362 65.4739 125.919 126.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.000256 512 0.57 540 79360 4.35306 2.1968 37.5397 65.5863 109.848 109.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.000256 512 0.57 540 78336 4.33594 2.18045 48.9489 65.1945 120.832 120.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.000256 512 0.57 540 76800 4.31059 2.14835 34.218 64.2212 105.064 105.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.000256 512 0.57 540 78400 4.31552 2.17664 50.231 64.6114 121.504 121.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.000256 512 0.57 540 76800 4.38224 2.16944 35.0627 64.7034 106.492 106.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.000256 512 0.57 540 78848 4.32358 2.18112 63.6084 65.2132 135.496 135.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.000256 512 0.57 540 78848 4.33334 2.18355 41.5826 65.2341 113.508 113.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.000256 512 0.57 540 76800 4.37434 2.17334 60.2457 64.6491 131.616 131.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.000256 512 0.57 540 76800 4.35779 2.17005 40.8272 64.7283 112.257 112.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.000256 512 0.57 540 77824 4.33994 2.17494 59.4827 64.8621 131.034 131.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.000256 512 0.57 540 73728 4.36019 2.12851 38.5466 63.5331 108.743 108.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.000256 512 0.57 540 76800 4.31296 2.15018 51.8273 64.2193 122.687 122.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.000256 512 0.57 540 73728 4.21494 2.08278 34.7219 62.3052 103.495 103.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.000256 512 0.57 540 76800 4.38182 2.17085 54.3386 64.7405 125.806 125.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.000256 512 0.57 540 76800 4.36822 2.17088 39.4941 64.8738 111.087 111.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.000256 512 0.57 552 79360 4.32342 2.19546 40.8806 65.5024 113.074 113.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.000256 512 0.57 552 79360 4.36637 2.19818 43.5041 65.4314 115.672 115.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.000256 512 0.57 552 79104 4.37098 2.20486 42.888 65.6225 115.258 115.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.000256 512 0.57 552 78336 4.34304 2.1815 28.4037 65.1485 100.252 100.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.000256 512 0.57 552 78848 4.3504 2.1887 49.0921 65.1187 120.922 121.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.000256 512 0.57 552 78848 4.32406 2.18294 32.3828 65.1569 104.218 104.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.000256 512 0.57 552 78848 4.38448 2.19174 47.2104 65.5082 119.466 119.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.000256 512 0.57 552 77824 4.3448 2.172 31.1062 64.8767 102.674 102.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.000256 512 0.57 552 78336 4.3752 2.1856 52.828 65.1866 124.764 124.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.000256 512 0.57 552 78336 4.34349 2.18522 37.841 65.1711 109.71 109.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.000256 512 0.57 552 79360 4.34365 2.19341 51.2685 65.4697 123.448 123.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.000256 512 0.57 552 79360 4.34298 2.19546 36.777 65.5883 109.08 109.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.000256 512 0.57 552 78336 4.34074 2.1848 62.3436 65.1502 134.19 134.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.000256 512 0.57 552 76800 4.31498 2.14957 40.1507 64.1732 110.961 111.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.000256 512 0.57 552 76800 4.38134 2.17293 61.6235 64.6248 132.977 133.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.000256 512 0.57 552 76800 4.42669 2.17059 41.3933 64.7402 112.909 113.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.000256 512 0.57 552 78848 4.32566 2.18931 60.6166 65.1584 132.467 132.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.000256 512 0.57 552 78848 4.33232 2.18294 40.7445 65.2155 112.645 112.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.000256 512 0.57 552 76800 4.37869 2.16883 55.7374 64.6974 127.16 127.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.000256 512 0.57 552 76800 4.35869 2.16861 39.1721 64.7097 110.583 110.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.000256 512 0.57 552 77824 4.34506 2.17498 55.1871 64.8645 126.744 126.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.000256 512 0.57 552 73728 4.36 2.12582 36.8184 63.592 107.069 107.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.000256 512 0.57 550 79360 4.33222 2.19104 45.5003 65.4485 117.644 117.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.000256 512 0.57 550 79360 4.35651 2.19626 41.26 65.4517 113.442 113.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.000256 512 0.57 550 79360 4.34374 2.19498 27.1967 65.474 99.3837 99.5123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.000256 512 0.57 550 79872 4.33382 2.20365 44.5321 65.67 116.911 117.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.000256 512 0.57 550 78336 4.34464 2.18304 29.084 65.1402 100.926 101.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.000256 512 0.57 550 78848 4.34922 2.18557 46.1776 65.1125 117.997 118.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.000256 512 0.57 550 78848 4.32723 2.18131 30.7821 65.1478 102.608 102.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.000256 512 0.57 550 78848 4.37942 2.19379 47.3212 65.4605 119.534 119.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.000256 512 0.57 550 77824 4.33523 2.17248 31.4441 64.8307 102.956 103.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.000256 512 0.57 550 78336 4.36611 2.19072 52.9427 65.1849 124.855 124.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.000256 512 0.57 550 78336 4.36691 2.1849 37.6576 65.2219 109.606 109.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.000256 512 0.57 550 79360 4.34147 2.19334 51.0548 65.5276 123.286 123.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.000256 512 0.57 550 79360 4.3457 2.1945 36.5324 65.5714 108.811 108.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.000256 512 0.57 550 78336 4.3393 2.18317 60.9847 65.1341 132.812 132.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.000256 512 0.57 550 76800 4.3073 2.14778 39.6368 64.2301 110.494 110.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.000256 512 0.57 550 78400 4.31792 2.17821 61.65 64.6775 132.997 133.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.000256 512 0.57 550 76800 4.68963 2.1688 41.4819 64.7485 113.272 113.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.000256 512 0.57 550 78848 4.32448 2.17987 57.6833 65.2106 129.571 129.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.000256 512 0.57 550 78848 4.3232 2.1817 38.9864 65.2231 110.889 111.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.000256 512 0.57 550 76800 4.37245 2.17549 54.5733 64.7017 125.994 126.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.000256 512 0.57 550 76800 4.34717 2.16717 38.19 64.7722 109.65 109.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.000256 512 0.57 550 77824 4.34288 2.1705 55.895 64.8283 127.409 127.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.000256 512 0.57 550 73728 4.35731 2.12384 36.606 63.529 106.791 106.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.000256 512 0.57 544 79360 4.33046 2.19866 39.9573 65.4942 112.155 112.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1250 0.000256 512 0.57 544 78848 4.38573 2.1952 26.1425 65.4613 98.3563 98.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.000256 512 0.57 544 79360 4.35984 2.19843 41.2747 65.5001 113.502 113.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.000256 512 0.57 544 79360 4.34608 2.19318 27.4738 65.5254 99.7125 99.8368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.000256 512 0.57 544 79872 4.33066 2.20189 45.985 65.6744 118.364 118.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.000256 512 0.57 544 78336 4.32522 2.18125 28.425 65.1879 100.293 100.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.000256 512 0.57 544 78848 4.3472 2.18669 43.0007 65.1696 114.877 115.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.000256 512 0.57 544 78848 4.32698 2.17907 28.2446 65.1381 100.065 100.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.000256 512 0.57 544 77952 4.39824 2.18589 23.7506 65.2334 95.7403 95.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.000256 512 0.57 544 78848 4.37011 2.19094 43.5755 65.5212 115.833 115.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.000256 512 0.57 544 77824 4.33357 2.16938 28.9002 64.8166 100.398 100.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.000256 512 0.57 544 76800 4.31114 2.1495 24.3772 64.1585 95.1645 95.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.000256 512 0.57 544 78336 4.36755 2.54125 61.2975 65.1266 133.944 134.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.000256 512 0.57 544 78336 4.34173 2.18326 40.147 65.169 112.017 112.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.000256 512 0.57 544 76032 4.4647 2.18566 32.6567 65.2265 104.703 104.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.000256 512 0.57 544 79360 4.34371 2.19562 58.9574 65.5124 131.185 131.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.000256 512 0.57 544 79360 4.33754 2.1952 41.0788 65.5256 113.312 113.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.000256 512 0.57 544 76800 4.34019 2.16698 32.0382 64.7037 103.426 103.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.000256 512 0.57 544 78336 4.33837 2.18112 53.2705 65.1372 125.098 125.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.000256 512 0.57 544 76800 4.31123 2.1488 36.8136 64.225 107.674 107.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.000256 512 0.57 544 78336 4.34736 2.18538 33.0145 65.2649 104.984 105.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.000256 512 0.57 544 78400 4.32342 2.17405 55.4392 64.6347 126.745 126.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.000256 512 0.57 544 76800 4.38682 2.16947 37.8912 64.7011 109.324 109.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.000256 512 0.57 544 76800 4.39024 2.17722 33.022 64.7701 104.537 104.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.000256 512 0.57 544 78848 4.33053 2.18282 52.4882 65.196 124.369 124.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.000256 512 0.57 544 78848 4.32803 2.18112 37.4311 65.2834 109.392 109.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.000256 512 0.57 544 75264 4.47341 2.18602 30.7732 65.3001 102.913 103.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.000256 512 0.57 544 76800 4.37491 2.17088 52.8943 64.6893 124.301 124.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.000256 512 0.57 544 76800 4.34502 2.16474 37.0088 64.7726 108.467 108.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.000256 512 0.57 544 69120 4.39814 2.08474 28.942 62.2261 97.828 97.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.000256 512 0.57 544 77824 4.34141 2.17213 51.8014 64.8328 123.326 123.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.000256 512 0.57 544 73728 4.3553 2.12707 36.3797 63.5738 106.607 106.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.000256 512 0.57 544 73728 4.2113 2.08336 30.6267 62.301 99.3973 99.5368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.000256 512 0.57 560 78336 4.37603 2.1929 41.7607 65.4411 113.942 114.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1250 0.000256 512 0.57 560 77824 4.40733 2.19322 27.3629 65.4678 99.6045 99.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.000256 512 0.57 560 78720 4.39194 2.1975 46.6028 65.493 118.859 118.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.000256 512 0.57 560 78080 4.38778 2.19546 30.8477 65.523 103.121 103.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.000256 512 0.57 560 76800 4.37754 2.16998 25.5153 64.6511 96.8876 97.0194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.000256 512 0.57 560 78336 4.39078 2.20115 43.9747 65.6289 116.366 116.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.000256 512 0.57 560 76800 4.40419 2.18112 28.339 65.1922 100.292 100.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.000256 512 0.57 560 76032 4.43126 2.18522 23.3203 65.4656 95.5737 95.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.000256 512 0.57 560 77952 4.38432 2.1849 58.6075 65.1204 130.47 130.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.000256 512 0.57 560 77056 4.39072 2.17939 37.6918 65.1447 109.577 109.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.000256 512 0.57 560 77952 4.37213 2.18659 32.321 65.1699 104.225 104.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.000256 512 0.57 560 77824 4.42118 2.19338 55.904 65.4665 128.167 128.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.000256 512 0.57 560 75776 4.4161 2.17056 35.429 64.8735 107.06 107.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.000256 512 0.57 560 73728 4.43651 2.1495 28.4324 64.1828 99.3741 99.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.000256 512 0.57 560 77184 4.41021 2.18534 56.2572 65.1837 128.21 128.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.000256 512 0.57 560 76032 4.4433 2.18736 38.6552 65.1612 110.622 110.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.000256 512 0.57 560 76032 4.46166 2.18595 33.7862 65.2045 105.811 105.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.000256 512 0.57 560 73728 4.52323 2.18317 29.5078 65.3289 101.714 101.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.000256 512 0.57 560 78080 4.3912 2.19648 55.8024 65.5249 128.098 128.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.000256 512 0.57 560 76800 4.45373 2.1953 38.1258 65.5711 110.519 110.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.000256 512 0.57 560 76800 4.34464 2.16883 33.8937 64.7191 105.301 105.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.000256 512 0.57 560 76800 4.4913 2.2016 30.9287 65.6321 103.424 103.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.000256 512 0.57 560 76800 4.40064 2.18234 52.9391 65.2041 124.899 125.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.000256 512 0.57 560 73728 4.43139 2.1463 35.9977 64.2363 106.98 107.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.000256 512 0.57 560 73728 4.52896 2.1839 30.4066 65.2671 102.558 102.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.000256 512 0.57 560 67584 4.47274 2.08413 26.0432 62.2414 95.0159 95.1419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.000256 512 0.57 560 76800 4.37965 2.17286 53.8586 64.6267 125.208 125.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.000256 512 0.57 560 76800 4.38125 2.17222 39.5759 64.7446 111.048 111.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.000256 512 0.57 560 76800 4.38586 2.17546 32.7537 64.8148 104.303 104.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.000256 512 0.57 560 76800 4.37466 2.16838 31.6272 64.8801 103.223 103.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.000256 512 0.57 576 78848 4.35638 2.19546 47.9529 65.4451 120.121 120.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.000256 512 0.57 576 78848 4.37488 2.19341 30.3538 65.5153 102.611 102.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1250 0.000256 512 0.57 576 78336 4.32195 2.1801 24.9671 65.1875 96.8289 96.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.000256 512 0.57 576 78720 4.39091 2.19568 45.4157 65.4339 117.61 117.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.000256 512 0.57 576 78080 4.39206 2.19565 29.5956 65.5357 101.89 102.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.000256 512 0.57 576 76800 4.36109 2.1705 24.362 64.6472 95.7097 95.8385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.000256 512 0.57 576 79104 4.36464 2.2016 59.8782 65.6792 132.298 132.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.000256 512 0.57 576 78336 4.3457 2.18294 38.3519 65.1304 110.177 110.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.000256 512 0.57 576 78336 4.33341 2.1832 32.2376 65.1668 104.092 104.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.000256 512 0.57 576 76800 4.29555 2.14794 27.3417 64.166 98.1196 98.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.000256 512 0.57 576 77952 4.38483 2.18451 56.427 65.1085 128.278 128.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.000256 512 0.57 576 77056 4.38966 2.18291 36.5908 65.146 108.482 108.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.000256 512 0.57 576 77952 4.37485 2.18662 30.8684 65.2403 102.843 102.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.000256 512 0.57 576 75264 4.48922 2.18643 26.8963 65.2792 99.0238 99.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.000256 512 0.57 576 78848 4.38189 2.19686 54.7364 65.4595 126.954 127.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.000256 512 0.57 576 77824 4.33411 2.17363 36.1099 64.8143 107.606 107.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.000256 512 0.57 576 76800 4.30093 2.14554 29.7766 64.2329 100.628 100.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.000256 512 0.57 576 73728 4.34154 2.12582 25.9147 63.5771 96.1325 96.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.000256 512 0.57 576 78336 4.37133 2.19094 56.3202 65.1095 128.17 128.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.000256 512 0.57 576 78336 4.34723 2.1855 39.8195 65.1651 111.693 111.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.000256 512 0.57 576 76032 4.48109 2.18886 33.2785 65.2841 105.407 105.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.000256 512 0.57 576 78336 4.35382 2.18509 32.2383 65.329 104.277 104.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.000256 512 0.57 576 78080 4.39136 2.19523 55.9417 65.4677 128.174 128.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.000256 512 0.57 576 76800 4.45238 2.1975 38.3397 65.5751 110.734 110.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.000256 512 0.57 576 76800 4.3464 2.16742 32.9926 64.7811 104.458 104.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.000256 512 0.57 576 76800 4.47507 2.19955 31.0211 65.6922 103.558 103.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.000256 512 0.57 550 78848 4.34877 2.19546 45.7069 65.5017 117.93 118.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.000256 512 0.57 550 78848 4.38746 2.19504 30.6797 65.4472 102.88 103.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1250 0.000256 512 0.57 550 78336 4.33875 2.18112 25.6664 65.1985 97.5607 97.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.000256 512 0.57 550 78720 4.38931 2.20141 43.2293 65.4415 115.437 115.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.000256 512 0.57 550 78080 4.39046 2.19642 28.3948 65.5275 100.682 100.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.000256 512 0.57 550 76800 4.36179 2.16886 23.3468 64.7001 94.7501 94.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.000256 512 0.57 550 76800 4.46448 2.19546 20.6343 65.5261 92.9948 93.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.000256 512 0.57 550 79104 4.37005 2.20365 55.9296 65.6777 128.354 128.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.000256 512 0.57 550 78336 4.3433 2.17965 36.192 65.1469 108.034 108.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.000256 512 0.57 550 78336 4.33763 2.18522 29.913 65.17 101.773 101.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.000256 512 0.57 550 76800 4.29622 2.14867 25.9735 64.1723 96.7641 96.8888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.000256 512 0.57 550 77952 4.38314 2.18339 52.6834 65.1675 124.59 124.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.000256 512 0.57 550 77056 4.39075 2.18115 34.7662 65.1981 106.707 106.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.000256 512 0.57 550 77952 4.3728 2.18886 28.9253 65.1853 100.849 100.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.000256 512 0.57 550 75264 4.46435 2.17907 24.9842 65.2339 97.0351 97.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.000256 512 0.57 550 78848 4.38403 2.1992 51.8975 65.518 124.172 124.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.000256 512 0.57 550 77824 4.34326 2.17293 34.9705 64.8663 106.524 106.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.000256 512 0.57 550 76800 4.31011 2.14624 29.4005 64.1836 100.214 100.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.000256 512 0.57 550 73728 4.3456 2.12582 25.0372 63.5346 95.2203 95.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.000256 512 0.57 550 78336 4.36835 2.18726 55.5628 65.2055 127.492 127.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.000256 512 0.57 550 78336 4.34502 2.18573 39.2244 65.1741 111.104 111.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.000256 512 0.57 550 76032 4.46826 2.18726 32.7383 65.2801 104.843 104.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.000256 512 0.57 550 78336 4.34803 2.18582 31.304 65.2533 103.268 103.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.000256 512 0.57 550 69120 4.38851 2.08458 26.527 62.2259 95.3955 95.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.000256 512 0.57 550 78080 4.39485 2.19546 53.4956 65.4695 125.736 125.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.000256 512 0.57 550 76800 4.45645 2.19546 37.4762 65.5086 109.816 109.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.000256 512 0.57 550 76800 4.36397 2.16851 31.9752 64.7229 103.402 103.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.000256 512 0.57 550 76800 4.464 2.19955 30.1705 65.634 102.639 102.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.000256 512 0.57 550 76800 4.35776 2.17114 29.7116 64.8308 101.243 101.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.000256 512 0.57 540 78848 4.3575 2.1975 42.8072 65.4396 114.977 115.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.000256 512 0.57 540 78848 4.38771 2.1935 28.3182 65.4624 100.54 100.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1250 0.000256 512 0.57 540 78336 4.32378 2.17818 23.1889 65.1922 95.0588 95.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1250 0.000256 512 0.57 540 77824 4.32998 2.17235 20.4542 64.8177 91.947 92.0733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.000256 512 0.57 540 78720 4.38842 2.19395 55.1796 65.4927 127.43 127.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.000256 512 0.57 540 78080 4.37859 2.19546 35.8218 65.471 108.036 108.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.000256 512 0.57 540 76800 4.35734 2.16371 29.6557 64.6357 100.984 101.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.000256 512 0.57 540 76800 4.45194 2.19715 25.9097 65.5765 98.3106 98.4407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.000256 512 0.57 540 79104 4.3729 2.20541 52.6355 65.6199 125.006 125.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.000256 512 0.57 540 78336 4.32771 2.18099 34.6845 65.2026 106.563 106.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.000256 512 0.57 540 78336 4.3321 2.18445 28.2801 65.2316 100.197 100.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.000256 512 0.57 540 76800 4.29242 2.14746 24.8563 64.1614 95.6296 95.7595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.000256 512 0.57 540 76800 4.33933 2.16682 22.7273 64.7631 94.1725 94.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.000256 512 0.57 540 77952 4.38083 2.1896 49.23 65.0946 121.073 121.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.000256 512 0.57 540 77056 4.38835 2.17997 32.8578 65.1961 104.802 104.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.000256 512 0.57 540 77952 4.38765 2.18726 28.0252 65.1942 99.9707 100.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.000256 512 0.57 540 75264 4.48288 2.18426 23.902 65.2705 96.0084 96.1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.000256 512 0.57 540 71680 4.44266 2.12576 20.6794 63.4639 90.8845 91.0175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.000256 512 0.57 540 78848 4.37488 2.1921 49.0277 65.525 121.298 121.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.000256 512 0.57 540 77824 4.3367 2.17293 32.9814 64.8196 104.479 104.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.000256 512 0.57 540 76800 4.3167 2.144 27.7888 64.1846 98.6055 98.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.000256 512 0.57 540 73728 4.35734 2.12474 24.3444 63.5388 94.5353 94.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.000256 512 0.57 540 76800 4.49286 2.19763 23.4747 65.6834 96.0251 96.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.000256 512 0.57 576 77824 4.39917 2.1967 43.7625 65.44 115.977 116.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.000256 512 0.57 576 77824 4.42784 2.19069 29.0525 65.5166 101.365 101.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1250 0.000256 512 0.57 576 76800 4.41402 2.18042 23.9705 65.1996 95.9367 96.0655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1250 0.000256 512 0.57 576 75776 4.42048 2.17072 21.0104 64.8813 92.6549 92.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.000256 512 0.57 576 78080 4.41002 2.19811 55.8326 65.4464 128.056 128.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.000256 512 0.57 576 78080 4.39056 2.19379 36.8993 65.4802 109.138 109.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.000256 512 0.57 576 76800 4.3592 2.17056 29.6852 64.6373 101.028 101.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.000256 512 0.57 576 76800 4.46666 2.1943 26.5281 65.5209 98.8789 99.0039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.000256 512 0.57 576 76800 4.39085 2.16912 23.6011 64.6876 95.0256 95.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.000256 512 0.57 576 78336 4.39776 2.2016 53.4192 65.666 125.858 125.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.000256 512 0.57 576 76800 4.40397 2.18112 35.0197 65.1402 106.914 107.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.000256 512 0.57 576 76032 4.44371 2.18432 28.3203 65.2323 100.354 100.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.000256 512 0.57 576 73728 4.43718 2.14659 24.8029 64.2278 95.7935 95.9203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.000256 512 0.57 576 76800 4.35382 2.16611 22.7444 64.7188 94.1533 94.2854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.000256 512 0.57 576 77056 4.42243 2.1855 49.6977 65.173 121.648 121.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.000256 512 0.57 576 77056 4.38195 2.18112 33.5069 65.2061 105.452 105.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.000256 512 0.57 576 75264 4.51395 2.18726 27.3896 65.2388 99.4997 99.6346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.000256 512 0.57 576 75264 4.48691 2.18243 24.3301 65.27 96.4482 96.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.000256 512 0.57 576 71680 4.44237 2.12813 21.11 63.5116 91.3589 91.4841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.000256 512 0.57 576 77824 4.41338 2.19322 50.0992 65.5162 122.396 122.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.000256 512 0.57 576 75776 4.43824 2.17293 33.7036 64.8744 105.362 105.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.000256 512 0.57 576 73728 4.42102 2.14608 27.1589 64.2214 98.1205 98.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.000256 512 0.57 576 73728 4.34947 2.12554 24.8045 63.5928 95.0456 95.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.000256 512 0.57 576 76800 4.47066 2.19914 23.8025 65.6979 96.3385 96.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.000256 512 0.57 576 67584 4.45485 2.08339 20.6551 62.24 89.6028 89.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1250 0.000256 512 0.57 640 77568 4.43501 2.20118 46.3291 65.5823 118.721 118.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.000256 512 0.57 640 77312 4.42019 2.19341 51.0585 65.4905 123.333 123.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.000256 512 0.57 640 76800 4.47277 2.19277 35.0882 65.4582 107.391 107.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.000256 512 0.57 640 76800 4.3961 2.18109 28.936 65.2009 100.887 101.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.000256 512 0.57 640 75776 4.4169 2.16922 25.767 64.8679 97.3983 97.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.000256 512 0.57 640 76800 4.47027 2.19606 24.0369 65.586 96.4641 96.5917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1250 0.000256 512 0.57 640 73728 4.42794 2.15245 21.786 64.23 92.7685 92.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1250 0.000256 512 0.57 640 75264 4.47264 2.18317 21.0197 65.286 93.1302 93.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1250 0.000256 512 0.57 640 73728 4.34694 2.12563 20.0776 63.5335 90.2516 90.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1250 0.000256 512 0.57 540 75264 4.48915 2.18253 16.9216 65.2794 89.0459 89.1755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1250 0.000256 512 0.57 576 75264 4.48678 2.18387 17.7537 65.2869 89.8836 90.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1250 0.000256 512 0.57 550 71680 4.43357 2.12787 16.6206 63.4682 86.8231 86.9835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1250 0.000256 512 0.57 576 71680 4.42515 2.12333 17.1732 63.4598 87.3473 87.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1250 0.000256 512 0.57 544 77824 4.33859 2.17235 19.3733 64.8158 90.8762 91.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1250 0.000256 512 0.57 544 69120 4.38877 2.08592 24.8276 62.3651 93.8424 93.9766
