// Seed: 2309883840
module module_0 (
    input supply0 id_0
);
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output uwire id_5
);
  supply0 id_7 = 1;
  tri id_8;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  wire id_9, id_10, id_11;
  assign id_2 = id_9;
  always $display(1 * "", -1, id_8.id_7, -1, 1);
endmodule
module module_2 (
    output tri1 id_0,
    output tri id_1,
    output tri1 id_2,
    output wand id_3,
    output logic id_4,
    output supply0 id_5,
    input tri0 id_6,
    input logic id_7,
    input wand id_8,
    output wor id_9,
    input tri0 id_10
);
  id_12(
      .id_0(), .id_1(-1), .id_2(1), .id_3(-1), .id_4(1), .id_5(), .id_6(1)
  );
  always id_4 <= id_7;
  module_0 modCall_1 (id_10);
  assign modCall_1.type_0 = 0;
  assign id_1 = 1;
  parameter id_13 = -1 || id_8;
  wire id_14, id_15;
endmodule
