assert_rf_stage/assert_pc_jump
decode_pipe
ctl_FSM
assert_rf_stage
rf_stage
pc_gen
mips_sys
mips_core
ext
pipelinedregs
r32_reg_clr_cls
decoder
mips_dvc
pc_gen_ctl_reg_clr_cls
ext_ctl_reg_clr_cls
decoder/always_1/block_1/case_1/block_28
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_16/stmt_5
decode_pipe/input_ins_i
decoder/input_ins_i
mips_sys/input_zz_ins_i
mips_core/input_zz_ins_i
decoder/wire_inst_func
decoder/wire_inst_op
decoder/assign_1_inst_op
decoder/always_1/block_1/case_1/block_6/stmt_5
decoder/always_1/block_1/case_1/block_6
ctl_FSM/input_rst
rf_stage/input_rst_i
mips_sys/input_rst
mips_core/input_rst
mips_core/input_irq_i
mips_dvc/always_5
mips_dvc/reg_cmd
mips_dvc/assign_10_wr_cmd
mips_dvc/wire_wr_cmd
mips_sys/inst_i_mips_core
mips_dvc/input_rst
mips_dvc/always_5/if_1/block_1/stmt_1
mips_dvc/always_5/if_1/block_1
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
mips_core/wire_BUS271
mips_core/wire_NET1572
mips_core/wire_NET1606
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_cls
ext/input_ins_i
ext/wire_instr25_0
ext/assign_1_instr25_0
ext_ctl_reg_clr_cls/input_clr
ext_ctl_reg_clr_cls/always_1
ext/reg_res
ext/input_ctl
ext_ctl_reg_clr_cls/always_1/if_1
ext_ctl_reg_clr_cls/input_ext_ctl_i
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
mips_core/inst_decoder_pipe
mips_core/wire_BUS197
decoder/reg_fsm_dly
rf_stage/input_id_cmd
decode_pipe/wire_fsm_dly
decode_pipe/wire_pc_gen_ctl_o
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
decode_pipe/inst_idecoder
ctl_FSM/input_id_cmd
decoder/always_1/block_1/case_1/block_1/case_1/block_27
decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5
decoder/assign_2_inst_func
decoder/always_1/block_1/case_1/block_28/stmt_5
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_14/stmt_5
decoder/always_1/block_1/case_1/block_14
ctl_FSM/always_4/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_4
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
rf_stage/input_irq_i
rf_stage/input_pc_gen_ctl
rf_stage/input_pause
rf_stage/input_ins_i
rf_stage/input_ext_ctl_i
ctl_FSM/input_pause
mips_core/input_pause
mips_sys/input_pause
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
r32_reg_clr_cls/reg_r32_o
ctl_FSM/input_irq
decode_pipe/input_pause
decode_pipe/wire_BUS2072
decode_pipe/wire_ext_ctl_o
decode_pipe/inst_pipereg
decode_pipe/wire_BUS2102
ctl_FSM/reg_id2ra_ins_clr
ctl_FSM/reg_id2ra_ins_cls
decode_pipe/input_id2ra_ctl_clr
decode_pipe/input_id2ra_ctl_cls
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/reg_id2ra_ctl_cls
ctl_FSM/reg_pc_prectl
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_1
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
mips_dvc/reg_irq_req_o
mips_dvc/always_6
mips_dvc/always_6/stmt_1
mips_dvc/always_5/if_1
decoder/always_1/block_1/case_1/block_4
decoder/always_1/block_1/case_1/block_4/stmt_5
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_6/block_1/case_1/block_8
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
ctl_FSM/always_6/block_1/case_1/block_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
pipelinedregs/input_ext_ctl_i
decoder/reg_ext_ctl
decoder/always_1/block_1/case_1/block_4/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_r32_i
pipelinedregs/input_pause
pipelinedregs/input_pc_gen_ctl_i
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/reg_pc_gen_ctl
decoder/always_1/block_1/case_1/block_4/stmt_4
ext/always_1/case_1/stmt_3
mips_core/inst_iRF_stage
r32_reg_clr_cls/always_1
rf_stage/inst_ins_reg
rf_stage/wire_BUS2085
rf_stage/wire_NET6609
r32_reg_clr_cls/always_1/if_1/if_1
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/input_clr
rf_stage/wire_NET6658
r32_reg_clr_cls/input_cls
pipelinedregs/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
rf_stage/wire_id2ra_ctl_cls_o
pipelinedregs/input_id2ra_ctl_cls
ctl_FSM/always_6/block_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1/case_1
rf_stage/wire_BUS1013
rf_stage/inst_MAIN_FSM
assert_rf_stage/input_BUS1013
pc_gen/input_pc_prectl
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1
ctl_FSM/always_4
ctl_FSM/reg_CurrState
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1/case_1
ctl_FSM/reg_NextState
rf_stage/inst_chk_rf_stage
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2
pc_gen_ctl_reg_clr_cls/input_cls
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_BUS117
ext/always_1/case_1
ext/always_1
pc_gen_ctl_reg_clr_cls/input_clr
assert_rf_stage/input_ext_o
pipelinedregs/inst_U4
pipelinedregs/wire_ext_ctl
rf_stage/inst_i_ext
rf_stage/wire_ext_o
pc_gen/reg_pc_next
pc_gen/always_1
pc_gen/always_1/if_1
assert_rf_stage/input_pc_next
rf_stage/wire_pc_next
rf_stage/inst_i_pc_gen
pc_gen/always_1/if_1/block_1
pc_gen/always_1/if_1/block_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
pc_gen/always_1/if_1/block_1/if_1/block_1
assert_rf_stage/input_pc_gen_ctl
pipelinedregs/inst_U8
pipelinedregs/wire_pc_gen_ctl_o
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
pc_gen_ctl_reg_clr_cls/always_1
pc_gen_ctl_reg_clr_cls/always_1/if_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
r32_reg_clr_cls/always_1/if_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U8/expr_1
ext/always_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
mips_dvc/always_5/if_1/block_2/if_1/cond
mips_dvc/always_5/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
