ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f4xx_hal_cortex.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.__NVIC_SetPriorityGrouping,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  25              	__NVIC_SetPriorityGrouping:
  26              	.LFB102:
  27              		.file 1 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h"
   1:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*
   8:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  *
  10:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  *
  12:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  *
  16:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  *
  18:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
  24:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  25:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  31:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 2


  32:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  34:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  36:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  40:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
  41:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  44:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  47:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  50:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
  53:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  54:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  55:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
  59:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
  62:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  63:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  65:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  71:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  73:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** */
  76:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
  88:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 3


  89:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 100:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 112:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 124:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 136:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 4


 146:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 148:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 160:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 162:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 164:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 165:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 167:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 169:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 171:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 173:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 176:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 180:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 187:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 192:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 197:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 202:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 5


 203:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 208:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 210:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 212:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** */
 216:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #else
 219:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 224:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 229:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 231:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 232:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 233:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 245:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** */
 248:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 249:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 250:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 255:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 256:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 257:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 259:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 6


 260:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 261:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
 263:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 275:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 279:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 282:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 285:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 288:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 291:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 294:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 295:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 296:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 298:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 300:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
 302:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 308:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 312:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 313:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 314:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 316:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 7


 317:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 318:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
 320:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 336:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 340:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 343:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 346:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 349:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 352:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 355:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 358:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 361:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 364:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 367:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 368:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 369:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 371:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 373:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 8


 374:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
 375:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 383:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 387:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 390:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 393:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 395:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 396:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 397:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 402:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 403:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 404:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 406:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 408:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 423:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 427:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 429:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 430:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 9


 431:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 436:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 437:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 438:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 440:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 442:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 465:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 469:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 472:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 475:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 478:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 481:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 485:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 10


 488:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 491:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 494:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 497:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 500:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 503:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 506:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 509:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 512:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 516:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 520:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 523:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 526:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 529:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 532:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 535:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 538:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 542:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 11


 545:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 548:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 552:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 555:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 558:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 561:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 564:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 567:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 571:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 574:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 577:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 580:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 583:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 586:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 589:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 592:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 595:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 598:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 601:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 12


 602:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 604:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 607:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 610:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 614:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 617:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 620:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 624:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 627:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 630:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 633:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 636:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 639:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 643:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 646:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 649:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 652:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 655:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 658:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 13


 659:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 661:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 665:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 668:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 671:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 674:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 677:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 680:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 684:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 687:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 690:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 694:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 697:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 700:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 703:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 706:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 708:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 709:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 710:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 715:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 14


 716:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 717:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 719:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 721:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 726:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 730:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 734:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 737:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 740:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 743:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 746:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 748:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 749:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 750:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 755:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 756:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 757:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 759:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 761:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 767:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 771:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 15


 773:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 774:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 777:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 780:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 784:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 788:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 792:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 795:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 798:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 800:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 801:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 802:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 807:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 808:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 809:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 811:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 813:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
 815:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 16


 830:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 847:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 851:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 855:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 858:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 861:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 864:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 867:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 870:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 873:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 876:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 879:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 883:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 17


 887:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 891:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 895:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 898:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 901:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 903:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 904:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 905:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 910:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 911:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
 912:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
 914:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 916:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 941:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 18


 944:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 945:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 948:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 951:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 954:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 957:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 960:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 963:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 966:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 969:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 972:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 975:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 978:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 981:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 984:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 987:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 990:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 993:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
 996:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1000:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 19


1001:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1004:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1008:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1012:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1016:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1020:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1024:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1027:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1030:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1033:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1036:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1039:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1042:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1045:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1048:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1050:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1051:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1052:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1057:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 20


1058:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1059:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1061:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
1063:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1089:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1093:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1097:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1101:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1104:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1107:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1110:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1114:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 21


1115:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1117:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1121:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1125:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1128:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1131:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1134:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1137:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1140:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1143:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1147:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1150:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1154:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1157:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1160:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1163:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1166:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1169:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 22


1172:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1176:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1179:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1183:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1187:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1190:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1193:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1196:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1199:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1202:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1206:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1209:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1211:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1212:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1214:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1219:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1220:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1221:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1223:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
1225:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 23


1229:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1238:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1240:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1244:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1247:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1250:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1254:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1257:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1260:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1264:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1268:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1271:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1274:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1278:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1281:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1284:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 24


1286:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1287:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1290:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1293:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1296:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1299:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1302:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1305:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1308:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1309:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1310:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1315:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1316:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1317:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1319:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
1321:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1329:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1333:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1336:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1339:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1342:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 25


1343:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1345:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1348:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1351:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1354:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1357:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1361:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1365:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1368:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1371:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1374:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1378:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1381:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1384:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1387:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1390:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1393:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1396:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1399:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 26


1400:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1403:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1406:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1409:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1412:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1414:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1415:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1416:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1421:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1422:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1423:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1425:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
1427:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1433:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1437:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1440:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1443:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1446:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1449:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1452:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1455:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 27


1457:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1458:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1461:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1464:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1467:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1470:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1474:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1477:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1481:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1484:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1487:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1490:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1493:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1496:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1499:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1502:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1505:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1508:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1511:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 28


1514:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1517:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1519:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1520:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1521:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1526:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1527:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1528:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** */
1533:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1535:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1536:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** */
1541:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1543:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1545:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1546:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1547:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1552:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1553:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1563:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 29


1571:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1572:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1577:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1580:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1582:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1583:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1584:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1593:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** */
1595:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1596:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1597:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1598:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1600:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1605:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1606:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #else
1612:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1626:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 30


1628:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #else
1632:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1636:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1638:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1639:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1647:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1648:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1649:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1657:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
  28              		.loc 1 1658 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
1659:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  44              		.loc 1 1660 0
  45 0008 7B68     		ldr	r3, [r7, #4]
  46 000a 03F00703 		and	r3, r3, #7
  47 000e FB60     		str	r3, [r7, #12]
1661:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1662:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  48              		.loc 1 1662 0
  49 0010 0C4B     		ldr	r3, .L2
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 31


  50 0012 DB68     		ldr	r3, [r3, #12]
  51 0014 BB60     		str	r3, [r7, #8]
1663:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  52              		.loc 1 1663 0
  53 0016 BA68     		ldr	r2, [r7, #8]
  54 0018 4FF6FF03 		movw	r3, #63743
  55 001c 1340     		ands	r3, r3, r2
  56 001e BB60     		str	r3, [r7, #8]
1664:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  57              		.loc 1 1666 0
  58 0020 FB68     		ldr	r3, [r7, #12]
  59 0022 1A02     		lsls	r2, r3, #8
1665:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  60              		.loc 1 1665 0
  61 0024 BB68     		ldr	r3, [r7, #8]
  62 0026 1343     		orrs	r3, r3, r2
1664:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  63              		.loc 1 1664 0
  64 0028 43F0BF63 		orr	r3, r3, #100139008
  65 002c 43F40033 		orr	r3, r3, #131072
  66 0030 BB60     		str	r3, [r7, #8]
1667:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  67              		.loc 1 1667 0
  68 0032 044A     		ldr	r2, .L2
  69 0034 BB68     		ldr	r3, [r7, #8]
  70 0036 D360     		str	r3, [r2, #12]
1668:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
  71              		.loc 1 1668 0
  72 0038 1437     		adds	r7, r7, #20
  73              	.LCFI3:
  74              		.cfi_def_cfa_offset 4
  75 003a BD46     		mov	sp, r7
  76              	.LCFI4:
  77              		.cfi_def_cfa_register 13
  78              		@ sp needed
  79 003c 5DF8047B 		ldr	r7, [sp], #4
  80              	.LCFI5:
  81              		.cfi_restore 7
  82              		.cfi_def_cfa_offset 0
  83 0040 7047     		bx	lr
  84              	.L3:
  85 0042 00BF     		.align	2
  86              	.L2:
  87 0044 00ED00E0 		.word	-536810240
  88              		.cfi_endproc
  89              	.LFE102:
  91              		.section	.text.__NVIC_GetPriorityGrouping,"ax",%progbits
  92              		.align	2
  93              		.thumb
  94              		.thumb_func
  96              	__NVIC_GetPriorityGrouping:
  97              	.LFB103:
1669:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1670:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1671:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 32


1672:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1676:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
  98              		.loc 1 1677 0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 1, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 103 0000 80B4     		push	{r7}
 104              	.LCFI6:
 105              		.cfi_def_cfa_offset 4
 106              		.cfi_offset 7, -4
 107 0002 00AF     		add	r7, sp, #0
 108              	.LCFI7:
 109              		.cfi_def_cfa_register 7
1678:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 110              		.loc 1 1678 0
 111 0004 044B     		ldr	r3, .L6
 112 0006 DB68     		ldr	r3, [r3, #12]
 113 0008 03F4E063 		and	r3, r3, #1792
 114 000c 1B0A     		lsrs	r3, r3, #8
1679:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 115              		.loc 1 1679 0
 116 000e 1846     		mov	r0, r3
 117 0010 BD46     		mov	sp, r7
 118              	.LCFI8:
 119              		.cfi_def_cfa_register 13
 120              		@ sp needed
 121 0012 5DF8047B 		ldr	r7, [sp], #4
 122              	.LCFI9:
 123              		.cfi_restore 7
 124              		.cfi_def_cfa_offset 0
 125 0016 7047     		bx	lr
 126              	.L7:
 127              		.align	2
 128              	.L6:
 129 0018 00ED00E0 		.word	-536810240
 130              		.cfi_endproc
 131              	.LFE103:
 133              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
 134              		.align	2
 135              		.thumb
 136              		.thumb_func
 138              	__NVIC_EnableIRQ:
 139              	.LFB104:
1680:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1681:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1682:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1683:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1688:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 33


1689:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 140              		.loc 1 1689 0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 8
 143              		@ frame_needed = 1, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 145 0000 80B4     		push	{r7}
 146              	.LCFI10:
 147              		.cfi_def_cfa_offset 4
 148              		.cfi_offset 7, -4
 149 0002 83B0     		sub	sp, sp, #12
 150              	.LCFI11:
 151              		.cfi_def_cfa_offset 16
 152 0004 00AF     		add	r7, sp, #0
 153              	.LCFI12:
 154              		.cfi_def_cfa_register 7
 155 0006 0346     		mov	r3, r0
 156 0008 FB71     		strb	r3, [r7, #7]
1690:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 157              		.loc 1 1690 0
 158 000a 97F90730 		ldrsb	r3, [r7, #7]
 159 000e 002B     		cmp	r3, #0
 160 0010 0BDB     		blt	.L8
1691:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1692:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 161              		.loc 1 1692 0
 162 0012 0849     		ldr	r1, .L10
 163 0014 97F90730 		ldrsb	r3, [r7, #7]
 164 0018 5B09     		lsrs	r3, r3, #5
 165 001a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 166 001c 02F01F02 		and	r2, r2, #31
 167 0020 0120     		movs	r0, #1
 168 0022 00FA02F2 		lsl	r2, r0, r2
 169 0026 41F82320 		str	r2, [r1, r3, lsl #2]
 170              	.L8:
1693:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1694:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 171              		.loc 1 1694 0
 172 002a 0C37     		adds	r7, r7, #12
 173              	.LCFI13:
 174              		.cfi_def_cfa_offset 4
 175 002c BD46     		mov	sp, r7
 176              	.LCFI14:
 177              		.cfi_def_cfa_register 13
 178              		@ sp needed
 179 002e 5DF8047B 		ldr	r7, [sp], #4
 180              	.LCFI15:
 181              		.cfi_restore 7
 182              		.cfi_def_cfa_offset 0
 183 0032 7047     		bx	lr
 184              	.L11:
 185              		.align	2
 186              	.L10:
 187 0034 00E100E0 		.word	-536813312
 188              		.cfi_endproc
 189              	.LFE104:
 191              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 34


 192              		.align	2
 193              		.thumb
 194              		.thumb_func
 196              	__NVIC_DisableIRQ:
 197              	.LFB106:
1695:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1696:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1697:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1698:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1705:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
1707:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1709:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1711:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   else
1712:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1713:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1715:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
1716:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1717:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1718:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1719:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1724:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 198              		.loc 1 1725 0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 8
 201              		@ frame_needed = 1, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203 0000 80B4     		push	{r7}
 204              	.LCFI16:
 205              		.cfi_def_cfa_offset 4
 206              		.cfi_offset 7, -4
 207 0002 83B0     		sub	sp, sp, #12
 208              	.LCFI17:
 209              		.cfi_def_cfa_offset 16
 210 0004 00AF     		add	r7, sp, #0
 211              	.LCFI18:
 212              		.cfi_def_cfa_register 7
 213 0006 0346     		mov	r3, r0
 214 0008 FB71     		strb	r3, [r7, #7]
1726:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 215              		.loc 1 1726 0
 216 000a 97F90730 		ldrsb	r3, [r7, #7]
 217 000e 002B     		cmp	r3, #0
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 35


 218 0010 10DB     		blt	.L12
1727:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1728:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 219              		.loc 1 1728 0
 220 0012 0B49     		ldr	r1, .L14
 221 0014 97F90730 		ldrsb	r3, [r7, #7]
 222 0018 5B09     		lsrs	r3, r3, #5
 223 001a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 224 001c 02F01F02 		and	r2, r2, #31
 225 0020 0120     		movs	r0, #1
 226 0022 00FA02F2 		lsl	r2, r0, r2
 227 0026 2033     		adds	r3, r3, #32
 228 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 229              	.LBB16:
 230              	.LBB17:
 231              		.file 2 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 36


  42:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 37


  99:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 38


 156:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 39


 213:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 40


 270:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 41


 327:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 42


 384:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 43


 441:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 44


 498:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 45


 555:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 46


 612:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 47


 669:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 48


 726:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 49


 783:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 50


 840:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 232              		.loc 2 879 0
 233              	@ 879 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 234 002c BFF34F8F 		dsb 0xF
 235              	@ 0 "" 2
 236              		.thumb
 237              	.LBE17:
 238              	.LBE16:
 239              	.LBB18:
 240              	.LBB19:
 868:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241              		.loc 2 868 0
 242              	@ 868 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 243 0030 BFF36F8F 		isb 0xF
 244              	@ 0 "" 2
 245              		.thumb
 246              	.L12:
 247              	.LBE19:
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 51


 248              	.LBE18:
1729:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1732:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 249              		.loc 1 1732 0
 250 0034 0C37     		adds	r7, r7, #12
 251              	.LCFI19:
 252              		.cfi_def_cfa_offset 4
 253 0036 BD46     		mov	sp, r7
 254              	.LCFI20:
 255              		.cfi_def_cfa_register 13
 256              		@ sp needed
 257 0038 5DF8047B 		ldr	r7, [sp], #4
 258              	.LCFI21:
 259              		.cfi_restore 7
 260              		.cfi_def_cfa_offset 0
 261 003c 7047     		bx	lr
 262              	.L15:
 263 003e 00BF     		.align	2
 264              	.L14:
 265 0040 00E100E0 		.word	-536813312
 266              		.cfi_endproc
 267              	.LFE106:
 269              		.section	.text.__NVIC_GetPendingIRQ,"ax",%progbits
 270              		.align	2
 271              		.thumb
 272              		.thumb_func
 274              	__NVIC_GetPendingIRQ:
 275              	.LFB107:
1733:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1734:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1735:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1736:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1743:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 276              		.loc 1 1744 0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 8
 279              		@ frame_needed = 1, uses_anonymous_args = 0
 280              		@ link register save eliminated.
 281 0000 80B4     		push	{r7}
 282              	.LCFI22:
 283              		.cfi_def_cfa_offset 4
 284              		.cfi_offset 7, -4
 285 0002 83B0     		sub	sp, sp, #12
 286              	.LCFI23:
 287              		.cfi_def_cfa_offset 16
 288 0004 00AF     		add	r7, sp, #0
 289              	.LCFI24:
 290              		.cfi_def_cfa_register 7
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 52


 291 0006 0346     		mov	r3, r0
 292 0008 FB71     		strb	r3, [r7, #7]
1745:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 293              		.loc 1 1745 0
 294 000a 97F90730 		ldrsb	r3, [r7, #7]
 295 000e 002B     		cmp	r3, #0
 296 0010 0EDB     		blt	.L17
1746:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1747:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
 297              		.loc 1 1747 0
 298 0012 0B4A     		ldr	r2, .L19
 299 0014 97F90730 		ldrsb	r3, [r7, #7]
 300 0018 5B09     		lsrs	r3, r3, #5
 301 001a 4033     		adds	r3, r3, #64
 302 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 303 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 304 0022 03F01F03 		and	r3, r3, #31
 305 0026 22FA03F3 		lsr	r3, r2, r3
 306 002a 03F00103 		and	r3, r3, #1
 307 002e 00E0     		b	.L18
 308              	.L17:
1748:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1749:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   else
1750:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1751:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
 309              		.loc 1 1751 0
 310 0030 0023     		movs	r3, #0
 311              	.L18:
1752:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1753:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 312              		.loc 1 1753 0
 313 0032 1846     		mov	r0, r3
 314 0034 0C37     		adds	r7, r7, #12
 315              	.LCFI25:
 316              		.cfi_def_cfa_offset 4
 317 0036 BD46     		mov	sp, r7
 318              	.LCFI26:
 319              		.cfi_def_cfa_register 13
 320              		@ sp needed
 321 0038 5DF8047B 		ldr	r7, [sp], #4
 322              	.LCFI27:
 323              		.cfi_restore 7
 324              		.cfi_def_cfa_offset 0
 325 003c 7047     		bx	lr
 326              	.L20:
 327 003e 00BF     		.align	2
 328              	.L19:
 329 0040 00E100E0 		.word	-536813312
 330              		.cfi_endproc
 331              	.LFE107:
 333              		.section	.text.__NVIC_SetPendingIRQ,"ax",%progbits
 334              		.align	2
 335              		.thumb
 336              		.thumb_func
 338              	__NVIC_SetPendingIRQ:
 339              	.LFB108:
1754:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 53


1755:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1756:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1757:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1762:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 340              		.loc 1 1763 0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 8
 343              		@ frame_needed = 1, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 345 0000 80B4     		push	{r7}
 346              	.LCFI28:
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 7, -4
 349 0002 83B0     		sub	sp, sp, #12
 350              	.LCFI29:
 351              		.cfi_def_cfa_offset 16
 352 0004 00AF     		add	r7, sp, #0
 353              	.LCFI30:
 354              		.cfi_def_cfa_register 7
 355 0006 0346     		mov	r3, r0
 356 0008 FB71     		strb	r3, [r7, #7]
1764:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 357              		.loc 1 1764 0
 358 000a 97F90730 		ldrsb	r3, [r7, #7]
 359 000e 002B     		cmp	r3, #0
 360 0010 0CDB     		blt	.L21
1765:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1766:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 361              		.loc 1 1766 0
 362 0012 0949     		ldr	r1, .L23
 363 0014 97F90730 		ldrsb	r3, [r7, #7]
 364 0018 5B09     		lsrs	r3, r3, #5
 365 001a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 366 001c 02F01F02 		and	r2, r2, #31
 367 0020 0120     		movs	r0, #1
 368 0022 00FA02F2 		lsl	r2, r0, r2
 369 0026 4033     		adds	r3, r3, #64
 370 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 371              	.L21:
1767:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1768:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 372              		.loc 1 1768 0
 373 002c 0C37     		adds	r7, r7, #12
 374              	.LCFI31:
 375              		.cfi_def_cfa_offset 4
 376 002e BD46     		mov	sp, r7
 377              	.LCFI32:
 378              		.cfi_def_cfa_register 13
 379              		@ sp needed
 380 0030 5DF8047B 		ldr	r7, [sp], #4
 381              	.LCFI33:
 382              		.cfi_restore 7
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 54


 383              		.cfi_def_cfa_offset 0
 384 0034 7047     		bx	lr
 385              	.L24:
 386 0036 00BF     		.align	2
 387              	.L23:
 388 0038 00E100E0 		.word	-536813312
 389              		.cfi_endproc
 390              	.LFE108:
 392              		.section	.text.__NVIC_ClearPendingIRQ,"ax",%progbits
 393              		.align	2
 394              		.thumb
 395              		.thumb_func
 397              	__NVIC_ClearPendingIRQ:
 398              	.LFB109:
1769:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1770:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1771:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1772:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1777:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 399              		.loc 1 1778 0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 8
 402              		@ frame_needed = 1, uses_anonymous_args = 0
 403              		@ link register save eliminated.
 404 0000 80B4     		push	{r7}
 405              	.LCFI34:
 406              		.cfi_def_cfa_offset 4
 407              		.cfi_offset 7, -4
 408 0002 83B0     		sub	sp, sp, #12
 409              	.LCFI35:
 410              		.cfi_def_cfa_offset 16
 411 0004 00AF     		add	r7, sp, #0
 412              	.LCFI36:
 413              		.cfi_def_cfa_register 7
 414 0006 0346     		mov	r3, r0
 415 0008 FB71     		strb	r3, [r7, #7]
1779:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 416              		.loc 1 1779 0
 417 000a 97F90730 		ldrsb	r3, [r7, #7]
 418 000e 002B     		cmp	r3, #0
 419 0010 0CDB     		blt	.L25
1780:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1781:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 420              		.loc 1 1781 0
 421 0012 0949     		ldr	r1, .L27
 422 0014 97F90730 		ldrsb	r3, [r7, #7]
 423 0018 5B09     		lsrs	r3, r3, #5
 424 001a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 425 001c 02F01F02 		and	r2, r2, #31
 426 0020 0120     		movs	r0, #1
 427 0022 00FA02F2 		lsl	r2, r0, r2
 428 0026 6033     		adds	r3, r3, #96
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 55


 429 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 430              	.L25:
1782:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1783:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 431              		.loc 1 1783 0
 432 002c 0C37     		adds	r7, r7, #12
 433              	.LCFI37:
 434              		.cfi_def_cfa_offset 4
 435 002e BD46     		mov	sp, r7
 436              	.LCFI38:
 437              		.cfi_def_cfa_register 13
 438              		@ sp needed
 439 0030 5DF8047B 		ldr	r7, [sp], #4
 440              	.LCFI39:
 441              		.cfi_restore 7
 442              		.cfi_def_cfa_offset 0
 443 0034 7047     		bx	lr
 444              	.L28:
 445 0036 00BF     		.align	2
 446              	.L27:
 447 0038 00E100E0 		.word	-536813312
 448              		.cfi_endproc
 449              	.LFE109:
 451              		.section	.text.__NVIC_GetActive,"ax",%progbits
 452              		.align	2
 453              		.thumb
 454              		.thumb_func
 456              	__NVIC_GetActive:
 457              	.LFB110:
1784:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1785:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1786:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1787:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1794:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 458              		.loc 1 1795 0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 8
 461              		@ frame_needed = 1, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 463 0000 80B4     		push	{r7}
 464              	.LCFI40:
 465              		.cfi_def_cfa_offset 4
 466              		.cfi_offset 7, -4
 467 0002 83B0     		sub	sp, sp, #12
 468              	.LCFI41:
 469              		.cfi_def_cfa_offset 16
 470 0004 00AF     		add	r7, sp, #0
 471              	.LCFI42:
 472              		.cfi_def_cfa_register 7
 473 0006 0346     		mov	r3, r0
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 56


 474 0008 FB71     		strb	r3, [r7, #7]
1796:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 475              		.loc 1 1796 0
 476 000a 97F90730 		ldrsb	r3, [r7, #7]
 477 000e 002B     		cmp	r3, #0
 478 0010 0EDB     		blt	.L30
1797:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1798:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
 479              		.loc 1 1798 0
 480 0012 0B4A     		ldr	r2, .L32
 481 0014 97F90730 		ldrsb	r3, [r7, #7]
 482 0018 5B09     		lsrs	r3, r3, #5
 483 001a 8033     		adds	r3, r3, #128
 484 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 485 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 486 0022 03F01F03 		and	r3, r3, #31
 487 0026 22FA03F3 		lsr	r3, r2, r3
 488 002a 03F00103 		and	r3, r3, #1
 489 002e 00E0     		b	.L31
 490              	.L30:
1799:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1800:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   else
1801:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1802:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
 491              		.loc 1 1802 0
 492 0030 0023     		movs	r3, #0
 493              	.L31:
1803:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1804:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 494              		.loc 1 1804 0
 495 0032 1846     		mov	r0, r3
 496 0034 0C37     		adds	r7, r7, #12
 497              	.LCFI43:
 498              		.cfi_def_cfa_offset 4
 499 0036 BD46     		mov	sp, r7
 500              	.LCFI44:
 501              		.cfi_def_cfa_register 13
 502              		@ sp needed
 503 0038 5DF8047B 		ldr	r7, [sp], #4
 504              	.LCFI45:
 505              		.cfi_restore 7
 506              		.cfi_def_cfa_offset 0
 507 003c 7047     		bx	lr
 508              	.L33:
 509 003e 00BF     		.align	2
 510              	.L32:
 511 0040 00E100E0 		.word	-536813312
 512              		.cfi_endproc
 513              	.LFE110:
 515              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 516              		.align	2
 517              		.thumb
 518              		.thumb_func
 520              	__NVIC_SetPriority:
 521              	.LFB111:
1805:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1806:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 57


1807:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1808:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1816:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 522              		.loc 1 1817 0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 8
 525              		@ frame_needed = 1, uses_anonymous_args = 0
 526              		@ link register save eliminated.
 527 0000 80B4     		push	{r7}
 528              	.LCFI46:
 529              		.cfi_def_cfa_offset 4
 530              		.cfi_offset 7, -4
 531 0002 83B0     		sub	sp, sp, #12
 532              	.LCFI47:
 533              		.cfi_def_cfa_offset 16
 534 0004 00AF     		add	r7, sp, #0
 535              	.LCFI48:
 536              		.cfi_def_cfa_register 7
 537 0006 0346     		mov	r3, r0
 538 0008 3960     		str	r1, [r7]
 539 000a FB71     		strb	r3, [r7, #7]
1818:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 540              		.loc 1 1818 0
 541 000c 97F90730 		ldrsb	r3, [r7, #7]
 542 0010 002B     		cmp	r3, #0
 543 0012 0ADB     		blt	.L35
1819:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1820:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 544              		.loc 1 1820 0
 545 0014 0D49     		ldr	r1, .L37
 546 0016 97F90730 		ldrsb	r3, [r7, #7]
 547 001a 3A68     		ldr	r2, [r7]
 548 001c D2B2     		uxtb	r2, r2
 549 001e 1201     		lsls	r2, r2, #4
 550 0020 D2B2     		uxtb	r2, r2
 551 0022 0B44     		add	r3, r3, r1
 552 0024 83F80023 		strb	r2, [r3, #768]
 553 0028 0AE0     		b	.L34
 554              	.L35:
1821:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1822:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   else
1823:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1824:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 555              		.loc 1 1824 0
 556 002a 0949     		ldr	r1, .L37+4
 557 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 558 002e 03F00F03 		and	r3, r3, #15
 559 0032 043B     		subs	r3, r3, #4
 560 0034 3A68     		ldr	r2, [r7]
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 58


 561 0036 D2B2     		uxtb	r2, r2
 562 0038 1201     		lsls	r2, r2, #4
 563 003a D2B2     		uxtb	r2, r2
 564 003c 0B44     		add	r3, r3, r1
 565 003e 1A76     		strb	r2, [r3, #24]
 566              	.L34:
1825:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1826:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 567              		.loc 1 1826 0
 568 0040 0C37     		adds	r7, r7, #12
 569              	.LCFI49:
 570              		.cfi_def_cfa_offset 4
 571 0042 BD46     		mov	sp, r7
 572              	.LCFI50:
 573              		.cfi_def_cfa_register 13
 574              		@ sp needed
 575 0044 5DF8047B 		ldr	r7, [sp], #4
 576              	.LCFI51:
 577              		.cfi_restore 7
 578              		.cfi_def_cfa_offset 0
 579 0048 7047     		bx	lr
 580              	.L38:
 581 004a 00BF     		.align	2
 582              	.L37:
 583 004c 00E100E0 		.word	-536813312
 584 0050 00ED00E0 		.word	-536810240
 585              		.cfi_endproc
 586              	.LFE111:
 588              		.section	.text.__NVIC_GetPriority,"ax",%progbits
 589              		.align	2
 590              		.thumb
 591              		.thumb_func
 593              	__NVIC_GetPriority:
 594              	.LFB112:
1827:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1828:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1829:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1830:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1838:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 595              		.loc 1 1839 0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 8
 598              		@ frame_needed = 1, uses_anonymous_args = 0
 599              		@ link register save eliminated.
 600 0000 80B4     		push	{r7}
 601              	.LCFI52:
 602              		.cfi_def_cfa_offset 4
 603              		.cfi_offset 7, -4
 604 0002 83B0     		sub	sp, sp, #12
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 59


 605              	.LCFI53:
 606              		.cfi_def_cfa_offset 16
 607 0004 00AF     		add	r7, sp, #0
 608              	.LCFI54:
 609              		.cfi_def_cfa_register 7
 610 0006 0346     		mov	r3, r0
 611 0008 FB71     		strb	r3, [r7, #7]
1840:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1841:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 612              		.loc 1 1841 0
 613 000a 97F90730 		ldrsb	r3, [r7, #7]
 614 000e 002B     		cmp	r3, #0
 615 0010 09DB     		blt	.L40
1842:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1843:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 616              		.loc 1 1843 0
 617 0012 0D4A     		ldr	r2, .L42
 618 0014 97F90730 		ldrsb	r3, [r7, #7]
 619 0018 1344     		add	r3, r3, r2
 620 001a 93F80033 		ldrb	r3, [r3, #768]
 621 001e DBB2     		uxtb	r3, r3
 622 0020 1B09     		lsrs	r3, r3, #4
 623 0022 DBB2     		uxtb	r3, r3
 624 0024 09E0     		b	.L41
 625              	.L40:
1844:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1845:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   else
1846:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1847:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 626              		.loc 1 1847 0
 627 0026 094A     		ldr	r2, .L42+4
 628 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 629 002a 03F00F03 		and	r3, r3, #15
 630 002e 043B     		subs	r3, r3, #4
 631 0030 1344     		add	r3, r3, r2
 632 0032 1B7E     		ldrb	r3, [r3, #24]
 633 0034 DBB2     		uxtb	r3, r3
 634 0036 1B09     		lsrs	r3, r3, #4
 635 0038 DBB2     		uxtb	r3, r3
 636              	.L41:
1848:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1849:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 637              		.loc 1 1849 0
 638 003a 1846     		mov	r0, r3
 639 003c 0C37     		adds	r7, r7, #12
 640              	.LCFI55:
 641              		.cfi_def_cfa_offset 4
 642 003e BD46     		mov	sp, r7
 643              	.LCFI56:
 644              		.cfi_def_cfa_register 13
 645              		@ sp needed
 646 0040 5DF8047B 		ldr	r7, [sp], #4
 647              	.LCFI57:
 648              		.cfi_restore 7
 649              		.cfi_def_cfa_offset 0
 650 0044 7047     		bx	lr
 651              	.L43:
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 60


 652 0046 00BF     		.align	2
 653              	.L42:
 654 0048 00E100E0 		.word	-536813312
 655 004c 00ED00E0 		.word	-536810240
 656              		.cfi_endproc
 657              	.LFE112:
 659              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 660              		.align	2
 661              		.thumb
 662              		.thumb_func
 664              	NVIC_EncodePriority:
 665              	.LFB113:
1850:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1851:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1852:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1853:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1863:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 666              		.loc 1 1864 0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 32
 669              		@ frame_needed = 1, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 671 0000 80B4     		push	{r7}
 672              	.LCFI58:
 673              		.cfi_def_cfa_offset 4
 674              		.cfi_offset 7, -4
 675 0002 89B0     		sub	sp, sp, #36
 676              	.LCFI59:
 677              		.cfi_def_cfa_offset 40
 678 0004 00AF     		add	r7, sp, #0
 679              	.LCFI60:
 680              		.cfi_def_cfa_register 7
 681 0006 F860     		str	r0, [r7, #12]
 682 0008 B960     		str	r1, [r7, #8]
 683 000a 7A60     		str	r2, [r7, #4]
1865:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 684              		.loc 1 1865 0
 685 000c FB68     		ldr	r3, [r7, #12]
 686 000e 03F00703 		and	r3, r3, #7
 687 0012 FB61     		str	r3, [r7, #28]
1866:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1869:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 688              		.loc 1 1869 0
 689 0014 FB69     		ldr	r3, [r7, #28]
 690 0016 C3F10703 		rsb	r3, r3, #7
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 61


 691 001a 042B     		cmp	r3, #4
 692 001c 28BF     		it	cs
 693 001e 0423     		movcs	r3, #4
 694 0020 BB61     		str	r3, [r7, #24]
1870:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 695              		.loc 1 1870 0
 696 0022 FB69     		ldr	r3, [r7, #28]
 697 0024 0433     		adds	r3, r3, #4
 698 0026 062B     		cmp	r3, #6
 699 0028 02D9     		bls	.L45
 700              		.loc 1 1870 0 is_stmt 0 discriminator 1
 701 002a FB69     		ldr	r3, [r7, #28]
 702 002c 033B     		subs	r3, r3, #3
 703 002e 00E0     		b	.L46
 704              	.L45:
 705              		.loc 1 1870 0 discriminator 2
 706 0030 0023     		movs	r3, #0
 707              	.L46:
 708              		.loc 1 1870 0 discriminator 4
 709 0032 7B61     		str	r3, [r7, #20]
1871:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1872:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 710              		.loc 1 1873 0 is_stmt 1 discriminator 4
 711 0034 BB69     		ldr	r3, [r7, #24]
 712 0036 0122     		movs	r2, #1
 713 0038 02FA03F3 		lsl	r3, r2, r3
 714 003c 5A1E     		subs	r2, r3, #1
 715 003e BB68     		ldr	r3, [r7, #8]
 716 0040 1A40     		ands	r2, r2, r3
 717 0042 7B69     		ldr	r3, [r7, #20]
 718 0044 9A40     		lsls	r2, r2, r3
1874:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 719              		.loc 1 1874 0 discriminator 4
 720 0046 7B69     		ldr	r3, [r7, #20]
 721 0048 0121     		movs	r1, #1
 722 004a 01FA03F3 		lsl	r3, r1, r3
 723 004e 591E     		subs	r1, r3, #1
 724 0050 7B68     		ldr	r3, [r7, #4]
 725 0052 0B40     		ands	r3, r3, r1
1872:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 726              		.loc 1 1872 0 discriminator 4
 727 0054 1343     		orrs	r3, r3, r2
1875:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****          );
1876:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 728              		.loc 1 1876 0 discriminator 4
 729 0056 1846     		mov	r0, r3
 730 0058 2437     		adds	r7, r7, #36
 731              	.LCFI61:
 732              		.cfi_def_cfa_offset 4
 733 005a BD46     		mov	sp, r7
 734              	.LCFI62:
 735              		.cfi_def_cfa_register 13
 736              		@ sp needed
 737 005c 5DF8047B 		ldr	r7, [sp], #4
 738              	.LCFI63:
 739              		.cfi_restore 7
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 62


 740              		.cfi_def_cfa_offset 0
 741 0060 7047     		bx	lr
 742              		.cfi_endproc
 743              	.LFE113:
 745 0062 00BF     		.section	.text.NVIC_DecodePriority,"ax",%progbits
 746              		.align	2
 747              		.thumb
 748              		.thumb_func
 750              	NVIC_DecodePriority:
 751              	.LFB114:
1877:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1878:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1879:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1880:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1890:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 752              		.loc 1 1891 0
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 32
 755              		@ frame_needed = 1, uses_anonymous_args = 0
 756              		@ link register save eliminated.
 757 0000 80B4     		push	{r7}
 758              	.LCFI64:
 759              		.cfi_def_cfa_offset 4
 760              		.cfi_offset 7, -4
 761 0002 89B0     		sub	sp, sp, #36
 762              	.LCFI65:
 763              		.cfi_def_cfa_offset 40
 764 0004 00AF     		add	r7, sp, #0
 765              	.LCFI66:
 766              		.cfi_def_cfa_register 7
 767 0006 F860     		str	r0, [r7, #12]
 768 0008 B960     		str	r1, [r7, #8]
 769 000a 7A60     		str	r2, [r7, #4]
 770 000c 3B60     		str	r3, [r7]
1892:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 771              		.loc 1 1892 0
 772 000e BB68     		ldr	r3, [r7, #8]
 773 0010 03F00703 		and	r3, r3, #7
 774 0014 FB61     		str	r3, [r7, #28]
1893:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1896:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 775              		.loc 1 1896 0
 776 0016 FB69     		ldr	r3, [r7, #28]
 777 0018 C3F10703 		rsb	r3, r3, #7
 778 001c 042B     		cmp	r3, #4
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 63


 779 001e 28BF     		it	cs
 780 0020 0423     		movcs	r3, #4
 781 0022 BB61     		str	r3, [r7, #24]
1897:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 782              		.loc 1 1897 0
 783 0024 FB69     		ldr	r3, [r7, #28]
 784 0026 0433     		adds	r3, r3, #4
 785 0028 062B     		cmp	r3, #6
 786 002a 02D9     		bls	.L49
 787              		.loc 1 1897 0 is_stmt 0 discriminator 1
 788 002c FB69     		ldr	r3, [r7, #28]
 789 002e 033B     		subs	r3, r3, #3
 790 0030 00E0     		b	.L50
 791              	.L49:
 792              		.loc 1 1897 0 discriminator 2
 793 0032 0023     		movs	r3, #0
 794              	.L50:
 795              		.loc 1 1897 0 discriminator 4
 796 0034 7B61     		str	r3, [r7, #20]
1898:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1899:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 797              		.loc 1 1899 0 is_stmt 1 discriminator 4
 798 0036 7B69     		ldr	r3, [r7, #20]
 799 0038 FA68     		ldr	r2, [r7, #12]
 800 003a DA40     		lsrs	r2, r2, r3
 801 003c BB69     		ldr	r3, [r7, #24]
 802 003e 0121     		movs	r1, #1
 803 0040 01FA03F3 		lsl	r3, r1, r3
 804 0044 013B     		subs	r3, r3, #1
 805 0046 1A40     		ands	r2, r2, r3
 806 0048 7B68     		ldr	r3, [r7, #4]
 807 004a 1A60     		str	r2, [r3]
1900:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 808              		.loc 1 1900 0 discriminator 4
 809 004c 7B69     		ldr	r3, [r7, #20]
 810 004e 0122     		movs	r2, #1
 811 0050 02FA03F3 		lsl	r3, r2, r3
 812 0054 5A1E     		subs	r2, r3, #1
 813 0056 FB68     		ldr	r3, [r7, #12]
 814 0058 1A40     		ands	r2, r2, r3
 815 005a 3B68     		ldr	r3, [r7]
 816 005c 1A60     		str	r2, [r3]
1901:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 817              		.loc 1 1901 0 discriminator 4
 818 005e 2437     		adds	r7, r7, #36
 819              	.LCFI67:
 820              		.cfi_def_cfa_offset 4
 821 0060 BD46     		mov	sp, r7
 822              	.LCFI68:
 823              		.cfi_def_cfa_register 13
 824              		@ sp needed
 825 0062 5DF8047B 		ldr	r7, [sp], #4
 826              	.LCFI69:
 827              		.cfi_restore 7
 828              		.cfi_def_cfa_offset 0
 829 0066 7047     		bx	lr
 830              		.cfi_endproc
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 64


 831              	.LFE114:
 833              		.section	.text.__NVIC_SystemReset,"ax",%progbits
 834              		.align	2
 835              		.thumb
 836              		.thumb_func
 838              	__NVIC_SystemReset:
 839              	.LFB117:
1902:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1903:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1904:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1905:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1913:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
1915:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
1918:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1919:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1920:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1921:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1928:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
1930:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
1933:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1934:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1935:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1936:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1939:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 840              		.loc 1 1940 0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 0
 843              		@ frame_needed = 1, uses_anonymous_args = 0
 844              		@ link register save eliminated.
 845 0000 80B4     		push	{r7}
 846              	.LCFI70:
 847              		.cfi_def_cfa_offset 4
 848              		.cfi_offset 7, -4
 849 0002 00AF     		add	r7, sp, #0
 850              	.LCFI71:
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 65


 851              		.cfi_def_cfa_register 7
 852              	.LBB20:
 853              	.LBB21:
 854              		.loc 2 879 0
 855              	@ 879 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 856 0004 BFF34F8F 		dsb 0xF
 857              	@ 0 "" 2
 858              		.thumb
 859              	.LBE21:
 860              	.LBE20:
1941:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 861              		.loc 1 1943 0
 862 0008 0549     		ldr	r1, .L53
1944:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 863              		.loc 1 1944 0
 864 000a 054B     		ldr	r3, .L53
 865 000c DB68     		ldr	r3, [r3, #12]
 866 000e 03F4E062 		and	r2, r3, #1792
1943:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 867              		.loc 1 1943 0
 868 0012 044B     		ldr	r3, .L53+4
 869 0014 1343     		orrs	r3, r3, r2
 870 0016 CB60     		str	r3, [r1, #12]
 871              	.LBB22:
 872              	.LBB23:
 873              		.loc 2 879 0
 874              	@ 879 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 875 0018 BFF34F8F 		dsb 0xF
 876              	@ 0 "" 2
 877              		.thumb
 878              	.L52:
 879              	.LBE23:
 880              	.LBE22:
1945:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1948:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1950:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
 881              		.loc 1 1950 0 discriminator 1
 882              	@ 1950 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h" 1
 883 001c 00BF     		nop
 884              	@ 0 "" 2
1951:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
 885              		.loc 1 1951 0 discriminator 1
 886              		.thumb
 887 001e FDE7     		b	.L52
 888              	.L54:
 889              		.align	2
 890              	.L53:
 891 0020 00ED00E0 		.word	-536810240
 892 0024 0400FA05 		.word	100270084
 893              		.cfi_endproc
 894              	.LFE117:
 896              		.section	.text.SysTick_Config,"ax",%progbits
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 66


 897              		.align	2
 898              		.thumb
 899              		.thumb_func
 901              	SysTick_Config:
 902              	.LFB126:
1952:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
1953:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1954:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1956:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1958:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1960:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #include "mpu_armv7.h"
1961:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1962:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #endif
1963:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1964:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1965:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1967:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
1971:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1972:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1973:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
1974:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1975:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1976:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \returns
1977:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1978:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1979:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
1981:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
1983:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1984:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1985:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1988:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1990:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   else
1991:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
1992:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1993:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
1994:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
1995:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1996:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1997:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
1999:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
2000:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
2001:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
2003:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 67


2004:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
2006:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   @{
2007:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
2008:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
2009:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
2011:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** /**
2012:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
2013:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
2017:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
2018:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****  */
2022:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2023:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** {
 903              		.loc 1 2023 0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 8
 906              		@ frame_needed = 1, uses_anonymous_args = 0
 907 0000 80B5     		push	{r7, lr}
 908              	.LCFI72:
 909              		.cfi_def_cfa_offset 8
 910              		.cfi_offset 7, -8
 911              		.cfi_offset 14, -4
 912 0002 82B0     		sub	sp, sp, #8
 913              	.LCFI73:
 914              		.cfi_def_cfa_offset 16
 915 0004 00AF     		add	r7, sp, #0
 916              	.LCFI74:
 917              		.cfi_def_cfa_register 7
 918 0006 7860     		str	r0, [r7, #4]
2024:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 919              		.loc 1 2024 0
 920 0008 7B68     		ldr	r3, [r7, #4]
 921 000a 013B     		subs	r3, r3, #1
 922 000c B3F1807F 		cmp	r3, #16777216
 923 0010 01D3     		bcc	.L56
2025:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   {
2026:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 924              		.loc 1 2026 0
 925 0012 0123     		movs	r3, #1
 926 0014 0FE0     		b	.L57
 927              	.L56:
2027:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   }
2028:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** 
2029:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 928              		.loc 1 2029 0
 929 0016 0A4A     		ldr	r2, .L58
 930 0018 7B68     		ldr	r3, [r7, #4]
 931 001a 013B     		subs	r3, r3, #1
 932 001c 5360     		str	r3, [r2, #4]
2030:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 68


 933              		.loc 1 2030 0
 934 001e 4FF0FF30 		mov	r0, #-1
 935 0022 0F21     		movs	r1, #15
 936 0024 FFF7FEFF 		bl	__NVIC_SetPriority
2031:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 937              		.loc 1 2031 0
 938 0028 054B     		ldr	r3, .L58
 939 002a 0022     		movs	r2, #0
 940 002c 9A60     		str	r2, [r3, #8]
2032:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 941              		.loc 1 2032 0
 942 002e 044B     		ldr	r3, .L58
 943 0030 0722     		movs	r2, #7
 944 0032 1A60     		str	r2, [r3]
2033:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 945              		.loc 1 2035 0
 946 0034 0023     		movs	r3, #0
 947              	.L57:
2036:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/core_cm4.h **** }
 948              		.loc 1 2036 0
 949 0036 1846     		mov	r0, r3
 950 0038 0837     		adds	r7, r7, #8
 951              	.LCFI75:
 952              		.cfi_def_cfa_offset 8
 953 003a BD46     		mov	sp, r7
 954              	.LCFI76:
 955              		.cfi_def_cfa_register 13
 956              		@ sp needed
 957 003c 80BD     		pop	{r7, pc}
 958              	.L59:
 959 003e 00BF     		.align	2
 960              	.L58:
 961 0040 10E000E0 		.word	-536813552
 962              		.cfi_endproc
 963              	.LFE126:
 965              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 966              		.align	2
 967              		.global	HAL_NVIC_SetPriorityGrouping
 968              		.thumb
 969              		.thumb_func
 971              	HAL_NVIC_SetPriorityGrouping:
 972              	.LFB130:
 973              		.file 3 "../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_
   1:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
   2:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
   3:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @file    stm32f4xx_hal_cortex.c
   4:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   7:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Peripheral Control functions 
  10:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  11:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @verbatim  
  12:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 69


  13:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  15:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  16:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  17:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ===========================================================
  19:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]     
  20:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  23:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         function according to the following table.
  25:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  26:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  28:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
  29:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
  30:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  32:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  33:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
  37:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  38:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ========================================================
  40:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
  41:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****            
  43:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  44:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        is a CMSIS function that:
  45:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  47:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
  52:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  55:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        inside the stm32f4xx_hal_cortex.h file.
  56:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  57:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  61:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                             
  63:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  67:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @endverbatim
  68:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  69:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @attention
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 70


  70:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  71:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  72:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  73:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  74:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  75:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  76:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  77:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  78:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  79:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  80:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  81:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  82:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  83:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #include "stm32f4xx_hal.h"
  84:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  85:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @addtogroup STM32F4xx_HAL_Driver
  86:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
  87:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  88:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  89:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
  90:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
  91:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
  92:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  93:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  94:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  95:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  96:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  97:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  98:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  99:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 100:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 101:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 102:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 103:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 104:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 105:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 106:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 107:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 108:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 109:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions 
 110:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 111:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim    
 112:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 113:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 114:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 115:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 116:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 117:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       Systick functionalities 
 118:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 119:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 120:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 121:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 122:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 123:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 124:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 125:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 126:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         using the required unlock sequence.
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 71


 127:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length. 
 128:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 129:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 130:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 131:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 132:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 133:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 134:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 135:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 136:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    1 bits for subpriority
 137:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 138:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    0 bits for subpriority
 139:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 140:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 141:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 142:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 143:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 144:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 974              		.loc 3 144 0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 8
 977              		@ frame_needed = 1, uses_anonymous_args = 0
 978 0000 80B5     		push	{r7, lr}
 979              	.LCFI77:
 980              		.cfi_def_cfa_offset 8
 981              		.cfi_offset 7, -8
 982              		.cfi_offset 14, -4
 983 0002 82B0     		sub	sp, sp, #8
 984              	.LCFI78:
 985              		.cfi_def_cfa_offset 16
 986 0004 00AF     		add	r7, sp, #0
 987              	.LCFI79:
 988              		.cfi_def_cfa_register 7
 989 0006 7860     		str	r0, [r7, #4]
 145:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 146:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 147:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 148:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 149:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 990              		.loc 3 149 0
 991 0008 7868     		ldr	r0, [r7, #4]
 992 000a FFF7FEFF 		bl	__NVIC_SetPriorityGrouping
 150:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 993              		.loc 3 150 0
 994 000e 0837     		adds	r7, r7, #8
 995              	.LCFI80:
 996              		.cfi_def_cfa_offset 8
 997 0010 BD46     		mov	sp, r7
 998              	.LCFI81:
 999              		.cfi_def_cfa_register 13
 1000              		@ sp needed
 1001 0012 80BD     		pop	{r7, pc}
 1002              		.cfi_endproc
 1003              	.LFE130:
 1005              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 1006              		.align	2
 1007              		.global	HAL_NVIC_SetPriority
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 72


 1008              		.thumb
 1009              		.thumb_func
 1011              	HAL_NVIC_SetPriority:
 1012              	.LFB131:
 151:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 152:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 153:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 154:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 155:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 156:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 157:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PreemptPriority The preemption priority for the IRQn channel.
 158:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 159:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 160:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 161:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 162:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 163:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 164:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 165:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 166:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** { 
 1013              		.loc 3 166 0
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 24
 1016              		@ frame_needed = 1, uses_anonymous_args = 0
 1017 0000 80B5     		push	{r7, lr}
 1018              	.LCFI82:
 1019              		.cfi_def_cfa_offset 8
 1020              		.cfi_offset 7, -8
 1021              		.cfi_offset 14, -4
 1022 0002 86B0     		sub	sp, sp, #24
 1023              	.LCFI83:
 1024              		.cfi_def_cfa_offset 32
 1025 0004 00AF     		add	r7, sp, #0
 1026              	.LCFI84:
 1027              		.cfi_def_cfa_register 7
 1028 0006 0346     		mov	r3, r0
 1029 0008 B960     		str	r1, [r7, #8]
 1030 000a 7A60     		str	r2, [r7, #4]
 1031 000c FB73     		strb	r3, [r7, #15]
 167:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 1032              		.loc 3 167 0
 1033 000e 0023     		movs	r3, #0
 1034 0010 7B61     		str	r3, [r7, #20]
 168:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 169:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 170:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 171:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 172:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 173:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 1035              		.loc 3 173 0
 1036 0012 FFF7FEFF 		bl	__NVIC_GetPriorityGrouping
 1037 0016 7861     		str	r0, [r7, #20]
 174:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 175:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 1038              		.loc 3 175 0
 1039 0018 7869     		ldr	r0, [r7, #20]
 1040 001a B968     		ldr	r1, [r7, #8]
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 73


 1041 001c 7A68     		ldr	r2, [r7, #4]
 1042 001e FFF7FEFF 		bl	NVIC_EncodePriority
 1043 0022 0246     		mov	r2, r0
 1044 0024 97F90F30 		ldrsb	r3, [r7, #15]
 1045 0028 1846     		mov	r0, r3
 1046 002a 1146     		mov	r1, r2
 1047 002c FFF7FEFF 		bl	__NVIC_SetPriority
 176:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1048              		.loc 3 176 0
 1049 0030 1837     		adds	r7, r7, #24
 1050              	.LCFI85:
 1051              		.cfi_def_cfa_offset 8
 1052 0032 BD46     		mov	sp, r7
 1053              	.LCFI86:
 1054              		.cfi_def_cfa_register 13
 1055              		@ sp needed
 1056 0034 80BD     		pop	{r7, pc}
 1057              		.cfi_endproc
 1058              	.LFE131:
 1060 0036 00BF     		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 1061              		.align	2
 1062              		.global	HAL_NVIC_EnableIRQ
 1063              		.thumb
 1064              		.thumb_func
 1066              	HAL_NVIC_EnableIRQ:
 1067              	.LFB132:
 177:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 178:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 179:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 180:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 181:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         function should be called before. 
 182:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 183:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 184:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 185:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 186:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 187:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 188:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1068              		.loc 3 188 0
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 8
 1071              		@ frame_needed = 1, uses_anonymous_args = 0
 1072 0000 80B5     		push	{r7, lr}
 1073              	.LCFI87:
 1074              		.cfi_def_cfa_offset 8
 1075              		.cfi_offset 7, -8
 1076              		.cfi_offset 14, -4
 1077 0002 82B0     		sub	sp, sp, #8
 1078              	.LCFI88:
 1079              		.cfi_def_cfa_offset 16
 1080 0004 00AF     		add	r7, sp, #0
 1081              	.LCFI89:
 1082              		.cfi_def_cfa_register 7
 1083 0006 0346     		mov	r3, r0
 1084 0008 FB71     		strb	r3, [r7, #7]
 189:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 190:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 74


 191:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 192:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable interrupt */
 193:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 1085              		.loc 3 193 0
 1086 000a 97F90730 		ldrsb	r3, [r7, #7]
 1087 000e 1846     		mov	r0, r3
 1088 0010 FFF7FEFF 		bl	__NVIC_EnableIRQ
 194:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1089              		.loc 3 194 0
 1090 0014 0837     		adds	r7, r7, #8
 1091              	.LCFI90:
 1092              		.cfi_def_cfa_offset 8
 1093 0016 BD46     		mov	sp, r7
 1094              	.LCFI91:
 1095              		.cfi_def_cfa_register 13
 1096              		@ sp needed
 1097 0018 80BD     		pop	{r7, pc}
 1098              		.cfi_endproc
 1099              	.LFE132:
 1101 001a 00BF     		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 1102              		.align	2
 1103              		.global	HAL_NVIC_DisableIRQ
 1104              		.thumb
 1105              		.thumb_func
 1107              	HAL_NVIC_DisableIRQ:
 1108              	.LFB133:
 195:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 196:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 197:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 198:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 202:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 203:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 204:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1109              		.loc 3 204 0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 8
 1112              		@ frame_needed = 1, uses_anonymous_args = 0
 1113 0000 80B5     		push	{r7, lr}
 1114              	.LCFI92:
 1115              		.cfi_def_cfa_offset 8
 1116              		.cfi_offset 7, -8
 1117              		.cfi_offset 14, -4
 1118 0002 82B0     		sub	sp, sp, #8
 1119              	.LCFI93:
 1120              		.cfi_def_cfa_offset 16
 1121 0004 00AF     		add	r7, sp, #0
 1122              	.LCFI94:
 1123              		.cfi_def_cfa_register 7
 1124 0006 0346     		mov	r3, r0
 1125 0008 FB71     		strb	r3, [r7, #7]
 205:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 206:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 207:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 208:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable interrupt */
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 75


 209:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 1126              		.loc 3 209 0
 1127 000a 97F90730 		ldrsb	r3, [r7, #7]
 1128 000e 1846     		mov	r0, r3
 1129 0010 FFF7FEFF 		bl	__NVIC_DisableIRQ
 210:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1130              		.loc 3 210 0
 1131 0014 0837     		adds	r7, r7, #8
 1132              	.LCFI95:
 1133              		.cfi_def_cfa_offset 8
 1134 0016 BD46     		mov	sp, r7
 1135              	.LCFI96:
 1136              		.cfi_def_cfa_register 13
 1137              		@ sp needed
 1138 0018 80BD     		pop	{r7, pc}
 1139              		.cfi_endproc
 1140              	.LFE133:
 1142 001a 00BF     		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 1143              		.align	2
 1144              		.global	HAL_NVIC_SystemReset
 1145              		.thumb
 1146              		.thumb_func
 1148              	HAL_NVIC_SystemReset:
 1149              	.LFB134:
 211:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 212:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 213:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 214:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 215:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 216:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 217:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1150              		.loc 3 217 0
 1151              		.cfi_startproc
 1152              		@ args = 0, pretend = 0, frame = 0
 1153              		@ frame_needed = 1, uses_anonymous_args = 0
 1154 0000 80B5     		push	{r7, lr}
 1155              	.LCFI97:
 1156              		.cfi_def_cfa_offset 8
 1157              		.cfi_offset 7, -8
 1158              		.cfi_offset 14, -4
 1159 0002 00AF     		add	r7, sp, #0
 1160              	.LCFI98:
 1161              		.cfi_def_cfa_register 7
 218:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* System Reset */
 219:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SystemReset();
 1162              		.loc 3 219 0
 1163 0004 FFF7FEFF 		bl	__NVIC_SystemReset
 1164              		.cfi_endproc
 1165              	.LFE134:
 1167              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 1168              		.align	2
 1169              		.global	HAL_SYSTICK_Config
 1170              		.thumb
 1171              		.thumb_func
 1173              	HAL_SYSTICK_Config:
 1174              	.LFB135:
 220:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 76


 221:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 222:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 223:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 224:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 225:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 226:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 227:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                  - 1  Function failed.
 228:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 229:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 230:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1175              		.loc 3 230 0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 8
 1178              		@ frame_needed = 1, uses_anonymous_args = 0
 1179 0000 80B5     		push	{r7, lr}
 1180              	.LCFI99:
 1181              		.cfi_def_cfa_offset 8
 1182              		.cfi_offset 7, -8
 1183              		.cfi_offset 14, -4
 1184 0002 82B0     		sub	sp, sp, #8
 1185              	.LCFI100:
 1186              		.cfi_def_cfa_offset 16
 1187 0004 00AF     		add	r7, sp, #0
 1188              	.LCFI101:
 1189              		.cfi_def_cfa_register 7
 1190 0006 7860     		str	r0, [r7, #4]
 231:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 1191              		.loc 3 231 0
 1192 0008 7868     		ldr	r0, [r7, #4]
 1193 000a FFF7FEFF 		bl	SysTick_Config
 1194 000e 0346     		mov	r3, r0
 232:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1195              		.loc 3 232 0
 1196 0010 1846     		mov	r0, r3
 1197 0012 0837     		adds	r7, r7, #8
 1198              	.LCFI102:
 1199              		.cfi_def_cfa_offset 8
 1200 0014 BD46     		mov	sp, r7
 1201              	.LCFI103:
 1202              		.cfi_def_cfa_register 13
 1203              		@ sp needed
 1204 0016 80BD     		pop	{r7, pc}
 1205              		.cfi_endproc
 1206              	.LFE135:
 1208              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1209              		.align	2
 1210              		.global	HAL_MPU_Disable
 1211              		.thumb
 1212              		.thumb_func
 1214              	HAL_MPU_Disable:
 1215              	.LFB136:
 233:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 234:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @}
 235:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 236:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 237:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 238:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief   Cortex control functions 
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 77


 239:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 240:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim   
 241:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 242:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 243:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================  
 244:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 245:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 246:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 247:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
 248:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
 249:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 250:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 251:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 252:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 253:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 254:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 255:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables the MPU
 256:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 257:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 258:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 259:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1216              		.loc 3 259 0
 1217              		.cfi_startproc
 1218              		@ args = 0, pretend = 0, frame = 0
 1219              		@ frame_needed = 1, uses_anonymous_args = 0
 1220              		@ link register save eliminated.
 1221 0000 80B4     		push	{r7}
 1222              	.LCFI104:
 1223              		.cfi_def_cfa_offset 4
 1224              		.cfi_offset 7, -4
 1225 0002 00AF     		add	r7, sp, #0
 1226              	.LCFI105:
 1227              		.cfi_def_cfa_register 7
 1228              	.LBB24:
 1229              	.LBB25:
 880:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1230              		.loc 2 890 0
 1231              	@ 890 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1232 0004 BFF35F8F 		dmb 0xF
 1233              	@ 0 "" 2
 1234              		.thumb
 1235              	.LBE25:
 1236              	.LBE24:
 260:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 261:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DMB();
 262:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 263:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable fault exceptions */
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 78


 264:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 1237              		.loc 3 264 0
 1238 0008 064A     		ldr	r2, .L68
 1239 000a 064B     		ldr	r3, .L68
 1240 000c 5B6A     		ldr	r3, [r3, #36]
 1241 000e 23F48033 		bic	r3, r3, #65536
 1242 0012 5362     		str	r3, [r2, #36]
 265:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 266:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 267:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = 0U;
 1243              		.loc 3 267 0
 1244 0014 044B     		ldr	r3, .L68+4
 1245 0016 0022     		movs	r2, #0
 1246 0018 5A60     		str	r2, [r3, #4]
 268:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1247              		.loc 3 268 0
 1248 001a BD46     		mov	sp, r7
 1249              	.LCFI106:
 1250              		.cfi_def_cfa_register 13
 1251              		@ sp needed
 1252 001c 5DF8047B 		ldr	r7, [sp], #4
 1253              	.LCFI107:
 1254              		.cfi_restore 7
 1255              		.cfi_def_cfa_offset 0
 1256 0020 7047     		bx	lr
 1257              	.L69:
 1258 0022 00BF     		.align	2
 1259              	.L68:
 1260 0024 00ED00E0 		.word	-536810240
 1261 0028 90ED00E0 		.word	-536810096
 1262              		.cfi_endproc
 1263              	.LFE136:
 1265              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1266              		.align	2
 1267              		.global	HAL_MPU_Enable
 1268              		.thumb
 1269              		.thumb_func
 1271              	HAL_MPU_Enable:
 1272              	.LFB137:
 269:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 270:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 271:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 272:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault, 
 273:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 274:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 275:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 276:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 277:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 278:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 279:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 280:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 281:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 282:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1273              		.loc 3 282 0
 1274              		.cfi_startproc
 1275              		@ args = 0, pretend = 0, frame = 8
 1276              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 79


 1277              		@ link register save eliminated.
 1278 0000 80B4     		push	{r7}
 1279              	.LCFI108:
 1280              		.cfi_def_cfa_offset 4
 1281              		.cfi_offset 7, -4
 1282 0002 83B0     		sub	sp, sp, #12
 1283              	.LCFI109:
 1284              		.cfi_def_cfa_offset 16
 1285 0004 00AF     		add	r7, sp, #0
 1286              	.LCFI110:
 1287              		.cfi_def_cfa_register 7
 1288 0006 7860     		str	r0, [r7, #4]
 283:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable the MPU */
 284:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 1289              		.loc 3 284 0
 1290 0008 094A     		ldr	r2, .L71
 1291 000a 7B68     		ldr	r3, [r7, #4]
 1292 000c 43F00103 		orr	r3, r3, #1
 1293 0010 5360     		str	r3, [r2, #4]
 285:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 286:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable fault exceptions */
 287:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 1294              		.loc 3 287 0
 1295 0012 084A     		ldr	r2, .L71+4
 1296 0014 074B     		ldr	r3, .L71+4
 1297 0016 5B6A     		ldr	r3, [r3, #36]
 1298 0018 43F48033 		orr	r3, r3, #65536
 1299 001c 5362     		str	r3, [r2, #36]
 1300              	.LBB26:
 1301              	.LBB27:
 879:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1302              		.loc 2 879 0
 1303              	@ 879 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1304 001e BFF34F8F 		dsb 0xF
 1305              	@ 0 "" 2
 1306              		.thumb
 1307              	.LBE27:
 1308              	.LBE26:
 1309              	.LBB28:
 1310              	.LBB29:
 868:../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1311              		.loc 2 868 0
 1312              	@ 868 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1313 0022 BFF36F8F 		isb 0xF
 1314              	@ 0 "" 2
 1315              		.thumb
 1316              	.LBE29:
 1317              	.LBE28:
 288:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 289:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 290:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DSB();
 291:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __ISB();
 292:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1318              		.loc 3 292 0
 1319 0026 0C37     		adds	r7, r7, #12
 1320              	.LCFI111:
 1321              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 80


 1322 0028 BD46     		mov	sp, r7
 1323              	.LCFI112:
 1324              		.cfi_def_cfa_register 13
 1325              		@ sp needed
 1326 002a 5DF8047B 		ldr	r7, [sp], #4
 1327              	.LCFI113:
 1328              		.cfi_restore 7
 1329              		.cfi_def_cfa_offset 0
 1330 002e 7047     		bx	lr
 1331              	.L72:
 1332              		.align	2
 1333              	.L71:
 1334 0030 90ED00E0 		.word	-536810096
 1335 0034 00ED00E0 		.word	-536810240
 1336              		.cfi_endproc
 1337              	.LFE137:
 1339              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1340              		.align	2
 1341              		.global	HAL_MPU_ConfigRegion
 1342              		.thumb
 1343              		.thumb_func
 1345              	HAL_MPU_ConfigRegion:
 1346              	.LFB138:
 293:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 294:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 295:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 296:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 297:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                the initialization and configuration information.
 298:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 299:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 300:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 301:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1347              		.loc 3 301 0
 1348              		.cfi_startproc
 1349              		@ args = 0, pretend = 0, frame = 8
 1350              		@ frame_needed = 1, uses_anonymous_args = 0
 1351              		@ link register save eliminated.
 1352 0000 80B4     		push	{r7}
 1353              	.LCFI114:
 1354              		.cfi_def_cfa_offset 4
 1355              		.cfi_offset 7, -4
 1356 0002 83B0     		sub	sp, sp, #12
 1357              	.LCFI115:
 1358              		.cfi_def_cfa_offset 16
 1359 0004 00AF     		add	r7, sp, #0
 1360              	.LCFI116:
 1361              		.cfi_def_cfa_register 7
 1362 0006 7860     		str	r0, [r7, #4]
 302:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 303:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 304:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 305:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 306:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the Region number */
 307:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 1363              		.loc 3 307 0
 1364 0008 1D4A     		ldr	r2, .L76
 1365 000a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 81


 1366 000c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1367 000e 9360     		str	r3, [r2, #8]
 308:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 309:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 1368              		.loc 3 309 0
 1369 0010 7B68     		ldr	r3, [r7, #4]
 1370 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1371 0014 002B     		cmp	r3, #0
 1372 0016 28D0     		beq	.L74
 310:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 311:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     /* Check the parameters */
 312:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 313:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 314:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 315:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 316:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 317:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 318:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 319:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 320:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
 321:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 1373              		.loc 3 321 0
 1374 0018 194A     		ldr	r2, .L76
 1375 001a 7B68     		ldr	r3, [r7, #4]
 1376 001c 5B68     		ldr	r3, [r3, #4]
 1377 001e D360     		str	r3, [r2, #12]
 322:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1378              		.loc 3 322 0
 1379 0020 1749     		ldr	r1, .L76
 1380 0022 7B68     		ldr	r3, [r7, #4]
 1381 0024 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1382 0026 1A07     		lsls	r2, r3, #28
 323:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1383              		.loc 3 323 0
 1384 0028 7B68     		ldr	r3, [r7, #4]
 1385 002a DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1386 002c 1B06     		lsls	r3, r3, #24
 322:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1387              		.loc 3 322 0
 1388 002e 1A43     		orrs	r2, r2, r3
 324:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1389              		.loc 3 324 0
 1390 0030 7B68     		ldr	r3, [r7, #4]
 1391 0032 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 1392 0034 DB04     		lsls	r3, r3, #19
 323:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1393              		.loc 3 323 0
 1394 0036 1A43     		orrs	r2, r2, r3
 325:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 1395              		.loc 3 325 0
 1396 0038 7B68     		ldr	r3, [r7, #4]
 1397 003a 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 1398 003c 9B04     		lsls	r3, r3, #18
 324:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1399              		.loc 3 324 0
 1400 003e 1A43     		orrs	r2, r2, r3
 326:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 82


 1401              		.loc 3 326 0
 1402 0040 7B68     		ldr	r3, [r7, #4]
 1403 0042 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 1404 0044 5B04     		lsls	r3, r3, #17
 325:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 1405              		.loc 3 325 0
 1406 0046 1A43     		orrs	r2, r2, r3
 327:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1407              		.loc 3 327 0
 1408 0048 7B68     		ldr	r3, [r7, #4]
 1409 004a DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 1410 004c 1B04     		lsls	r3, r3, #16
 326:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1411              		.loc 3 326 0
 1412 004e 1A43     		orrs	r2, r2, r3
 328:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1413              		.loc 3 328 0
 1414 0050 7B68     		ldr	r3, [r7, #4]
 1415 0052 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 1416 0054 1B02     		lsls	r3, r3, #8
 327:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1417              		.loc 3 327 0
 1418 0056 1A43     		orrs	r2, r2, r3
 329:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1419              		.loc 3 329 0
 1420 0058 7B68     		ldr	r3, [r7, #4]
 1421 005a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1422 005c 5B00     		lsls	r3, r3, #1
 328:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1423              		.loc 3 328 0
 1424 005e 1343     		orrs	r3, r3, r2
 330:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1425              		.loc 3 330 0
 1426 0060 7A68     		ldr	r2, [r7, #4]
 1427 0062 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 329:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1428              		.loc 3 329 0
 1429 0064 1343     		orrs	r3, r3, r2
 322:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1430              		.loc 3 322 0
 1431 0066 0B61     		str	r3, [r1, #16]
 1432 0068 05E0     		b	.L73
 1433              	.L74:
 331:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 332:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 333:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 334:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 1434              		.loc 3 334 0
 1435 006a 054B     		ldr	r3, .L76
 1436 006c 0022     		movs	r2, #0
 1437 006e DA60     		str	r2, [r3, #12]
 335:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 1438              		.loc 3 335 0
 1439 0070 034B     		ldr	r3, .L76
 1440 0072 0022     		movs	r2, #0
 1441 0074 1A61     		str	r2, [r3, #16]
 1442              	.L73:
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 83


 336:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 337:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1443              		.loc 3 337 0
 1444 0076 0C37     		adds	r7, r7, #12
 1445              	.LCFI117:
 1446              		.cfi_def_cfa_offset 4
 1447 0078 BD46     		mov	sp, r7
 1448              	.LCFI118:
 1449              		.cfi_def_cfa_register 13
 1450              		@ sp needed
 1451 007a 5DF8047B 		ldr	r7, [sp], #4
 1452              	.LCFI119:
 1453              		.cfi_restore 7
 1454              		.cfi_def_cfa_offset 0
 1455 007e 7047     		bx	lr
 1456              	.L77:
 1457              		.align	2
 1458              	.L76:
 1459 0080 90ED00E0 		.word	-536810096
 1460              		.cfi_endproc
 1461              	.LFE138:
 1463              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 1464              		.align	2
 1465              		.global	HAL_NVIC_GetPriorityGrouping
 1466              		.thumb
 1467              		.thumb_func
 1469              	HAL_NVIC_GetPriorityGrouping:
 1470              	.LFB139:
 338:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 339:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 340:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 341:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 342:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 343:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 344:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 345:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1471              		.loc 3 345 0
 1472              		.cfi_startproc
 1473              		@ args = 0, pretend = 0, frame = 0
 1474              		@ frame_needed = 1, uses_anonymous_args = 0
 1475 0000 80B5     		push	{r7, lr}
 1476              	.LCFI120:
 1477              		.cfi_def_cfa_offset 8
 1478              		.cfi_offset 7, -8
 1479              		.cfi_offset 14, -4
 1480 0002 00AF     		add	r7, sp, #0
 1481              	.LCFI121:
 1482              		.cfi_def_cfa_register 7
 346:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 347:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 1483              		.loc 3 347 0
 1484 0004 FFF7FEFF 		bl	__NVIC_GetPriorityGrouping
 1485 0008 0346     		mov	r3, r0
 348:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1486              		.loc 3 348 0
 1487 000a 1846     		mov	r0, r3
 1488 000c 80BD     		pop	{r7, pc}
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 84


 1489              		.cfi_endproc
 1490              	.LFE139:
 1492 000e 00BF     		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 1493              		.align	2
 1494              		.global	HAL_NVIC_GetPriority
 1495              		.thumb
 1496              		.thumb_func
 1498              	HAL_NVIC_GetPriority:
 1499              	.LFB140:
 349:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 350:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 351:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 352:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 353:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 354:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 355:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 356:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 357:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 358:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 359:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 360:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 361:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 362:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 363:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 364:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      1 bits for subpriority
 365:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 366:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      0 bits for subpriority
 367:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 368:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 369:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 370:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 371:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 372:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1500              		.loc 3 372 0
 1501              		.cfi_startproc
 1502              		@ args = 0, pretend = 0, frame = 16
 1503              		@ frame_needed = 1, uses_anonymous_args = 0
 1504 0000 80B5     		push	{r7, lr}
 1505              	.LCFI122:
 1506              		.cfi_def_cfa_offset 8
 1507              		.cfi_offset 7, -8
 1508              		.cfi_offset 14, -4
 1509 0002 84B0     		sub	sp, sp, #16
 1510              	.LCFI123:
 1511              		.cfi_def_cfa_offset 24
 1512 0004 00AF     		add	r7, sp, #0
 1513              	.LCFI124:
 1514              		.cfi_def_cfa_register 7
 1515 0006 B960     		str	r1, [r7, #8]
 1516 0008 7A60     		str	r2, [r7, #4]
 1517 000a 3B60     		str	r3, [r7]
 1518 000c 0346     		mov	r3, r0
 1519 000e FB73     		strb	r3, [r7, #15]
 373:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 374:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 375:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 376:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 85


 1520              		.loc 3 376 0
 1521 0010 97F90F30 		ldrsb	r3, [r7, #15]
 1522 0014 1846     		mov	r0, r3
 1523 0016 FFF7FEFF 		bl	__NVIC_GetPriority
 1524 001a 0346     		mov	r3, r0
 1525 001c 1846     		mov	r0, r3
 1526 001e B968     		ldr	r1, [r7, #8]
 1527 0020 7A68     		ldr	r2, [r7, #4]
 1528 0022 3B68     		ldr	r3, [r7]
 1529 0024 FFF7FEFF 		bl	NVIC_DecodePriority
 377:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1530              		.loc 3 377 0
 1531 0028 1037     		adds	r7, r7, #16
 1532              	.LCFI125:
 1533              		.cfi_def_cfa_offset 8
 1534 002a BD46     		mov	sp, r7
 1535              	.LCFI126:
 1536              		.cfi_def_cfa_register 13
 1537              		@ sp needed
 1538 002c 80BD     		pop	{r7, pc}
 1539              		.cfi_endproc
 1540              	.LFE140:
 1542 002e 00BF     		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 1543              		.align	2
 1544              		.global	HAL_NVIC_SetPendingIRQ
 1545              		.thumb
 1546              		.thumb_func
 1548              	HAL_NVIC_SetPendingIRQ:
 1549              	.LFB141:
 378:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 379:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 380:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 381:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 382:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 385:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 386:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 387:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1550              		.loc 3 387 0
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 8
 1553              		@ frame_needed = 1, uses_anonymous_args = 0
 1554 0000 80B5     		push	{r7, lr}
 1555              	.LCFI127:
 1556              		.cfi_def_cfa_offset 8
 1557              		.cfi_offset 7, -8
 1558              		.cfi_offset 14, -4
 1559 0002 82B0     		sub	sp, sp, #8
 1560              	.LCFI128:
 1561              		.cfi_def_cfa_offset 16
 1562 0004 00AF     		add	r7, sp, #0
 1563              	.LCFI129:
 1564              		.cfi_def_cfa_register 7
 1565 0006 0346     		mov	r3, r0
 1566 0008 FB71     		strb	r3, [r7, #7]
 388:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 86


 389:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 390:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 391:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set interrupt pending */
 392:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 1567              		.loc 3 392 0
 1568 000a 97F90730 		ldrsb	r3, [r7, #7]
 1569 000e 1846     		mov	r0, r3
 1570 0010 FFF7FEFF 		bl	__NVIC_SetPendingIRQ
 393:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1571              		.loc 3 393 0
 1572 0014 0837     		adds	r7, r7, #8
 1573              	.LCFI130:
 1574              		.cfi_def_cfa_offset 8
 1575 0016 BD46     		mov	sp, r7
 1576              	.LCFI131:
 1577              		.cfi_def_cfa_register 13
 1578              		@ sp needed
 1579 0018 80BD     		pop	{r7, pc}
 1580              		.cfi_endproc
 1581              	.LFE141:
 1583 001a 00BF     		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1584              		.align	2
 1585              		.global	HAL_NVIC_GetPendingIRQ
 1586              		.thumb
 1587              		.thumb_func
 1589              	HAL_NVIC_GetPendingIRQ:
 1590              	.LFB142:
 394:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 395:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 396:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 397:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 398:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 399:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 400:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 401:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 402:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 403:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 404:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 405:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1591              		.loc 3 405 0
 1592              		.cfi_startproc
 1593              		@ args = 0, pretend = 0, frame = 8
 1594              		@ frame_needed = 1, uses_anonymous_args = 0
 1595 0000 80B5     		push	{r7, lr}
 1596              	.LCFI132:
 1597              		.cfi_def_cfa_offset 8
 1598              		.cfi_offset 7, -8
 1599              		.cfi_offset 14, -4
 1600 0002 82B0     		sub	sp, sp, #8
 1601              	.LCFI133:
 1602              		.cfi_def_cfa_offset 16
 1603 0004 00AF     		add	r7, sp, #0
 1604              	.LCFI134:
 1605              		.cfi_def_cfa_register 7
 1606 0006 0346     		mov	r3, r0
 1607 0008 FB71     		strb	r3, [r7, #7]
 406:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 87


 407:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 408:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 409:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 410:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 1608              		.loc 3 410 0
 1609 000a 97F90730 		ldrsb	r3, [r7, #7]
 1610 000e 1846     		mov	r0, r3
 1611 0010 FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 1612 0014 0346     		mov	r3, r0
 411:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1613              		.loc 3 411 0
 1614 0016 1846     		mov	r0, r3
 1615 0018 0837     		adds	r7, r7, #8
 1616              	.LCFI135:
 1617              		.cfi_def_cfa_offset 8
 1618 001a BD46     		mov	sp, r7
 1619              	.LCFI136:
 1620              		.cfi_def_cfa_register 13
 1621              		@ sp needed
 1622 001c 80BD     		pop	{r7, pc}
 1623              		.cfi_endproc
 1624              	.LFE142:
 1626 001e 00BF     		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1627              		.align	2
 1628              		.global	HAL_NVIC_ClearPendingIRQ
 1629              		.thumb
 1630              		.thumb_func
 1632              	HAL_NVIC_ClearPendingIRQ:
 1633              	.LFB143:
 412:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 413:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 414:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 415:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 416:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 417:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 418:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 419:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 420:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 421:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1634              		.loc 3 421 0
 1635              		.cfi_startproc
 1636              		@ args = 0, pretend = 0, frame = 8
 1637              		@ frame_needed = 1, uses_anonymous_args = 0
 1638 0000 80B5     		push	{r7, lr}
 1639              	.LCFI137:
 1640              		.cfi_def_cfa_offset 8
 1641              		.cfi_offset 7, -8
 1642              		.cfi_offset 14, -4
 1643 0002 82B0     		sub	sp, sp, #8
 1644              	.LCFI138:
 1645              		.cfi_def_cfa_offset 16
 1646 0004 00AF     		add	r7, sp, #0
 1647              	.LCFI139:
 1648              		.cfi_def_cfa_register 7
 1649 0006 0346     		mov	r3, r0
 1650 0008 FB71     		strb	r3, [r7, #7]
 422:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 88


 423:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 424:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 425:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Clear pending interrupt */
 426:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 1651              		.loc 3 426 0
 1652 000a 97F90730 		ldrsb	r3, [r7, #7]
 1653 000e 1846     		mov	r0, r3
 1654 0010 FFF7FEFF 		bl	__NVIC_ClearPendingIRQ
 427:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1655              		.loc 3 427 0
 1656 0014 0837     		adds	r7, r7, #8
 1657              	.LCFI140:
 1658              		.cfi_def_cfa_offset 8
 1659 0016 BD46     		mov	sp, r7
 1660              	.LCFI141:
 1661              		.cfi_def_cfa_register 13
 1662              		@ sp needed
 1663 0018 80BD     		pop	{r7, pc}
 1664              		.cfi_endproc
 1665              	.LFE143:
 1667 001a 00BF     		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1668              		.align	2
 1669              		.global	HAL_NVIC_GetActive
 1670              		.thumb
 1671              		.thumb_func
 1673              	HAL_NVIC_GetActive:
 1674              	.LFB144:
 428:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 429:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 430:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 431:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 432:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 433:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 434:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 435:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 436:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 437:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 438:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1675              		.loc 3 438 0
 1676              		.cfi_startproc
 1677              		@ args = 0, pretend = 0, frame = 8
 1678              		@ frame_needed = 1, uses_anonymous_args = 0
 1679 0000 80B5     		push	{r7, lr}
 1680              	.LCFI142:
 1681              		.cfi_def_cfa_offset 8
 1682              		.cfi_offset 7, -8
 1683              		.cfi_offset 14, -4
 1684 0002 82B0     		sub	sp, sp, #8
 1685              	.LCFI143:
 1686              		.cfi_def_cfa_offset 16
 1687 0004 00AF     		add	r7, sp, #0
 1688              	.LCFI144:
 1689              		.cfi_def_cfa_register 7
 1690 0006 0346     		mov	r3, r0
 1691 0008 FB71     		strb	r3, [r7, #7]
 439:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 440:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 89


 441:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 442:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 443:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 1692              		.loc 3 443 0
 1693 000a 97F90730 		ldrsb	r3, [r7, #7]
 1694 000e 1846     		mov	r0, r3
 1695 0010 FFF7FEFF 		bl	__NVIC_GetActive
 1696 0014 0346     		mov	r3, r0
 444:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1697              		.loc 3 444 0
 1698 0016 1846     		mov	r0, r3
 1699 0018 0837     		adds	r7, r7, #8
 1700              	.LCFI145:
 1701              		.cfi_def_cfa_offset 8
 1702 001a BD46     		mov	sp, r7
 1703              	.LCFI146:
 1704              		.cfi_def_cfa_register 13
 1705              		@ sp needed
 1706 001c 80BD     		pop	{r7, pc}
 1707              		.cfi_endproc
 1708              	.LFE144:
 1710 001e 00BF     		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1711              		.align	2
 1712              		.global	HAL_SYSTICK_CLKSourceConfig
 1713              		.thumb
 1714              		.thumb_func
 1716              	HAL_SYSTICK_CLKSourceConfig:
 1717              	.LFB145:
 445:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 446:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 447:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 448:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 449:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 450:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 451:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 452:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 453:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 454:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 455:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1718              		.loc 3 455 0
 1719              		.cfi_startproc
 1720              		@ args = 0, pretend = 0, frame = 8
 1721              		@ frame_needed = 1, uses_anonymous_args = 0
 1722              		@ link register save eliminated.
 1723 0000 80B4     		push	{r7}
 1724              	.LCFI147:
 1725              		.cfi_def_cfa_offset 4
 1726              		.cfi_offset 7, -4
 1727 0002 83B0     		sub	sp, sp, #12
 1728              	.LCFI148:
 1729              		.cfi_def_cfa_offset 16
 1730 0004 00AF     		add	r7, sp, #0
 1731              	.LCFI149:
 1732              		.cfi_def_cfa_register 7
 1733 0006 7860     		str	r0, [r7, #4]
 456:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 457:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 90


 458:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1734              		.loc 3 458 0
 1735 0008 7B68     		ldr	r3, [r7, #4]
 1736 000a 042B     		cmp	r3, #4
 1737 000c 06D1     		bne	.L88
 459:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 460:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 1738              		.loc 3 460 0
 1739 000e 094A     		ldr	r2, .L90
 1740 0010 084B     		ldr	r3, .L90
 1741 0012 1B68     		ldr	r3, [r3]
 1742 0014 43F00403 		orr	r3, r3, #4
 1743 0018 1360     		str	r3, [r2]
 1744 001a 05E0     		b	.L87
 1745              	.L88:
 461:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 462:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 463:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 464:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 1746              		.loc 3 464 0
 1747 001c 054A     		ldr	r2, .L90
 1748 001e 054B     		ldr	r3, .L90
 1749 0020 1B68     		ldr	r3, [r3]
 1750 0022 23F00403 		bic	r3, r3, #4
 1751 0026 1360     		str	r3, [r2]
 1752              	.L87:
 465:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 466:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1753              		.loc 3 466 0
 1754 0028 0C37     		adds	r7, r7, #12
 1755              	.LCFI150:
 1756              		.cfi_def_cfa_offset 4
 1757 002a BD46     		mov	sp, r7
 1758              	.LCFI151:
 1759              		.cfi_def_cfa_register 13
 1760              		@ sp needed
 1761 002c 5DF8047B 		ldr	r7, [sp], #4
 1762              	.LCFI152:
 1763              		.cfi_restore 7
 1764              		.cfi_def_cfa_offset 0
 1765 0030 7047     		bx	lr
 1766              	.L91:
 1767 0032 00BF     		.align	2
 1768              	.L90:
 1769 0034 10E000E0 		.word	-536813552
 1770              		.cfi_endproc
 1771              	.LFE145:
 1773              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1774              		.align	2
 1775              		.global	HAL_SYSTICK_IRQHandler
 1776              		.thumb
 1777              		.thumb_func
 1779              	HAL_SYSTICK_IRQHandler:
 1780              	.LFB146:
 467:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 468:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 469:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 91


 470:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 471:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 472:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 473:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1781              		.loc 3 473 0
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 0
 1784              		@ frame_needed = 1, uses_anonymous_args = 0
 1785 0000 80B5     		push	{r7, lr}
 1786              	.LCFI153:
 1787              		.cfi_def_cfa_offset 8
 1788              		.cfi_offset 7, -8
 1789              		.cfi_offset 14, -4
 1790 0002 00AF     		add	r7, sp, #0
 1791              	.LCFI154:
 1792              		.cfi_def_cfa_register 7
 474:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1793              		.loc 3 474 0
 1794 0004 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 475:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1795              		.loc 3 475 0
 1796 0008 80BD     		pop	{r7, pc}
 1797              		.cfi_endproc
 1798              	.LFE146:
 1800 000a 00BF     		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1801              		.align	2
 1802              		.weak	HAL_SYSTICK_Callback
 1803              		.thumb
 1804              		.thumb_func
 1806              	HAL_SYSTICK_Callback:
 1807              	.LFB147:
 476:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 477:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 478:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 479:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 480:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 481:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 482:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1808              		.loc 3 482 0
 1809              		.cfi_startproc
 1810              		@ args = 0, pretend = 0, frame = 0
 1811              		@ frame_needed = 1, uses_anonymous_args = 0
 1812              		@ link register save eliminated.
 1813 0000 80B4     		push	{r7}
 1814              	.LCFI155:
 1815              		.cfi_def_cfa_offset 4
 1816              		.cfi_offset 7, -4
 1817 0002 00AF     		add	r7, sp, #0
 1818              	.LCFI156:
 1819              		.cfi_def_cfa_register 7
 483:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 484:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 485:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    */
 486:../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1820              		.loc 3 486 0
 1821 0004 BD46     		mov	sp, r7
 1822              	.LCFI157:
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 92


 1823              		.cfi_def_cfa_register 13
 1824              		@ sp needed
 1825 0006 5DF8047B 		ldr	r7, [sp], #4
 1826              	.LCFI158:
 1827              		.cfi_restore 7
 1828              		.cfi_def_cfa_offset 0
 1829 000a 7047     		bx	lr
 1830              		.cfi_endproc
 1831              	.LFE147:
 1833              		.text
 1834              	.Letext0:
 1835              		.file 4 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32
 1836              		.file 5 "/Users/adambujak/Workspace/whisper_system/.dependencies/gcc-arm-none-eabi-4_9-2015q3/arm-
 1837              		.file 6 "/Users/adambujak/Workspace/whisper_system/.dependencies/gcc-arm-none-eabi-4_9-2015q3/arm-
 1838              		.file 7 "../../../../dependencies/stm/STM32F4_Cube/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32
 1839              		.file 8 "../../../../dependencies/stm/STM32F4_Cube/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 93


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_cortex.c
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:21     .text.__NVIC_SetPriorityGrouping:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:25     .text.__NVIC_SetPriorityGrouping:0000000000000000 __NVIC_SetPriorityGrouping
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:87     .text.__NVIC_SetPriorityGrouping:0000000000000044 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:92     .text.__NVIC_GetPriorityGrouping:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:96     .text.__NVIC_GetPriorityGrouping:0000000000000000 __NVIC_GetPriorityGrouping
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:129    .text.__NVIC_GetPriorityGrouping:0000000000000018 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:134    .text.__NVIC_EnableIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:138    .text.__NVIC_EnableIRQ:0000000000000000 __NVIC_EnableIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:187    .text.__NVIC_EnableIRQ:0000000000000034 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:192    .text.__NVIC_DisableIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:196    .text.__NVIC_DisableIRQ:0000000000000000 __NVIC_DisableIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:265    .text.__NVIC_DisableIRQ:0000000000000040 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:270    .text.__NVIC_GetPendingIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:274    .text.__NVIC_GetPendingIRQ:0000000000000000 __NVIC_GetPendingIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:329    .text.__NVIC_GetPendingIRQ:0000000000000040 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:334    .text.__NVIC_SetPendingIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:338    .text.__NVIC_SetPendingIRQ:0000000000000000 __NVIC_SetPendingIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:388    .text.__NVIC_SetPendingIRQ:0000000000000038 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:393    .text.__NVIC_ClearPendingIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:397    .text.__NVIC_ClearPendingIRQ:0000000000000000 __NVIC_ClearPendingIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:447    .text.__NVIC_ClearPendingIRQ:0000000000000038 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:452    .text.__NVIC_GetActive:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:456    .text.__NVIC_GetActive:0000000000000000 __NVIC_GetActive
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:511    .text.__NVIC_GetActive:0000000000000040 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:516    .text.__NVIC_SetPriority:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:520    .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:583    .text.__NVIC_SetPriority:000000000000004c $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:589    .text.__NVIC_GetPriority:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:593    .text.__NVIC_GetPriority:0000000000000000 __NVIC_GetPriority
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:654    .text.__NVIC_GetPriority:0000000000000048 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:660    .text.NVIC_EncodePriority:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:664    .text.NVIC_EncodePriority:0000000000000000 NVIC_EncodePriority
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:746    .text.NVIC_DecodePriority:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:750    .text.NVIC_DecodePriority:0000000000000000 NVIC_DecodePriority
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:834    .text.__NVIC_SystemReset:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:838    .text.__NVIC_SystemReset:0000000000000000 __NVIC_SystemReset
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:891    .text.__NVIC_SystemReset:0000000000000020 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:897    .text.SysTick_Config:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:901    .text.SysTick_Config:0000000000000000 SysTick_Config
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:961    .text.SysTick_Config:0000000000000040 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:966    .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:971    .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1006   .text.HAL_NVIC_SetPriority:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1011   .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1061   .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1066   .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1102   .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1107   .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1143   .text.HAL_NVIC_SystemReset:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1148   .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1168   .text.HAL_SYSTICK_Config:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1173   .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1209   .text.HAL_MPU_Disable:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1214   .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1260   .text.HAL_MPU_Disable:0000000000000024 $d
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 94


/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1266   .text.HAL_MPU_Enable:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1271   .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1334   .text.HAL_MPU_Enable:0000000000000030 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1340   .text.HAL_MPU_ConfigRegion:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1345   .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1459   .text.HAL_MPU_ConfigRegion:0000000000000080 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1464   .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1469   .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1493   .text.HAL_NVIC_GetPriority:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1498   .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1543   .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1548   .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1584   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1589   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1627   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1632   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1668   .text.HAL_NVIC_GetActive:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1673   .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1711   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1716   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1769   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000034 $d
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1774   .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1779   .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1806   .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
/var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s:1801   .text.HAL_SYSTICK_Callback:0000000000000000 $t
                     .debug_frame:0000000000000010 $d
                           .group:0000000000000000 wm4.0.12d3039ce5a2552d46df25be77b64279
                           .group:0000000000000000 wm4.stm32f4xx_hal_conf.h.2.af8b2ca6b03807d43d9ddf9698d1361c
                           .group:0000000000000000 wm4.stm32f4xx.h.39.1b09cc4be5834e402f47d342f5416be4
                           .group:0000000000000000 wm4.stm32f412zx.h.35.d9913ab15c3cc42510cd85c75dd3c4eb
                           .group:0000000000000000 wm4.features.h.22.2e382148a0560adabf236cddd4e880f4
                           .group:0000000000000000 wm4._default_types.h.15.933e8edd27a65e0b69af4a865eb623d2
                           .group:0000000000000000 wm4._intsup.h.10.35a45952db64d30146faa63a55c20c1c
                           .group:0000000000000000 wm4._stdint.h.10.f76354baea1c7088202064e6f3d4f5e3
                           .group:0000000000000000 wm4.stdint.h.23.373a9d32a9e4c2e88fd347156532d281
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.f42444deefab66ffa141b9b9fddb57a3
                           .group:0000000000000000 wm4.core_cm4.h.174.059a5e001a9e729091d1407208e93224
                           .group:0000000000000000 wm4.mpu_armv7.h.32.27b4593cb2f8d3152ca5d97a9d72b321
                           .group:0000000000000000 wm4.stm32f412zx.h.838.7f7dacbfe2e2c88ca5202f260290d6c1
                           .group:0000000000000000 wm4.stm32f4xx.h.196.23c4e4a5d465a121178374b8f4182f7c
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.394d12941f5a0482dbe3c36ee9e57b2b
                           .group:0000000000000000 wm4.stddef.h.39.c744ceb84abf2f8351653f0e2622da1c
                           .group:0000000000000000 wm4.stm32f4xx_hal_def.h.58.2d2c85d5b9693a63e90566b806e8a752
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc_ex.h.22.fe15f7aa872c0ff0051d1df0fdd88661
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc.h.108.0c18a3cfc2dd91bdf92470b4bd0ea1b5
                           .group:0000000000000000 wm4.stm32f4xx_hal_exti.h.22.b6735b42221f61fdbfd800fa51550a85
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.22.be2c6bcf9722096ea8f49a41bf6aa50c
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio_ex.h.22.5fac61f4372beb17c6941adb263493e1
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.264.978ac12eab1d3b3400b35b8c427e2c33
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.22.fffce20ac9119c50557659c75e75ab1c
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.721.a1e57ffbc615f926e6509c5acc65e492
                           .group:0000000000000000 wm4.stm32f4xx_hal_cortex.h.22.e6aa3b847b5388be63c32d1f9e696ef7
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.22.31b301be2655c3eb8583e51c8231544a
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash_ex.h.22.5016bda819f6a480c96be63516c36ab2
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.363.51efdf0f6c88f683efb89d7cc95cc1be
ARM GAS  /var/folders/_8/_cw6l3nd335f_j6cn6z79m4m0000gn/T//cc5TFfU4.s 			page 95


                           .group:0000000000000000 wm4.stm32f4xx_ll_fsmc.h.22.ed2b494a9a7d206deda6c53e626a4601
                           .group:0000000000000000 wm4.stm32f4xx_hal_i2c.h.22.7a518225417837eb3d0550cc95fa0a57
                           .group:0000000000000000 wm4.stm32f4xx_hal_i2c_ex.h.22.a90c9435159b7eaef7dc679da6295e14
                           .group:0000000000000000 wm4.stm32f4xx_hal_i2c.h.644.9d0aaa0659558fa97b5b5ac32630da6a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.22.2c27d93ae187efe3a73816f03a329970
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr_ex.h.22.a735ba4f49c5b2574a98d58f3b7ae925
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.337.60b43975c84527a23cb6994b23165a5e
                           .group:0000000000000000 wm4.stm32f4xx_hal_spi.h.22.bc4a13b7a7ee3429db720a8d37eb1e5e
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim.h.22.9c16860ec2cc7f3d941608a8f521bc4a
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim_ex.h.22.2fde471485fd197eebc7c86251149c11
                           .group:0000000000000000 wm4.stm32f4xx_hal_uart.h.22.1edfd0da9670bd23245390d2a3da576d
                           .group:0000000000000000 wm4.stm32f4xx_hal.h.72.a5a58188aa461a0614f1e58e159c7840

NO UNDEFINED SYMBOLS
