0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.srcs/sim_1/new/fifo_async_tb.v,1710336202,verilog,,,,fifo_async_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.srcs/sim_1/new/fifo_tb.v,1710322819,verilog,,,,fifo_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.srcs/sources_1/ip/fifo/sim/fifo.v,1710320954,verilog,,D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.srcs/sim_1/new/fifo_tb.v,,fifo,,,,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.srcs/sources_1/ip/fifo_async/sim/fifo_async.v,1710334143,verilog,,D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.srcs/sim_1/new/fifo_async_tb.v,,fifo_async,,,,,,,,
