$comment
	File created using the following command:
		vcd file Mips.msim.vcd -direction
$end
$date
	Tue Nov 06 15:11:55 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mips_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " fio1 [31] $end
$var wire 1 # fio1 [30] $end
$var wire 1 $ fio1 [29] $end
$var wire 1 % fio1 [28] $end
$var wire 1 & fio1 [27] $end
$var wire 1 ' fio1 [26] $end
$var wire 1 ( fio1 [25] $end
$var wire 1 ) fio1 [24] $end
$var wire 1 * fio1 [23] $end
$var wire 1 + fio1 [22] $end
$var wire 1 , fio1 [21] $end
$var wire 1 - fio1 [20] $end
$var wire 1 . fio1 [19] $end
$var wire 1 / fio1 [18] $end
$var wire 1 0 fio1 [17] $end
$var wire 1 1 fio1 [16] $end
$var wire 1 2 fio1 [15] $end
$var wire 1 3 fio1 [14] $end
$var wire 1 4 fio1 [13] $end
$var wire 1 5 fio1 [12] $end
$var wire 1 6 fio1 [11] $end
$var wire 1 7 fio1 [10] $end
$var wire 1 8 fio1 [9] $end
$var wire 1 9 fio1 [8] $end
$var wire 1 : fio1 [7] $end
$var wire 1 ; fio1 [6] $end
$var wire 1 < fio1 [5] $end
$var wire 1 = fio1 [4] $end
$var wire 1 > fio1 [3] $end
$var wire 1 ? fio1 [2] $end
$var wire 1 @ fio1 [1] $end
$var wire 1 A fio1 [0] $end
$var wire 1 B fio2 [31] $end
$var wire 1 C fio2 [30] $end
$var wire 1 D fio2 [29] $end
$var wire 1 E fio2 [28] $end
$var wire 1 F fio2 [27] $end
$var wire 1 G fio2 [26] $end
$var wire 1 H fio2 [25] $end
$var wire 1 I fio2 [24] $end
$var wire 1 J fio2 [23] $end
$var wire 1 K fio2 [22] $end
$var wire 1 L fio2 [21] $end
$var wire 1 M fio2 [20] $end
$var wire 1 N fio2 [19] $end
$var wire 1 O fio2 [18] $end
$var wire 1 P fio2 [17] $end
$var wire 1 Q fio2 [16] $end
$var wire 1 R fio2 [15] $end
$var wire 1 S fio2 [14] $end
$var wire 1 T fio2 [13] $end
$var wire 1 U fio2 [12] $end
$var wire 1 V fio2 [11] $end
$var wire 1 W fio2 [10] $end
$var wire 1 X fio2 [9] $end
$var wire 1 Y fio2 [8] $end
$var wire 1 Z fio2 [7] $end
$var wire 1 [ fio2 [6] $end
$var wire 1 \ fio2 [5] $end
$var wire 1 ] fio2 [4] $end
$var wire 1 ^ fio2 [3] $end
$var wire 1 _ fio2 [2] $end
$var wire 1 ` fio2 [1] $end
$var wire 1 a fio2 [0] $end
$var wire 1 b fio3 [31] $end
$var wire 1 c fio3 [30] $end
$var wire 1 d fio3 [29] $end
$var wire 1 e fio3 [28] $end
$var wire 1 f fio3 [27] $end
$var wire 1 g fio3 [26] $end
$var wire 1 h fio3 [25] $end
$var wire 1 i fio3 [24] $end
$var wire 1 j fio3 [23] $end
$var wire 1 k fio3 [22] $end
$var wire 1 l fio3 [21] $end
$var wire 1 m fio3 [20] $end
$var wire 1 n fio3 [19] $end
$var wire 1 o fio3 [18] $end
$var wire 1 p fio3 [17] $end
$var wire 1 q fio3 [16] $end
$var wire 1 r fio3 [15] $end
$var wire 1 s fio3 [14] $end
$var wire 1 t fio3 [13] $end
$var wire 1 u fio3 [12] $end
$var wire 1 v fio3 [11] $end
$var wire 1 w fio3 [10] $end
$var wire 1 x fio3 [9] $end
$var wire 1 y fio3 [8] $end
$var wire 1 z fio3 [7] $end
$var wire 1 { fio3 [6] $end
$var wire 1 | fio3 [5] $end
$var wire 1 } fio3 [4] $end
$var wire 1 ~ fio3 [3] $end
$var wire 1 !! fio3 [2] $end
$var wire 1 "! fio3 [1] $end
$var wire 1 #! fio3 [0] $end
$var wire 1 $! fio4 [3] $end
$var wire 1 %! fio4 [2] $end
$var wire 1 &! fio4 [1] $end
$var wire 1 '! fio4 [0] $end
$var wire 1 (! fio5 $end
$var wire 1 )! fio6 [1] $end
$var wire 1 *! fio6 [0] $end

$scope module i1 $end
$var wire 1 +! gnd $end
$var wire 1 ,! vcc $end
$var wire 1 -! unknown $end
$var wire 1 .! devoe $end
$var wire 1 /! devclrn $end
$var wire 1 0! devpor $end
$var wire 1 1! ww_devoe $end
$var wire 1 2! ww_devclrn $end
$var wire 1 3! ww_devpor $end
$var wire 1 4! ww_clk $end
$var wire 1 5! ww_fio1 [31] $end
$var wire 1 6! ww_fio1 [30] $end
$var wire 1 7! ww_fio1 [29] $end
$var wire 1 8! ww_fio1 [28] $end
$var wire 1 9! ww_fio1 [27] $end
$var wire 1 :! ww_fio1 [26] $end
$var wire 1 ;! ww_fio1 [25] $end
$var wire 1 <! ww_fio1 [24] $end
$var wire 1 =! ww_fio1 [23] $end
$var wire 1 >! ww_fio1 [22] $end
$var wire 1 ?! ww_fio1 [21] $end
$var wire 1 @! ww_fio1 [20] $end
$var wire 1 A! ww_fio1 [19] $end
$var wire 1 B! ww_fio1 [18] $end
$var wire 1 C! ww_fio1 [17] $end
$var wire 1 D! ww_fio1 [16] $end
$var wire 1 E! ww_fio1 [15] $end
$var wire 1 F! ww_fio1 [14] $end
$var wire 1 G! ww_fio1 [13] $end
$var wire 1 H! ww_fio1 [12] $end
$var wire 1 I! ww_fio1 [11] $end
$var wire 1 J! ww_fio1 [10] $end
$var wire 1 K! ww_fio1 [9] $end
$var wire 1 L! ww_fio1 [8] $end
$var wire 1 M! ww_fio1 [7] $end
$var wire 1 N! ww_fio1 [6] $end
$var wire 1 O! ww_fio1 [5] $end
$var wire 1 P! ww_fio1 [4] $end
$var wire 1 Q! ww_fio1 [3] $end
$var wire 1 R! ww_fio1 [2] $end
$var wire 1 S! ww_fio1 [1] $end
$var wire 1 T! ww_fio1 [0] $end
$var wire 1 U! ww_fio2 [31] $end
$var wire 1 V! ww_fio2 [30] $end
$var wire 1 W! ww_fio2 [29] $end
$var wire 1 X! ww_fio2 [28] $end
$var wire 1 Y! ww_fio2 [27] $end
$var wire 1 Z! ww_fio2 [26] $end
$var wire 1 [! ww_fio2 [25] $end
$var wire 1 \! ww_fio2 [24] $end
$var wire 1 ]! ww_fio2 [23] $end
$var wire 1 ^! ww_fio2 [22] $end
$var wire 1 _! ww_fio2 [21] $end
$var wire 1 `! ww_fio2 [20] $end
$var wire 1 a! ww_fio2 [19] $end
$var wire 1 b! ww_fio2 [18] $end
$var wire 1 c! ww_fio2 [17] $end
$var wire 1 d! ww_fio2 [16] $end
$var wire 1 e! ww_fio2 [15] $end
$var wire 1 f! ww_fio2 [14] $end
$var wire 1 g! ww_fio2 [13] $end
$var wire 1 h! ww_fio2 [12] $end
$var wire 1 i! ww_fio2 [11] $end
$var wire 1 j! ww_fio2 [10] $end
$var wire 1 k! ww_fio2 [9] $end
$var wire 1 l! ww_fio2 [8] $end
$var wire 1 m! ww_fio2 [7] $end
$var wire 1 n! ww_fio2 [6] $end
$var wire 1 o! ww_fio2 [5] $end
$var wire 1 p! ww_fio2 [4] $end
$var wire 1 q! ww_fio2 [3] $end
$var wire 1 r! ww_fio2 [2] $end
$var wire 1 s! ww_fio2 [1] $end
$var wire 1 t! ww_fio2 [0] $end
$var wire 1 u! ww_fio3 [31] $end
$var wire 1 v! ww_fio3 [30] $end
$var wire 1 w! ww_fio3 [29] $end
$var wire 1 x! ww_fio3 [28] $end
$var wire 1 y! ww_fio3 [27] $end
$var wire 1 z! ww_fio3 [26] $end
$var wire 1 {! ww_fio3 [25] $end
$var wire 1 |! ww_fio3 [24] $end
$var wire 1 }! ww_fio3 [23] $end
$var wire 1 ~! ww_fio3 [22] $end
$var wire 1 !" ww_fio3 [21] $end
$var wire 1 "" ww_fio3 [20] $end
$var wire 1 #" ww_fio3 [19] $end
$var wire 1 $" ww_fio3 [18] $end
$var wire 1 %" ww_fio3 [17] $end
$var wire 1 &" ww_fio3 [16] $end
$var wire 1 '" ww_fio3 [15] $end
$var wire 1 (" ww_fio3 [14] $end
$var wire 1 )" ww_fio3 [13] $end
$var wire 1 *" ww_fio3 [12] $end
$var wire 1 +" ww_fio3 [11] $end
$var wire 1 ," ww_fio3 [10] $end
$var wire 1 -" ww_fio3 [9] $end
$var wire 1 ." ww_fio3 [8] $end
$var wire 1 /" ww_fio3 [7] $end
$var wire 1 0" ww_fio3 [6] $end
$var wire 1 1" ww_fio3 [5] $end
$var wire 1 2" ww_fio3 [4] $end
$var wire 1 3" ww_fio3 [3] $end
$var wire 1 4" ww_fio3 [2] $end
$var wire 1 5" ww_fio3 [1] $end
$var wire 1 6" ww_fio3 [0] $end
$var wire 1 7" ww_fio4 [3] $end
$var wire 1 8" ww_fio4 [2] $end
$var wire 1 9" ww_fio4 [1] $end
$var wire 1 :" ww_fio4 [0] $end
$var wire 1 ;" ww_fio5 $end
$var wire 1 <" ww_fio6 [1] $end
$var wire 1 =" ww_fio6 [0] $end
$var wire 1 >" \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ?" \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 @" \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 A" \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 B" \fio1[0]~output_o\ $end
$var wire 1 C" \fio1[1]~output_o\ $end
$var wire 1 D" \fio1[2]~output_o\ $end
$var wire 1 E" \fio1[3]~output_o\ $end
$var wire 1 F" \fio1[4]~output_o\ $end
$var wire 1 G" \fio1[5]~output_o\ $end
$var wire 1 H" \fio1[6]~output_o\ $end
$var wire 1 I" \fio1[7]~output_o\ $end
$var wire 1 J" \fio1[8]~output_o\ $end
$var wire 1 K" \fio1[9]~output_o\ $end
$var wire 1 L" \fio1[10]~output_o\ $end
$var wire 1 M" \fio1[11]~output_o\ $end
$var wire 1 N" \fio1[12]~output_o\ $end
$var wire 1 O" \fio1[13]~output_o\ $end
$var wire 1 P" \fio1[14]~output_o\ $end
$var wire 1 Q" \fio1[15]~output_o\ $end
$var wire 1 R" \fio1[16]~output_o\ $end
$var wire 1 S" \fio1[17]~output_o\ $end
$var wire 1 T" \fio1[18]~output_o\ $end
$var wire 1 U" \fio1[19]~output_o\ $end
$var wire 1 V" \fio1[20]~output_o\ $end
$var wire 1 W" \fio1[21]~output_o\ $end
$var wire 1 X" \fio1[22]~output_o\ $end
$var wire 1 Y" \fio1[23]~output_o\ $end
$var wire 1 Z" \fio1[24]~output_o\ $end
$var wire 1 [" \fio1[25]~output_o\ $end
$var wire 1 \" \fio1[26]~output_o\ $end
$var wire 1 ]" \fio1[27]~output_o\ $end
$var wire 1 ^" \fio1[28]~output_o\ $end
$var wire 1 _" \fio1[29]~output_o\ $end
$var wire 1 `" \fio1[30]~output_o\ $end
$var wire 1 a" \fio1[31]~output_o\ $end
$var wire 1 b" \fio2[0]~output_o\ $end
$var wire 1 c" \fio2[1]~output_o\ $end
$var wire 1 d" \fio2[2]~output_o\ $end
$var wire 1 e" \fio2[3]~output_o\ $end
$var wire 1 f" \fio2[4]~output_o\ $end
$var wire 1 g" \fio2[5]~output_o\ $end
$var wire 1 h" \fio2[6]~output_o\ $end
$var wire 1 i" \fio2[7]~output_o\ $end
$var wire 1 j" \fio2[8]~output_o\ $end
$var wire 1 k" \fio2[9]~output_o\ $end
$var wire 1 l" \fio2[10]~output_o\ $end
$var wire 1 m" \fio2[11]~output_o\ $end
$var wire 1 n" \fio2[12]~output_o\ $end
$var wire 1 o" \fio2[13]~output_o\ $end
$var wire 1 p" \fio2[14]~output_o\ $end
$var wire 1 q" \fio2[15]~output_o\ $end
$var wire 1 r" \fio2[16]~output_o\ $end
$var wire 1 s" \fio2[17]~output_o\ $end
$var wire 1 t" \fio2[18]~output_o\ $end
$var wire 1 u" \fio2[19]~output_o\ $end
$var wire 1 v" \fio2[20]~output_o\ $end
$var wire 1 w" \fio2[21]~output_o\ $end
$var wire 1 x" \fio2[22]~output_o\ $end
$var wire 1 y" \fio2[23]~output_o\ $end
$var wire 1 z" \fio2[24]~output_o\ $end
$var wire 1 {" \fio2[25]~output_o\ $end
$var wire 1 |" \fio2[26]~output_o\ $end
$var wire 1 }" \fio2[27]~output_o\ $end
$var wire 1 ~" \fio2[28]~output_o\ $end
$var wire 1 !# \fio2[29]~output_o\ $end
$var wire 1 "# \fio2[30]~output_o\ $end
$var wire 1 ## \fio2[31]~output_o\ $end
$var wire 1 $# \fio3[0]~output_o\ $end
$var wire 1 %# \fio3[1]~output_o\ $end
$var wire 1 &# \fio3[2]~output_o\ $end
$var wire 1 '# \fio3[3]~output_o\ $end
$var wire 1 (# \fio3[4]~output_o\ $end
$var wire 1 )# \fio3[5]~output_o\ $end
$var wire 1 *# \fio3[6]~output_o\ $end
$var wire 1 +# \fio3[7]~output_o\ $end
$var wire 1 ,# \fio3[8]~output_o\ $end
$var wire 1 -# \fio3[9]~output_o\ $end
$var wire 1 .# \fio3[10]~output_o\ $end
$var wire 1 /# \fio3[11]~output_o\ $end
$var wire 1 0# \fio3[12]~output_o\ $end
$var wire 1 1# \fio3[13]~output_o\ $end
$var wire 1 2# \fio3[14]~output_o\ $end
$var wire 1 3# \fio3[15]~output_o\ $end
$var wire 1 4# \fio3[16]~output_o\ $end
$var wire 1 5# \fio3[17]~output_o\ $end
$var wire 1 6# \fio3[18]~output_o\ $end
$var wire 1 7# \fio3[19]~output_o\ $end
$var wire 1 8# \fio3[20]~output_o\ $end
$var wire 1 9# \fio3[21]~output_o\ $end
$var wire 1 :# \fio3[22]~output_o\ $end
$var wire 1 ;# \fio3[23]~output_o\ $end
$var wire 1 <# \fio3[24]~output_o\ $end
$var wire 1 =# \fio3[25]~output_o\ $end
$var wire 1 ># \fio3[26]~output_o\ $end
$var wire 1 ?# \fio3[27]~output_o\ $end
$var wire 1 @# \fio3[28]~output_o\ $end
$var wire 1 A# \fio3[29]~output_o\ $end
$var wire 1 B# \fio3[30]~output_o\ $end
$var wire 1 C# \fio3[31]~output_o\ $end
$var wire 1 D# \fio4[0]~output_o\ $end
$var wire 1 E# \fio4[1]~output_o\ $end
$var wire 1 F# \fio4[2]~output_o\ $end
$var wire 1 G# \fio4[3]~output_o\ $end
$var wire 1 H# \fio5~output_o\ $end
$var wire 1 I# \fio6[0]~output_o\ $end
$var wire 1 J# \fio6[1]~output_o\ $end
$var wire 1 K# \clk~input_o\ $end
$var wire 1 L# \clk~inputclkctrl_outclk\ $end
$var wire 1 M# \FD|PCAdder|Add0~0_combout\ $end
$var wire 1 N# \FD|BEQAdder|Add0~0_combout\ $end
$var wire 1 O# \FD|MI|Mux30~0_combout\ $end
$var wire 1 P# \FD|MI|Mux4~0_combout\ $end
$var wire 1 Q# \FD|PCAdder|Add0~3\ $end
$var wire 1 R# \FD|PCAdder|Add0~5\ $end
$var wire 1 S# \FD|PCAdder|Add0~6_combout\ $end
$var wire 1 T# \FD|PCAdder|Add0~4_combout\ $end
$var wire 1 U# \FD|BEQAdder|Add0~1\ $end
$var wire 1 V# \FD|BEQAdder|Add0~4\ $end
$var wire 1 W# \FD|BEQAdder|Add0~6\ $end
$var wire 1 X# \FD|BEQAdder|Add0~7_combout\ $end
$var wire 1 Y# \FD|MuxProxPC|X[5]~3_combout\ $end
$var wire 1 Z# \FD|MuxProxPC|X[5]~4_combout\ $end
$var wire 1 [# \FD|UCALU|Equal7~0_combout\ $end
$var wire 1 \# \UC|cntrlWord[9]~0_combout\ $end
$var wire 1 ]# \FD|BR|registers~68_q\ $end
$var wire 1 ^# \FD|BR|registers~1094_combout\ $end
$var wire 1 _# \FD|BR|registers~38_q\ $end
$var wire 1 `# \FD|ALU|Fulladder32|fulladder1|soma~combout\ $end
$var wire 1 a# \FD|BR|registers~1095_combout\ $end
$var wire 1 b# \FD|BR|registers~39_q\ $end
$var wire 1 c# \FD|ALU|Fulladder32|fulladder1|Cout~0_combout\ $end
$var wire 1 d# \FD|ALU|Fulladder32|fulladder2|soma~combout\ $end
$var wire 1 e# \FD|BR|registers~40_q\ $end
$var wire 1 f# \FD|ALU|Fulladder32|fulladder2|Cout~0_combout\ $end
$var wire 1 g# \FD|ALU|Fulladder32|fulladder2|Cout~1_combout\ $end
$var wire 1 h# \FD|ALU|Fulladder32|fulladder3|soma~combout\ $end
$var wire 1 i# \FD|BR|registers~41_q\ $end
$var wire 1 j# \FD|ALU|Fulladder32|fulladder3|Cout~0_combout\ $end
$var wire 1 k# \FD|ALU|Fulladder32|fulladder4|soma~combout\ $end
$var wire 1 l# \FD|BR|registers~42_q\ $end
$var wire 1 m# \FD|ALU|Fulladder32|fulladder4|Cout~0_combout\ $end
$var wire 1 n# \FD|ALU|Fulladder32|fulladder5|soma~combout\ $end
$var wire 1 o# \FD|BR|registers~43_q\ $end
$var wire 1 p# \FD|ALU|Fulladder32|fulladder5|Cout~0_combout\ $end
$var wire 1 q# \FD|ALU|Fulladder32|fulladder6|soma~combout\ $end
$var wire 1 r# \FD|BR|registers~44_q\ $end
$var wire 1 s# \FD|ALU|Fulladder32|fulladder6|Cout~0_combout\ $end
$var wire 1 t# \FD|ALU|Fulladder32|fulladder7|soma~combout\ $end
$var wire 1 u# \FD|BR|registers~45_q\ $end
$var wire 1 v# \FD|ALU|Fulladder32|fulladder7|Cout~0_combout\ $end
$var wire 1 w# \FD|ALU|Fulladder32|fulladder8|soma~combout\ $end
$var wire 1 x# \FD|BR|registers~46_q\ $end
$var wire 1 y# \FD|ALU|Fulladder32|fulladder8|Cout~0_combout\ $end
$var wire 1 z# \FD|ALU|Fulladder32|fulladder9|soma~combout\ $end
$var wire 1 {# \FD|BR|registers~47_q\ $end
$var wire 1 |# \FD|ALU|Fulladder32|fulladder9|Cout~0_combout\ $end
$var wire 1 }# \FD|ALU|Fulladder32|fulladder10|soma~combout\ $end
$var wire 1 ~# \FD|BR|registers~48_q\ $end
$var wire 1 !$ \FD|ALU|Fulladder32|fulladder10|Cout~0_combout\ $end
$var wire 1 "$ \FD|ALU|Fulladder32|fulladder11|soma~combout\ $end
$var wire 1 #$ \FD|BR|registers~49_q\ $end
$var wire 1 $$ \FD|ALU|Fulladder32|fulladder11|Cout~0_combout\ $end
$var wire 1 %$ \FD|ALU|Fulladder32|fulladder12|soma~combout\ $end
$var wire 1 &$ \FD|BR|registers~50_q\ $end
$var wire 1 '$ \FD|ALU|Fulladder32|fulladder12|Cout~0_combout\ $end
$var wire 1 ($ \FD|ALU|Fulladder32|fulladder13|soma~combout\ $end
$var wire 1 )$ \FD|BR|registers~51_q\ $end
$var wire 1 *$ \FD|ALU|Fulladder32|fulladder13|Cout~0_combout\ $end
$var wire 1 +$ \FD|ALU|Fulladder32|fulladder14|soma~combout\ $end
$var wire 1 ,$ \FD|BR|registers~52_q\ $end
$var wire 1 -$ \FD|ALU|Fulladder32|fulladder14|Cout~0_combout\ $end
$var wire 1 .$ \FD|ALU|Fulladder32|fulladder15|soma~combout\ $end
$var wire 1 /$ \FD|BR|registers~53_q\ $end
$var wire 1 0$ \FD|ALU|Fulladder32|fulladder15|Cout~0_combout\ $end
$var wire 1 1$ \FD|ALU|Fulladder32|fulladder16|soma~combout\ $end
$var wire 1 2$ \FD|BR|registers~54_q\ $end
$var wire 1 3$ \FD|ALU|Fulladder32|fulladder16|Cout~0_combout\ $end
$var wire 1 4$ \FD|ALU|Fulladder32|fulladder17|soma~combout\ $end
$var wire 1 5$ \FD|BR|registers~55_q\ $end
$var wire 1 6$ \FD|ALU|Fulladder32|fulladder17|Cout~0_combout\ $end
$var wire 1 7$ \FD|ALU|Fulladder32|fulladder18|soma~combout\ $end
$var wire 1 8$ \FD|BR|registers~56feeder_combout\ $end
$var wire 1 9$ \FD|BR|registers~56_q\ $end
$var wire 1 :$ \FD|ALU|Fulladder32|fulladder18|Cout~0_combout\ $end
$var wire 1 ;$ \FD|ALU|Fulladder32|fulladder19|soma~combout\ $end
$var wire 1 <$ \FD|BR|registers~57_q\ $end
$var wire 1 =$ \FD|ALU|Fulladder32|fulladder19|Cout~0_combout\ $end
$var wire 1 >$ \FD|ALU|Fulladder32|fulladder20|soma~combout\ $end
$var wire 1 ?$ \FD|BR|registers~58_q\ $end
$var wire 1 @$ \FD|ALU|Fulladder32|fulladder20|Cout~0_combout\ $end
$var wire 1 A$ \FD|ALU|Fulladder32|fulladder21|soma~combout\ $end
$var wire 1 B$ \FD|BR|registers~59_q\ $end
$var wire 1 C$ \FD|ALU|Fulladder32|fulladder21|Cout~0_combout\ $end
$var wire 1 D$ \FD|ALU|Fulladder32|fulladder22|soma~combout\ $end
$var wire 1 E$ \FD|BR|registers~60_q\ $end
$var wire 1 F$ \FD|ALU|Fulladder32|fulladder22|Cout~0_combout\ $end
$var wire 1 G$ \FD|ALU|Fulladder32|fulladder23|soma~combout\ $end
$var wire 1 H$ \FD|BR|registers~61_q\ $end
$var wire 1 I$ \FD|ALU|Fulladder32|fulladder23|Cout~0_combout\ $end
$var wire 1 J$ \FD|ALU|Fulladder32|fulladder24|soma~combout\ $end
$var wire 1 K$ \FD|BR|registers~62_q\ $end
$var wire 1 L$ \FD|ALU|Fulladder32|fulladder24|Cout~0_combout\ $end
$var wire 1 M$ \FD|ALU|Fulladder32|fulladder25|soma~combout\ $end
$var wire 1 N$ \FD|BR|registers~63_q\ $end
$var wire 1 O$ \FD|ALU|Fulladder32|fulladder25|Cout~0_combout\ $end
$var wire 1 P$ \FD|ALU|Fulladder32|fulladder26|soma~combout\ $end
$var wire 1 Q$ \FD|BR|registers~64_q\ $end
$var wire 1 R$ \FD|ALU|Fulladder32|fulladder26|Cout~0_combout\ $end
$var wire 1 S$ \FD|ALU|Fulladder32|fulladder27|soma~combout\ $end
$var wire 1 T$ \FD|BR|registers~65_q\ $end
$var wire 1 U$ \FD|ALU|Fulladder32|fulladder27|Cout~0_combout\ $end
$var wire 1 V$ \FD|ALU|Fulladder32|fulladder28|soma~combout\ $end
$var wire 1 W$ \FD|BR|registers~66_q\ $end
$var wire 1 X$ \FD|ALU|Fulladder32|fulladder28|Cout~0_combout\ $end
$var wire 1 Y$ \FD|ALU|Fulladder32|fulladder29|soma~combout\ $end
$var wire 1 Z$ \FD|BR|registers~67_q\ $end
$var wire 1 [$ \FD|ALU|Fulladder32|fulladder29|Cout~0_combout\ $end
$var wire 1 \$ \FD|ALU|Fulladder32|fulladder30|soma~combout\ $end
$var wire 1 ]$ \FD|BR|registers~69_q\ $end
$var wire 1 ^$ \FD|ALU|Fulladder32|fulladder30|Cout~0_combout\ $end
$var wire 1 _$ \FD|ALU|Fulladder32|fulladder31|soma~combout\ $end
$var wire 1 `$ \FD|comb~0_combout\ $end
$var wire 1 a$ \FD|BEQAdder|Add0~2_combout\ $end
$var wire 1 b$ \FD|PCAdder|Add0~1\ $end
$var wire 1 c$ \FD|PCAdder|Add0~2_combout\ $end
$var wire 1 d$ \FD|BEQAdder|Add0~3_combout\ $end
$var wire 1 e$ \FD|MuxProxPC|X[3]~0_combout\ $end
$var wire 1 f$ \FD|MI|Mux31~0_combout\ $end
$var wire 1 g$ \FD|BEQAdder|Add0~5_combout\ $end
$var wire 1 h$ \FD|MuxProxPC|X[4]~1_combout\ $end
$var wire 1 i$ \FD|MuxProxPC|X[4]~2_combout\ $end
$var wire 1 j$ \FD|MI|Mux18~0_combout\ $end
$var wire 1 k$ \FD|ALU|Fulladder32|fulladder0|soma~0_combout\ $end
$var wire 1 l$ \FD|BR|registers~1062_combout\ $end
$var wire 1 m$ \FD|BR|registers~1063_combout\ $end
$var wire 1 n$ \FD|BR|registers~1064_combout\ $end
$var wire 1 o$ \FD|BR|registers~1065_combout\ $end
$var wire 1 p$ \FD|BR|registers~1066_combout\ $end
$var wire 1 q$ \FD|BR|registers~1067_combout\ $end
$var wire 1 r$ \FD|BR|registers~1068_combout\ $end
$var wire 1 s$ \FD|BR|registers~1069_combout\ $end
$var wire 1 t$ \FD|BR|registers~1070_combout\ $end
$var wire 1 u$ \FD|BR|registers~1071_combout\ $end
$var wire 1 v$ \FD|BR|registers~1072_combout\ $end
$var wire 1 w$ \FD|BR|registers~1073_combout\ $end
$var wire 1 x$ \FD|BR|registers~1074_combout\ $end
$var wire 1 y$ \FD|BR|registers~1075_combout\ $end
$var wire 1 z$ \FD|BR|registers~1076_combout\ $end
$var wire 1 {$ \FD|BR|registers~1077_combout\ $end
$var wire 1 |$ \FD|BR|registers~1078_combout\ $end
$var wire 1 }$ \FD|BR|registers~1079_combout\ $end
$var wire 1 ~$ \FD|BR|registers~1080_combout\ $end
$var wire 1 !% \FD|BR|registers~1081_combout\ $end
$var wire 1 "% \FD|BR|registers~1082_combout\ $end
$var wire 1 #% \FD|BR|registers~1083_combout\ $end
$var wire 1 $% \FD|BR|registers~1084_combout\ $end
$var wire 1 %% \FD|BR|registers~1085_combout\ $end
$var wire 1 &% \FD|BR|registers~1086_combout\ $end
$var wire 1 '% \FD|BR|registers~1087_combout\ $end
$var wire 1 (% \FD|BR|registers~1088_combout\ $end
$var wire 1 )% \FD|BR|registers~1089_combout\ $end
$var wire 1 *% \FD|BR|registers~1090_combout\ $end
$var wire 1 +% \FD|BR|registers~1091_combout\ $end
$var wire 1 ,% \FD|BR|registers~1092_combout\ $end
$var wire 1 -% \FD|BR|registers~1093_combout\ $end
$var wire 1 .% \FD|ALU|MuxAlu|result~0_combout\ $end
$var wire 1 /% \FD|UCALU|instr\ [3] $end
$var wire 1 0% \FD|UCALU|instr\ [2] $end
$var wire 1 1% \FD|UCALU|instr\ [1] $end
$var wire 1 2% \FD|UCALU|instr\ [0] $end
$var wire 1 3% \FD|PC|q\ [31] $end
$var wire 1 4% \FD|PC|q\ [30] $end
$var wire 1 5% \FD|PC|q\ [29] $end
$var wire 1 6% \FD|PC|q\ [28] $end
$var wire 1 7% \FD|PC|q\ [27] $end
$var wire 1 8% \FD|PC|q\ [26] $end
$var wire 1 9% \FD|PC|q\ [25] $end
$var wire 1 :% \FD|PC|q\ [24] $end
$var wire 1 ;% \FD|PC|q\ [23] $end
$var wire 1 <% \FD|PC|q\ [22] $end
$var wire 1 =% \FD|PC|q\ [21] $end
$var wire 1 >% \FD|PC|q\ [20] $end
$var wire 1 ?% \FD|PC|q\ [19] $end
$var wire 1 @% \FD|PC|q\ [18] $end
$var wire 1 A% \FD|PC|q\ [17] $end
$var wire 1 B% \FD|PC|q\ [16] $end
$var wire 1 C% \FD|PC|q\ [15] $end
$var wire 1 D% \FD|PC|q\ [14] $end
$var wire 1 E% \FD|PC|q\ [13] $end
$var wire 1 F% \FD|PC|q\ [12] $end
$var wire 1 G% \FD|PC|q\ [11] $end
$var wire 1 H% \FD|PC|q\ [10] $end
$var wire 1 I% \FD|PC|q\ [9] $end
$var wire 1 J% \FD|PC|q\ [8] $end
$var wire 1 K% \FD|PC|q\ [7] $end
$var wire 1 L% \FD|PC|q\ [6] $end
$var wire 1 M% \FD|PC|q\ [5] $end
$var wire 1 N% \FD|PC|q\ [4] $end
$var wire 1 O% \FD|PC|q\ [3] $end
$var wire 1 P% \FD|PC|q\ [2] $end
$var wire 1 Q% \FD|PC|q\ [1] $end
$var wire 1 R% \FD|PC|q\ [0] $end
$var wire 1 S% \FD|ALU|MuxAlu|ALT_INV_result~0_combout\ $end
$var wire 1 T% \FD|BR|ALT_INV_registers~1063_combout\ $end
$var wire 1 U% \FD|BR|ALT_INV_registers~1062_combout\ $end
$var wire 1 V% \FD|BR|ALT_INV_registers~39_q\ $end
$var wire 1 W% \FD|BR|ALT_INV_registers~38_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1(!
0+!
1,!
x-!
1.!
1/!
10!
11!
12!
13!
04!
1;"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
1b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
1%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
1F#
0G#
1H#
1I#
0J#
0K#
0L#
1M#
1N#
0O#
0P#
1Q#
0R#
0S#
0T#
0U#
1V#
0W#
0X#
0Y#
0Z#
1[#
0\#
0]#
1^#
0_#
0`#
1a#
0b#
1c#
0d#
0e#
1f#
1g#
0h#
0i#
1j#
0k#
0l#
1m#
0n#
0o#
1p#
0q#
0r#
1s#
0t#
0u#
1v#
0w#
0x#
1y#
0z#
0{#
1|#
0}#
0~#
1!$
0"$
0#$
1$$
0%$
0&$
1'$
0($
0)$
1*$
0+$
0,$
1-$
0.$
0/$
10$
01$
02$
13$
04$
05$
16$
07$
08$
09$
1:$
0;$
0<$
1=$
0>$
0?$
1@$
0A$
0B$
1C$
0D$
0E$
1F$
0G$
0H$
1I$
0J$
0K$
1L$
0M$
0N$
1O$
0P$
0Q$
1R$
0S$
0T$
1U$
0V$
0W$
1X$
0Y$
0Z$
1[$
0\$
0]$
1^$
0_$
1`$
1a$
0b$
0c$
1d$
1e$
0f$
0g$
0h$
0i$
1j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
1S%
1T%
1U%
1V%
1W%
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
15"
16"
07"
18"
19"
0:"
0<"
1="
x/%
10%
x1%
x2%
x3%
x4%
x5%
x6%
x7%
x8%
x9%
x:%
x;%
x<%
x=%
x>%
x?%
x@%
xA%
xB%
xC%
xD%
xE%
xF%
xG%
xH%
xI%
xJ%
xK%
xL%
0M%
0N%
0O%
0P%
xQ%
xR%
1>"
1?"
1@"
0A"
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
1`
1a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
1#!
0$!
1%!
1&!
0'!
0)!
1*!
$end
#25000
1!
14!
1K#
1A"
1L#
1P%
1O%
1c$
1\#
0M#
1b$
1f$
0j$
0`$
0c$
0Q#
0d$
0V#
1g$
1T#
1d$
1V#
0a$
0e$
0I#
1J#
1h$
0="
1<"
0*!
1)!
1i$
#50000
0!
04!
0K#
0A"
0L#
#75000
1!
14!
1K#
1A"
1L#
1_#
1b#
0P%
0O%
1N%
0V%
0W%
0T#
1R#
0g$
1W#
1c$
1Q#
1M#
0b$
1O#
0f$
1m$
0f#
1l$
0U%
0T%
0c$
1a$
1T#
0R#
1e$
1X#
1S#
1g$
0W#
0h$
0b"
0c"
0i$
1Y#
0S#
0g$
1W#
1h$
0d$
0e$
0t!
0s!
0%#
0$#
1i$
0Y#
1Z#
0a
0`
05"
06"
0Z#
0#!
0"!
#100000
0!
04!
0K#
0A"
0L#
#125000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1f$
1c$
0a$
1d$
1e$
#150000
0!
04!
0K#
0A"
0L#
#175000
1!
14!
1K#
1A"
1L#
0P%
1O%
0c$
0Q#
1M#
0b$
0O#
0f$
1c$
1Q#
1a$
0T#
1R#
0e$
1S#
1g$
0W#
0h$
1T#
0R#
0d$
0V#
1e$
0S#
1W#
0i$
1h$
1Y#
1Z#
1i$
0Y#
0Z#
#200000
0!
04!
0K#
0A"
0L#
#225000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1f$
0c$
0Q#
0a$
0T#
1R#
1d$
1V#
0e$
1S#
0W#
0h$
0i$
1Y#
1Z#
#250000
0!
04!
0K#
0A"
0L#
#275000
1!
14!
1K#
1A"
1L#
1M%
0P%
0O%
0N%
1T#
0R#
0g$
1c$
1Q#
1M#
0b$
1O#
0S#
0X#
0f$
1X#
0Y#
0c$
1a$
0T#
1e$
1S#
1g$
1h$
1i$
0X#
0g$
0h$
0d$
0e$
0Z#
1Y#
1Z#
0i$
#300000
0!
04!
0K#
0A"
0L#
#325000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1f$
1c$
0a$
1d$
1e$
#350000
0!
04!
0K#
0A"
0L#
#375000
1!
14!
1K#
1A"
1L#
0P%
1O%
0c$
0Q#
1M#
0b$
0O#
0f$
1c$
1Q#
1a$
1T#
0e$
1g$
1h$
0T#
0d$
0V#
1e$
1i$
0h$
0i$
#400000
0!
04!
0K#
0A"
0L#
#425000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1f$
0c$
0Q#
0a$
1T#
1d$
1V#
0e$
1h$
1i$
#450000
0!
04!
0K#
0A"
0L#
#475000
1!
14!
1K#
1A"
1L#
0P%
0O%
1N%
0T#
1R#
0g$
1W#
1c$
1Q#
1M#
0b$
1O#
0f$
0c$
1a$
1T#
0R#
1e$
1X#
0S#
1g$
0W#
0h$
0i$
0Y#
1S#
0g$
1W#
1h$
0d$
0e$
1i$
1Y#
0Z#
1Z#
#500000
0!
04!
0K#
0A"
0L#
#525000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1f$
1c$
0a$
1d$
1e$
#550000
0!
04!
0K#
0A"
0L#
#575000
1!
14!
1K#
1A"
1L#
0P%
1O%
0c$
0Q#
1M#
0b$
0O#
0f$
1c$
1Q#
1a$
0T#
1R#
0e$
0S#
1g$
0W#
0h$
1T#
0R#
0d$
0V#
1e$
1S#
1W#
0i$
1h$
0Y#
0Z#
1i$
1Y#
1Z#
#600000
0!
04!
0K#
0A"
0L#
#625000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1f$
0c$
0Q#
0a$
0T#
1R#
1d$
1V#
0e$
0S#
0W#
0h$
0i$
0Y#
0Z#
#650000
0!
04!
0K#
0A"
0L#
#675000
1!
14!
1K#
1A"
1L#
0M%
0P%
0O%
0N%
1T#
0R#
0g$
1c$
1Q#
1M#
0b$
1S#
0X#
0\#
0f$
1j$
0c#
0g#
1`$
1k$
0l$
0m$
1X#
1Y#
0c$
1a$
0T#
0d$
0V#
1e$
0S#
1g$
1h$
1T%
1U%
1i$
0X#
1d$
1V#
1Z#
0^#
0e$
1h#
0j#
1d#
1I#
0J#
1k#
0m#
0g$
1e$
0Y#
1="
0<"
1B"
1*!
0)!
1$#
1%#
0Z#
0h$
1n#
0p#
1T!
1D"
1E"
16"
15"
1A
1q#
0s#
0i$
1R!
1Q!
1#!
1"!
1F"
1?
1>
1t#
0v#
1P!
1G"
1=
1w#
0y#
1O!
1H"
1<
1z#
0|#
1N!
1I"
1;
1}#
0!$
1M!
1J"
1:
1"$
0$$
1L!
1K"
19
1%$
0'$
1K!
1L"
18
1($
0*$
1J!
1M"
17
1+$
0-$
1I!
1N"
16
1.$
00$
1H!
1O"
15
11$
03$
1G!
1P"
14
14$
06$
1F!
1Q"
13
17$
0:$
1E!
1R"
12
1;$
0=$
18$
1D!
1S"
11
1>$
0@$
1C!
1T"
10
1A$
0C$
1B!
1U"
1/
1D$
0F$
1A!
1V"
1.
1G$
0I$
1@!
1W"
1-
1J$
0L$
1?!
1X"
1,
1M$
0O$
1>!
1Y"
1+
1P$
0R$
1=!
1Z"
1*
1S$
0U$
1<!
1["
1)
1V$
0X$
1;!
1\"
1(
1Y$
0[$
1:!
1]"
1'
1\$
0^$
19!
1^"
1&
1_$
0`$
1.%
18!
1_"
0S%
1%
0e$
17!
1`"
1$
16!
1a"
1#
0H#
15!
0;"
1"
0(!
#700000
0!
04!
0K#
0A"
0L#
#725000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1O#
1P#
0[#
0j$
1c#
1g#
0k$
1l$
1m$
00%
0d$
1c$
0N#
0a$
0T%
0U%
1d$
0c#
0g#
0k#
0n#
0q#
0t#
0w#
0z#
0}#
0"$
0%$
0($
0+$
0.$
01$
04$
07$
0;$
0>$
0A$
0D$
0G$
0J$
0M$
0P$
0S$
0V$
0Y$
0\$
0_$
1^#
0I#
0.%
08$
0h#
0d#
0="
0F#
0B"
1S%
0*!
0$#
0%#
08"
0T!
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
06"
05"
0%!
0A
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0#!
0"!
0D"
0E"
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
1H#
0R!
0Q!
1;"
0?
0>
1(!
#750000
0!
04!
0K#
0A"
0L#
#775000
1!
14!
1K#
1A"
1L#
0P%
1M#
0b$
0O#
0P#
1[#
1j$
1`#
1`$
1k$
0l$
0m$
10%
1e$
0d$
0V#
0c$
1N#
1a$
1T%
1U%
1d$
1V#
1g$
0`#
1d#
1h#
1k#
1n#
1q#
1t#
1w#
1z#
1}#
1"$
1%$
1($
1+$
1.$
11$
14$
17$
1;$
1>$
1A$
1D$
1G$
1J$
1M$
1P$
1S$
1V$
1Y$
1\$
1_$
0^#
0e$
0a#
1I#
0`$
1.%
18$
1a#
1h$
0g$
1e$
1="
1F#
1B"
1C"
0S%
1*!
1$#
1%#
1i$
0e$
0h$
18"
1T!
1S!
1a"
1`"
1_"
1^"
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1D"
0C"
16"
15"
1%!
1A
1@
0i$
15!
16!
17!
18!
19!
1:!
1;!
1<!
1=!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
1H!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
1Q!
1R!
0S!
1#!
1"!
0@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
0H#
0;"
0(!
#800000
0!
04!
0K#
0A"
0L#
#825000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1O#
1P#
0[#
0j$
1c#
1g#
0k$
1l$
1m$
00%
0d$
1c$
0N#
0a$
0T%
0U%
1d$
0c#
0g#
0k#
0n#
0q#
0t#
0w#
0z#
0}#
0"$
0%$
0($
0+$
0.$
01$
04$
07$
0;$
0>$
0A$
0D$
0G$
0J$
0M$
0P$
0S$
0V$
0Y$
0\$
0_$
1^#
0I#
0.%
08$
0h#
0d#
0="
0F#
0B"
1S%
0*!
0$#
0%#
08"
0T!
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
06"
05"
0%!
0A
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0#!
0"!
0D"
0E"
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
1H#
0R!
0Q!
1;"
0?
0>
1(!
#850000
0!
04!
0K#
0A"
0L#
#875000
1!
14!
1K#
1A"
1L#
0P%
1M#
0b$
0O#
0P#
1[#
1j$
1`#
1`$
1k$
0l$
0m$
10%
1e$
0d$
0V#
0c$
1N#
1a$
1T%
1U%
1d$
1V#
1g$
0`#
1d#
1h#
1k#
1n#
1q#
1t#
1w#
1z#
1}#
1"$
1%$
1($
1+$
1.$
11$
14$
17$
1;$
1>$
1A$
1D$
1G$
1J$
1M$
1P$
1S$
1V$
1Y$
1\$
1_$
0^#
0e$
0a#
1I#
0`$
1.%
18$
1a#
1h$
0g$
1e$
1="
1F#
1B"
1C"
0S%
1*!
1$#
1%#
1i$
0e$
0h$
18"
1T!
1S!
1a"
1`"
1_"
1^"
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1D"
0C"
16"
15"
1%!
1A
1@
0i$
15!
16!
17!
18!
19!
1:!
1;!
1<!
1=!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
1H!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
1Q!
1R!
0S!
1#!
1"!
0@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
0H#
0;"
0(!
#900000
0!
04!
0K#
0A"
0L#
#925000
1!
14!
1K#
1A"
1L#
1P%
0M#
1b$
1O#
1P#
0[#
0j$
1c#
1g#
0k$
1l$
1m$
00%
0d$
1c$
0N#
0a$
0T%
0U%
1d$
0c#
0g#
0k#
0n#
0q#
0t#
0w#
0z#
0}#
0"$
0%$
0($
0+$
0.$
01$
04$
07$
0;$
0>$
0A$
0D$
0G$
0J$
0M$
0P$
0S$
0V$
0Y$
0\$
0_$
1^#
0I#
0.%
08$
0h#
0d#
0="
0F#
0B"
1S%
0*!
0$#
0%#
08"
0T!
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
06"
05"
0%!
0A
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0#!
0"!
0D"
0E"
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
1H#
0R!
0Q!
1;"
0?
0>
1(!
#950000
0!
04!
0K#
0A"
0L#
#975000
1!
14!
1K#
1A"
1L#
0P%
1M#
0b$
0O#
0P#
1[#
1j$
1`#
1`$
1k$
0l$
0m$
10%
1e$
0d$
0V#
0c$
1N#
1a$
1T%
1U%
1d$
1V#
1g$
0`#
1d#
1h#
1k#
1n#
1q#
1t#
1w#
1z#
1}#
1"$
1%$
1($
1+$
1.$
11$
14$
17$
1;$
1>$
1A$
1D$
1G$
1J$
1M$
1P$
1S$
1V$
1Y$
1\$
1_$
0^#
0e$
0a#
1I#
0`$
1.%
18$
1a#
1h$
0g$
1e$
1="
1F#
1B"
1C"
0S%
1*!
1$#
1%#
1i$
0e$
0h$
18"
1T!
1S!
1a"
1`"
1_"
1^"
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1D"
0C"
16"
15"
1%!
1A
1@
0i$
15!
16!
17!
18!
19!
1:!
1;!
1<!
1=!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
1H!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
1Q!
1R!
0S!
1#!
1"!
0@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
0H#
0;"
0(!
#1000000
