
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.385826                       # Number of seconds simulated
sim_ticks                                385826304000                       # Number of ticks simulated
final_tick                               385826304000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186081                       # Simulator instruction rate (inst/s)
host_op_rate                                   210165                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              127693791                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659748                       # Number of bytes of host memory used
host_seconds                                  3021.50                       # Real time elapsed on the host
sim_insts                                   562241703                       # Number of instructions simulated
sim_ops                                     635013056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst          22105472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           2956672                       # Number of bytes read from this memory
system.physmem.bytes_read::total             25062144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst     22105472                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total        22105472                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1420224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1420224                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst             345398                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              46198                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                391596                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           22191                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                22191                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             57293844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              7663220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64957064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        57293844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           57293844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3680993                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3680993                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3680993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            57293844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             7663220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               68638057                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               108257338                       # Number of BP lookups
system.cpu.branchPred.condPredicted          61946197                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2857997                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59683453                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51866187                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.902122                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14828713                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             256778                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3368996                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3356919                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12077                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27203                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        385826305                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          104770330                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      625522715                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   108257338                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           70051819                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     273013836                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5733291                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1896                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  95453172                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                802730                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          380652831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.853833                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.319073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                109779521     28.84%     28.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 33706461      8.85%     37.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 39540358     10.39%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                197626491     51.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            380652831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.280586                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.621255                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                102662992                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8683085                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 263156481                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3540785                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2609488                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32567643                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                259334                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              697838537                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                561240                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2609488                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                105163979                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5350082                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1121883                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 263998030                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2409369                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              693089277                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                1404638                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 500239                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4279                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           880066968                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3218016034                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        898244757                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790316                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 84276652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51089                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3835                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3615052                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             85643164                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51859856                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5684859                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          8383180                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  682859717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5801                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 651921973                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3778750                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        47852462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    149905107                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            402                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     380652831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.712642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.915413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            41529654     10.91%     10.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           105308934     27.67%     38.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           154829690     40.67%     79.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            78984553     20.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       380652831                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                83901518     67.39%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    159      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               27345353     21.96%     89.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              13263403     10.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             513300998     78.74%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3760894      0.58%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             83963679     12.88%     92.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50849038      7.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              651921973                       # Type of FU issued
system.cpu.iq.rate                           1.689677                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   124510433                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.190990                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1812785928                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         730728243                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    649181649                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              776432390                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         10545325                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4251814                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          868                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10383                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1933453                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       212386                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2609488                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4709408                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 89028                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           682865714                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            713545                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              85643164                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             51859856                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3235                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  13869                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7141                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10383                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1338804                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1454887                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2793691                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             650081969                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              83593236                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1840004                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           196                       # number of nop insts executed
system.cpu.iew.exec_refs                    134275608                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 99063377                       # Number of branches executed
system.cpu.iew.exec_stores                   50682372                       # Number of stores executed
system.cpu.iew.exec_rate                     1.684908                       # Inst execution rate
system.cpu.iew.wb_sent                      649314581                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     649181665                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 429669998                       # num instructions producing a value
system.cpu.iew.wb_consumers                 947882975                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.682575                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.453294                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        47852904                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5399                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2600840                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    373483816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.700242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.743600                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     61158909     16.38%     16.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    177695000     47.58%     63.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     66309894     17.75%     81.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     24576564      6.58%     88.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16582907      4.44%     92.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2913676      0.78%     93.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      9811835      2.63%     96.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4282690      1.15%     97.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10152341      2.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    373483816                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241703                       # Number of instructions committed
system.cpu.commit.committedOps              635013056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131317753                       # Number of memory references committed
system.cpu.commit.loads                      81391350                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97381881                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172473                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857412                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500048921     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599034      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81391350     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926387      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013056                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10152341                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1046194477                       # The number of ROB reads
system.cpu.rob.rob_writes                  1372913004                       # The number of ROB writes
system.cpu.timesIdled                          284083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5173474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241703                       # Number of Instructions Simulated
system.cpu.committedOps                     635013056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.686229                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.686229                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.457240                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.457240                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                772312396                       # number of integer regfile reads
system.cpu.int_regfile_writes               464748406                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2225208957                       # number of cc regfile reads
system.cpu.cc_regfile_writes                339345295                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131318096                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5177                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             45686                       # number of replacements
system.cpu.dcache.tags.tagsinuse           503.771257                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120022027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46198                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2597.991839                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       74192819000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   503.771257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.983928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          298                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120161824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120161824                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     70304218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70304218                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49712624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49712624                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2622                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2622                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     120016842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        120016842                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    120016842                       # number of overall hits
system.cpu.dcache.overall_hits::total       120016842                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39800                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        53792                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        53792                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        93592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        93592                       # number of overall misses
system.cpu.dcache.overall_misses::total         93592                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1612727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1612727000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2285240000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2285240000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       171000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       171000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3897967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3897967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3897967000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3897967000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     70344018                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70344018                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2565                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2565                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    120110434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120110434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    120110434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120110434                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000566                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001081                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001903                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001903                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000780                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000780                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000779                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40520.778894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40520.778894                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42482.897085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42482.897085                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        34200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        34200                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41648.506283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41648.506283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41648.506283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41648.506283                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.846154                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        22191                       # number of writebacks
system.cpu.dcache.writebacks::total             22191                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        14727                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14727                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        32669                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32669                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        47396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47396                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        47396                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47396                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        25073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25073                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21123                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        46196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        46196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46196                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1058697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1058697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    888103000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    888103000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1946800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1946800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1946800000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1946800000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000761                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000761                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000385                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42224.584214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42224.584214                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42044.359229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42044.359229                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42142.176812                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42142.176812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42142.176812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42142.176812                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            344892                       # number of replacements
system.cpu.icache.tags.tagsinuse           476.989258                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95059150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            345398                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            275.216272                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   476.989258                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.931620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.931620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          95798570                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         95798570                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95059150                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95059150                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95059150                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95059150                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95059150                       # number of overall hits
system.cpu.icache.overall_hits::total        95059150                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       394022                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        394022                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       394022                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         394022                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       394022                       # number of overall misses
system.cpu.icache.overall_misses::total        394022                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  16441705999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16441705999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  16441705999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16441705999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  16441705999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16441705999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     95453172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     95453172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     95453172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     95453172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     95453172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     95453172                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004128                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004128                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 41727.888288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41727.888288                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 41727.888288                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41727.888288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 41727.888288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41727.888288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.062500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       344892                       # number of writebacks
system.cpu.icache.writebacks::total            344892                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        48623                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        48623                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        48623                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        48623                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        48623                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        48623                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       345399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       345399                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       345399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       345399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       345399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       345399                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  14681788999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14681788999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  14681788999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14681788999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  14681788999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14681788999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003619                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003619                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003619                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003619                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42506.750161                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42506.750161                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42506.750161                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42506.750161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42506.750161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42506.750161                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests        785273                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       391619                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        11658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 385826304000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             370461                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22191                       # Transaction distribution
system.membus.trans_dist::WritebackClean       344892                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23495                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21135                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21135                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         345398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25063                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port      1035688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port       138082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1173770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port     44178560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port      4376896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48555456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            393778                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.029920                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.170368                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  381996     97.01%     97.01% # Request fanout histogram
system.membus.snoop_fanout::1                   11782      2.99%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              393778                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2254471200                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1726990000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy          230990000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
