general register module for cpu

2 read ports & 1 write port

x0	ROM	0

when addr_rd == addr_wr,data_rd will be data_wr
