WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500122 heartbeat IPC: 3.99981 cumulative IPC: 3.99981 (Simulation time: 0 hr 0 min 32 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500123 cumulative IPC: 3.99981 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500123 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 8041351 heartbeat IPC: 1.80466 cumulative IPC: 1.80466 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13679438 heartbeat IPC: 1.77366 cumulative IPC: 1.78902 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19521735 heartbeat IPC: 1.71166 cumulative IPC: 1.76247 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 25439263 heartbeat IPC: 1.6899 cumulative IPC: 1.74375 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 31356900 heartbeat IPC: 1.68987 cumulative IPC: 1.7327 (Simulation time: 0 hr 4 min 28 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 28856778 cumulative IPC: 1.7327 (Simulation time: 0 hr 4 min 28 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 28856778 (Simulation time: 0 hr 4 min 28 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/621.wrf_s-575B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7327 instructions: 50000004 cycles: 28856778
CPU 0 Branch Prediction Accuracy: 93.0154% MPKI: 9.30802 Average ROB Occupancy at Mispredict: 58.5115
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.2934
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.01462

LLC TOTAL       ACCESS:       1239  HIT:          0  MISS:       1239
LLC LOAD         ACCESS:        457  HIT:          0  MISS:        457
LLC RFO          ACCESS:        746  HIT:          0  MISS:        746
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         36  HIT:          0  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 157.342 cycles
cpu0_DTLB TOTAL       ACCESS:    8121445  HIT:    6463520  MISS:    1657925
cpu0_DTLB LOAD         ACCESS:    8121445  HIT:    6463520  MISS:    1657925
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.77254 cycles
cpu0_ITLB TOTAL       ACCESS:     240917  HIT:     240917  MISS:          0
cpu0_ITLB LOAD         ACCESS:     240917  HIT:     240917  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    9518238  HIT:    8937483  MISS:     580755
cpu0_L1D LOAD         ACCESS:    7583075  HIT:    7057001  MISS:     526074
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    1935110  HIT:    1880480  MISS:      54630
cpu0_L1D TRANSLATION  ACCESS:         53  HIT:          2  MISS:         51
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.91728 cycles
cpu0_L1I TOTAL       ACCESS:     281556  HIT:     280926  MISS:        630
cpu0_L1I LOAD         ACCESS:     281556  HIT:     280926  MISS:        630
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.67461 cycles
cpu0_L2C TOTAL       ACCESS:     492441  HIT:     491202  MISS:       1239
cpu0_L2C LOAD         ACCESS:     409862  HIT:     409405  MISS:        457
cpu0_L2C RFO          ACCESS:      27174  HIT:      26428  MISS:        746
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      55359  HIT:      55359  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         46  HIT:         10  MISS:         36
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 178.342 cycles
cpu0_STLB TOTAL       ACCESS:     982551  HIT:     982503  MISS:         48
cpu0_STLB LOAD         ACCESS:     982551  HIT:     982503  MISS:         48
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 381.792 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        455
  ROW_BUFFER_MISS:        784
 AVG DBUS CONGESTED CYCLE:    3.80391
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

