{"vcs1":{"timestamp_begin":1728638370.503395356, "rt":2.35, "ut":0.55, "st":0.31}}
{"vcselab":{"timestamp_begin":1728638372.940466752, "rt":1.05, "ut":0.32, "st":0.24}}
{"link":{"timestamp_begin":1728638374.073196696, "rt":0.40, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728638369.899170486}
{"VCS_COMP_START_TIME": 1728638369.899170486}
{"VCS_COMP_END_TIME": 1728638375.904363414}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331132}}
{"stitch_vcselab": {"peak_mem": 231552}}
