{"vcs1":{"timestamp_begin":1739188358.605119898, "rt":0.25, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739188358.938311073, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739188359.259148376, "rt":0.15, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739188358.376466807}
{"VCS_COMP_START_TIME": 1739188358.376466807}
{"VCS_COMP_END_TIME": 1739188359.481582442}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150360}}
