{
    "status":"ok",
    "knowledge":[
        "内存转换算法"
    ],
    "question":"(1)请简要叙述内存置换算法的目标。(2) 请描述CLOCK页面置换算法的基本原理。(3)在一个简化的计算机系统中，物理页帧数为3的情况下，初始时物理页帧没有对应的虚拟页，虚拟页读访问序列为bbacdaddbcdcaca，分别采用LRU和CLOCK页面置换算法来处理内存访问过程。请问在两种情况下分别处理产生的缺页次数分别是多少？(4)请问LRU，OPT，CLOCK，FIFO是否会有belady异常现象？",
    "explain":"(1)\t两个要点：a)减少调入调出次数；b)将未来不再访问或短期不访问页面调出；\n(2)\t环形链表；访问位表示过去是否被访问过，访问时置位；缺页时从当前指针位置开始查找没有访问过的页面，同时访问位清零；找到后替换该页面；\n(3)\t\nMacBookPro-3:期中考试 xyongcn$ python ./ostep6-paging-policy.py --addresses=0,0,1,3,2,1,2,2,0,3,2,3,1,3,1 --policy=LRU --cachesize=3 -c\nARG addresses 0,0,1,3,2,1,2,2,0,3,2,3,1,3,1\nARG addressfile \nARG numaddrs 10\nARG policy LRU\nARG clockbits 2\nARG cachesize 3\nARG maxpage 10\nARG seed 0\nARG notrace False\n\nSolving...\n\nAccess: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 0  HIT  LRU ->          [0] <- MRU Replaced:- [Hits:1 Misses:1]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  MISS LRU ->       [0, 1] <- MRU Replaced:- [Hits:1 Misses:2]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  MISS LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:1 Misses:3]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  MISS LRU ->    [1, 3, 2] <- MRU Replaced:0 [Hits:1 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  HIT  LRU ->    [3, 2, 1] <- MRU Replaced:- [Hits:2 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  LRU ->    [3, 1, 2] <- MRU Replaced:- [Hits:3 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  LRU ->    [3, 1, 2] <- MRU Replaced:- [Hits:4 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 0  MISS LRU ->    [1, 2, 0] <- MRU Replaced:3 [Hits:4 Misses:5]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  MISS LRU ->    [2, 0, 3] <- MRU Replaced:1 [Hits:4 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:5 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  HIT  LRU ->    [0, 2, 3] <- MRU Replaced:- [Hits:6 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  MISS LRU ->    [2, 3, 1] <- MRU Replaced:0 [Hits:6 Misses:7]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  HIT  LRU ->    [2, 1, 3] <- MRU Replaced:- [Hits:7 Misses:7]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  HIT  LRU ->    [2, 3, 1] <- MRU Replaced:- [Hits:8 Misses:7]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\n\nFINALSTATS hits 8   misses 7   hitrate 53.33\n\nMacBookPro-3:期中考试 xyongcn$ python ./ostep6-paging-policy.py --addresses=0,0,1,3,2,1,2,2,0,3,2,3,1,3,1 --policy=CLOCK --cachesize=3 -c\nARG addresses 0,0,1,3,2,1,2,2,0,3,2,3,1,3,1\nARG addressfile \nARG numaddrs 10\nARG policy CLOCK\nARG clockbits 2\nARG cachesize 3\nARG maxpage 10\nARG seed 0\nARG notrace False\n\nSolving...\n\nAccess: 0  MISS Left  ->          [0] <- Right Replaced:- [Hits:0 Misses:1]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 0  HIT  Left  ->          [0] <- Right Replaced:- [Hits:1 Misses:1]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  MISS Left  ->       [0, 1] <- Right Replaced:- [Hits:1 Misses:2]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  MISS Left  ->    [0, 1, 3] <- Right Replaced:- [Hits:1 Misses:3]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  MISS Left  ->    [0, 1, 2] <- Right Replaced:3 [Hits:1 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  HIT  Left  ->    [0, 1, 2] <- Right Replaced:- [Hits:2 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  Left  ->    [0, 1, 2] <- Right Replaced:- [Hits:3 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  Left  ->    [0, 1, 2] <- Right Replaced:- [Hits:4 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 0  HIT  Left  ->    [0, 1, 2] <- Right Replaced:- [Hits:5 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  MISS Left  ->    [0, 2, 3] <- Right Replaced:1 [Hits:5 Misses:5]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  Left  ->    [0, 2, 3] <- Right Replaced:- [Hits:6 Misses:5]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  HIT  Left  ->    [0, 2, 3] <- Right Replaced:- [Hits:7 Misses:5]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  MISS Left  ->    [0, 3, 1] <- Right Replaced:2 [Hits:7 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  HIT  Left  ->    [0, 3, 1] <- Right Replaced:- [Hits:8 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  HIT  Left  ->    [0, 3, 1] <- Right Replaced:- [Hits:9 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\n\nFINALSTATS hits 9   misses 6   hitrate 60.00\n\nMacBookPro-3:期中考试 xyongcn$\n(4) LRU和OPT没有belady异常现象；CLOCK和FIFO存在belady异常现象。\n",
    "degree_of_difficulty":null,
    "source":"",
    "answer":"(1)\t两个要点：a)减少调入调出次数；b)将未来不再访问或短期不访问页面调出；\n(2)\t环形链表；访问位表示过去是否被访问过，访问时置位；缺页时从当前指针位置开始查找没有访问过的页面，同时访问位清零；找到后替换该页面；\n(3)\t\nMacBookPro-3:期中考试 xyongcn$ python ./ostep6-paging-policy.py --addresses=0,0,1,3,2,1,2,2,0,3,2,3,1,3,1 --policy=LRU --cachesize=3 -c\nARG addresses 0,0,1,3,2,1,2,2,0,3,2,3,1,3,1\nARG addressfile \nARG numaddrs 10\nARG policy LRU\nARG clockbits 2\nARG cachesize 3\nARG maxpage 10\nARG seed 0\nARG notrace False\n\nSolving...\n\nAccess: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 0  HIT  LRU ->          [0] <- MRU Replaced:- [Hits:1 Misses:1]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  MISS LRU ->       [0, 1] <- MRU Replaced:- [Hits:1 Misses:2]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  MISS LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:1 Misses:3]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  MISS LRU ->    [1, 3, 2] <- MRU Replaced:0 [Hits:1 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  HIT  LRU ->    [3, 2, 1] <- MRU Replaced:- [Hits:2 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  LRU ->    [3, 1, 2] <- MRU Replaced:- [Hits:3 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  LRU ->    [3, 1, 2] <- MRU Replaced:- [Hits:4 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 0  MISS LRU ->    [1, 2, 0] <- MRU Replaced:3 [Hits:4 Misses:5]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  MISS LRU ->    [2, 0, 3] <- MRU Replaced:1 [Hits:4 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:5 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  HIT  LRU ->    [0, 2, 3] <- MRU Replaced:- [Hits:6 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  MISS LRU ->    [2, 3, 1] <- MRU Replaced:0 [Hits:6 Misses:7]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  HIT  LRU ->    [2, 1, 3] <- MRU Replaced:- [Hits:7 Misses:7]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  HIT  LRU ->    [2, 3, 1] <- MRU Replaced:- [Hits:8 Misses:7]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\n\nFINALSTATS hits 8   misses 7   hitrate 53.33\n\nMacBookPro-3:期中考试 xyongcn$ python ./ostep6-paging-policy.py --addresses=0,0,1,3,2,1,2,2,0,3,2,3,1,3,1 --policy=CLOCK --cachesize=3 -c\nARG addresses 0,0,1,3,2,1,2,2,0,3,2,3,1,3,1\nARG addressfile \nARG numaddrs 10\nARG policy CLOCK\nARG clockbits 2\nARG cachesize 3\nARG maxpage 10\nARG seed 0\nARG notrace False\n\nSolving...\n\nAccess: 0  MISS Left  ->          [0] <- Right Replaced:- [Hits:0 Misses:1]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 0  HIT  Left  ->          [0] <- Right Replaced:- [Hits:1 Misses:1]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  MISS Left  ->       [0, 1] <- Right Replaced:- [Hits:1 Misses:2]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  MISS Left  ->    [0, 1, 3] <- Right Replaced:- [Hits:1 Misses:3]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  MISS Left  ->    [0, 1, 2] <- Right Replaced:3 [Hits:1 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  HIT  Left  ->    [0, 1, 2] <- Right Replaced:- [Hits:2 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  Left  ->    [0, 1, 2] <- Right Replaced:- [Hits:3 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  Left  ->    [0, 1, 2] <- Right Replaced:- [Hits:4 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 0  HIT  Left  ->    [0, 1, 2] <- Right Replaced:- [Hits:5 Misses:4]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  MISS Left  ->    [0, 2, 3] <- Right Replaced:1 [Hits:5 Misses:5]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 2  HIT  Left  ->    [0, 2, 3] <- Right Replaced:- [Hits:6 Misses:5]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  HIT  Left  ->    [0, 2, 3] <- Right Replaced:- [Hits:7 Misses:5]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  MISS Left  ->    [0, 3, 1] <- Right Replaced:2 [Hits:7 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 3  HIT  Left  ->    [0, 3, 1] <- Right Replaced:- [Hits:8 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\nAccess: 1  HIT  Left  ->    [0, 3, 1] <- Right Replaced:- [Hits:9 Misses:6]\nFREQ  [1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000]\n\nFINALSTATS hits 9   misses 6   hitrate 60.00\n\nMacBookPro-3:期中考试 xyongcn$\n(4) LRU和OPT没有belady异常现象；CLOCK和FIFO存在belady异常现象。\n",
    "type":"question_answer",
    "q_number":1596
}