Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae6aad23354e4dabbb384f2a7be03cbd --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot controller_TB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.controller_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "controller_TB_time_impl.sdf", for root module "controller_TB/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "controller_TB_time_impl.sdf", for root module "controller_TB/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.traffic_controller
Compiling module xil_defaultlib.controller_TB
WARNING: [XSIM 43-3368] "C:/Xilinx/Vivado/2020.2/project_traffic_controller/project_traffic_controller.srcs/sim_1/new/controller_TB.v" Line 57. Negative delay (-1863462912000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_TB_time_impl
