$date
  Tue Oct 31 17:05:09 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module fsm_tb $end
$var reg 1 ! x $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 2 $ y[1:0] $end
$var reg 1 % z $end
$var reg 3 & state[2:0] $end
$scope module uut $end
$var reg 1 ' x $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 2 * y[1:0] $end
$var reg 1 + z $end
$var reg 3 , state[2:0] $end
$comment ps is not handled $end
$comment ns is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
0"
1#
bUU $
0%
b000 &
U'
0(
1)
bUU *
0+
b000 ,
#10000000
1"
0#
1(
0)
#20000000
0!
0"
0'
0(
#30000000
1"
1(
#40000000
1!
0"
1'
0(
#50000000
1"
1(
#60000000
0!
0"
b001 &
0'
0(
b001 ,
#70000000
1"
1(
#80000000
1!
0"
b000 &
1'
0(
b000 ,
#90000000
1"
1(
#100000000
0"
b001 &
0(
b001 ,
#110000000
1"
1(
#120000000
0"
b010 &
0(
b010 ,
#130000000
1"
1(
#140000000
0!
0"
b011 &
0'
0(
b011 ,
#150000000
1"
1(
#160000000
0"
b100 &
0(
b100 ,
#170000000
1"
1%
1(
1+
#180000000
0"
b101 &
0(
b101 ,
#190000000
1"
0%
1(
0+
#200000000
0"
b000 &
0(
b000 ,
#210000000
1"
1(
#220000000
