// Seed: 2144673014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  id_6 :
  assert property (@(posedge id_4) 1)
  else $display(id_2);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_2 == 1),
      .id_1(id_2),
      .id_2(1),
      .id_3(1 | 1'd0),
      .id_4(1'b0),
      .id_5(id_4),
      .id_6(id_3),
      .id_7(1),
      .id_8(1),
      .id_9(id_1 == id_1),
      .id_10(1 == 1'h0),
      .id_11(id_2 == id_1),
      .id_12(1),
      .id_13(id_1),
      .id_14(id_3)
  );
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
