Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat May 13 00:58:44 2017
| Host         : Arch running 64-bit unknown
| Command      : report_methodology -file Collection_methodology_drc_routed.rpt -rpx Collection_methodology_drc_routed.rpx
| Design       : Collection
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 86
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 8          |
| TIMING-18 | Warning  | Missing input or output delay                  | 74         |
| TIMING-20 | Warning  | Non-clocked latch                              | 4          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk4x_clk_wiz_0 and clk4x_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk4x_clk_wiz_0] -to [get_clocks clk4x_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk4x_clk_wiz_0 and clkx_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk4x_clk_wiz_0] -to [get_clocks clkx_clk_wiz_0_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk4x_clk_wiz_0_1 and clk4x_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk4x_clk_wiz_0_1] -to [get_clocks clk4x_clk_wiz_0]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk4x_clk_wiz_0_1 and clkx_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk4x_clk_wiz_0_1] -to [get_clocks clkx_clk_wiz_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clkx_clk_wiz_0 and clk4x_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkx_clk_wiz_0] -to [get_clocks clk4x_clk_wiz_0_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clkx_clk_wiz_0 and clkx_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkx_clk_wiz_0] -to [get_clocks clkx_clk_wiz_0_1]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks clkx_clk_wiz_0_1 and clk4x_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkx_clk_wiz_0_1] -to [get_clocks clk4x_clk_wiz_0]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks clkx_clk_wiz_0_1 and clkx_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkx_clk_wiz_0_1] -to [get_clocks clkx_clk_wiz_0]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GLOBAL_RESET relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on READY relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on SREGQ_00[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on SREGQ_00[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on SREGQ_00[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on SREGQ_00[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on SREGQ_00[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on SREGQ_00[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on SREGQ_00[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on SREGQ_00[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on SREGQ_01[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on SREGQ_01[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on SREGQ_01[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on SREGQ_01[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on SREGQ_01[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on SREGQ_01[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SREGQ_01[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on SREGQ_01[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on SREGQ_02[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SREGQ_02[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SREGQ_02[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on SREGQ_02[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on SREGQ_02[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on SREGQ_02[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on SREGQ_02[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on SREGQ_02[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on SREGQ_10[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on SREGQ_10[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on SREGQ_10[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on SREGQ_10[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on SREGQ_10[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on SREGQ_10[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on SREGQ_10[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on SREGQ_10[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on SREGQ_11[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on SREGQ_11[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on SREGQ_11[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on SREGQ_11[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on SREGQ_11[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on SREGQ_11[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on SREGQ_11[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on SREGQ_11[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on SREGQ_12[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on SREGQ_12[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on SREGQ_12[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on SREGQ_12[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on SREGQ_12[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on SREGQ_12[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on SREGQ_12[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on SREGQ_12[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on SREGQ_20[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on SREGQ_20[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on SREGQ_20[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on SREGQ_20[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on SREGQ_20[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on SREGQ_20[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on SREGQ_20[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on SREGQ_20[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on SREGQ_21[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on SREGQ_21[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on SREGQ_21[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on SREGQ_21[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on SREGQ_21[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on SREGQ_21[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on SREGQ_21[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on SREGQ_21[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on SREGQ_22[0] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on SREGQ_22[1] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on SREGQ_22[2] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on SREGQ_22[3] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on SREGQ_22[4] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on SREGQ_22[5] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on SREGQ_22[6] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on SREGQ_22[7] relative to clock(s) VIRTUAL_clk4x_clk_wiz_0 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM/FSM_sequential_NS_reg[0] cannot be properly analyzed as its control pin FSM/FSM_sequential_NS_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FSM/FSM_sequential_NS_reg[1] cannot be properly analyzed as its control pin FSM/FSM_sequential_NS_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FSM/FSM_sequential_NS_reg[2] cannot be properly analyzed as its control pin FSM/FSM_sequential_NS_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch FSM/FSM_sequential_NS_reg[3] cannot be properly analyzed as its control pin FSM/FSM_sequential_NS_reg[3]/G is not reached by a timing clock
Related violations: <none>


