Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 17 19:00:47 2021
| Host         : PA05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_timing_summary_routed.rpt -pb calculator_top_timing_summary_routed.pb -rpx calculator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: button (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.324        0.000                      0                  209        0.267        0.000                      0                  209        3.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_div  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_div  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div       92.324        0.000                      0                  170        0.267        0.000                      0                  170       49.500        0.000                       0                   108  
  clkfbout_clk_div                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_div   clk_out1_clk_div        96.357        0.000                      0                   39        0.783        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       92.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.324ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.340ns (18.022%)  route 6.095ns (81.978%))
  Logic Levels:           5  (BUFG=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.003     3.274    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X48Y86         LUT3 (Prop_lut3_I0_O)        0.152     3.426 r  u_key_filter/button_f_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.061     4.487    button_f
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     4.785 r  button_f_BUFG_inst/O
                         net (fo=33, routed)          1.797     6.582    u_calculator_hex/E[0]
    SLICE_X50Y75         FDCE                                         r  u_calculator_hex/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.491    98.526    u_calculator_hex/CLK
    SLICE_X50Y75         FDCE                                         r  u_calculator_hex/flag_reg/C
                         clock pessimism              0.561    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X50Y75         FDCE (Setup_fdce_C_D)       -0.031    98.907    u_calculator_hex/flag_reg
  -------------------------------------------------------------------
                         required time                         98.907    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                 92.324    

Slack (MET) :             94.197ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.014ns (18.585%)  route 4.442ns (81.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          1.037     4.603    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[0]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y85         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 94.197    

Slack (MET) :             94.197ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.014ns (18.585%)  route 4.442ns (81.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          1.037     4.603    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[1]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y85         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 94.197    

Slack (MET) :             94.197ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.014ns (18.585%)  route 4.442ns (81.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          1.037     4.603    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[2]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y85         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 94.197    

Slack (MET) :             94.197ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.014ns (18.585%)  route 4.442ns (81.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          1.037     4.603    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[3]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y85         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 94.197    

Slack (MET) :             94.336ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.014ns (19.074%)  route 4.302ns (80.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.897     4.463    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[4]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 94.336    

Slack (MET) :             94.336ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.014ns (19.074%)  route 4.302ns (80.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.897     4.463    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[5]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 94.336    

Slack (MET) :             94.336ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.014ns (19.074%)  route 4.302ns (80.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.897     4.463    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[6]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 94.336    

Slack (MET) :             94.336ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.014ns (19.074%)  route 4.302ns (80.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.897     4.463    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[7]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 94.336    

Slack (MET) :             94.336ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.014ns (19.074%)  route 4.302ns (80.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.853    u_key_filter/CLK
    SLICE_X46Y91         FDCE                                         r  u_key_filter/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.335 f  u_key_filter/cnt_reg[26]/Q
                         net (fo=2, routed)           0.825     0.490    u_key_filter/cnt_reg_n_0_[26]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     0.614 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.820     1.434    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.558 r  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.589     2.147    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X45Y87         LUT4 (Prop_lut4_I1_O)        0.124     2.271 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          1.171     3.442    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.897     4.463    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_key_filter/CLK
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[8]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 94.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.207ns (52.009%)  route 0.191ns (47.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_calculator_display/scan_pos_reg[1]/Q
                         net (fo=18, routed)          0.191    -0.188    u_calculator_display/scan_pos[1]
    SLICE_X46Y84         LUT5 (Prop_lut5_I2_O)        0.043    -0.145 r  u_calculator_display/scan_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    u_calculator_display/scan_pos[2]_i_1_n_0
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[2]/C
                         clock pessimism              0.241    -0.543    
    SLICE_X46Y84         FDCE (Hold_fdce_C_D)         0.131    -0.412    u_calculator_display/scan_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.249%)  route 0.191ns (47.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_calculator_display/scan_pos_reg[1]/Q
                         net (fo=18, routed)          0.191    -0.188    u_calculator_display/scan_pos[1]
    SLICE_X46Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.143 r  u_calculator_display/scan_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    u_calculator_display/scan_pos[1]_i_1_n_0
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
                         clock pessimism              0.241    -0.543    
    SLICE_X46Y84         FDCE (Hold_fdce_C_D)         0.120    -0.423    u_calculator_display/scan_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_calculator_hex/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/on_button_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_hex/CLK
    SLICE_X48Y85         FDCE                                         r  u_calculator_hex/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_hex/on_button_reg/Q
                         net (fo=34, routed)          0.187    -0.215    u_key_filter/on_button_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  u_key_filter/on_button_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    u_calculator_hex/on_button_reg_0
    SLICE_X48Y85         FDCE                                         r  u_calculator_hex/on_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.782    u_calculator_hex/CLK
    SLICE_X48Y85         FDCE                                         r  u_calculator_hex/on_button_reg/C
                         clock pessimism              0.240    -0.543    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.091    -0.452    u_calculator_hex/on_button_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_calculator_hex/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/prev_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.189ns (29.485%)  route 0.452ns (70.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_hex/CLK
    SLICE_X48Y85         FDCE                                         r  u_calculator_hex/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_hex/on_button_reg/Q
                         net (fo=34, routed)          0.452     0.050    u_calculator_hex/on_button
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.048     0.098 r  u_calculator_hex/prev_result[24]_i_1/O
                         net (fo=1, routed)           0.000     0.098    u_calculator_hex/prev_result[24]_i_1_n_0
    SLICE_X53Y73         FDCE                                         r  u_calculator_hex/prev_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.817    -0.795    u_calculator_hex/CLK
    SLICE_X53Y73         FDCE                                         r  u_calculator_hex/prev_result_reg[24]/C
                         clock pessimism              0.505    -0.291    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.107    -0.184    u_calculator_hex/prev_result_reg[24]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X44Y83         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  u_calculator_display/scan_cnt_reg[0]/Q
                         net (fo=4, routed)           0.197    -0.204    u_calculator_display/scan_cnt[0]
    SLICE_X44Y83         LUT1 (Prop_lut1_I0_O)        0.045    -0.159 r  u_calculator_display/scan_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    u_calculator_display/scan_cnt_1[0]
    SLICE_X44Y83         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X44Y83         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
                         clock pessimism              0.242    -0.542    
    SLICE_X44Y83         FDCE (Hold_fdce_C_D)         0.091    -0.451    u_calculator_display/scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 u_calculator_hex/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/prev_result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.153%)  route 0.452ns (70.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_hex/CLK
    SLICE_X48Y85         FDCE                                         r  u_calculator_hex/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_hex/on_button_reg/Q
                         net (fo=34, routed)          0.452     0.050    u_calculator_hex/on_button
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.045     0.095 r  u_calculator_hex/prev_result[0]_i_1/O
                         net (fo=1, routed)           0.000     0.095    u_calculator_hex/prev_result[0]_i_1_n_0
    SLICE_X53Y73         FDCE                                         r  u_calculator_hex/prev_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.817    -0.795    u_calculator_hex/CLK
    SLICE_X53Y73         FDCE                                         r  u_calculator_hex/prev_result_reg[0]/C
                         clock pessimism              0.505    -0.291    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.091    -0.200    u_calculator_hex/prev_result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.552%)  route 0.260ns (55.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.260    -0.119    u_calculator_display/scan_pos[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I2_O)        0.045    -0.074 r  u_calculator_display/scan_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    u_calculator_display/scan_pos[0]_i_1_n_0
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
                         clock pessimism              0.241    -0.543    
    SLICE_X46Y84         FDCE (Hold_fdce_C_D)         0.121    -0.422    u_calculator_display/scan_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 u_calculator_hex/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/prev_result_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.184ns (25.842%)  route 0.528ns (74.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_hex/CLK
    SLICE_X48Y85         FDCE                                         r  u_calculator_hex/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_hex/on_button_reg/Q
                         net (fo=34, routed)          0.528     0.126    u_calculator_hex/on_button
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.043     0.169 r  u_calculator_hex/prev_result[20]_i_1/O
                         net (fo=1, routed)           0.000     0.169    u_calculator_hex/prev_result[20]_i_1_n_0
    SLICE_X53Y73         FDCE                                         r  u_calculator_hex/prev_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.817    -0.795    u_calculator_hex/CLK
    SLICE_X53Y73         FDCE                                         r  u_calculator_hex/prev_result_reg[20]/C
                         clock pessimism              0.505    -0.291    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.107    -0.184    u_calculator_hex/prev_result_reg[20]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u_calculator_hex/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/prev_result_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.050%)  route 0.528ns (73.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_hex/CLK
    SLICE_X48Y85         FDCE                                         r  u_calculator_hex/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_hex/on_button_reg/Q
                         net (fo=34, routed)          0.528     0.126    u_calculator_hex/on_button
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.045     0.171 r  u_calculator_hex/prev_result[17]_i_1/O
                         net (fo=1, routed)           0.000     0.171    u_calculator_hex/prev_result[17]_i_1_n_0
    SLICE_X53Y73         FDCE                                         r  u_calculator_hex/prev_result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.817    -0.795    u_calculator_hex/CLK
    SLICE_X53Y73         FDCE                                         r  u_calculator_hex/prev_result_reg[17]/C
                         clock pessimism              0.505    -0.291    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.092    -0.199    u_calculator_hex/prev_result_reg[17]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 u_calculator_hex/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/prev_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.190ns (25.610%)  route 0.552ns (74.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_hex/CLK
    SLICE_X48Y85         FDCE                                         r  u_calculator_hex/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_hex/on_button_reg/Q
                         net (fo=34, routed)          0.552     0.150    u_calculator_hex/on_button
    SLICE_X53Y72         LUT2 (Prop_lut2_I0_O)        0.049     0.199 r  u_calculator_hex/prev_result[23]_i_1/O
                         net (fo=1, routed)           0.000     0.199    u_calculator_hex/prev_result[23]_i_1_n_0
    SLICE_X53Y72         FDCE                                         r  u_calculator_hex/prev_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.819    -0.793    u_calculator_hex/CLK
    SLICE_X53Y72         FDCE                                         r  u_calculator_hex/prev_result_reg[23]/C
                         clock pessimism              0.505    -0.289    
    SLICE_X53Y72         FDCE (Hold_fdce_C_D)         0.107    -0.182    u_calculator_hex/prev_result_reg[23]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.381    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X48Y79     u_calculator_display/cur_code_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X48Y79     u_calculator_display/cur_code_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X48Y79     u_calculator_display/cur_code_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X48Y79     u_calculator_display/cur_code_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X48Y79     u_calculator_display/cur_code_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X48Y79     u_calculator_display/cur_code_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X48Y79     u_calculator_display/cur_code_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X28Y86     u_calculator_display/led_en_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y84     u_calculator_display/scan_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y84     u_calculator_display/scan_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y84     u_calculator_display/scan_cnt_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X48Y79     u_calculator_display/cur_code_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X28Y86     u_calculator_display/led_en_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X28Y86     u_calculator_display/led_en_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X28Y86     u_calculator_display/led_en_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       96.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.357ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.672%)  route 2.526ns (81.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 98.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.559     2.249    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X46Y84         FDCE                                         f  u_calculator_display/scan_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.504    98.539    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[2]/C
                         clock pessimism              0.578    99.117    
                         clock uncertainty           -0.149    98.968    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.361    98.607    u_calculator_display/scan_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         98.607    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.357    

Slack (MET) :             96.391ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.580ns (19.250%)  route 2.433ns (80.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.466     2.156    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X44Y83         FDCE                                         f  u_calculator_display/scan_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    98.540    u_calculator_display/clk_out1
    SLICE_X44Y83         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
                         clock pessimism              0.561    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X44Y83         FDCE (Recov_fdce_C_CLR)     -0.405    98.547    u_calculator_display/scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 96.391    

Slack (MET) :             96.399ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.672%)  route 2.526ns (81.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 98.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.559     2.249    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X46Y84         FDCE                                         f  u_calculator_display/scan_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.504    98.539    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
                         clock pessimism              0.578    99.117    
                         clock uncertainty           -0.149    98.968    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319    98.649    u_calculator_display/scan_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         98.649    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.399    

Slack (MET) :             96.399ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.672%)  route 2.526ns (81.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 98.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.559     2.249    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X46Y84         FDCE                                         f  u_calculator_display/scan_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.504    98.539    u_calculator_display/clk_out1
    SLICE_X46Y84         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
                         clock pessimism              0.578    99.117    
                         clock uncertainty           -0.149    98.968    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319    98.649    u_calculator_display/scan_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         98.649    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.399    

Slack (MET) :             96.764ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.535%)  route 2.113ns (78.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 98.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.146     1.836    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X28Y86         FDPE                                         f  u_calculator_display/led_en_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    98.548    u_calculator_display/clk_out1
    SLICE_X28Y86         FDPE                                         r  u_calculator_display/led_en_reg[0]/C
                         clock pessimism              0.561    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X28Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    98.601    u_calculator_display/led_en_reg[0]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                 96.764    

Slack (MET) :             96.764ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.535%)  route 2.113ns (78.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 98.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.146     1.836    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X28Y86         FDPE                                         f  u_calculator_display/led_en_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    98.548    u_calculator_display/clk_out1
    SLICE_X28Y86         FDPE                                         r  u_calculator_display/led_en_reg[1]/C
                         clock pessimism              0.561    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X28Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    98.601    u_calculator_display/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                 96.764    

Slack (MET) :             96.764ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.535%)  route 2.113ns (78.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 98.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.146     1.836    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X28Y86         FDPE                                         f  u_calculator_display/led_en_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    98.548    u_calculator_display/clk_out1
    SLICE_X28Y86         FDPE                                         r  u_calculator_display/led_en_reg[2]/C
                         clock pessimism              0.561    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X28Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    98.601    u_calculator_display/led_en_reg[2]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                 96.764    

Slack (MET) :             96.764ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.535%)  route 2.113ns (78.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 98.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.146     1.836    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X28Y86         FDPE                                         f  u_calculator_display/led_en_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    98.548    u_calculator_display/clk_out1
    SLICE_X28Y86         FDPE                                         r  u_calculator_display/led_en_reg[3]/C
                         clock pessimism              0.561    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X28Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    98.601    u_calculator_display/led_en_reg[3]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                 96.764    

Slack (MET) :             96.764ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.535%)  route 2.113ns (78.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 98.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.146     1.836    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X28Y86         FDPE                                         f  u_calculator_display/led_en_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    98.548    u_calculator_display/clk_out1
    SLICE_X28Y86         FDPE                                         r  u_calculator_display/led_en_reg[4]/C
                         clock pessimism              0.561    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X28Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    98.601    u_calculator_display/led_en_reg[4]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                 96.764    

Slack (MET) :             96.764ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.535%)  route 2.113ns (78.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 98.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.857    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.967     0.566    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.690 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.146     1.836    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X28Y86         FDPE                                         f  u_calculator_display/led_en_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    98.548    u_calculator_display/clk_out1
    SLICE_X28Y86         FDPE                                         r  u_calculator_display/led_en_reg[5]/C
                         clock pessimism              0.561    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X28Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    98.601    u_calculator_display/led_en_reg[5]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                 96.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.705%)  route 0.567ns (75.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.256     0.210    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X42Y86         FDCE                                         f  u_calculator_display/scan_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X42Y86         FDCE                                         r  u_calculator_display/scan_cnt_reg[13]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X42Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_calculator_display/scan_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.705%)  route 0.567ns (75.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.256     0.210    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X42Y86         FDCE                                         f  u_calculator_display/scan_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X42Y86         FDCE                                         r  u_calculator_display/scan_cnt_reg[15]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X42Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_calculator_display/scan_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.705%)  route 0.567ns (75.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.256     0.210    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X42Y86         FDCE                                         f  u_calculator_display/scan_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X42Y86         FDCE                                         r  u_calculator_display/scan_cnt_reg[16]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X42Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_calculator_display/scan_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.705%)  route 0.567ns (75.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.256     0.210    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X42Y86         FDCE                                         f  u_calculator_display/scan_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X42Y86         FDCE                                         r  u_calculator_display/scan_cnt_reg[17]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X42Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_calculator_display/scan_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.705%)  route 0.567ns (75.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.256     0.210    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X42Y86         FDCE                                         f  u_calculator_display/scan_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X42Y86         FDCE                                         r  u_calculator_display/scan_cnt_reg[19]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X42Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_calculator_display/scan_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.705%)  route 0.567ns (75.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.256     0.210    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X42Y86         FDCE                                         f  u_calculator_display/scan_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X42Y86         FDCE                                         r  u_calculator_display/scan_cnt_reg[20]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X42Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_calculator_display/scan_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.342%)  route 0.578ns (75.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.267     0.221    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y79         FDPE                                         f  u_calculator_display/cur_code_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.824    -0.788    u_calculator_display/clk_out1
    SLICE_X48Y79         FDPE                                         r  u_calculator_display/cur_code_reg[0]/C
                         clock pessimism              0.255    -0.534    
    SLICE_X48Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.629    u_calculator_display/cur_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.342%)  route 0.578ns (75.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.267     0.221    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y79         FDPE                                         f  u_calculator_display/cur_code_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.824    -0.788    u_calculator_display/clk_out1
    SLICE_X48Y79         FDPE                                         r  u_calculator_display/cur_code_reg[1]/C
                         clock pessimism              0.255    -0.534    
    SLICE_X48Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.629    u_calculator_display/cur_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.342%)  route 0.578ns (75.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.267     0.221    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y79         FDPE                                         f  u_calculator_display/cur_code_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.824    -0.788    u_calculator_display/clk_out1
    SLICE_X48Y79         FDPE                                         r  u_calculator_display/cur_code_reg[2]/C
                         clock pessimism              0.255    -0.534    
    SLICE_X48Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.629    u_calculator_display/cur_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.342%)  route 0.578ns (75.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.311    -0.090    u_calculator_display/on_button
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.267     0.221    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y79         FDPE                                         f  u_calculator_display/cur_code_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.824    -0.788    u_calculator_display/clk_out1
    SLICE_X48Y79         FDPE                                         r  u_calculator_display/cur_code_reg[3]/C
                         clock pessimism              0.255    -0.534    
    SLICE_X48Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.629    u_calculator_display/cur_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.850    





