Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: T18_Timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "T18_Timer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "T18_Timer"
Output Format                      : NGC
Target Device                      : xc7vx330t-3-ffg1157

---- Source Options
Top Module Name                    : T18_Timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\university\az manteghi\HW\chronometer\chronometer.vhd" into library work
Parsing entity <T18_Timer>.
Parsing architecture <rtl> of entity <t18_timer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <T18_Timer> (architecture <rtl>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <T18_Timer>.
    Related source file is "D:\university\az manteghi\HW\chronometer\chronometer.vhd".
        ClockFrequencyHz = 10
WARNING:Xst:647 - Input <in_sec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_min> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_hour> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Ticks>.
    Found 32-bit register for signal <Seconds>.
    Found 32-bit register for signal <Minutes>.
    Found 32-bit register for signal <Hours>.
    Found 32-bit adder for signal <out_hour_int[31]_GND_4_o_add_7_OUT> created at line 73.
    Found 32-bit adder for signal <out_min_int[31]_GND_4_o_add_9_OUT> created at line 77.
    Found 32-bit adder for signal <out_sec_int[31]_GND_4_o_add_12_OUT> created at line 81.
    Found 32-bit adder for signal <Ticks[31]_GND_4_o_add_16_OUT> created at line 85.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
Unit <T18_Timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Registers                                            : 4
 32-bit register                                       : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <T18_Timer>.
The following registers are absorbed into counter <Ticks>: 1 register on signal <Ticks>.
The following registers are absorbed into counter <out_sec_int>: 1 register on signal <out_sec_int>.
The following registers are absorbed into counter <out_min_int>: 1 register on signal <out_min_int>.
The following registers are absorbed into counter <out_hour_int>: 1 register on signal <out_hour_int>.
Unit <T18_Timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 32-bit up counter                                     : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <T18_Timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block T18_Timer, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : T18_Timer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 547
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 124
#      LUT2                        : 5
#      LUT3                        : 31
#      LUT4                        : 4
#      LUT5                        : 69
#      LUT6                        : 55
#      MUXCY                       : 124
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 128
#      FD                          : 92
#      FDR                         : 1
#      FDRE                        : 35
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 2
#      OBUF                        : 97

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-3 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of  408000     0%  
 Number of Slice LUTs:                  293  out of  204000     0%  
    Number used as Logic:               293  out of  204000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    293
   Number with an unused Flip Flop:     165  out of    293    56%  
   Number with an unused LUT:             0  out of    293     0%  
   Number of fully used LUT-FF pairs:   128  out of    293    43%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         196
 Number of bonded IOBs:                 100  out of    600    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.545ns (Maximum Frequency: 392.931MHz)
   Minimum input arrival time before clock: 2.341ns
   Maximum output required time after clock: 0.525ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.545ns (frequency: 392.931MHz)
  Total number of paths / destination ports: 18618 / 199
-------------------------------------------------------------------------
Delay:               2.545ns (Levels of Logic = 3)
  Source:            out_hour_int_9 (FF)
  Destination:       out_hour_int_26 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: out_hour_int_9 to out_hour_int_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.232   0.564  out_hour_int_9 (out_hour_int_9)
     LUT6:I0->O            1   0.043   0.550  Mcount_out_hour_int_val321 (Mcount_out_hour_int_val32)
     LUT6:I0->O            1   0.043   0.428  Mcount_out_hour_int_val327 (Mcount_out_hour_int_val327)
     LUT6:I3->O           32   0.043   0.386  Mcount_out_hour_int_val328 (Mcount_out_hour_int_val)
     FDRE:R                    0.255          out_hour_int_31
    ----------------------------------------
    Total                      2.545ns (0.616ns logic, 1.929ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 512 / 164
-------------------------------------------------------------------------
Offset:              2.341ns (Levels of Logic = 4)
  Source:            Stop (PAD)
  Destination:       out_hour_int_26 (FF)
  Destination Clock: Clk rising

  Data Path: Stop to out_hour_int_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   0.000   0.659  Stop_IBUF (Stop_IBUF)
     LUT6:I0->O            7   0.043   0.456  Mcount_out_hour_int_val3213 (Mcount_out_hour_int_val3213)
     LUT6:I3->O            1   0.043   0.456  Mcount_out_hour_int_val3217_SW3 (N5)
     LUT6:I2->O           32   0.043   0.386  Mcount_out_hour_int_val328 (Mcount_out_hour_int_val)
     FDRE:R                    0.255          out_hour_int_31
    ----------------------------------------
    Total                      2.341ns (0.384ns logic, 1.957ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 1)
  Source:            out_sec_int_31 (FF)
  Destination:       Seconds<31> (PAD)
  Source Clock:      Clk rising

  Data Path: out_sec_int_31 to Seconds<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.232   0.293  out_sec_int_31 (out_sec_int_31)
     OBUF:I->O                 0.000          Seconds_31_OBUF (Seconds<31>)
    ----------------------------------------
    Total                      0.525ns (0.232ns logic, 0.293ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.545|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.81 secs
 
--> 

Total memory usage is 4691868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

