{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621939095490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621939095499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 12:38:15 2021 " "Processing started: Tue May 25 12:38:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621939095499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939095499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp78 -c tp78 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp78 -c tp78" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939095499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621939096023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621939096023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/tp78-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/tp78-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp78-rtl " "Found design unit 1: tp78-rtl" {  } { { "../architectures/tp78-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/tp78-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/system-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/system-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-rtl " "Found design unit 1: system-rtl" {  } { { "../architectures/system-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/system-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_manager-rtl " "Found design unit 1: light_manager-rtl" {  } { { "../architectures/light_manager-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager_rush-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager_rush-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_manager_rush-rtl " "Found design unit 1: light_manager_rush-rtl" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager_normal-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager_normal-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_manager_normal-rtl " "Found design unit 1: light_manager_normal-rtl" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/led_driver-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/led_driver-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_driver-rtl " "Found design unit 1: led_driver-rtl" {  } { { "../architectures/led_driver-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/led_driver-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/cycle_manager-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/cycle_manager-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycle_manager-rtl " "Found design unit 1: cycle_manager-rtl" {  } { { "../architectures/cycle_manager-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/cycle_manager-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/clock_divider-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/clock_divider-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "../architectures/clock_divider-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/clock_divider-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/bin_to_bcd-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/bin_to_bcd-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd-rtl " "Found design unit 1: bin_to_bcd-rtl" {  } { { "../architectures/bin_to_bcd-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/bin_to_bcd-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/bcd_to_7seg-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/bcd_to_7seg-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-rtl " "Found design unit 1: bcd_to_7seg-rtl" {  } { { "../architectures/bcd_to_7seg-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/bcd_to_7seg-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/packages/parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/packages/parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameters " "Found design unit 1: parameters" {  } { { "../packages/parameters.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/packages/parameters.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/tp78-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/tp78-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 tp78 " "Found entity 1: tp78" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/system-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/system-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "../entities/system-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/system-entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 light_manager " "Found entity 1: light_manager" {  } { { "../entities/light_manager-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/light_manager-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager_rush-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager_rush-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 light_manager_rush " "Found entity 1: light_manager_rush" {  } { { "../entities/light_manager_rush-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/light_manager_rush-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager_normal-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager_normal-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 light_manager_normal " "Found entity 1: light_manager_normal" {  } { { "../entities/light_manager_normal-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/light_manager_normal-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/led_driver-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/led_driver-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../entities/led_driver-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/led_driver-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/cycle_manager-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/cycle_manager-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_manager " "Found entity 1: cycle_manager" {  } { { "../entities/cycle_manager-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/cycle_manager-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/clock_divider-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/clock_divider-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../entities/clock_divider-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/clock_divider-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/bin_to_bcd-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/bin_to_bcd-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "../entities/bin_to_bcd-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/bin_to_bcd-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/bcd_to_7seg-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/bcd_to_7seg-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../entities/bcd_to_7seg-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/bcd_to_7seg-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939106880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp78 " "Elaborating entity \"tp78\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621939106942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "system system:sys A:rtl " "Elaborating entity \"system\" using architecture \"A:rtl\" for hierarchy \"system:sys\"" {  } { { "../architectures/tp78-rtl.vhd" "sys" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/tp78-rtl.vhd" 6 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939106947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider system:sys\|clock_divider:clock_div " "Elaborating entity \"clock_divider\" for hierarchy \"system:sys\|clock_divider:clock_div\"" {  } { { "../architectures/system-rtl.vhd" "clock_div" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/system-rtl.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939106952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_manager system:sys\|cycle_manager:cycle_man " "Elaborating entity \"cycle_manager\" for hierarchy \"system:sys\|cycle_manager:cycle_man\"" {  } { { "../architectures/system-rtl.vhd" "cycle_man" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/system-rtl.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939106956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_manager system:sys\|light_manager:light_man " "Elaborating entity \"light_manager\" for hierarchy \"system:sys\|light_manager:light_man\"" {  } { { "../architectures/system-rtl.vhd" "light_man" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/system-rtl.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939106962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_manager_normal system:sys\|light_manager:light_man\|light_manager_normal:lmn_1 " "Elaborating entity \"light_manager_normal\" for hierarchy \"system:sys\|light_manager:light_man\|light_manager_normal:lmn_1\"" {  } { { "../architectures/light_manager-rtl.vhd" "lmn_1" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager-rtl.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939106968 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1_red light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L1_red\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1_yellow light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L1_yellow\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1_green light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L1_green\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2_red light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L2_red\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2_yellow light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L2_yellow\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2_green light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L2_green\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L3_red light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L3_red\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L3_green light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L3_green\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L4_red light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L4_red\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106970 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L4_green light_manager_normal-rtl.vhd(13) " "VHDL Process Statement warning at light_manager_normal-rtl.vhd(13): inferring latch(es) for signal or variable \"L4_green\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106971 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L4_green light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L4_green\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106971 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L4_red light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L4_red\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106971 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L3_green light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L3_green\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106971 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L3_red light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L3_red\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106971 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2_green light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L2_green\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106971 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2_yellow light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L2_yellow\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106971 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2_red light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L2_red\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106972 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_green light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L1_green\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106972 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_yellow light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L1_yellow\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106972 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_red light_manager_normal-rtl.vhd(13) " "Inferred latch for \"L1_red\" at light_manager_normal-rtl.vhd(13)" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106972 "|tp78|system:sys|light_manager:light_man|light_manager_normal:lmn_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_manager_rush system:sys\|light_manager:light_man\|light_manager_rush:lmr_1 " "Elaborating entity \"light_manager_rush\" for hierarchy \"system:sys\|light_manager:light_man\|light_manager_rush:lmr_1\"" {  } { { "../architectures/light_manager-rtl.vhd" "lmr_1" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager-rtl.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939106992 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1_red light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L1_red\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106993 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1_yellow light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L1_yellow\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106993 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1_green light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L1_green\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106993 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2_red light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L2_red\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106993 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2_yellow light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L2_yellow\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106993 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2_green light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L2_green\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106993 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L3_red light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L3_red\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106993 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L3_green light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L3_green\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106994 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L4_red light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L4_red\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106994 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L4_green light_manager_rush-rtl.vhd(12) " "VHDL Process Statement warning at light_manager_rush-rtl.vhd(12): inferring latch(es) for signal or variable \"L4_green\", which holds its previous value in one or more paths through the process" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621939106994 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L4_green light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L4_green\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L4_red light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L4_red\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L3_green light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L3_green\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L3_red light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L3_red\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2_green light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L2_green\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2_yellow light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L2_yellow\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2_red light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L2_red\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_green light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L1_green\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_yellow light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L1_yellow\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_red light_manager_rush-rtl.vhd(12) " "Inferred latch for \"L1_red\" at light_manager_rush-rtl.vhd(12)" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939106995 "|tp78|system:sys|light_manager:light_man|light_manager_rush:lmr_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_driver system:sys\|led_driver:leddrv A:rtl " "Elaborating entity \"led_driver\" using architecture \"A:rtl\" for hierarchy \"system:sys\|led_driver:leddrv\"" {  } { { "../architectures/system-rtl.vhd" "leddrv" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/system-rtl.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939107007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_to_bcd system:sys\|bin_to_bcd:bcd A:rtl " "Elaborating entity \"bin_to_bcd\" using architecture \"A:rtl\" for hierarchy \"system:sys\|bin_to_bcd:bcd\"" {  } { { "../architectures/system-rtl.vhd" "bcd" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/system-rtl.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939107014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd_to_7seg system:sys\|bcd_to_7seg:decode1 A:rtl " "Elaborating entity \"bcd_to_7seg\" using architecture \"A:rtl\" for hierarchy \"system:sys\|bcd_to_7seg:decode1\"" {  } { { "../architectures/system-rtl.vhd" "decode1" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/system-rtl.vhd" 150 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939107020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[107\] GND " "Pin \"led_array\[107\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[107]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[106\] GND " "Pin \"led_array\[106\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[106]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[105\] GND " "Pin \"led_array\[105\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[105]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[104\] GND " "Pin \"led_array\[104\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[104]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[103\] GND " "Pin \"led_array\[103\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[103]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[100\] GND " "Pin \"led_array\[100\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[100]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[99\] GND " "Pin \"led_array\[99\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[99]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[98\] GND " "Pin \"led_array\[98\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[98]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[97\] GND " "Pin \"led_array\[97\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[97]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[96\] GND " "Pin \"led_array\[96\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[96]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[93\] GND " "Pin \"led_array\[93\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[93]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[90\] GND " "Pin \"led_array\[90\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[90]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[89\] GND " "Pin \"led_array\[89\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[89]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[86\] GND " "Pin \"led_array\[86\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[86]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[81\] GND " "Pin \"led_array\[81\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[81]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[78\] GND " "Pin \"led_array\[78\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[78]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[77\] GND " "Pin \"led_array\[77\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[77]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[74\] GND " "Pin \"led_array\[74\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[74]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[71\] GND " "Pin \"led_array\[71\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[70\] GND " "Pin \"led_array\[70\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[69\] GND " "Pin \"led_array\[69\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[68\] GND " "Pin \"led_array\[68\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[67\] GND " "Pin \"led_array\[67\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[66\] GND " "Pin \"led_array\[66\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[65\] GND " "Pin \"led_array\[65\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[64\] GND " "Pin \"led_array\[64\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[63\] GND " "Pin \"led_array\[63\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[62\] GND " "Pin \"led_array\[62\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[61\] GND " "Pin \"led_array\[61\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[60\] GND " "Pin \"led_array\[60\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[59\] GND " "Pin \"led_array\[59\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[58\] GND " "Pin \"led_array\[58\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[57\] GND " "Pin \"led_array\[57\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[56\] GND " "Pin \"led_array\[56\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[55\] GND " "Pin \"led_array\[55\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[54\] GND " "Pin \"led_array\[54\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[53\] GND " "Pin \"led_array\[53\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[50\] GND " "Pin \"led_array\[50\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[47\] GND " "Pin \"led_array\[47\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[46\] GND " "Pin \"led_array\[46\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[45\] GND " "Pin \"led_array\[45\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[44\] GND " "Pin \"led_array\[44\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[43\] GND " "Pin \"led_array\[43\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[42\] GND " "Pin \"led_array\[42\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[41\] GND " "Pin \"led_array\[41\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[38\] GND " "Pin \"led_array\[38\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[35\] GND " "Pin \"led_array\[35\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[34\] GND " "Pin \"led_array\[34\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[33\] GND " "Pin \"led_array\[33\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[32\] GND " "Pin \"led_array\[32\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[31\] GND " "Pin \"led_array\[31\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[30\] GND " "Pin \"led_array\[30\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[29\] GND " "Pin \"led_array\[29\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[28\] GND " "Pin \"led_array\[28\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[27\] GND " "Pin \"led_array\[27\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[26\] GND " "Pin \"led_array\[26\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[25\] GND " "Pin \"led_array\[25\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[24\] GND " "Pin \"led_array\[24\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[21\] GND " "Pin \"led_array\[21\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[18\] GND " "Pin \"led_array\[18\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[17\] GND " "Pin \"led_array\[17\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[14\] GND " "Pin \"led_array\[14\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[9\] GND " "Pin \"led_array\[9\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[6\] GND " "Pin \"led_array\[6\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[5\] GND " "Pin \"led_array\[5\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[2\] GND " "Pin \"led_array\[2\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|led_array[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] GND " "Pin \"seg1\[7\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] GND " "Pin \"seg2\[7\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[7\] GND " "Pin \"seg3\[7\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[7\] GND " "Pin \"seg4\[7\]\" is stuck at GND" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621939107708 "|tp78|seg4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621939107708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621939107781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621939108487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621939108487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621939108540 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621939108540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621939108540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621939108540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621939108557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 12:38:28 2021 " "Processing ended: Tue May 25 12:38:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621939108557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621939108557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621939108557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939108557 ""}
