

================================================================
== Vivado HLS Report for 'estimate_ISI'
================================================================
* Date:           Mon Jul  5 11:53:41 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ISI_REAL
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   26|   26|   26|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    242|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|     892|   2196|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|     225|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     14|    1117|   2645|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+------+-----+
    |                    Instance                    |                    Module                   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+------+-----+
    |estimate_ISI_dcmp_64ns_64ns_1_2_1_U3            |estimate_ISI_dcmp_64ns_64ns_1_2_1            |        0|      0|  130|   469|    0|
    |estimate_ISI_dmul_64ns_64ns_64_6_max_dsp_1_U2   |estimate_ISI_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|  317|   578|    0|
    |estimate_ISI_dsub_64ns_64ns_64_5_full_dsp_1_U1  |estimate_ISI_dsub_64ns_64ns_64_5_full_dsp_1  |        0|      3|  445|  1149|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+------+-----+
    |Total                                           |                                             |        0|     14|  892|  2196|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |and_ln9_1_fu_202_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln9_2_fu_213_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln9_fu_196_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln5_fu_122_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln9_1_fu_170_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln9_2_fu_176_p2  |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln9_3_fu_182_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln9_fu_164_p2    |   icmp   |      0|  0|  13|          11|           2|
    |or_ln9_1_fu_192_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln9_fu_188_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln5_fu_225_p3  |  select  |      0|  0|  64|           1|          64|
    |select_ln9_fu_219_p3  |  select  |      0|  0|  64|           1|          64|
    |xor_ln5_fu_208_p2     |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 242|         166|         142|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  129|         28|    1|         28|
    |grp_fu_93_p0  |   15|          3|   64|        192|
    |grp_fu_93_p1  |   21|          4|   64|        256|
    |grp_fu_99_p0  |   21|          4|   64|        256|
    |grp_fu_99_p1  |   21|          4|   64|        256|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  207|         43|  257|        988|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ISI_assign_reg_262  |  64|   0|   64|          0|
    |and_ln9_2_reg_290   |   1|   0|    1|          0|
    |ap_CS_fsm           |  27|   0|   27|          0|
    |icmp_ln5_reg_233    |   1|   0|    1|          0|
    |icmp_ln9_1_reg_275  |   1|   0|    1|          0|
    |icmp_ln9_2_reg_280  |   1|   0|    1|          0|
    |icmp_ln9_3_reg_285  |   1|   0|    1|          0|
    |icmp_ln9_reg_270    |   1|   0|    1|          0|
    |reg_110             |  64|   0|   64|          0|
    |reg_117             |  64|   0|   64|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 225|   0|  225|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_start          |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_done           | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_idle           | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_ready          | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|spksTime          |  in |   64|   ap_none  |   spksTime   |    scalar    |
|spksPre_i         |  in |   64|   ap_ovld  |    spksPre   |    pointer   |
|spksPre_o         | out |   64|   ap_ovld  |    spksPre   |    pointer   |
|spksPre_o_ap_vld  | out |    1|   ap_ovld  |    spksPre   |    pointer   |
|ISI               | out |   64|   ap_vld   |      ISI     |    pointer   |
|ISI_ap_vld        | out |    1|   ap_vld   |      ISI     |    pointer   |
|ISIpre_i          |  in |   64|   ap_ovld  |    ISIpre    |    pointer   |
|ISIpre_o          | out |   64|   ap_ovld  |    ISIpre    |    pointer   |
|ISIpre_o_ap_vld   | out |    1|   ap_ovld  |    ISIpre    |    pointer   |
|penalty           |  in |   64|   ap_none  |    penalty   |    scalar    |
|num               |  in |   32|   ap_none  |      num     |    scalar    |
+------------------+-----+-----+------------+--------------+--------------+

