// Seed: 3158449103
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = id_0 & 1;
  logic id_3;
endmodule
