# ğŸ“ Single-Stage CMOS Operational Amplifier (180nm TSMC) â€“ LTspice Simulation

## ğŸ” Project Overview
This project involves the design and simulation of a **single-stage CMOS operational amplifier** using **180nm TSMC CMOS technology**, implemented in **LTspice**. The focus is on achieving proper transistor biasing, analyzing small-signal gain, and evaluating frequency response.

---

## âš™ï¸ Features

- **Technology**: 180nm TSMC CMOS
- **Simulation Tool**: LTspice
- **Topology**: Single-stage differential amplifier with active current mirror load
- **Supply Voltage**: 3.3V
- **Design Focus**:
  - Proper MOSFET biasing (saturation region)
  - Mid-band gain tuning via W/L optimization
  - Frequency response and gain-bandwidth analysis
  - AC, DC, and transient analysis

---

## ğŸ“· Simulation Results

![Gain vs Frequency](images/bode_plot.png)  
<img width="1915" height="849" alt="image" src="https://github.com/user-attachments/assets/44eee902-b1e9-45c8-80f8-0a0fc46d0f57" />

---

## ğŸ§© Files Included

- `opamp.asc`: LTspice schematic file
- `180nm_models.txt`: BSIM model file for 180nm TSMC CMOS
- `readme.md`: You're here!
- `images/`: Screenshots of schematic and plots

---

## ğŸ§ª How to Run the Simulation

1. **Download and install LTspice** (free from Analog Devices)
2. Open `opamp.asc` in LTspice
3. Ensure the `180nm_models.txt` is included using a `.include` SPICE directive
4. Run:
   - **DC operating point** to verify MOSFET biasing
   - **AC analysis** to extract gain and bandwidth
   - **Transient simulation** to observe time-domain response

---

## ğŸ‘¤ Author

**Jishnu Madav**  
_NITK Surathkal | Analog & Digital Enthusiast_  
