Warning (10273): Verilog HDL warning at q1.sv(54): extended using "x" or "z" File: C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/LPTs/LPT_1/q1.sv Line: 54
Warning (10268): Verilog HDL information at q1.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/LPTs/LPT_1/q1.sv Line: 15
