TimeQuest Timing Analyzer report for top
Fri Dec 22 15:37:43 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 18. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 19. Recovery: 'clk'
 20. Recovery: 'rs232_rx'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'rs232_rx'
 26. Removal: 'clk'
 27. Setup Transfers
 28. Hold Transfers
 29. Recovery Transfers
 30. Removal Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths Summary
 34. Clock Status Summary
 35. Unconstrained Input Ports
 36. Unconstrained Output Ports
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 66.2 MHz   ; 66.2 MHz        ; clk                                       ;      ;
; 91.32 MHz  ; 91.32 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 148.48 MHz ; 148.48 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 447.83 MHz ; 447.83 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -14.106 ; -1436.405     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -5.735  ; -119.206      ;
; speed_select:speed_select|buad_clk_rx_reg ; -4.975  ; -89.946       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.233  ; -1.233        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.150 ; -2.150        ;
; speed_select:speed_select|buad_clk_rx_reg ; -0.641 ; -5.128        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.679  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.686  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -4.252 ; -314.984      ;
; rs232_rx                                  ; -2.060 ; -2.060        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -1.954 ; -34.050       ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.084  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -0.138 ; -0.138        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.404  ; 0.000         ;
; rs232_rx                                  ; 2.506  ; 0.000         ;
; clk                                       ; 2.980  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                      ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+
; -14.106 ; Rx_cmd[19] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.773     ;
; -14.104 ; Rx_cmd[19] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.771     ;
; -13.972 ; Rx_cmd[13] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.639     ;
; -13.970 ; Rx_cmd[13] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.637     ;
; -13.926 ; Rx_cmd[21] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.593     ;
; -13.924 ; Rx_cmd[21] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.591     ;
; -13.887 ; Rx_cmd[19] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.554     ;
; -13.813 ; Rx_cmd[7]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.480     ;
; -13.811 ; Rx_cmd[7]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.478     ;
; -13.753 ; Rx_cmd[13] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.420     ;
; -13.707 ; Rx_cmd[21] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.374     ;
; -13.695 ; Rx_cmd[3]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.362     ;
; -13.693 ; Rx_cmd[3]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.360     ;
; -13.678 ; Rx_cmd[19] ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.345     ;
; -13.676 ; Rx_cmd[19] ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.343     ;
; -13.629 ; Rx_cmd[10] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.296     ;
; -13.627 ; Rx_cmd[10] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.294     ;
; -13.594 ; Rx_cmd[7]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.261     ;
; -13.544 ; Rx_cmd[13] ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.211     ;
; -13.542 ; Rx_cmd[13] ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.209     ;
; -13.498 ; Rx_cmd[21] ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.165     ;
; -13.496 ; Rx_cmd[21] ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.163     ;
; -13.476 ; Rx_cmd[3]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.143     ;
; -13.410 ; Rx_cmd[10] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.077     ;
; -13.400 ; Rx_cmd[23] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.067     ;
; -13.398 ; Rx_cmd[23] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.065     ;
; -13.385 ; Rx_cmd[7]  ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.052     ;
; -13.383 ; Rx_cmd[7]  ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.050     ;
; -13.310 ; Rx_cmd[19] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.977     ;
; -13.291 ; Rx_cmd[0]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.958     ;
; -13.289 ; Rx_cmd[0]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.956     ;
; -13.273 ; Rx_cmd[15] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.940     ;
; -13.271 ; Rx_cmd[15] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.938     ;
; -13.267 ; Rx_cmd[3]  ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.934     ;
; -13.265 ; Rx_cmd[3]  ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.932     ;
; -13.201 ; Rx_cmd[10] ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.868     ;
; -13.199 ; Rx_cmd[10] ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.866     ;
; -13.181 ; Rx_cmd[23] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.848     ;
; -13.176 ; Rx_cmd[13] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.843     ;
; -13.164 ; Rx_cmd[16] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.831     ;
; -13.162 ; Rx_cmd[16] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.829     ;
; -13.149 ; Rx_cmd[1]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.816     ;
; -13.147 ; Rx_cmd[1]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.814     ;
; -13.130 ; Rx_cmd[21] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.797     ;
; -13.108 ; Rx_cmd[5]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.775     ;
; -13.107 ; Rx_cmd[11] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.774     ;
; -13.106 ; Rx_cmd[5]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.773     ;
; -13.105 ; Rx_cmd[11] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.772     ;
; -13.104 ; Rx_cmd[19] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.771     ;
; -13.093 ; Rx_cmd[2]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.760     ;
; -13.091 ; Rx_cmd[2]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.758     ;
; -13.072 ; Rx_cmd[0]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.739     ;
; -13.054 ; Rx_cmd[15] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.721     ;
; -13.037 ; Rx_cmd[2]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.704     ;
; -13.034 ; Rx_cmd[19] ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.701     ;
; -13.030 ; Rx_cmd[19] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.697     ;
; -13.017 ; Rx_cmd[7]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.684     ;
; -12.972 ; Rx_cmd[23] ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.639     ;
; -12.970 ; Rx_cmd[23] ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.637     ;
; -12.970 ; Rx_cmd[13] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.637     ;
; -12.945 ; Rx_cmd[16] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.612     ;
; -12.942 ; Rx_cmd[20] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.609     ;
; -12.941 ; Rx_cmd[0]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.608     ;
; -12.940 ; Rx_cmd[20] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.607     ;
; -12.930 ; Rx_cmd[1]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.597     ;
; -12.924 ; Rx_cmd[21] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.591     ;
; -12.923 ; Rx_cmd[8]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.590     ;
; -12.921 ; Rx_cmd[19] ; linkRLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.588     ;
; -12.921 ; Rx_cmd[8]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.588     ;
; -12.906 ; Rx_cmd[19] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.573     ;
; -12.900 ; Rx_cmd[13] ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.567     ;
; -12.899 ; Rx_cmd[3]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.566     ;
; -12.896 ; Rx_cmd[13] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.563     ;
; -12.889 ; Rx_cmd[5]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.556     ;
; -12.888 ; Rx_cmd[11] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.555     ;
; -12.887 ; Rx_cmd[22] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.554     ;
; -12.885 ; Rx_cmd[22] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.552     ;
; -12.871 ; Rx_cmd[19] ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.538     ;
; -12.863 ; Rx_cmd[0]  ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.530     ;
; -12.861 ; Rx_cmd[0]  ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.528     ;
; -12.854 ; Rx_cmd[21] ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.521     ;
; -12.850 ; Rx_cmd[21] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.517     ;
; -12.845 ; Rx_cmd[15] ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.512     ;
; -12.843 ; Rx_cmd[15] ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.510     ;
; -12.833 ; Rx_cmd[10] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.500     ;
; -12.823 ; Rx_cmd[19] ; linkFCP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.490     ;
; -12.811 ; Rx_cmd[7]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.478     ;
; -12.799 ; Rx_cmd[1]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.466     ;
; -12.787 ; Rx_cmd[13] ; linkRLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.454     ;
; -12.772 ; Rx_cmd[13] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.439     ;
; -12.760 ; Rx_cmd[14] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 13.427     ;
; -12.758 ; Rx_cmd[14] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.425     ;
; -12.741 ; Rx_cmd[21] ; linkRLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.408     ;
; -12.741 ; Rx_cmd[7]  ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.408     ;
; -12.737 ; Rx_cmd[7]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.404     ;
; -12.737 ; Rx_cmd[13] ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.404     ;
; -12.736 ; Rx_cmd[16] ; linkFDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.403     ;
; -12.734 ; Rx_cmd[16] ; linkFIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.401     ;
; -12.726 ; Rx_cmd[21] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 13.393     ;
; -12.723 ; Rx_cmd[20] ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 13.390     ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -5.735 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.402      ;
; -5.735 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.402      ;
; -5.735 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.402      ;
; -5.735 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.402      ;
; -5.735 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.402      ;
; -5.735 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.402      ;
; -5.735 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.402      ;
; -5.735 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.402      ;
; -5.549 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.216      ;
; -5.549 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.216      ;
; -5.549 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.216      ;
; -5.549 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.216      ;
; -5.549 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.216      ;
; -5.549 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.216      ;
; -5.549 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.216      ;
; -5.549 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.216      ;
; -5.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.205      ;
; -5.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.205      ;
; -5.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.205      ;
; -5.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.205      ;
; -5.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.205      ;
; -5.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.205      ;
; -5.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.205      ;
; -5.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.205      ;
; -5.505 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.172      ;
; -5.505 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.172      ;
; -5.505 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.172      ;
; -5.505 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.172      ;
; -5.505 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.172      ;
; -5.452 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.119      ;
; -5.452 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.119      ;
; -5.452 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.119      ;
; -5.452 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.119      ;
; -5.452 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.119      ;
; -5.452 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.119      ;
; -5.452 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.119      ;
; -5.452 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.119      ;
; -5.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.046      ;
; -5.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.046      ;
; -5.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.046      ;
; -5.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.046      ;
; -5.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.046      ;
; -5.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.046      ;
; -5.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.046      ;
; -5.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.046      ;
; -5.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.027      ;
; -5.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.027      ;
; -5.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.027      ;
; -5.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.027      ;
; -5.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.027      ;
; -5.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.027      ;
; -5.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.027      ;
; -5.360 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.027      ;
; -5.327 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.994      ;
; -5.327 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.994      ;
; -5.327 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.994      ;
; -5.327 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.994      ;
; -5.327 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.994      ;
; -5.302 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.969      ;
; -5.302 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.969      ;
; -5.302 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.969      ;
; -5.302 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.969      ;
; -5.302 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.969      ;
; -5.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.807      ;
; -5.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.807      ;
; -5.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.807      ;
; -5.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.807      ;
; -5.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.807      ;
; -5.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.807      ;
; -5.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.807      ;
; -5.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.807      ;
; -5.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.783      ;
; -5.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.783      ;
; -5.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.783      ;
; -5.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.783      ;
; -5.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.783      ;
; -5.074 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.741      ;
; -5.054 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.721      ;
; -5.019 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.686      ;
; -5.019 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.686      ;
; -5.019 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.686      ;
; -5.019 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.686      ;
; -5.019 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.686      ;
; -4.946 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.613      ;
; -4.946 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.613      ;
; -4.946 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.613      ;
; -4.946 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.613      ;
; -4.946 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.613      ;
; -4.825 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.492      ;
; -4.771 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.438      ;
; -4.771 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.438      ;
; -4.771 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.438      ;
; -4.771 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.438      ;
; -4.771 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.438      ;
; -4.771 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.438      ;
; -4.771 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.438      ;
; -4.653 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.320      ;
; -4.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.252      ;
; -4.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.252      ;
; -4.585 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.252      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.975 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.142      ;
; -4.975 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.142      ;
; -4.975 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.142      ;
; -4.975 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.142      ;
; -4.975 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.142      ;
; -4.975 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.142      ;
; -4.975 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.142      ;
; -4.975 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.142      ;
; -4.871 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.038      ;
; -4.871 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.038      ;
; -4.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.965      ;
; -4.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.965      ;
; -4.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.965      ;
; -4.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.965      ;
; -4.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.965      ;
; -4.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.965      ;
; -4.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.965      ;
; -4.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.965      ;
; -4.713 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.880      ;
; -4.666 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.833      ;
; -4.666 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.833      ;
; -4.666 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.833      ;
; -4.666 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.833      ;
; -4.666 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.833      ;
; -4.666 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.833      ;
; -4.666 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.833      ;
; -4.666 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.833      ;
; -4.550 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.717      ;
; -4.547 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.714      ;
; -4.547 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.714      ;
; -4.547 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.714      ;
; -4.542 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.709      ;
; -4.490 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.657      ;
; -4.456 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.623      ;
; -4.433 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.600      ;
; -4.433 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.600      ;
; -4.416 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.583      ;
; -4.411 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.578      ;
; -4.411 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.578      ;
; -4.404 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.571      ;
; -4.399 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.399 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.399 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.399 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.399 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.399 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.399 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.399 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.391 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.558      ;
; -4.321 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.488      ;
; -4.315 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.482      ;
; -4.213 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.380      ;
; -4.201 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.368      ;
; -4.185 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.352      ;
; -4.185 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.352      ;
; -4.048 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.215      ;
; -4.043 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.210      ;
; -3.985 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.152      ;
; -3.954 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.121      ;
; -3.939 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.106      ;
; -3.870 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.037      ;
; -3.676 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.843      ;
; -3.599 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.766      ;
; -3.582 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.249      ;
; -3.512 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.679      ;
; -3.240 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.407      ;
; -2.931 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.098      ;
; -2.753 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.920      ;
; -2.664 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.331      ;
; -2.656 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.323      ;
; -2.634 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.301      ;
; -2.569 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.236      ;
; -2.433 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.100      ;
; -2.286 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.953      ;
; -2.265 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.932      ;
; -2.244 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.911      ;
; -2.200 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.867      ;
; -2.196 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.363      ;
; -2.126 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.793      ;
; -2.114 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.781      ;
; -2.103 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.770      ;
; -2.080 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.747      ;
; -2.043 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.710      ;
; -2.029 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.696      ;
; -2.008 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.798      ; 5.973      ;
; -2.003 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.798      ; 5.968      ;
; -1.935 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.602      ;
; -1.923 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.590      ;
; -1.919 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.586      ;
; -1.883 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.550      ;
; -1.823 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.490      ;
; -1.815 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.482      ;
; -1.794 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.461      ;
; -1.735 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.402      ;
; -1.726 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.393      ;
; -1.719 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.386      ;
; -1.704 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.371      ;
; -1.692 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.359      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.357      ;
; -1.679 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.346      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.233 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.900      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.150 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.128      ;
; -1.650 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.128      ;
; 0.816  ; flag_reg                                                     ; Flag_temp                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.497      ; 2.034      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.338  ; flag_reg                                                     ; Current.WAIT                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.497      ; 2.556      ;
; 1.396  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.617      ;
; 1.398  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.619      ;
; 1.413  ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.634      ;
; 1.420  ; flag_reg                                                     ; Current.SAVE                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.497      ; 2.638      ;
; 1.421  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.642      ;
; 1.430  ; Buff_temp[21]                                                ; Rx_cmd[21]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.651      ;
; 1.646  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; spi_slave_b2b:spi_slave_b2b_instance|byte_received           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.659  ; Buff_temp[8]                                                 ; Buff_temp[8]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.663  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.884      ;
; 1.664  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.885      ;
; 1.666  ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.667  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.675  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.676  ; Buff_temp[15]                                                ; Buff_temp[23]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.676  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.692  ; Buff_temp[10]                                                ; Buff_temp[18]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.913      ;
; 1.698  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.919      ;
; 1.733  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.954      ;
; 1.737  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.958      ;
; 1.827  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.048      ;
; 1.835  ; Buff_temp[19]                                                ; Rx_cmd[19]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.056      ;
; 1.863  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.084      ;
; 1.904  ; Buff_temp[2]                                                 ; Buff_temp[10]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.125      ;
; 1.908  ; Buff_temp[18]                                                ; Buff_temp[18]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.911  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.132      ;
; 1.911  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.132      ;
; 1.912  ; Buff_temp[7]                                                 ; Buff_temp[15]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.133      ;
; 1.916  ; linkDSS                                                      ; linkDSS                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.917  ; linkTOC                                                      ; linkTOC                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.919  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.920  ; Buff_temp[4]                                                 ; Buff_temp[4]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.141      ;
; 1.921  ; Buff_temp[4]                                                 ; Buff_temp[12]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.142      ;
; 1.925  ; Buff_temp[22]                                                ; Buff_temp[22]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.927  ; Buff_temp[17]                                                ; Buff_temp[17]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.928  ; Buff_temp[5]                                                 ; Buff_temp[5]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.928  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.942  ; Buff_temp[13]                                                ; Buff_temp[13]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.163      ;
; 1.942  ; Buff_temp[12]                                                ; Buff_temp[20]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.163      ;
; 1.943  ; Buff_temp[21]                                                ; Buff_temp[21]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.944  ; Current.SAVE                                                 ; Current.IDLE                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 1.956  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 2.033  ; speed_select:speed_select|cnt_rx[12]                         ; speed_select:speed_select|cnt_rx[12]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.254      ;
; 2.059  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.280      ;
; 2.062  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|buad_clk_rx_reg                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.340      ;
; 2.073  ; Buff_temp[13]                                                ; Rx_cmd[13]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.294      ;
; 2.073  ; flag_reg                                                     ; Current.S1                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.497      ; 3.291      ;
; 2.088  ; Buff_temp[5]                                                 ; Rx_cmd[5]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.309      ;
; 2.107  ; spi_slave_rst_b2b                                            ; spi_slave_rst_b2b                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; speed_select:speed_select|cnt_rx[6]                          ; speed_select:speed_select|cnt_rx[6]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.108  ; pwm_out:pwm_out|count_reg[3]                                 ; pwm_out:pwm_out|count_reg[3]                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.111  ; Buff_temp[6]                                                 ; Buff_temp[14]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.332      ;
; 2.116  ; pwm_out:pwm_out|count_reg[6]                                 ; pwm_out:pwm_out|count_reg[6]                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; pwm_out:pwm_out|count_reg[16]                                ; pwm_out:pwm_out|count_reg[16]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; linkTCP                                                      ; linkTCP                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; pwm_out:pwm_out|count_reg[13]                                ; pwm_out:pwm_out|count_reg[13]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; pwm_out:pwm_out|count_reg[23]                                ; pwm_out:pwm_out|count_reg[23]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; linkRLO                                                      ; linkRLO                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.122  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.343      ;
; 2.125  ; linkFSP                                                      ; linkFSP                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; pwm_out:pwm_out|count_reg[7]                                 ; pwm_out:pwm_out|count_reg[7]                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[8]                                 ; pwm_out:pwm_out|count_reg[8]                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[15]                                ; pwm_out:pwm_out|count_reg[15]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[17]                                ; pwm_out:pwm_out|count_reg[17]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[25]                                ; pwm_out:pwm_out|count_reg[25]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[18]                                ; pwm_out:pwm_out|count_reg[18]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; speed_select:speed_select|cnt_rx[8]                          ; speed_select:speed_select|cnt_rx[8]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; speed_select:speed_select|cnt_rx[7]                          ; speed_select:speed_select|cnt_rx[7]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.131  ; Current.IDLE                                                 ; Current.WAIT                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.352      ;
; 2.133  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.133  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; speed_select:speed_select|cnt_rx[3]                          ; speed_select:speed_select|cnt_rx[3]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; linkFCP                                                      ; linkFCP                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.139  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.360      ;
; 2.141  ; pwm_out:pwm_out|count_reg[26]                                ; pwm_out:pwm_out|count_reg[26]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.143  ; Buff_temp[23]                                                ; Buff_temp[23]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; linkTPT                                                      ; linkTPT                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; pwm_out:pwm_out|count_reg[28]                                ; pwm_out:pwm_out|count_reg[28]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; spi_slave_0_base_rst                                         ; spi_slave_0_base_rst                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; pwm_out:pwm_out|count_reg[27]                                ; pwm_out:pwm_out|count_reg[27]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; speed_select:speed_select|cnt_rx[5]                          ; speed_select:speed_select|cnt_rx[5]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.641 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 3.754      ;
; -0.641 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 3.754      ;
; -0.641 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 3.754      ;
; -0.641 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 3.754      ;
; -0.641 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 3.754      ;
; -0.641 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 3.754      ;
; -0.641 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 3.754      ;
; -0.641 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 3.754      ;
; -0.141 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 3.754      ;
; -0.141 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 3.754      ;
; -0.141 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 3.754      ;
; -0.141 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 3.754      ;
; -0.141 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 3.754      ;
; -0.141 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 3.754      ;
; -0.141 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 3.754      ;
; -0.141 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 3.754      ;
; 0.703  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 4.722      ;
; 1.140  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 5.159      ;
; 1.146  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 5.165      ;
; 1.203  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 4.722      ;
; 1.232  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 5.251      ;
; 1.521  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 5.540      ;
; 1.527  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 5.546      ;
; 1.640  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 5.159      ;
; 1.646  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 5.165      ;
; 1.732  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 5.251      ;
; 1.909  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.130      ;
; 1.926  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.147      ;
; 1.949  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 5.968      ;
; 1.954  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 5.973      ;
; 2.021  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 5.540      ;
; 2.027  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 5.546      ;
; 2.125  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.346      ;
; 2.136  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.357      ;
; 2.138  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.359      ;
; 2.150  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.371      ;
; 2.165  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.386      ;
; 2.172  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.393      ;
; 2.181  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.402      ;
; 2.240  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.461      ;
; 2.261  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.482      ;
; 2.269  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.490      ;
; 2.329  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.550      ;
; 2.365  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.586      ;
; 2.369  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.590      ;
; 2.381  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.602      ;
; 2.449  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 5.968      ;
; 2.454  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 5.973      ;
; 2.475  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.696      ;
; 2.489  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.710      ;
; 2.526  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.747      ;
; 2.549  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.770      ;
; 2.560  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.781      ;
; 2.572  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.793      ;
; 2.642  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.363      ;
; 2.646  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.867      ;
; 2.690  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.911      ;
; 2.711  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.932      ;
; 2.732  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.953      ;
; 2.879  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.100      ;
; 2.982  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.703      ;
; 3.015  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.236      ;
; 3.080  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.301      ;
; 3.102  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.323      ;
; 3.110  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.331      ;
; 3.199  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.920      ;
; 3.311  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.032      ;
; 3.377  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.098      ;
; 3.564  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.285      ;
; 3.636  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.357      ;
; 3.686  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.407      ;
; 3.801  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.522      ;
; 3.851  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.572      ;
; 3.886  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.607      ;
; 3.938  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.659      ;
; 3.952  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.673      ;
; 3.958  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.679      ;
; 4.028  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.249      ;
; 4.045  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.766      ;
; 4.122  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.843      ;
; 4.128  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.849      ;
; 4.306  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.027      ;
; 4.316  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.037      ;
; 4.380  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.101      ;
; 4.400  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.121      ;
; 4.431  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.152      ;
; 4.437  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.158      ;
; 4.496  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.217      ;
; 4.508  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.229      ;
; 4.647  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.368      ;
; 4.659  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.380      ;
; 4.722  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.443      ;
; 4.828  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.549      ;
; 4.838  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.559      ;
; 4.845  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.566      ;
; 4.845  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.566      ;
; 4.845  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.566      ;
; 4.845  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.566      ;
; 4.845  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.566      ;
; 4.845  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.566      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.679 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.900      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.686 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.907      ;
; 1.691 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.912      ;
; 1.699 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.495      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.232 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.453      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.242 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.463      ;
; 2.331 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.552      ;
; 2.337 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.133      ;
; 2.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.769      ;
; 2.565 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.361      ;
; 2.628 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.849      ;
; 2.628 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.849      ;
; 2.634 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.855      ;
; 2.639 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.435      ;
; 2.646 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.867      ;
; 2.750 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.546      ;
; 2.861 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.657      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.972 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.768      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.309      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.182 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.403      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.191 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.412      ;
; 3.195 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.416      ;
; 3.209 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.430      ;
; 3.264 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.485      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.299 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.095      ;
; 3.299 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.095      ;
; 3.299 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.095      ;
; 3.299 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.095      ;
; 3.299 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.095      ;
; 3.299 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.095      ;
; 3.299 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.095      ;
; 3.361 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.582      ;
; 3.380 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.601      ;
; 3.441 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.237      ;
; 3.441 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.237      ;
; 3.441 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 5.237      ;
; 3.488 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.709      ;
; 3.491 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.712      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.547 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.768      ;
; 3.568 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.789      ;
; 3.568 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.789      ;
; 3.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.795      ;
; 3.586 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.807      ;
; 3.589 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.810      ;
; 3.602 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.823      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.648 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.869      ;
; 3.648 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.869      ;
; 3.648 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.869      ;
; 3.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.900      ;
; 3.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.900      ;
; 3.685 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.906      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.790 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.011      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                    ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.252 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.919      ;
; -4.252 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.919      ;
; -4.252 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.919      ;
; -4.252 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.919      ;
; -4.252 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.919      ;
; -4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.811      ;
; -4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.811      ;
; -4.144 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.811      ;
; -4.125 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.792      ;
; -3.768 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.435      ;
; -3.768 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.435      ;
; -3.768 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.435      ;
; -3.768 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.435      ;
; -3.768 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.435      ;
; -3.768 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.435      ;
; -3.768 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.435      ;
; -3.768 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.435      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.641 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.597 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.564 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.231      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|recived_status          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_received           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.955 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.622      ;
; -2.954 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.621      ;
; -2.954 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.621      ;
; -2.954 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.621      ;
; -2.954 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.621      ;
; -2.954 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.621      ;
; -2.954 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.621      ;
; -2.954 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.621      ;
; -2.954 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.621      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.921 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.588      ;
; -2.921 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.588      ;
; -2.921 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.588      ;
; -2.894 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.561      ;
; -2.894 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.561      ;
; -2.894 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.561      ;
; -2.894 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.561      ;
; -2.894 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.561      ;
; -2.894 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.561      ;
; -2.894 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.561      ;
; -2.894 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.561      ;
; -2.542 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.209      ;
; -2.542 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.209      ;
; -2.542 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.209      ;
; -2.542 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.209      ;
; -2.542 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.209      ;
; -2.542 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.209      ;
; -2.542 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.209      ;
; -2.542 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.209      ;
; -2.534 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -2.060 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; 1.232      ; 3.959      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -1.954 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.196      ;
; -1.939 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.181      ;
; -1.939 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.181      ;
; -1.939 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.181      ;
; -1.939 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.181      ;
; -1.939 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.181      ;
; -1.939 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.181      ;
; -1.939 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.181      ;
; -1.939 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.181      ;
; -1.868 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 4.110      ;
; -1.335 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.577      ;
; -1.335 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.577      ;
; -1.335 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.577      ;
; -1.335 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.577      ;
; -1.335 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.577      ;
; -1.335 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.577      ;
; -0.958 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.200      ;
; -0.958 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.200      ;
; -0.958 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.200      ;
; -0.958 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.200      ;
; -0.958 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.200      ;
; -0.958 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.200      ;
; -0.958 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.575      ; 3.200      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.084 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.798      ; 4.257      ;
; 0.584 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.798      ; 4.257      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.138 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.798      ; 4.257      ;
; 0.362  ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.798      ; 4.257      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.404 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.200      ;
; 1.404 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.200      ;
; 1.404 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.200      ;
; 1.404 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.200      ;
; 1.404 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.200      ;
; 1.404 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.200      ;
; 1.404 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.200      ;
; 1.781 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.577      ;
; 1.781 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.577      ;
; 1.781 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.577      ;
; 1.781 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.577      ;
; 1.781 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.577      ;
; 1.781 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 3.577      ;
; 2.314 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.110      ;
; 2.385 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.181      ;
; 2.385 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.181      ;
; 2.385 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.181      ;
; 2.385 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.181      ;
; 2.385 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.181      ;
; 2.385 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.181      ;
; 2.385 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.181      ;
; 2.385 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.181      ;
; 2.400 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.575      ; 4.196      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 2.506 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; 1.232      ; 3.959      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                    ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.980 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.988 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.209      ;
; 2.988 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.209      ;
; 2.988 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.209      ;
; 2.988 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.209      ;
; 2.988 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.209      ;
; 2.988 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.209      ;
; 2.988 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.209      ;
; 2.988 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.209      ;
; 3.340 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.561      ;
; 3.340 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.561      ;
; 3.340 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.561      ;
; 3.340 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.561      ;
; 3.340 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.561      ;
; 3.340 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.561      ;
; 3.340 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.561      ;
; 3.340 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.561      ;
; 3.367 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.588      ;
; 3.367 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.588      ;
; 3.367 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.588      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.400 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.621      ;
; 3.400 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.621      ;
; 3.400 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.621      ;
; 3.400 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.621      ;
; 3.400 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.621      ;
; 3.400 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.621      ;
; 3.400 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.621      ;
; 3.400 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.621      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|recived_status          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_received           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 3.401 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.622      ;
; 4.010 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.231      ;
; 4.043 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.087 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.308      ;
; 4.214 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.435      ;
; 4.214 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.435      ;
; 4.214 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.435      ;
; 4.214 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.435      ;
; 4.214 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.435      ;
; 4.214 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.435      ;
; 4.214 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.435      ;
; 4.214 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.435      ;
; 4.571 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.792      ;
; 4.590 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.811      ;
; 4.590 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.811      ;
; 4.590 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.811      ;
; 4.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.919      ;
; 4.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.919      ;
; 4.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.919      ;
; 4.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.919      ;
; 4.698 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.919      ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 13037    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 13037    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 97       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 97       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 157   ; 157  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 42    ; 42   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                       ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; Target                                    ; Clock                                     ; Type ; Status      ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; clk                                       ; clk                                       ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; Constrained ;
; rs232_rx                                  ; rs232_rx                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; Base ; Constrained ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; Constrained ;
+-------------------------------------------+-------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Dec 22 15:37:39 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.106           -1436.405 clk 
    Info (332119):    -5.735            -119.206 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -4.975             -89.946 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.233              -1.233 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.150              -2.150 clk 
    Info (332119):    -0.641              -5.128 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.679               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     1.686               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332146): Worst-case recovery slack is -4.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.252            -314.984 clk 
    Info (332119):    -2.060              -2.060 rs232_rx 
    Info (332119):    -1.954             -34.050 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     0.084               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.138              -0.138 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.404               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.506               0.000 rs232_rx 
    Info (332119):     2.980               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 721 megabytes
    Info: Processing ended: Fri Dec 22 15:37:43 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


