{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621123010391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621123010402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 00:56:50 2021 " "Processing started: Sun May 16 00:56:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621123010402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123010402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123010402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621123011034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621123011034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga main.v(50) " "Verilog HDL Declaration information at main.v(50): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621123020117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621123020126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(3) " "Verilog HDL Declaration information at game_FSM.v(3): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621123020151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123020165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621123020371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(47) " "Verilog HDL assignment warning at main.v(47): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020373 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(171) " "Verilog HDL assignment warning at main.v(171): truncated value with size 32 to match size of target (10)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020373 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "main.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "main.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "main.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "main.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(35) " "Verilog HDL assignment warning at vga_gen.v(35): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020382 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(48) " "Verilog HDL assignment warning at vga_gen.v(48): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020383 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(60) " "Verilog HDL assignment warning at vga_gen.v(60): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020383 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(61) " "Verilog HDL assignment warning at vga_gen.v(61): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020383 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(62) " "Verilog HDL assignment warning at vga_gen.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020383 "|main|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "main.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:p_edge " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:p_edge\"" {  } { { "main.v" "p_edge" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "main.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020390 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(20) " "Verilog HDL Case Statement information at game_FSM.v(20): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621123020390 "|main|game_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:phys " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:phys\"" {  } { { "main.v" "phys" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020392 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "bird_physics.v(43) " "Verilog HDL error at bird_physics.v(43): constant value overflow" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 43 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1621123020394 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(45) " "Verilog HDL assignment warning at bird_physics.v(45): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020394 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(49) " "Verilog HDL assignment warning at bird_physics.v(49): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020394 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(51) " "Verilog HDL assignment warning at bird_physics.v(51): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621123020394 "|main|bird_physics:phys"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bird_physics.v(38) " "Verilog HDL Case Statement information at bird_physics.v(38): all case item expressions in this case statement are onehot" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621123020394 "|main|bird_physics:phys"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "bird_physics.v(80) " "Verilog HDL error at bird_physics.v(80): constant value overflow" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 80 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1621123020394 "|main|bird_physics:phys"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bird_physics.v(74) " "Verilog HDL Case Statement information at bird_physics.v(74): all case item expressions in this case statement are onehot" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621123020394 "|main|bird_physics:phys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:coll " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:coll\"" {  } { { "main.v" "coll" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "main.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020398 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(46) " "Verilog HDL Case Statement information at pipes.v(46): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621123020401 "|main|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen pipes:pipe_shift\|random_number_gen:gen " "Elaborating entity \"random_number_gen\" for hierarchy \"pipes:pipe_shift\|random_number_gen:gen\"" {  } { { "pipes.v" "gen" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_renderer image_renderer:display " "Elaborating entity \"image_renderer\" for hierarchy \"image_renderer:display\"" {  } { { "main.v" "display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020405 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_renderer.v(49) " "Verilog HDL Case Statement information at image_renderer.v(49): all case item expressions in this case statement are onehot" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 49 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621123020409 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X image_renderer.v(283) " "Verilog HDL Always Construct warning at image_renderer.v(283): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020420 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y image_renderer.v(284) " "Verilog HDL Always Construct warning at image_renderer.v(284): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020420 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X image_renderer.v(286) " "Verilog HDL Always Construct warning at image_renderer.v(286): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020420 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y image_renderer.v(287) " "Verilog HDL Always Construct warning at image_renderer.v(287): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020420 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_btm_gfx image_renderer.v(289) " "Verilog HDL Always Construct warning at image_renderer.v(289): variable \"pipe_btm_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020420 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y image_renderer.v(290) " "Verilog HDL Always Construct warning at image_renderer.v(290): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020421 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X image_renderer.v(291) " "Verilog HDL Always Construct warning at image_renderer.v(291): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020421 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_top_gfx image_renderer.v(293) " "Verilog HDL Always Construct warning at image_renderer.v(293): variable \"pipe_top_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020421 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y image_renderer.v(294) " "Verilog HDL Always Construct warning at image_renderer.v(294): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020421 "|main|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X image_renderer.v(295) " "Verilog HDL Always Construct warning at image_renderer.v(295): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621123020421 "|main|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_row image_renderer.v(279) " "Verilog HDL Always Construct warning at image_renderer.v(279): inferring latch(es) for variable \"pipe_row\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621123020424 "|main|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_col image_renderer.v(279) " "Verilog HDL Always Construct warning at image_renderer.v(279): inferring latch(es) for variable \"pipe_col\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621123020425 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[0\] image_renderer.v(279) " "Inferred latch for \"pipe_col\[0\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[1\] image_renderer.v(279) " "Inferred latch for \"pipe_col\[1\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[2\] image_renderer.v(279) " "Inferred latch for \"pipe_col\[2\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020431 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[3\] image_renderer.v(279) " "Inferred latch for \"pipe_col\[3\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[4\] image_renderer.v(279) " "Inferred latch for \"pipe_col\[4\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[0\] image_renderer.v(279) " "Inferred latch for \"pipe_row\[0\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[1\] image_renderer.v(279) " "Inferred latch for \"pipe_row\[1\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[2\] image_renderer.v(279) " "Inferred latch for \"pipe_row\[2\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[3\] image_renderer.v(279) " "Inferred latch for \"pipe_row\[3\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[4\] image_renderer.v(279) " "Inferred latch for \"pipe_row\[4\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020432 "|main|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[5\] image_renderer.v(279) " "Inferred latch for \"pipe_row\[5\]\" at image_renderer.v(279)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123020432 "|main|image_renderer:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_rom image_renderer:display\|flap_1_rom:bird1 " "Elaborating entity \"flap_1_rom\" for hierarchy \"image_renderer:display\|flap_1_rom:bird1\"" {  } { { "image_renderer.v" "bird1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_rom image_renderer:display\|flap_2_rom:bird2 " "Elaborating entity \"flap_2_rom\" for hierarchy \"image_renderer:display\|flap_2_rom:bird2\"" {  } { { "image_renderer.v" "bird2" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_rom image_renderer:display\|flap_3_rom:bird3 " "Elaborating entity \"flap_3_rom\" for hierarchy \"image_renderer:display\|flap_3_rom:bird3\"" {  } { { "image_renderer.v" "bird3" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_rom image_renderer:display\|title_rom:title " "Elaborating entity \"title_rom\" for hierarchy \"image_renderer:display\|title_rom:title\"" {  } { { "image_renderer.v" "title" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause_rom image_renderer:display\|pause_rom:pause_icon " "Elaborating entity \"pause_rom\" for hierarchy \"image_renderer:display\|pause_rom:pause_icon\"" {  } { { "image_renderer.v" "pause_icon" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_rom image_renderer:display\|pipe_rom:pipe " "Elaborating entity \"pipe_rom\" for hierarchy \"image_renderer:display\|pipe_rom:pipe\"" {  } { { "image_renderer.v" "pipe" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123020491 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020601 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621123020601 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020602 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621123020602 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020602 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621123020602 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020602 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621123020602 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020603 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621123020603 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020604 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621123020604 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020605 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621123020605 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bird_state\[2\] " "Net \"bird_state\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "bird_state\[2\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621123020606 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621123020606 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1621123020825 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1621123020825 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div0\"" {  } { { "image_renderer.v" "Div0" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div1\"" {  } { { "image_renderer.v" "Div1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div6\"" {  } { { "image_renderer.v" "Div6" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div7\"" {  } { { "image_renderer.v" "Div7" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div9\"" {  } { { "image_renderer.v" "Div9" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div8\"" {  } { { "image_renderer.v" "Div8" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bird_physics:phys\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bird_physics:phys\|Div1\"" {  } { { "bird_physics.v" "Div1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bird_physics:phys\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bird_physics:phys\|Div0\"" {  } { { "bird_physics.v" "Div0" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div19\"" {  } { { "image_renderer.v" "Div19" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 290 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div20\"" {  } { { "image_renderer.v" "Div20" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div11\"" {  } { { "image_renderer.v" "Div11" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div21\"" {  } { { "image_renderer.v" "Div21" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621123025850 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621123025850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div0\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123025907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div0 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123025907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123025907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123025907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123025907 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621123025907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123025952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123025952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123025972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123025972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621123026011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123026011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div1\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123026032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div1 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026032 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621123026032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div7\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123026069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div7 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026069 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621123026069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bird_physics:phys\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bird_physics:phys\|lpm_divide:Div1\"" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123026118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bird_physics:phys\|lpm_divide:Div1 " "Instantiated megafunction \"bird_physics:phys\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026118 ""}  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621123026118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div19 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div19\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 290 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123026154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div19 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621123026154 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 290 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621123026154 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621123027149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[0\] " "Latch image_renderer:display\|pipe_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|WideOr1" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621123027246 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621123027246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[1\] " "Latch image_renderer:display\|pipe_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|WideOr1" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621123027247 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621123027247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[2\] " "Latch image_renderer:display\|pipe_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|WideOr1" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621123027247 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621123027247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[4\] " "Latch image_renderer:display\|pipe_row\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|WideOr1" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621123027247 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621123027247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[5\] " "Latch image_renderer:display\|pipe_row\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|WideOr1" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621123027247 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621123027247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[3\] " "Latch image_renderer:display\|pipe_row\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|WideOr1" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621123027247 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621123027247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621123038944 "|main|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621123038944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621123039142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621123048367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123048485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621123048765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621123048765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5107 " "Implemented 5107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621123049016 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621123049016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5064 " "Implemented 5064 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621123049016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621123049016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 184 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 184 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621123049044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 00:57:29 2021 " "Processing ended: Sun May 16 00:57:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621123049044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621123049044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621123049044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621123049044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621123050227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621123050240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 00:57:29 2021 " "Processing started: Sun May 16 00:57:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621123050240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621123050240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621123050240 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1621123050384 ""}
{ "Info" "0" "" "Project  = MiniProject" {  } {  } 0 0 "Project  = MiniProject" 0 0 "Fitter" 0 0 1621123050385 ""}
{ "Info" "0" "" "Revision = MiniProject" {  } {  } 0 0 "Revision = MiniProject" 0 0 "Fitter" 0 0 1621123050385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621123050577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621123050577 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621123050615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621123050666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621123050666 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621123051095 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621123051122 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621123051479 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621123062586 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 69 global CLKCTRL_G6 " "clk~inputCLKENA0 with 69 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621123062764 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G7 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621123062764 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621123062764 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 245 global CLKCTRL_G4 " "rst~inputCLKENA0 with 245 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621123062764 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621123062764 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621123062764 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621123062764 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621123062764 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621123062764 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621123062764 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621123062764 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621123062765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621123062801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621123062803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621123062806 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621123062809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621123062809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621123062811 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621123063529 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621123063533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621123063533 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: cin  to: sumout " "Cell: display\|Add19~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: sharein  to: sumout " "Cell: display\|Add19~69  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123063557 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621123063557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621123063576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621123063577 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621123063578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621123063830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621123063832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621123063832 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621123063949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621123070063 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621123070675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621123078152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621123090011 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621123098783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621123098783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621123100241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y46 X32_Y57 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57" {  } { { "loc" "" { Generic "C:/Users/James/Workspace/ELEC5566M-MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57"} { { 12 { 0 ""} 22 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621123109714 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621123109714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621123132930 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621123132930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621123132935 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.13 " "Total time spent on timing analysis during the Fitter is 9.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621123140414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621123140476 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621123142290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621123142292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621123144047 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621123150986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621123151603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6658 " "Peak virtual memory: 6658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621123152925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 00:59:12 2021 " "Processing ended: Sun May 16 00:59:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621123152925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621123152925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621123152925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621123152925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621123154001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621123154012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 00:59:13 2021 " "Processing started: Sun May 16 00:59:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621123154012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621123154012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621123154012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621123155399 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621123162256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621123162684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 00:59:22 2021 " "Processing ended: Sun May 16 00:59:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621123162684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621123162684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621123162684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621123162684 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621123163322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621123163878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621123163889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 00:59:23 2021 " "Processing started: Sun May 16 00:59:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621123163889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123163889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProject -c MiniProject " "Command: quartus_sta MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123163889 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1621123164028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123165425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123165425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123165474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123165474 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166094 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166204 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk " "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621123166217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621123166217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:GAME\|out_clk clk_divider:GAME\|out_clk " "create_clock -period 1.000 -name clk_divider:GAME\|out_clk clk_divider:GAME\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621123166217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_clk PS2_clk " "create_clock -period 1.000 -name PS2_clk PS2_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621123166217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk " "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621123166217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipes:pipe_shift\|pipeX\[0\]\[0\] pipes:pipe_shift\|pipeX\[0\]\[0\] " "create_clock -period 1.000 -name pipes:pipe_shift\|pipeX\[0\]\[0\] pipes:pipe_shift\|pipeX\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621123166217 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166217 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: cin  to: sumout " "Cell: display\|Add19~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: sharein  to: sumout " "Cell: display\|Add19~69  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123166230 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166230 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166405 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1621123166406 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621123166418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621123166772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.365 " "Worst-case setup slack is -45.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.365            -846.803 clk_divider:GAME\|out_clk  " "  -45.365            -846.803 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.322           -1549.609 clk_divider:VGA\|out_clk  " "  -45.322           -1549.609 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.158            -387.904 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "  -44.158            -387.904 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.176            -309.895 clk  " "   -9.176            -309.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.542            -643.052 clk_divider:FLOOR\|out_clk  " "   -5.542            -643.052 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.627            -226.663 PS2_clk  " "   -4.627            -226.663 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 clk_divider:FLOOR\|out_clk  " "    0.002               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 PS2_clk  " "    0.221               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk  " "    0.377               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clk_divider:VGA\|out_clk  " "    0.438               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 clk_divider:GAME\|out_clk  " "    0.892               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "    2.709               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777             -98.181 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "   -1.777             -98.181 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723             -52.984 clk  " "   -0.723             -52.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -83.598 clk_divider:FLOOR\|out_clk  " "   -0.394             -83.598 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -65.619 clk_divider:VGA\|out_clk  " "   -0.394             -65.619 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.800 clk_divider:GAME\|out_clk  " "   -0.394             -37.800 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.235 PS2_clk  " "   -0.394             -29.235 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123166833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166833 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621123166861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123166898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169228 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: cin  to: sumout " "Cell: display\|Add19~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: sharein  to: sumout " "Cell: display\|Add19~69  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123169471 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621123169727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.351 " "Worst-case setup slack is -47.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.351            -865.993 clk_divider:GAME\|out_clk  " "  -47.351            -865.993 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.968           -1559.693 clk_divider:VGA\|out_clk  " "  -46.968           -1559.693 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.054            -399.850 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "  -46.054            -399.850 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.882            -302.062 clk  " "   -8.882            -302.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.607            -653.770 clk_divider:FLOOR\|out_clk  " "   -5.607            -653.770 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.558            -224.549 PS2_clk  " "   -4.558            -224.549 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 clk_divider:FLOOR\|out_clk  " "    0.117               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 PS2_clk  " "    0.270               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clk  " "    0.369               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk_divider:VGA\|out_clk  " "    0.454               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 clk_divider:GAME\|out_clk  " "    0.905               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.279               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "    2.279               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.793 " "Worst-case minimum pulse width slack is -1.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793             -99.209 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "   -1.793             -99.209 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743             -58.739 clk  " "   -0.743             -58.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -81.028 clk_divider:FLOOR\|out_clk  " "   -0.394             -81.028 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -63.318 clk_divider:VGA\|out_clk  " "   -0.394             -63.318 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -38.678 clk_divider:GAME\|out_clk  " "   -0.394             -38.678 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -28.580 PS2_clk  " "   -0.394             -28.580 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123169778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169778 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621123169806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123169964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172164 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: cin  to: sumout " "Cell: display\|Add19~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: sharein  to: sumout " "Cell: display\|Add19~69  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172408 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621123172609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.395 " "Worst-case setup slack is -24.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.395            -890.974 clk_divider:VGA\|out_clk  " "  -24.395            -890.974 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.343            -468.540 clk_divider:GAME\|out_clk  " "  -24.343            -468.540 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.736            -215.739 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "  -23.736            -215.739 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.501            -141.635 clk  " "   -5.501            -141.635 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.888            -333.413 clk_divider:FLOOR\|out_clk  " "   -2.888            -333.413 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128             -99.308 PS2_clk  " "   -2.128             -99.308 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.115 " "Worst-case hold slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.544 clk_divider:FLOOR\|out_clk  " "   -0.115              -0.544 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 PS2_clk  " "    0.141               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk_divider:VGA\|out_clk  " "    0.162               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clk_divider:GAME\|out_clk  " "    0.435               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.916               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "    1.916               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.818 " "Worst-case minimum pulse width slack is -0.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818             -37.472 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "   -0.818             -37.472 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654             -10.484 clk  " "   -0.654             -10.484 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309             -17.255 PS2_clk  " "   -0.309             -17.255 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -4.046 clk_divider:VGA\|out_clk  " "   -0.131              -4.046 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -3.485 clk_divider:FLOOR\|out_clk  " "   -0.114              -3.485 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -1.265 clk_divider:GAME\|out_clk  " "   -0.111              -1.265 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123172668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172668 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621123172693 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: cin  to: sumout " "Cell: display\|Add19~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: cin  to: sumout " "Cell: display\|Add19~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: sharein  to: sumout " "Cell: display\|Add19~69  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123172945 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123172945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123173111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621123173149 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123173149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.319 " "Worst-case setup slack is -23.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.319            -817.268 clk_divider:VGA\|out_clk  " "  -23.319            -817.268 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.261            -436.946 clk_divider:GAME\|out_clk  " "  -23.261            -436.946 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.702            -203.078 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "  -22.702            -203.078 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.154            -124.594 clk  " "   -5.154            -124.594 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.600            -312.863 clk_divider:FLOOR\|out_clk  " "   -2.600            -312.863 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866             -87.097 PS2_clk  " "   -1.866             -87.097 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123173152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.066 " "Worst-case hold slack is -0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.240 clk_divider:FLOOR\|out_clk  " "   -0.066              -0.240 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 PS2_clk  " "    0.148               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_divider:VGA\|out_clk  " "    0.151               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 clk_divider:GAME\|out_clk  " "    0.414               0.000 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "    1.582               0.000 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123173205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123173210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123173213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.675 " "Worst-case minimum pulse width slack is -0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675             -30.023 pipes:pipe_shift\|pipeX\[0\]\[0\]  " "   -0.675             -30.023 pipes:pipe_shift\|pipeX\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646             -10.405 clk  " "   -0.646             -10.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318             -17.654 PS2_clk  " "   -0.318             -17.654 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.915 clk_divider:GAME\|out_clk  " "   -0.085              -0.915 clk_divider:GAME\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -1.220 clk_divider:VGA\|out_clk  " "   -0.064              -1.220 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.533 clk_divider:FLOOR\|out_clk  " "   -0.049              -0.533 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621123173217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123173217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123174787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123174788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5195 " "Peak virtual memory: 5195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621123174874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 00:59:34 2021 " "Processing ended: Sun May 16 00:59:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621123174874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621123174874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621123174874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123174874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621123175946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621123175958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 00:59:35 2021 " "Processing started: Sun May 16 00:59:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621123175958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621123175958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621123175958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1621123177647 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1621123177723 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MiniProject.vo C:/Users/James/Workspace/ELEC5566M-MiniProject/simulation/modelsim/ simulation " "Generated file MiniProject.vo in folder \"C:/Users/James/Workspace/ELEC5566M-MiniProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1621123178682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621123178789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 00:59:38 2021 " "Processing ended: Sun May 16 00:59:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621123178789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621123178789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621123178789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621123178789 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 202 s " "Quartus Prime Full Compilation was successful. 0 errors, 202 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621123179425 ""}
