#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f5504bfc80 .scope module, "testbench" "testbench" 2 7;
 .timescale -9 -12;
v000001f55051e220_0 .var "clk", 0 0;
v000001f55051d960_0 .var/i "cycle_count", 31 0;
v000001f55051e4a0_0 .var "reset", 0 0;
S_000001f5504c6360 .scope module, "processor" "PipelineProcessor" 2 12, 3 9 0, S_000001f5504bfc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001f5504afa40 .functor BUFZ 32, L_000001f55051e680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f5504afff0 .functor BUFZ 32, L_000001f55051d780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f5504af420 .functor BUFZ 32, L_000001f55051e180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f5504afc70 .functor BUFZ 32, L_000001f55051dd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f5504b2b80_0 .net "ALUInputA", 31 0, L_000001f55051e400;  1 drivers
v000001f5504b40c0_0 .net "ALUInputB", 31 0, L_000001f55051cd80;  1 drivers
v000001f5504b2cc0_0 .net "ALUOp_ID", 2 0, v000001f5504b36c0_0;  1 drivers
v000001f5504b2d60_0 .net "ALUResult", 31 0, v000001f5504b3b20_0;  1 drivers
v000001f5504b2e00 .array "DataMem", 1023 0, 31 0;
v000001f5504b3580_0 .var "EXMEM_ALUResult", 31 0;
v000001f5504b3a80_0 .var "EXMEM_MemRead", 0 0;
v000001f5504b2400_0 .var "EXMEM_MemWrite", 0 0;
v000001f5504b2ea0_0 .var "EXMEM_Rd", 4 0;
v000001f5504b4200_0 .var "EXMEM_RegWrite", 0 0;
v000001f5504b3300_0 .var "EXMEM_WriteData", 31 0;
v000001f5504b3c60_0 .net "ForwardA", 1 0, v000001f5504b29a0_0;  1 drivers
v000001f5504b2680_0 .net "ForwardB", 1 0, v000001f5504b3760_0;  1 drivers
v000001f5504b4160_0 .var "IDEX_ALUOp", 2 0;
v000001f5504b2f40_0 .var "IDEX_MemRead", 0 0;
v000001f5504b2fe0_0 .var "IDEX_MemWrite", 0 0;
v000001f5504b2540_0 .var "IDEX_Rd", 4 0;
v000001f5504b3080_0 .var "IDEX_RegData1", 31 0;
v000001f5504b25e0_0 .var "IDEX_RegData2", 31 0;
v000001f5504b4020_0 .var "IDEX_RegWrite", 0 0;
v000001f5504b3d00_0 .var "IDEX_Rs1", 4 0;
v000001f5504b3260_0 .var "IDEX_Rs2", 4 0;
v000001f5504b3da0_0 .var "IDEX_SignExtImm", 31 0;
v000001f5504b24a0_0 .net "IFIDWrite", 0 0, L_000001f55051d0a0;  1 drivers
v000001f5504a8450_0 .var "IFID_Instruction", 31 0;
v000001f5504a8770_0 .var "IFID_PC", 31 0;
v000001f5504a8950 .array "InstMem", 1023 0, 31 0;
v000001f5504a89f0_0 .net "Instruction", 31 0, L_000001f5504afa40;  1 drivers
v000001f55051bf00_0 .var "MEMWB_ALUResult", 31 0;
v000001f55051be60_0 .var "MEMWB_MemReadData", 31 0;
v000001f55051a920_0 .var "MEMWB_Rd", 4 0;
v000001f55051a380_0 .var "MEMWB_RegWrite", 0 0;
v000001f55051b960_0 .net "MemReadData", 31 0, L_000001f5504afc70;  1 drivers
v000001f55051a560_0 .net "MemRead_ID", 0 0, v000001f5504b2900_0;  1 drivers
v000001f55051baa0_0 .net "MemWrite_ID", 0 0, v000001f5504b27c0_0;  1 drivers
v000001f55051bb40_0 .var "PC", 31 0;
v000001f55051a9c0_0 .net "PCWrite", 0 0, L_000001f55051daa0;  1 drivers
v000001f55051a060_0 .net "PC_next", 31 0, L_000001f55051d820;  1 drivers
v000001f55051bbe0_0 .net "PC_plus_4", 31 0, L_000001f55051db40;  1 drivers
v000001f55051a100_0 .net "RegData1", 31 0, L_000001f5504afff0;  1 drivers
v000001f55051a1a0_0 .net "RegData2", 31 0, L_000001f5504af420;  1 drivers
v000001f55051b1e0 .array "RegFile", 31 0, 31 0;
v000001f55051b780_0 .net "RegWrite_ID", 0 0, v000001f5504b3940_0;  1 drivers
v000001f55051a240_0 .net "Stall", 0 0, v000001f5504b2860_0;  1 drivers
v000001f55051b6e0_0 .net "WriteData", 31 0, L_000001f55051d000;  1 drivers
L_000001f550520088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f55051b0a0_0 .net/2u *"_ivl_0", 31 0, L_000001f550520088;  1 drivers
v000001f55051a6a0_0 .net *"_ivl_10", 11 0, L_000001f55051d640;  1 drivers
L_000001f5505200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f55051a2e0_0 .net *"_ivl_13", 1 0, L_000001f5505200d0;  1 drivers
v000001f55051ab00_0 .net *"_ivl_29", 0 0, L_000001f55051d500;  1 drivers
v000001f55051b280_0 .net *"_ivl_30", 19 0, L_000001f55051dbe0;  1 drivers
v000001f55051a740_0 .net *"_ivl_33", 11 0, L_000001f55051e360;  1 drivers
v000001f55051ba00_0 .net *"_ivl_36", 31 0, L_000001f55051d780;  1 drivers
v000001f55051bc80_0 .net *"_ivl_38", 6 0, L_000001f55051cba0;  1 drivers
L_000001f550520118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f55051aa60_0 .net *"_ivl_41", 1 0, L_000001f550520118;  1 drivers
v000001f55051a420_0 .net *"_ivl_44", 31 0, L_000001f55051e180;  1 drivers
v000001f55051a600_0 .net *"_ivl_46", 6 0, L_000001f55051cb00;  1 drivers
L_000001f550520160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f55051a4c0_0 .net *"_ivl_49", 1 0, L_000001f550520160;  1 drivers
L_000001f5505201a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f55051b820_0 .net/2u *"_ivl_52", 1 0, L_000001f5505201a8;  1 drivers
v000001f55051b8c0_0 .net *"_ivl_54", 0 0, L_000001f55051df00;  1 drivers
L_000001f5505201f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f55051a7e0_0 .net/2u *"_ivl_56", 1 0, L_000001f5505201f0;  1 drivers
v000001f55051bd20_0 .net *"_ivl_58", 0 0, L_000001f55051cc40;  1 drivers
v000001f55051ad80_0 .net *"_ivl_6", 31 0, L_000001f55051e680;  1 drivers
v000001f55051a880_0 .net *"_ivl_60", 31 0, L_000001f55051dc80;  1 drivers
L_000001f550520238 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f55051bdc0_0 .net/2u *"_ivl_64", 1 0, L_000001f550520238;  1 drivers
v000001f55051b320_0 .net *"_ivl_66", 0 0, L_000001f55051de60;  1 drivers
L_000001f550520280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f55051b140_0 .net/2u *"_ivl_68", 1 0, L_000001f550520280;  1 drivers
v000001f55051aba0_0 .net *"_ivl_70", 0 0, L_000001f55051cce0;  1 drivers
v000001f55051b500_0 .net *"_ivl_72", 31 0, L_000001f55051e5e0;  1 drivers
v000001f55051ac40_0 .net *"_ivl_76", 31 0, L_000001f55051dd20;  1 drivers
v000001f55051ace0_0 .net *"_ivl_79", 9 0, L_000001f55051d8c0;  1 drivers
v000001f55051b460_0 .net *"_ivl_80", 11 0, L_000001f55051da00;  1 drivers
L_000001f5505202c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f55051ae20_0 .net *"_ivl_83", 1 0, L_000001f5505202c8;  1 drivers
L_000001f550520310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f55051aec0_0 .net/2u *"_ivl_86", 31 0, L_000001f550520310;  1 drivers
v000001f55051b3c0_0 .net *"_ivl_88", 0 0, L_000001f55051ce20;  1 drivers
v000001f55051af60_0 .net *"_ivl_9", 9 0, L_000001f55051dfa0;  1 drivers
v000001f55051b000_0 .net *"_ivl_90", 31 0, L_000001f55051cec0;  1 drivers
L_000001f550520358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f55051b5a0_0 .net/2u *"_ivl_92", 31 0, L_000001f550520358;  1 drivers
v000001f55051b640_0 .net "clk", 0 0, v000001f55051e220_0;  1 drivers
v000001f55051d5a0_0 .net "funct3", 2 0, L_000001f55051c920;  1 drivers
v000001f55051e2c0_0 .net "funct7", 6 0, L_000001f55051c9c0;  1 drivers
v000001f55051ca60_0 .net "imm_signed", 31 0, L_000001f55051d3c0;  1 drivers
v000001f55051e540_0 .net "opcode", 6 0, L_000001f55051c880;  1 drivers
v000001f55051d280_0 .net "rd_addr", 4 0, L_000001f55051d6e0;  1 drivers
v000001f55051e040_0 .net "reset", 0 0, v000001f55051e4a0_0;  1 drivers
v000001f55051e0e0_0 .net "rs1_addr", 4 0, L_000001f55051e720;  1 drivers
v000001f55051cf60_0 .net "rs2_addr", 4 0, L_000001f55051d320;  1 drivers
E_000001f5504c1c40 .event posedge, v000001f55051e040_0, v000001f55051b640_0;
E_000001f5504c2300 .event posedge, v000001f55051b640_0;
L_000001f55051db40 .arith/sum 32, v000001f55051bb40_0, L_000001f550520088;
L_000001f55051d820 .functor MUXZ 32, L_000001f55051db40, v000001f55051bb40_0, v000001f5504b2860_0, C4<>;
L_000001f55051e680 .array/port v000001f5504a8950, L_000001f55051d640;
L_000001f55051dfa0 .part v000001f55051bb40_0, 0, 10;
L_000001f55051d640 .concat [ 10 2 0 0], L_000001f55051dfa0, L_000001f5505200d0;
L_000001f55051c880 .part v000001f5504a8450_0, 0, 7;
L_000001f55051c920 .part v000001f5504a8450_0, 12, 3;
L_000001f55051c9c0 .part v000001f5504a8450_0, 25, 7;
L_000001f55051e720 .part v000001f5504a8450_0, 15, 5;
L_000001f55051d320 .part v000001f5504a8450_0, 20, 5;
L_000001f55051d6e0 .part v000001f5504a8450_0, 7, 5;
L_000001f55051d500 .part v000001f5504a8450_0, 31, 1;
LS_000001f55051dbe0_0_0 .concat [ 1 1 1 1], L_000001f55051d500, L_000001f55051d500, L_000001f55051d500, L_000001f55051d500;
LS_000001f55051dbe0_0_4 .concat [ 1 1 1 1], L_000001f55051d500, L_000001f55051d500, L_000001f55051d500, L_000001f55051d500;
LS_000001f55051dbe0_0_8 .concat [ 1 1 1 1], L_000001f55051d500, L_000001f55051d500, L_000001f55051d500, L_000001f55051d500;
LS_000001f55051dbe0_0_12 .concat [ 1 1 1 1], L_000001f55051d500, L_000001f55051d500, L_000001f55051d500, L_000001f55051d500;
LS_000001f55051dbe0_0_16 .concat [ 1 1 1 1], L_000001f55051d500, L_000001f55051d500, L_000001f55051d500, L_000001f55051d500;
LS_000001f55051dbe0_1_0 .concat [ 4 4 4 4], LS_000001f55051dbe0_0_0, LS_000001f55051dbe0_0_4, LS_000001f55051dbe0_0_8, LS_000001f55051dbe0_0_12;
LS_000001f55051dbe0_1_4 .concat [ 4 0 0 0], LS_000001f55051dbe0_0_16;
L_000001f55051dbe0 .concat [ 16 4 0 0], LS_000001f55051dbe0_1_0, LS_000001f55051dbe0_1_4;
L_000001f55051e360 .part v000001f5504a8450_0, 20, 12;
L_000001f55051d3c0 .concat [ 12 20 0 0], L_000001f55051e360, L_000001f55051dbe0;
L_000001f55051d780 .array/port v000001f55051b1e0, L_000001f55051cba0;
L_000001f55051cba0 .concat [ 5 2 0 0], L_000001f55051e720, L_000001f550520118;
L_000001f55051e180 .array/port v000001f55051b1e0, L_000001f55051cb00;
L_000001f55051cb00 .concat [ 5 2 0 0], L_000001f55051d320, L_000001f550520160;
L_000001f55051df00 .cmp/eq 2, v000001f5504b29a0_0, L_000001f5505201a8;
L_000001f55051cc40 .cmp/eq 2, v000001f5504b29a0_0, L_000001f5505201f0;
L_000001f55051dc80 .functor MUXZ 32, v000001f5504b3080_0, v000001f55051bf00_0, L_000001f55051cc40, C4<>;
L_000001f55051e400 .functor MUXZ 32, L_000001f55051dc80, v000001f5504b3580_0, L_000001f55051df00, C4<>;
L_000001f55051de60 .cmp/eq 2, v000001f5504b3760_0, L_000001f550520238;
L_000001f55051cce0 .cmp/eq 2, v000001f5504b3760_0, L_000001f550520280;
L_000001f55051e5e0 .functor MUXZ 32, v000001f5504b25e0_0, v000001f55051bf00_0, L_000001f55051cce0, C4<>;
L_000001f55051cd80 .functor MUXZ 32, L_000001f55051e5e0, v000001f5504b3580_0, L_000001f55051de60, C4<>;
L_000001f55051dd20 .array/port v000001f5504b2e00, L_000001f55051da00;
L_000001f55051d8c0 .part v000001f5504b3580_0, 0, 10;
L_000001f55051da00 .concat [ 10 2 0 0], L_000001f55051d8c0, L_000001f5505202c8;
L_000001f55051ce20 .cmp/ne 32, v000001f55051be60_0, L_000001f550520310;
L_000001f55051cec0 .functor MUXZ 32, v000001f55051bf00_0, v000001f55051be60_0, L_000001f55051ce20, C4<>;
L_000001f55051d000 .functor MUXZ 32, L_000001f550520358, L_000001f55051cec0, v000001f55051a380_0, C4<>;
S_000001f5504c64f0 .scope module, "alu" "ALU" 3 113, 3 333 0, S_000001f5504c6360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InputA";
    .port_info 1 /INPUT 32 "InputB";
    .port_info 2 /INPUT 3 "ALUOp";
    .port_info 3 /OUTPUT 32 "Result";
v000001f5504b2a40_0 .net "ALUOp", 2 0, v000001f5504b4160_0;  1 drivers
v000001f5504b3120_0 .net "InputA", 31 0, L_000001f55051e400;  alias, 1 drivers
v000001f5504b3ee0_0 .net "InputB", 31 0, L_000001f55051cd80;  alias, 1 drivers
v000001f5504b3b20_0 .var "Result", 31 0;
E_000001f5504c1ec0 .event anyedge, v000001f5504b2a40_0, v000001f5504b3120_0, v000001f5504b3ee0_0;
S_000001f55049a320 .scope module, "control_unit" "ControlUnit" 3 93, 3 279 0, S_000001f5504c6360;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 3 "ALUOp";
v000001f5504b36c0_0 .var "ALUOp", 2 0;
v000001f5504b2900_0 .var "MemRead", 0 0;
v000001f5504b27c0_0 .var "MemWrite", 0 0;
v000001f5504b3940_0 .var "RegWrite", 0 0;
v000001f5504b3620_0 .net "opcode", 6 0, L_000001f55051c880;  alias, 1 drivers
E_000001f5504c1c80 .event anyedge, v000001f5504b3620_0;
S_000001f55049a4b0 .scope module, "forwarding_unit" "ForwardingUnit" 3 164, 3 385 0, S_000001f5504c6360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 5 "EX_MEM_Rd";
    .port_info 2 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 3 /INPUT 5 "MEM_WB_Rd";
    .port_info 4 /INPUT 5 "ID_EX_Rs1";
    .port_info 5 /INPUT 5 "ID_EX_Rs2";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001f5504b38a0_0 .net "EX_MEM_Rd", 4 0, v000001f5504b2ea0_0;  1 drivers
v000001f5504b33a0_0 .net "EX_MEM_RegWrite", 0 0, v000001f5504b4200_0;  1 drivers
v000001f5504b29a0_0 .var "ForwardA", 1 0;
v000001f5504b3760_0 .var "ForwardB", 1 0;
v000001f5504b2ae0_0 .net "ID_EX_Rs1", 4 0, v000001f5504b3d00_0;  1 drivers
v000001f5504b31c0_0 .net "ID_EX_Rs2", 4 0, v000001f5504b3260_0;  1 drivers
v000001f5504b2720_0 .net "MEM_WB_Rd", 4 0, v000001f55051a920_0;  1 drivers
v000001f5504b39e0_0 .net "MEM_WB_RegWrite", 0 0, v000001f55051a380_0;  1 drivers
E_000001f5504c1d00/0 .event anyedge, v000001f5504b33a0_0, v000001f5504b38a0_0, v000001f5504b2ae0_0, v000001f5504b39e0_0;
E_000001f5504c1d00/1 .event anyedge, v000001f5504b2720_0, v000001f5504b31c0_0;
E_000001f5504c1d00 .event/or E_000001f5504c1d00/0, E_000001f5504c1d00/1;
S_000001f550492cc0 .scope module, "hazard_unit" "HazardDetectionUnit" 3 153, 3 359 0, S_000001f5504c6360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead";
    .port_info 1 /INPUT 5 "ID_EX_Rd";
    .port_info 2 /INPUT 5 "IF_ID_Rs1";
    .port_info 3 /INPUT 5 "IF_ID_Rs2";
    .port_info 4 /OUTPUT 1 "Stall";
    .port_info 5 /OUTPUT 1 "PCWrite";
    .port_info 6 /OUTPUT 1 "IFIDWrite";
v000001f5504b3800_0 .net "ID_EX_MemRead", 0 0, v000001f5504b2f40_0;  1 drivers
v000001f5504b2c20_0 .net "ID_EX_Rd", 4 0, v000001f5504b2540_0;  1 drivers
v000001f5504b3bc0_0 .net "IFIDWrite", 0 0, L_000001f55051d0a0;  alias, 1 drivers
v000001f5504b3440_0 .net "IF_ID_Rs1", 4 0, L_000001f55051e720;  alias, 1 drivers
v000001f5504b34e0_0 .net "IF_ID_Rs2", 4 0, L_000001f55051d320;  alias, 1 drivers
v000001f5504b3f80_0 .net "PCWrite", 0 0, L_000001f55051daa0;  alias, 1 drivers
v000001f5504b2860_0 .var "Stall", 0 0;
E_000001f5504c1f00 .event anyedge, v000001f5504b3800_0, v000001f5504b2c20_0, v000001f5504b3440_0, v000001f5504b34e0_0;
L_000001f55051daa0 .reduce/nor v000001f5504b2860_0;
L_000001f55051d0a0 .reduce/nor v000001f5504b2860_0;
    .scope S_000001f55049a320;
T_0 ;
    %wait E_000001f5504c1c80;
    %load/vec4 v000001f5504b3620_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b27c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f5504b36c0_0, 0, 3;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5504b3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b27c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f5504b36c0_0, 0, 3;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5504b3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b27c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f5504b36c0_0, 0, 3;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5504b3940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5504b2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b27c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f5504b36c0_0, 0, 3;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b2900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5504b27c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f5504b36c0_0, 0, 3;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b27c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f5504b36c0_0, 0, 3;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f5504c64f0;
T_1 ;
    %wait E_000001f5504c1ec0;
    %load/vec4 v000001f5504b2a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v000001f5504b3120_0;
    %load/vec4 v000001f5504b3ee0_0;
    %add;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v000001f5504b3120_0;
    %load/vec4 v000001f5504b3ee0_0;
    %sub;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v000001f5504b3120_0;
    %load/vec4 v000001f5504b3ee0_0;
    %and;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v000001f5504b3120_0;
    %load/vec4 v000001f5504b3ee0_0;
    %or;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000001f5504b3120_0;
    %load/vec4 v000001f5504b3ee0_0;
    %xor;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000001f5504b3120_0;
    %load/vec4 v000001f5504b3ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000001f5504b3120_0;
    %load/vec4 v000001f5504b3ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v000001f5504b3120_0;
    %load/vec4 v000001f5504b3ee0_0;
    %xor;
    %store/vec4 v000001f5504b3b20_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f550492cc0;
T_2 ;
    %wait E_000001f5504c1f00;
    %load/vec4 v000001f5504b3800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001f5504b2c20_0;
    %load/vec4 v000001f5504b3440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_2.3, 4;
    %load/vec4 v000001f5504b2c20_0;
    %load/vec4 v000001f5504b34e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.3;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5504b2860_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5504b2860_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f55049a4b0;
T_3 ;
    %wait E_000001f5504c1d00;
    %load/vec4 v000001f5504b33a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.3, 10;
    %load/vec4 v000001f5504b38a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001f5504b38a0_0;
    %load/vec4 v000001f5504b2ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f5504b29a0_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f5504b39e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v000001f5504b2720_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000001f5504b2720_0;
    %load/vec4 v000001f5504b2ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f5504b29a0_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f5504b29a0_0, 0, 2;
T_3.5 ;
T_3.1 ;
    %load/vec4 v000001f5504b33a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.11, 10;
    %load/vec4 v000001f5504b38a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v000001f5504b38a0_0;
    %load/vec4 v000001f5504b31c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f5504b3760_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001f5504b39e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.15, 10;
    %load/vec4 v000001f5504b2720_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v000001f5504b2720_0;
    %load/vec4 v000001f5504b31c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f5504b3760_0, 0, 2;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f5504b3760_0, 0, 2;
T_3.13 ;
T_3.9 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f5504c6360;
T_4 ;
    %wait E_000001f5504c1c40;
    %load/vec4 v000001f55051e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f55051bb40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f55051a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001f55051a060_0;
    %assign/vec4 v000001f55051bb40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f5504c6360;
T_5 ;
    %wait E_000001f5504c2300;
    %load/vec4 v000001f5504b2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001f5504b3300_0;
    %load/vec4 v000001f5504b3580_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5504b2e00, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f5504c6360;
T_6 ;
    %wait E_000001f5504c1c40;
    %load/vec4 v000001f55051e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f55051a380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000001f55051a920_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f55051b6e0_0;
    %load/vec4 v000001f55051a920_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f55051b1e0, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f5504c6360;
T_7 ;
    %wait E_000001f5504c1c40;
    %load/vec4 v000001f55051e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5504a8770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5504a8450_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f5504b24a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f55051bb40_0;
    %assign/vec4 v000001f5504a8770_0, 0;
    %load/vec4 v000001f5504a89f0_0;
    %assign/vec4 v000001f5504a8450_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f5504c6360;
T_8 ;
    %wait E_000001f5504c1c40;
    %load/vec4 v000001f55051e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5504b3080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5504b25e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5504b3da0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5504b2540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5504b3d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5504b3260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5504b4160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b2fe0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f55051a240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001f55051a100_0;
    %assign/vec4 v000001f5504b3080_0, 0;
    %load/vec4 v000001f55051a1a0_0;
    %assign/vec4 v000001f5504b25e0_0, 0;
    %load/vec4 v000001f55051ca60_0;
    %assign/vec4 v000001f5504b3da0_0, 0;
    %load/vec4 v000001f55051d280_0;
    %assign/vec4 v000001f5504b2540_0, 0;
    %load/vec4 v000001f55051e0e0_0;
    %assign/vec4 v000001f5504b3d00_0, 0;
    %load/vec4 v000001f55051cf60_0;
    %assign/vec4 v000001f5504b3260_0, 0;
    %load/vec4 v000001f5504b2cc0_0;
    %assign/vec4 v000001f5504b4160_0, 0;
    %load/vec4 v000001f55051b780_0;
    %assign/vec4 v000001f5504b4020_0, 0;
    %load/vec4 v000001f55051a560_0;
    %assign/vec4 v000001f5504b2f40_0, 0;
    %load/vec4 v000001f55051baa0_0;
    %assign/vec4 v000001f5504b2fe0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b2fe0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f5504c6360;
T_9 ;
    %wait E_000001f5504c1c40;
    %load/vec4 v000001f55051e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5504b3580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5504b3300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5504b2ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b4200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b3a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5504b2400_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f5504b2d60_0;
    %assign/vec4 v000001f5504b3580_0, 0;
    %load/vec4 v000001f5504b40c0_0;
    %assign/vec4 v000001f5504b3300_0, 0;
    %load/vec4 v000001f5504b2540_0;
    %assign/vec4 v000001f5504b2ea0_0, 0;
    %load/vec4 v000001f5504b4020_0;
    %assign/vec4 v000001f5504b4200_0, 0;
    %load/vec4 v000001f5504b2f40_0;
    %assign/vec4 v000001f5504b3a80_0, 0;
    %load/vec4 v000001f5504b2fe0_0;
    %assign/vec4 v000001f5504b2400_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f5504c6360;
T_10 ;
    %wait E_000001f5504c1c40;
    %load/vec4 v000001f55051e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f55051be60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f55051bf00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f55051a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f55051a380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f55051b960_0;
    %assign/vec4 v000001f55051be60_0, 0;
    %load/vec4 v000001f5504b3580_0;
    %assign/vec4 v000001f55051bf00_0, 0;
    %load/vec4 v000001f5504b2ea0_0;
    %assign/vec4 v000001f55051a920_0, 0;
    %load/vec4 v000001f5504b4200_0;
    %assign/vec4 v000001f55051a380_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f5504c6360;
T_11 ;
    %pushi/vec4 10650931, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 1077053235, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 7497779, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 4360499, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 1344643, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 9733427, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 2261091, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 1076988723, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 10824227, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %pushi/vec4 8750643, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504a8950, 4, 0;
    %end;
    .thread T_11;
    .scope S_000001f5504c6360;
T_12 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f5504b2e00, 4, 0;
    %end;
    .thread T_12;
    .scope S_000001f5504bfc80;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f55051d960_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_000001f5504bfc80;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f55051e220_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v000001f55051e220_0;
    %inv;
    %store/vec4 v000001f55051e220_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_000001f5504bfc80;
T_15 ;
    %vpi_call 2 26 "$dumpfile", "pipeline_simulation.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f5504bfc80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f55051e4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f55051e4a0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 38 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 39 "$display", "SIMULATION COMPLETE" {0 0 0};
    %vpi_call 2 40 "$display", "========================================\012" {0 0 0};
    %vpi_call 2 43 "$display", "Final Register Values:" {0 0 0};
    %vpi_call 2 44 "$display", "R1  = %h", &A<v000001f55051b1e0, 1> {0 0 0};
    %vpi_call 2 45 "$display", "R2  = %h", &A<v000001f55051b1e0, 2> {0 0 0};
    %vpi_call 2 46 "$display", "R3  = %h", &A<v000001f55051b1e0, 3> {0 0 0};
    %vpi_call 2 47 "$display", "R4  = %h", &A<v000001f55051b1e0, 4> {0 0 0};
    %vpi_call 2 48 "$display", "R5  = %h", &A<v000001f55051b1e0, 5> {0 0 0};
    %vpi_call 2 49 "$display", "R6  = %h", &A<v000001f55051b1e0, 6> {0 0 0};
    %vpi_call 2 50 "$display", "R7  = %h", &A<v000001f55051b1e0, 7> {0 0 0};
    %vpi_call 2 51 "$display", "R8  = %h", &A<v000001f55051b1e0, 8> {0 0 0};
    %vpi_call 2 52 "$display", "R9  = %h", &A<v000001f55051b1e0, 9> {0 0 0};
    %vpi_call 2 53 "$display", "R10 = %h", &A<v000001f55051b1e0, 10> {0 0 0};
    %vpi_call 2 54 "$display", "R11 = %h", &A<v000001f55051b1e0, 11> {0 0 0};
    %vpi_call 2 55 "$display", "R12 = %h", &A<v000001f55051b1e0, 12> {0 0 0};
    %vpi_call 2 57 "$display", "\012Final Data Memory Values:" {0 0 0};
    %vpi_call 2 58 "$display", "Mem[0] = %h", &A<v000001f5504b2e00, 0> {0 0 0};
    %vpi_call 2 59 "$display", "Mem[1] = %h", &A<v000001f5504b2e00, 1> {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001f5504bfc80;
T_16 ;
    %wait E_000001f5504c2300;
    %load/vec4 v000001f55051d960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f55051d960_0, 0, 32;
    %load/vec4 v000001f55051d960_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_16.2, 5;
    %load/vec4 v000001f55051d960_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 2 72 "$display", "\012Cycle %0d:", v000001f55051d960_0 {0 0 0};
    %vpi_call 2 73 "$display", "  PC = %h", v000001f55051bb40_0 {0 0 0};
    %vpi_call 2 74 "$display", "  Stall = %b", v000001f55051a240_0 {0 0 0};
    %vpi_call 2 75 "$display", "  IF/ID.Inst = %h", v000001f5504a8450_0 {0 0 0};
    %vpi_call 2 76 "$display", "  ID/EX.Rd = %0d", v000001f5504b2540_0 {0 0 0};
    %vpi_call 2 77 "$display", "  EX/MEM.ALUResult = %h", v000001f5504b3580_0 {0 0 0};
    %vpi_call 2 78 "$display", "  MEM/WB.Rd = %0d", v000001f55051a920_0 {0 0 0};
    %vpi_call 2 79 "$display", "  ForwardA = %b, ForwardB = %b", v000001f5504b3c60_0, v000001f5504b2680_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "PipelineProcessor.v";
