-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
-- Date        : Sun Apr 10 17:31:44 2016
-- Host        : COM1456 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               L:/Xilinx_Projects/project_ub_2/project_ub_2.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_funcsim.vhdl
-- Design      : microblaze_mcs_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I38 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I39 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I38,
      I1 => ALU_Op(0),
      I2 => I39,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_172\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I36 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I37 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_172\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_172\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_172\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I36,
      I1 => ALU_Op(0),
      I2 => I37,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_173\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I34 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I35 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_173\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_173\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_173\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I34,
      I1 => ALU_Op(0),
      I2 => I35,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_174\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I32 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I33 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_174\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_174\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_174\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I32,
      I1 => ALU_Op(0),
      I2 => I33,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_175\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I30 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I31 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_175\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_175\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_175\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I30,
      I1 => ALU_Op(0),
      I2 => I31,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_176\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I29 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_176\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_176\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_176\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I28,
      I1 => ALU_Op(0),
      I2 => I29,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_177\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I26 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I27 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_177\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_177\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_177\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I26,
      I1 => ALU_Op(0),
      I2 => I27,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_178\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I24 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I25 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_178\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_178\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_178\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I24,
      I1 => ALU_Op(0),
      I2 => I25,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_179\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I23 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_179\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_179\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_179\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I22,
      I1 => ALU_Op(0),
      I2 => I23,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_180\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I21 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_180\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_180\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_180\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I20,
      I1 => ALU_Op(0),
      I2 => I21,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_181\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I56 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I57 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_181\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_181\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_181\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I56,
      I1 => ALU_Op(0),
      I2 => I57,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_182\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I18 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I19 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_182\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_182\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_182\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I18,
      I1 => ALU_Op(0),
      I2 => I19,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_183\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I17 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_183\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_183\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_183\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I16,
      I1 => ALU_Op(0),
      I2 => I17,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_184\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I15 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_184\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_184\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_184\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I14,
      I1 => ALU_Op(0),
      I2 => I15,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_185\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I13 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_185\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_185\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_185\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I12,
      I1 => ALU_Op(0),
      I2 => I13,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_186\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I11 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_186\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_186\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_186\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I10,
      I1 => ALU_Op(0),
      I2 => I11,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_187\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I9 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_187\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_187\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_187\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I8,
      I1 => ALU_Op(0),
      I2 => I9,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_188\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I7 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_188\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_188\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_188\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I6,
      I1 => ALU_Op(0),
      I2 => I7,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_189\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I5 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_189\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_189\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_189\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I4,
      I1 => ALU_Op(0),
      I2 => I5,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_190\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_190\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_190\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_190\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I2,
      I1 => ALU_Op(0),
      I2 => I3,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_191\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Shift : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_191\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_191\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_191\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => EX_Op2,
      I1 => ALU_Op(0),
      I2 => Op1_Shift,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_192\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I54 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I55 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_192\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_192\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_192\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I54,
      I1 => ALU_Op(0),
      I2 => I55,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_193\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Op2_Low : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_193\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_193\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_193\ is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  EX_CarryOut <= \^ex_carryout\;
  O1 <= \^o1\;
  \^ex_carryout\ <= lopt;
  \^o1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => Op2_Low(0),
      I1 => ALU_Op(0),
      I2 => I1,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_194\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    Op2_Low : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op1 : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_194\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_194\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_194\ is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^ex_result\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  EX_CarryOut <= \^ex_carryout\;
  EX_Result <= \^ex_result\;
  \^ex_carryout\ <= lopt;
  \^ex_result\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => Op2_Low(0),
      I1 => ALU_Op(0),
      I2 => EX_Op1,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_195\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I52 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I53 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_195\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_195\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_195\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I52,
      I1 => ALU_Op(0),
      I2 => I53,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_196\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I50 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I51 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_196\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_196\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_196\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I50,
      I1 => ALU_Op(0),
      I2 => I51,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_197\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I48 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I49 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_197\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_197\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_197\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I48,
      I1 => ALU_Op(0),
      I2 => I49,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_198\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I46 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I47 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_198\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_198\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_198\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I46,
      I1 => ALU_Op(0),
      I2 => I47,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_199\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I44 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I45 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_199\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_199\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_199\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I44,
      I1 => ALU_Op(0),
      I2 => I45,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_200\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I42 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I43 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_200\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_200\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_200\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I42,
      I1 => ALU_Op(0),
      I2 => I43,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized0_201\ is
  port (
    EX_CarryOut : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 0 );
    I40 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    I41 : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized0_201\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized0_201\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized0_201\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
begin
  BRAM_Addr_B(0) <= \^bram_addr_b\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^bram_addr_b\(0) <= lopt_3;
  \^ex_carryout\ <= lopt;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => I40,
      I1 => ALU_Op(0),
      I2 => I41,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O5 => op2_is_1,
      O6 => alu_AddSub
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU_Bit__parameterized2\ is
  port (
    ALU_Carry : out STD_LOGIC;
    ALU_Result : out STD_LOGIC;
    S : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    EX_CarryOut : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : in STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : out STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : out STD_LOGIC;
    lopt_17 : in STD_LOGIC;
    lopt_18 : in STD_LOGIC;
    lopt_19 : out STD_LOGIC;
    lopt_20 : in STD_LOGIC;
    lopt_21 : in STD_LOGIC;
    lopt_22 : out STD_LOGIC;
    lopt_23 : in STD_LOGIC;
    lopt_24 : in STD_LOGIC;
    lopt_25 : out STD_LOGIC;
    lopt_26 : in STD_LOGIC;
    lopt_27 : in STD_LOGIC;
    lopt_28 : out STD_LOGIC;
    lopt_29 : out STD_LOGIC;
    lopt_30 : out STD_LOGIC;
    lopt_31 : out STD_LOGIC;
    lopt_32 : out STD_LOGIC;
    lopt_33 : in STD_LOGIC;
    lopt_34 : in STD_LOGIC;
    lopt_35 : out STD_LOGIC;
    lopt_36 : in STD_LOGIC;
    lopt_37 : in STD_LOGIC;
    lopt_38 : out STD_LOGIC;
    lopt_39 : in STD_LOGIC;
    lopt_40 : in STD_LOGIC;
    lopt_41 : out STD_LOGIC;
    lopt_42 : in STD_LOGIC;
    lopt_43 : in STD_LOGIC;
    lopt_44 : out STD_LOGIC;
    lopt_45 : out STD_LOGIC;
    lopt_46 : out STD_LOGIC;
    lopt_47 : out STD_LOGIC;
    lopt_48 : out STD_LOGIC;
    lopt_49 : in STD_LOGIC;
    lopt_50 : in STD_LOGIC;
    lopt_51 : out STD_LOGIC;
    lopt_52 : in STD_LOGIC;
    lopt_53 : in STD_LOGIC;
    lopt_54 : out STD_LOGIC;
    lopt_55 : in STD_LOGIC;
    lopt_56 : in STD_LOGIC;
    lopt_57 : out STD_LOGIC;
    lopt_58 : in STD_LOGIC;
    lopt_59 : in STD_LOGIC;
    lopt_60 : out STD_LOGIC;
    lopt_61 : out STD_LOGIC;
    lopt_62 : out STD_LOGIC;
    lopt_63 : out STD_LOGIC;
    lopt_64 : out STD_LOGIC;
    lopt_65 : in STD_LOGIC;
    lopt_66 : in STD_LOGIC;
    lopt_67 : out STD_LOGIC;
    lopt_68 : in STD_LOGIC;
    lopt_69 : in STD_LOGIC;
    lopt_70 : out STD_LOGIC;
    lopt_71 : in STD_LOGIC;
    lopt_72 : in STD_LOGIC;
    lopt_73 : out STD_LOGIC;
    lopt_74 : in STD_LOGIC;
    lopt_75 : in STD_LOGIC;
    lopt_76 : out STD_LOGIC;
    lopt_77 : out STD_LOGIC;
    lopt_78 : out STD_LOGIC;
    lopt_79 : out STD_LOGIC;
    lopt_80 : out STD_LOGIC;
    lopt_81 : in STD_LOGIC;
    lopt_82 : in STD_LOGIC;
    lopt_83 : out STD_LOGIC;
    lopt_84 : in STD_LOGIC;
    lopt_85 : in STD_LOGIC;
    lopt_86 : out STD_LOGIC;
    lopt_87 : in STD_LOGIC;
    lopt_88 : in STD_LOGIC;
    lopt_89 : out STD_LOGIC;
    lopt_90 : in STD_LOGIC;
    lopt_91 : in STD_LOGIC;
    lopt_92 : out STD_LOGIC;
    lopt_93 : out STD_LOGIC;
    lopt_94 : out STD_LOGIC;
    lopt_95 : out STD_LOGIC;
    lopt_96 : out STD_LOGIC;
    lopt_97 : in STD_LOGIC;
    lopt_98 : in STD_LOGIC;
    lopt_99 : out STD_LOGIC;
    lopt_100 : in STD_LOGIC;
    lopt_101 : in STD_LOGIC;
    lopt_102 : out STD_LOGIC;
    lopt_103 : in STD_LOGIC;
    lopt_104 : in STD_LOGIC;
    lopt_105 : out STD_LOGIC;
    lopt_106 : in STD_LOGIC;
    lopt_107 : in STD_LOGIC;
    lopt_108 : out STD_LOGIC;
    lopt_109 : out STD_LOGIC;
    lopt_110 : out STD_LOGIC;
    lopt_111 : out STD_LOGIC;
    lopt_112 : out STD_LOGIC;
    lopt_113 : in STD_LOGIC;
    lopt_114 : in STD_LOGIC;
    lopt_115 : out STD_LOGIC;
    lopt_116 : in STD_LOGIC;
    lopt_117 : in STD_LOGIC;
    lopt_118 : out STD_LOGIC;
    lopt_119 : in STD_LOGIC;
    lopt_120 : in STD_LOGIC;
    lopt_121 : out STD_LOGIC;
    lopt_122 : in STD_LOGIC;
    lopt_123 : in STD_LOGIC;
    lopt_124 : out STD_LOGIC;
    lopt_125 : out STD_LOGIC;
    lopt_126 : out STD_LOGIC;
    lopt_127 : out STD_LOGIC;
    lopt_128 : out STD_LOGIC;
    lopt_129 : in STD_LOGIC;
    lopt_130 : in STD_LOGIC;
    lopt_131 : out STD_LOGIC;
    lopt_132 : in STD_LOGIC;
    lopt_133 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU_Bit__parameterized2\ : entity is "ALU_Bit";
end \microblaze_mcs_0_ALU_Bit__parameterized2\;

architecture STRUCTURE of \microblaze_mcs_0_ALU_Bit__parameterized2\ is
  signal alu_AddSub : STD_LOGIC;
  signal alu_AddSub_1 : STD_LOGIC;
  signal invert_result : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_100\ : STD_LOGIC;
  signal \^lopt_101\ : STD_LOGIC;
  signal \^lopt_102\ : STD_LOGIC;
  signal \^lopt_104\ : STD_LOGIC;
  signal \^lopt_105\ : STD_LOGIC;
  signal \^lopt_106\ : STD_LOGIC;
  signal \^lopt_107\ : STD_LOGIC;
  signal \^lopt_108\ : STD_LOGIC;
  signal \^lopt_109\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_110\ : STD_LOGIC;
  signal \^lopt_111\ : STD_LOGIC;
  signal \^lopt_112\ : STD_LOGIC;
  signal \^lopt_113\ : STD_LOGIC;
  signal \^lopt_114\ : STD_LOGIC;
  signal \^lopt_115\ : STD_LOGIC;
  signal \^lopt_116\ : STD_LOGIC;
  signal \^lopt_117\ : STD_LOGIC;
  signal \^lopt_118\ : STD_LOGIC;
  signal \^lopt_119\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_121\ : STD_LOGIC;
  signal \^lopt_122\ : STD_LOGIC;
  signal \^lopt_123\ : STD_LOGIC;
  signal \^lopt_124\ : STD_LOGIC;
  signal \^lopt_125\ : STD_LOGIC;
  signal \^lopt_126\ : STD_LOGIC;
  signal \^lopt_127\ : STD_LOGIC;
  signal \^lopt_128\ : STD_LOGIC;
  signal \^lopt_129\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal \^lopt_130\ : STD_LOGIC;
  signal \^lopt_131\ : STD_LOGIC;
  signal \^lopt_132\ : STD_LOGIC;
  signal \^lopt_133\ : STD_LOGIC;
  signal lopt_134 : STD_LOGIC;
  signal lopt_135 : STD_LOGIC;
  signal lopt_137 : STD_LOGIC;
  signal lopt_138 : STD_LOGIC;
  signal lopt_139 : STD_LOGIC;
  signal \^lopt_14\ : STD_LOGIC;
  signal lopt_140 : STD_LOGIC;
  signal lopt_141 : STD_LOGIC;
  signal lopt_142 : STD_LOGIC;
  signal \^lopt_15\ : STD_LOGIC;
  signal \^lopt_16\ : STD_LOGIC;
  signal \^lopt_17\ : STD_LOGIC;
  signal \^lopt_19\ : STD_LOGIC;
  signal \^lopt_20\ : STD_LOGIC;
  signal \^lopt_21\ : STD_LOGIC;
  signal \^lopt_22\ : STD_LOGIC;
  signal \^lopt_23\ : STD_LOGIC;
  signal \^lopt_24\ : STD_LOGIC;
  signal \^lopt_25\ : STD_LOGIC;
  signal \^lopt_26\ : STD_LOGIC;
  signal \^lopt_27\ : STD_LOGIC;
  signal \^lopt_28\ : STD_LOGIC;
  signal \^lopt_29\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_30\ : STD_LOGIC;
  signal \^lopt_31\ : STD_LOGIC;
  signal \^lopt_32\ : STD_LOGIC;
  signal \^lopt_33\ : STD_LOGIC;
  signal \^lopt_34\ : STD_LOGIC;
  signal \^lopt_36\ : STD_LOGIC;
  signal \^lopt_37\ : STD_LOGIC;
  signal \^lopt_38\ : STD_LOGIC;
  signal \^lopt_39\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_40\ : STD_LOGIC;
  signal \^lopt_41\ : STD_LOGIC;
  signal \^lopt_42\ : STD_LOGIC;
  signal \^lopt_43\ : STD_LOGIC;
  signal \^lopt_44\ : STD_LOGIC;
  signal \^lopt_45\ : STD_LOGIC;
  signal \^lopt_46\ : STD_LOGIC;
  signal \^lopt_47\ : STD_LOGIC;
  signal \^lopt_48\ : STD_LOGIC;
  signal \^lopt_49\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_50\ : STD_LOGIC;
  signal \^lopt_51\ : STD_LOGIC;
  signal \^lopt_53\ : STD_LOGIC;
  signal \^lopt_54\ : STD_LOGIC;
  signal \^lopt_55\ : STD_LOGIC;
  signal \^lopt_56\ : STD_LOGIC;
  signal \^lopt_57\ : STD_LOGIC;
  signal \^lopt_58\ : STD_LOGIC;
  signal \^lopt_59\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_60\ : STD_LOGIC;
  signal \^lopt_61\ : STD_LOGIC;
  signal \^lopt_62\ : STD_LOGIC;
  signal \^lopt_63\ : STD_LOGIC;
  signal \^lopt_64\ : STD_LOGIC;
  signal \^lopt_65\ : STD_LOGIC;
  signal \^lopt_66\ : STD_LOGIC;
  signal \^lopt_67\ : STD_LOGIC;
  signal \^lopt_68\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_70\ : STD_LOGIC;
  signal \^lopt_71\ : STD_LOGIC;
  signal \^lopt_72\ : STD_LOGIC;
  signal \^lopt_73\ : STD_LOGIC;
  signal \^lopt_74\ : STD_LOGIC;
  signal \^lopt_75\ : STD_LOGIC;
  signal \^lopt_76\ : STD_LOGIC;
  signal \^lopt_77\ : STD_LOGIC;
  signal \^lopt_78\ : STD_LOGIC;
  signal \^lopt_79\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_80\ : STD_LOGIC;
  signal \^lopt_81\ : STD_LOGIC;
  signal \^lopt_82\ : STD_LOGIC;
  signal \^lopt_83\ : STD_LOGIC;
  signal \^lopt_84\ : STD_LOGIC;
  signal \^lopt_85\ : STD_LOGIC;
  signal \^lopt_87\ : STD_LOGIC;
  signal \^lopt_88\ : STD_LOGIC;
  signal \^lopt_89\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \^lopt_90\ : STD_LOGIC;
  signal \^lopt_91\ : STD_LOGIC;
  signal \^lopt_92\ : STD_LOGIC;
  signal \^lopt_93\ : STD_LOGIC;
  signal \^lopt_94\ : STD_LOGIC;
  signal \^lopt_95\ : STD_LOGIC;
  signal \^lopt_96\ : STD_LOGIC;
  signal \^lopt_97\ : STD_LOGIC;
  signal \^lopt_98\ : STD_LOGIC;
  signal \^lopt_99\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
  signal \NLW_FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of CARRY4 : label is "LO:O";
  attribute box_type : string;
  attribute box_type of CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_1 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_1 : label is "LO:O";
  attribute box_type of CARRY4_1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_2 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_2 : label is "LO:O";
  attribute box_type of CARRY4_2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_3 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_3 : label is "LO:O";
  attribute box_type of CARRY4_3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_4 : label is "LO:O";
  attribute box_type of CARRY4_4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_5 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_5 : label is "LO:O";
  attribute box_type of CARRY4_5 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY_CARRY4\ : label is "LO:O";
  attribute box_type of \FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA_LUT6.Last_Bit.MULT_AND_I\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA_LUT6.Last_Bit.MULT_AND_I\ : label is "LO:O";
  attribute box_type of \Using_FPGA_LUT6.Last_Bit.MULT_AND_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_10\ <= lopt_9;
  \^lopt_104\ <= lopt_97;
  \^lopt_105\ <= lopt_98;
  \^lopt_107\ <= lopt_100;
  \^lopt_108\ <= lopt_101;
  \^lopt_110\ <= lopt_103;
  \^lopt_111\ <= lopt_104;
  \^lopt_113\ <= lopt_106;
  \^lopt_114\ <= lopt_107;
  \^lopt_12\ <= lopt_11;
  \^lopt_121\ <= lopt_113;
  \^lopt_122\ <= lopt_114;
  \^lopt_124\ <= lopt_116;
  \^lopt_125\ <= lopt_117;
  \^lopt_127\ <= lopt_119;
  \^lopt_128\ <= lopt_120;
  \^lopt_13\ <= lopt_12;
  \^lopt_130\ <= lopt_122;
  \^lopt_131\ <= lopt_123;
  \^lopt_19\ <= lopt_17;
  \^lopt_20\ <= lopt_18;
  \^lopt_22\ <= lopt_20;
  \^lopt_23\ <= lopt_21;
  \^lopt_25\ <= lopt_23;
  \^lopt_26\ <= lopt_24;
  \^lopt_28\ <= lopt_26;
  \^lopt_29\ <= lopt_27;
  \^lopt_3\ <= lopt_2;
  \^lopt_36\ <= lopt_33;
  \^lopt_37\ <= lopt_34;
  \^lopt_39\ <= lopt_36;
  \^lopt_4\ <= lopt_3;
  \^lopt_40\ <= lopt_37;
  \^lopt_42\ <= lopt_39;
  \^lopt_43\ <= lopt_40;
  \^lopt_45\ <= lopt_42;
  \^lopt_46\ <= lopt_43;
  \^lopt_53\ <= lopt_49;
  \^lopt_54\ <= lopt_50;
  \^lopt_56\ <= lopt_52;
  \^lopt_57\ <= lopt_53;
  \^lopt_59\ <= lopt_55;
  \^lopt_6\ <= lopt_5;
  \^lopt_60\ <= lopt_56;
  \^lopt_62\ <= lopt_58;
  \^lopt_63\ <= lopt_59;
  \^lopt_7\ <= lopt_6;
  \^lopt_70\ <= lopt_65;
  \^lopt_71\ <= lopt_66;
  \^lopt_73\ <= lopt_68;
  \^lopt_74\ <= lopt_69;
  \^lopt_76\ <= lopt_71;
  \^lopt_77\ <= lopt_72;
  \^lopt_79\ <= lopt_74;
  \^lopt_80\ <= lopt_75;
  \^lopt_87\ <= lopt_81;
  \^lopt_88\ <= lopt_82;
  \^lopt_9\ <= lopt_8;
  \^lopt_90\ <= lopt_84;
  \^lopt_91\ <= lopt_85;
  \^lopt_93\ <= lopt_87;
  \^lopt_94\ <= lopt_88;
  \^lopt_96\ <= lopt_90;
  \^lopt_97\ <= lopt_91;
  lopt_10 <= \^lopt_11\;
  lopt_102 <= \^lopt_109\;
  lopt_105 <= \^lopt_112\;
  lopt_108 <= \^lopt_115\;
  lopt_109 <= \^lopt_116\;
  lopt_110 <= \^lopt_117\;
  lopt_111 <= \^lopt_118\;
  lopt_112 <= \^lopt_119\;
  lopt_115 <= \^lopt_123\;
  lopt_118 <= \^lopt_126\;
  lopt_121 <= \^lopt_129\;
  lopt_124 <= \^lopt_132\;
  lopt_125 <= \^lopt_133\;
  lopt_126 <= lopt_134;
  lopt_127 <= lopt_135;
  lopt_128 <= lopt_137;
  lopt_13 <= \^lopt_14\;
  lopt_131 <= lopt_140;
  lopt_138 <= lopt_129;
  lopt_139 <= lopt_130;
  lopt_14 <= \^lopt_15\;
  lopt_141 <= lopt_132;
  lopt_142 <= lopt_133;
  lopt_15 <= \^lopt_16\;
  lopt_16 <= \^lopt_17\;
  lopt_19 <= \^lopt_21\;
  lopt_22 <= \^lopt_24\;
  lopt_25 <= \^lopt_27\;
  lopt_28 <= \^lopt_30\;
  lopt_29 <= \^lopt_31\;
  lopt_30 <= \^lopt_32\;
  lopt_31 <= \^lopt_33\;
  lopt_32 <= \^lopt_34\;
  lopt_35 <= \^lopt_38\;
  lopt_38 <= \^lopt_41\;
  lopt_4 <= \^lopt_5\;
  lopt_41 <= \^lopt_44\;
  lopt_44 <= \^lopt_47\;
  lopt_45 <= \^lopt_48\;
  lopt_46 <= \^lopt_49\;
  lopt_47 <= \^lopt_50\;
  lopt_48 <= \^lopt_51\;
  lopt_51 <= \^lopt_55\;
  lopt_54 <= \^lopt_58\;
  lopt_57 <= \^lopt_61\;
  lopt_60 <= \^lopt_64\;
  lopt_61 <= \^lopt_65\;
  lopt_62 <= \^lopt_66\;
  lopt_63 <= \^lopt_67\;
  lopt_64 <= \^lopt_68\;
  lopt_67 <= \^lopt_72\;
  lopt_7 <= \^lopt_8\;
  lopt_70 <= \^lopt_75\;
  lopt_73 <= \^lopt_78\;
  lopt_76 <= \^lopt_81\;
  lopt_77 <= \^lopt_82\;
  lopt_78 <= \^lopt_83\;
  lopt_79 <= \^lopt_84\;
  lopt_80 <= \^lopt_85\;
  lopt_83 <= \^lopt_89\;
  lopt_86 <= \^lopt_92\;
  lopt_89 <= \^lopt_95\;
  lopt_92 <= \^lopt_98\;
  lopt_93 <= \^lopt_99\;
  lopt_94 <= \^lopt_100\;
  lopt_95 <= \^lopt_101\;
  lopt_96 <= \^lopt_102\;
  lopt_99 <= \^lopt_106\;
  ALU_Carry <= 'Z';
CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_27\,
      CO(3) => \^lopt_44\,
      CO(2) => \^lopt_41\,
      CO(1) => \^lopt_38\,
      CO(0) => \^lopt_34\,
      CYINIT => '0',
      DI(3) => \^lopt_45\,
      DI(2) => \^lopt_42\,
      DI(1) => \^lopt_39\,
      DI(0) => \^lopt_36\,
      O(3) => \^lopt_50\,
      O(2) => \^lopt_49\,
      O(1) => \^lopt_48\,
      O(0) => \^lopt_47\,
      S(3) => \^lopt_46\,
      S(2) => \^lopt_43\,
      S(1) => \^lopt_40\,
      S(0) => \^lopt_37\
    );
CARRY4_1: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_44\,
      CO(3) => \^lopt_61\,
      CO(2) => \^lopt_58\,
      CO(1) => \^lopt_55\,
      CO(0) => \^lopt_51\,
      CYINIT => '0',
      DI(3) => \^lopt_62\,
      DI(2) => \^lopt_59\,
      DI(1) => \^lopt_56\,
      DI(0) => \^lopt_53\,
      O(3) => \^lopt_67\,
      O(2) => \^lopt_66\,
      O(1) => \^lopt_65\,
      O(0) => \^lopt_64\,
      S(3) => \^lopt_63\,
      S(2) => \^lopt_60\,
      S(1) => \^lopt_57\,
      S(0) => \^lopt_54\
    );
CARRY4_2: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_61\,
      CO(3) => \^lopt_78\,
      CO(2) => \^lopt_75\,
      CO(1) => \^lopt_72\,
      CO(0) => \^lopt_68\,
      CYINIT => '0',
      DI(3) => \^lopt_79\,
      DI(2) => \^lopt_76\,
      DI(1) => \^lopt_73\,
      DI(0) => \^lopt_70\,
      O(3) => \^lopt_84\,
      O(2) => \^lopt_83\,
      O(1) => \^lopt_82\,
      O(0) => \^lopt_81\,
      S(3) => \^lopt_80\,
      S(2) => \^lopt_77\,
      S(1) => \^lopt_74\,
      S(0) => \^lopt_71\
    );
CARRY4_3: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_78\,
      CO(3) => \^lopt_95\,
      CO(2) => \^lopt_92\,
      CO(1) => \^lopt_89\,
      CO(0) => \^lopt_85\,
      CYINIT => '0',
      DI(3) => \^lopt_96\,
      DI(2) => \^lopt_93\,
      DI(1) => \^lopt_90\,
      DI(0) => \^lopt_87\,
      O(3) => \^lopt_101\,
      O(2) => \^lopt_100\,
      O(1) => \^lopt_99\,
      O(0) => \^lopt_98\,
      S(3) => \^lopt_97\,
      S(2) => \^lopt_94\,
      S(1) => \^lopt_91\,
      S(0) => \^lopt_88\
    );
CARRY4_4: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_95\,
      CO(3) => \^lopt_112\,
      CO(2) => \^lopt_109\,
      CO(1) => \^lopt_106\,
      CO(0) => \^lopt_102\,
      CYINIT => '0',
      DI(3) => \^lopt_113\,
      DI(2) => \^lopt_110\,
      DI(1) => \^lopt_107\,
      DI(0) => \^lopt_104\,
      O(3) => \^lopt_118\,
      O(2) => \^lopt_117\,
      O(1) => \^lopt_116\,
      O(0) => \^lopt_115\,
      S(3) => \^lopt_114\,
      S(2) => \^lopt_111\,
      S(1) => \^lopt_108\,
      S(0) => \^lopt_105\
    );
CARRY4_5: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_112\,
      CO(3) => \^lopt_129\,
      CO(2) => \^lopt_126\,
      CO(1) => \^lopt_123\,
      CO(0) => \^lopt_119\,
      CYINIT => '0',
      DI(3) => \^lopt_130\,
      DI(2) => \^lopt_127\,
      DI(1) => \^lopt_124\,
      DI(0) => \^lopt_121\,
      O(3) => lopt_135,
      O(2) => lopt_134,
      O(1) => \^lopt_133\,
      O(0) => \^lopt_132\,
      S(3) => \^lopt_131\,
      S(2) => \^lopt_128\,
      S(1) => \^lopt_125\,
      S(0) => \^lopt_122\
    );
\FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \^lopt_11\,
      CO(2) => \^lopt_8\,
      CO(1) => \^lopt_5\,
      CO(0) => lopt,
      CYINIT => lopt_1,
      DI(3) => \^lopt_12\,
      DI(2) => \^lopt_9\,
      DI(1) => \^lopt_6\,
      DI(0) => \^lopt_3\,
      O(3) => \^lopt_16\,
      O(2) => \^lopt_15\,
      O(1) => \^lopt_14\,
      O(0) => \NLW_FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY_CARRY4_O_UNCONNECTED\(0),
      S(3) => \^lopt_13\,
      S(2) => \^lopt_10\,
      S(1) => \^lopt_7\,
      S(0) => \^lopt_4\
    );
\Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA0A"
    )
    port map (
      I0 => Op2,
      I1 => ALU_Op(0),
      I2 => S,
      I3 => alu_AddSub_1,
      O => alu_AddSub
    );
\Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => Op2,
      I1 => ALU_Op(0),
      I2 => Op1_Logic,
      I3 => ALU_Op(1),
      I4 => '0',
      I5 => '1',
      O => alu_AddSub_1
    );
\Using_FPGA_LUT6.Last_Bit.MULT_AND_I\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Op2,
      I1 => ALU_Op(0),
      O => op2_is_1
    );
\Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => EX_CarryOut,
      CO(3) => lopt_140,
      CO(2) => lopt_137,
      CO(1) => \NLW_Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4_CO_UNCONNECTED\(1),
      CO(0) => invert_result,
      CYINIT => '0',
      DI(3) => lopt_141,
      DI(2) => lopt_138,
      DI(1) => op2_is_1,
      DI(0) => Unsigned_Op,
      O(3 downto 2) => \NLW_Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => ALU_Result,
      O(0) => \NLW_Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_CARRY4_O_UNCONNECTED\(0),
      S(3) => lopt_142,
      S(2) => lopt_139,
      S(1) => alu_AddSub,
      S(0) => S
    );
\Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_11\,
      CO(3) => \^lopt_27\,
      CO(2) => \^lopt_24\,
      CO(1) => \^lopt_21\,
      CO(0) => \^lopt_17\,
      CYINIT => '0',
      DI(3) => \^lopt_28\,
      DI(2) => \^lopt_25\,
      DI(1) => \^lopt_22\,
      DI(0) => \^lopt_19\,
      O(3) => \^lopt_33\,
      O(2) => \^lopt_32\,
      O(1) => \^lopt_31\,
      O(0) => \^lopt_30\,
      S(3) => \^lopt_29\,
      S(2) => \^lopt_26\,
      S(1) => \^lopt_23\,
      S(0) => \^lopt_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_GPI_Module__parameterized0\ is
  port (
    GPI_In : out STD_LOGIC_VECTOR ( 2 downto 0 );
    lmb_reg_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    GPI1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_GPI_Module__parameterized0\ : entity is "GPI_Module";
end \microblaze_mcs_0_GPI_Module__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_GPI_Module__parameterized0\ is
  signal \n_0_Using_GPI.GPI_In[0]_i_1\ : STD_LOGIC;
  signal \n_0_Using_GPI.GPI_In[1]_i_1\ : STD_LOGIC;
  signal \n_0_Using_GPI.GPI_In[2]_i_1\ : STD_LOGIC;
  signal \n_0_Using_GPI.GPI_In[2]_i_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_GPI.GPI_In[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Using_GPI.GPI_In[2]_i_1\ : label is "soft_lutpair7";
begin
\Using_GPI.GPI_In[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => GPI1(0),
      I1 => \n_0_Using_GPI.GPI_In[2]_i_2\,
      O => \n_0_Using_GPI.GPI_In[0]_i_1\
    );
\Using_GPI.GPI_In[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => GPI1(1),
      I1 => \n_0_Using_GPI.GPI_In[2]_i_2\,
      O => \n_0_Using_GPI.GPI_In[1]_i_1\
    );
\Using_GPI.GPI_In[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => GPI1(2),
      I1 => \n_0_Using_GPI.GPI_In[2]_i_2\,
      O => \n_0_Using_GPI.GPI_In[2]_i_1\
    );
\Using_GPI.GPI_In[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => lmb_reg_read,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(0),
      O => \n_0_Using_GPI.GPI_In[2]_i_2\
    );
\Using_GPI.GPI_In_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Using_GPI.GPI_In[0]_i_1\,
      Q => GPI_In(0),
      R => '0'
    );
\Using_GPI.GPI_In_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Using_GPI.GPI_In[1]_i_1\,
      Q => GPI_In(1),
      R => '0'
    );
\Using_GPI.GPI_In_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Using_GPI.GPI_In[2]_i_1\,
      Q => GPI_In(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_GPI_Module__parameterized2\ is
  port (
    Extend_Data_Read : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    sel_LSB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Read : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    UART_Status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    DATA_OUTB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lmb_reg_read : in STD_LOGIC;
    GPI2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_GPI_Module__parameterized2\ : entity is "GPI_Module";
end \microblaze_mcs_0_GPI_Module__parameterized2\;

architecture STRUCTURE of \microblaze_mcs_0_GPI_Module__parameterized2\ is
  signal n_0_Data_Shift_Mux_i_3 : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_3__0\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_3__1\ : STD_LOGIC;
  signal \n_0_Using_GPI.GPI_In[31]_i_1\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
Data_Shift_Mux_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => n_0_Data_Shift_Mux_i_3,
      I1 => sel_LSB(1),
      I2 => Data_Read,
      I3 => sel_LSB(0),
      I4 => I1(0),
      O => Extend_Data_Read(0)
    );
\Data_Shift_Mux_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_3__0\,
      I1 => sel_LSB(1),
      I2 => I7,
      I3 => sel_LSB(0),
      I4 => I1(1),
      O => Extend_Data_Read(1)
    );
\Data_Shift_Mux_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_3__1\,
      I1 => sel_LSB(1),
      I2 => I8,
      I3 => sel_LSB(0),
      I4 => I1(2),
      O => Extend_Data_Read(2)
    );
Data_Shift_Mux_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00FFFFEF00EF00"
    )
    port map (
      I0 => p_3_in(0),
      I1 => UART_Status(0),
      I2 => I2,
      I3 => I3,
      I4 => I6,
      I5 => DATA_OUTB(0),
      O => n_0_Data_Shift_Mux_i_3
    );
\Data_Shift_Mux_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00FFFFEF00EF00"
    )
    port map (
      I0 => p_3_in(1),
      I1 => UART_Status(1),
      I2 => I4,
      I3 => I3,
      I4 => I6,
      I5 => DATA_OUTB(1),
      O => \n_0_Data_Shift_Mux_i_3__0\
    );
\Data_Shift_Mux_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00FFFFEF00EF00"
    )
    port map (
      I0 => p_3_in(2),
      I1 => UART_Status(2),
      I2 => I5,
      I3 => I3,
      I4 => I6,
      I5 => DATA_OUTB(2),
      O => \n_0_Data_Shift_Mux_i_3__1\
    );
\Using_GPI.GPI_In[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
    port map (
      I0 => I9(0),
      I1 => I9(1),
      I2 => I9(4),
      I3 => lmb_reg_read,
      I4 => I9(3),
      I5 => I9(2),
      O => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(0),
      Q => p_3_in(0),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(10),
      Q => Q(7),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(11),
      Q => Q(8),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(12),
      Q => Q(9),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(13),
      Q => Q(10),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(14),
      Q => Q(11),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(15),
      Q => Q(12),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(16),
      Q => Q(13),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(17),
      Q => Q(14),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(18),
      Q => Q(15),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(19),
      Q => Q(16),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(1),
      Q => p_3_in(1),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(20),
      Q => Q(17),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(21),
      Q => Q(18),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(22),
      Q => Q(19),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(23),
      Q => Q(20),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(24),
      Q => Q(21),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(25),
      Q => Q(22),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(26),
      Q => Q(23),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(27),
      Q => Q(24),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(28),
      Q => Q(25),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(29),
      Q => Q(26),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(2),
      Q => p_3_in(2),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(30),
      Q => Q(27),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(31),
      Q => Q(28),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(3),
      Q => Q(0),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(4),
      Q => Q(1),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(5),
      Q => Q(2),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(6),
      Q => Q(3),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(7),
      Q => Q(4),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(8),
      Q => Q(5),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
\Using_GPI.GPI_In_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI2(9),
      Q => Q(6),
      R => \n_0_Using_GPI.GPI_In[31]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_GPI_Module__parameterized2_202\ is
  port (
    O1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    lmb_reg_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    GPI3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_GPI_Module__parameterized2_202\ : entity is "GPI_Module";
end \microblaze_mcs_0_GPI_Module__parameterized2_202\;

architecture STRUCTURE of \microblaze_mcs_0_GPI_Module__parameterized2_202\ is
  signal \n_0_Using_GPI.GPI_In[31]_i_1__0\ : STD_LOGIC;
begin
\Using_GPI.GPI_In[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
    port map (
      I0 => lmb_reg_read,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(4),
      O => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(0),
      Q => O1(0),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(10),
      Q => O1(10),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(11),
      Q => O1(11),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(12),
      Q => O1(12),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(13),
      Q => O1(13),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(14),
      Q => O1(14),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(15),
      Q => O1(15),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(16),
      Q => O1(16),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(17),
      Q => O1(17),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(18),
      Q => O1(18),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(19),
      Q => O1(19),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(1),
      Q => O1(1),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(20),
      Q => O1(20),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(21),
      Q => O1(21),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(22),
      Q => O1(22),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(23),
      Q => O1(23),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(24),
      Q => O1(24),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(25),
      Q => O1(25),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(26),
      Q => O1(26),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(27),
      Q => O1(27),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(28),
      Q => O1(28),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(29),
      Q => O1(29),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(2),
      Q => O1(2),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(30),
      Q => O1(30),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(31),
      Q => O1(31),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(3),
      Q => O1(3),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(4),
      Q => O1(4),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(5),
      Q => O1(5),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(6),
      Q => O1(6),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(7),
      Q => O1(7),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(8),
      Q => O1(8),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
\Using_GPI.GPI_In_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => GPI3(9),
      Q => O1(9),
      R => \n_0_Using_GPI.GPI_In[31]_i_1__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_GPO_Module__parameterized0\ is
  port (
    GPO1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    lmb_reg_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_GPO_Module__parameterized0\ : entity is "GPO_Module";
end \microblaze_mcs_0_GPO_Module__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_GPO_Module__parameterized0\ is
  signal \^gpo1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gpo1_write : STD_LOGIC;
  signal \n_0_Use_it.gpo_io_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_Use_it.gpo_io_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_Use_it.gpo_io_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_Use_it.gpo_io_i[2]_i_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_it.gpo_io_i[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Use_it.gpo_io_i[2]_i_1\ : label is "soft_lutpair8";
begin
  GPO1(2 downto 0) <= \^gpo1\(2 downto 0);
\Use_it.gpo_io_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(0),
      I1 => gpo1_write,
      I2 => \^gpo1\(0),
      O => \n_0_Use_it.gpo_io_i[0]_i_1\
    );
\Use_it.gpo_io_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(1),
      I1 => gpo1_write,
      I2 => \^gpo1\(1),
      O => \n_0_Use_it.gpo_io_i[1]_i_1\
    );
\Use_it.gpo_io_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(2),
      I1 => gpo1_write,
      I2 => \^gpo1\(2),
      O => \n_0_Use_it.gpo_io_i[2]_i_1\
    );
\Use_it.gpo_io_i[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \n_0_Use_it.gpo_io_i[2]_i_3\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(5),
      I4 => lmb_reg_write,
      O => gpo1_write
    );
\Use_it.gpo_io_i[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(1),
      O => \n_0_Use_it.gpo_io_i[2]_i_3\
    );
\Use_it.gpo_io_i_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Use_it.gpo_io_i[0]_i_1\,
      Q => \^gpo1\(0),
      R => I1
    );
\Use_it.gpo_io_i_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Use_it.gpo_io_i[1]_i_1\,
      Q => \^gpo1\(1),
      R => I1
    );
\Use_it.gpo_io_i_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Use_it.gpo_io_i[2]_i_1\,
      Q => \^gpo1\(2),
      R => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    d_AS_I17_out : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    use_Reg_Neg_S_i26_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    force1_i27_out : out STD_LOGIC;
    use_Reg_Neg_DI_i28_out : out STD_LOGIC;
    force_Val1_i29_out : out STD_LOGIC;
    byte_i14_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    S99_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    CI : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    Exception_Kind : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_1_in18_in : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    force_Val2_N : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    MSR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal n_0_Compare_Instr_i_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Compare_Instr_i_2 : label is "soft_lutpair29";
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM of \Using_FPGA.ALU_OP0_FDRE_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Using_FPGA.Force1_FDRE_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Using_FPGA.Force_Val1_FDRE_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Using_FPGA.I_correct_Carry_Select_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Using_FPGA.Use_Reg_Neg_DI_FDRE_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Using_FPGA.Use_Reg_Neg_S_FDRE_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__6\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of is_lwx_I_i_4 : label is "soft_lutpair28";
begin
  O1 <= \^o1\;
  O17 <= \^o17\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O3 <= \^o3\;
Compare_Instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => Compare_Instr,
      I1 => I5,
      I2 => n_0_Compare_Instr_i_2,
      I3 => I10,
      I4 => I18,
      I5 => I19,
      O => O73
    );
Compare_Instr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      O => n_0_Compare_Instr_i_2
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
\Using_FPGA.ALU_OP0_FDRE_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => I7,
      I2 => I6,
      I3 => I14,
      I4 => I15,
      O => \^o2\
    );
\Using_FPGA.ALU_OP1_FDRE_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAABBBBBBBB"
    )
    port map (
      I0 => Exception_Kind(0),
      I1 => CI,
      I2 => \^o1\,
      I3 => I6,
      I4 => I7,
      I5 => \^o17\,
      O => O16
    );
\Using_FPGA.Force1_FDRE_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o3\,
      I1 => p_1_in,
      I2 => I13,
      O => force1_i27_out
    );
\Using_FPGA.Force2_FDRE_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => I7,
      I3 => I14,
      I4 => I15,
      I5 => CI,
      O => \^o3\
    );
\Using_FPGA.Force_Val1_FDRE_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o3\,
      I1 => p_1_in,
      I2 => I13,
      O => force_Val1_i29_out
    );
\Using_FPGA.Force_Val2_FDRSE_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
    port map (
      I0 => S99_out,
      I1 => force_Val2_N,
      I2 => I5,
      I3 => \^o2\,
      I4 => I16,
      I5 => CI,
      O => O71
    );
\Using_FPGA.I_correct_Carry_Select_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010FF10"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => I7,
      I3 => I8,
      I4 => \^o2\,
      O => O18
    );
\Using_FPGA.I_correct_Carry_Select_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\,
      I1 => I8,
      O => \^o17\
    );
\Using_FPGA.Use_Reg_Neg_DI_FDRE_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2008"
    )
    port map (
      I0 => \^o3\,
      I1 => p_1_in,
      I2 => I13,
      I3 => p_1_in18_in,
      O => use_Reg_Neg_DI_i28_out
    );
\Using_FPGA.Use_Reg_Neg_S_FDRE_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2008"
    )
    port map (
      I0 => \^o3\,
      I1 => I13,
      I2 => p_1_in,
      I3 => p_1_in18_in,
      O => use_Reg_Neg_S_i26_out
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o19\,
      I1 => MSR(0),
      O => O82
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o19\,
      I1 => MSR(1),
      O => O83
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAA2"
    )
    port map (
      I0 => \^o2\,
      I1 => I9,
      I2 => I10,
      I3 => I11,
      I4 => CI,
      I5 => I12,
      O => \^o19\
    );
d_AS_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => S99_out,
      I1 => I5,
      I2 => CI,
      I3 => \^o1\,
      I4 => I6,
      I5 => Reset17_out,
      O => d_AS_I17_out
    );
doublet_Read_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => I5,
      I1 => CI,
      I2 => \^o1\,
      I3 => I6,
      O => byte_i14_out
    );
is_lwx_I_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      O => O4
    );
select_ALU_Carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030A0A"
    )
    port map (
      I0 => I17,
      I1 => \^o1\,
      I2 => Reset17_out,
      I3 => CI,
      I4 => I5,
      O => O72
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_0\ is
  port (
    p_1_in18_in : out STD_LOGIC;
    O58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    CI : in STD_LOGIC;
    Reset17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_0\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_0\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_0\ is
  signal \^p_1_in18_in\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  p_1_in18_in <= \^p_1_in18_in\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^p_1_in18_in\
    );
\write_Addr_I[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^p_1_in18_in\,
      I1 => CI,
      I2 => Reset17_out,
      O => O58(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    S99_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_1_in60_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_1\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_1\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_1\ is
  signal \^o1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  O1 <= \^o1\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
jump2_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFDDFFFFCFDDFF"
    )
    port map (
      I0 => \^o1\,
      I1 => S99_out,
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => p_1_in60_in,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_10\ is
  port (
    O1 : out STD_LOGIC;
    of_mbar_decode : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    O11 : in STD_LOGIC;
    CI : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_1_in60_in : in STD_LOGIC;
    O8 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    inHibit_EX : in STD_LOGIC;
    is_swx_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_10\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_10\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_10\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_0_load_Store_i_i_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Size_17to32.imm_Reg[0]_i_2\ : label is "soft_lutpair33";
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM of jump2_I_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of load_Store_i_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of mbar_decode_I_i_2 : label is "soft_lutpair33";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\Size_17to32.imm_Reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      I2 => I11,
      I3 => I5,
      I4 => I9,
      O => O3
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
inHibit_EX_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFBFBFBF"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      I2 => I9,
      I3 => p_1_in60_in,
      I4 => I6,
      I5 => O8,
      O => O53
    );
jump2_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      I2 => I9,
      I3 => I10,
      O => O52
    );
load_Store_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEE2222"
    )
    port map (
      I0 => load_Store_i,
      I1 => I12,
      I2 => I13,
      I3 => inHibit_EX,
      I4 => n_0_load_Store_i_i_2,
      I5 => is_swx_I,
      O => O79
    );
load_Store_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      I2 => CI,
      O => n_0_load_Store_i_i_2
    );
mbar_decode_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \^o2\,
      I1 => I5,
      I2 => I6,
      I3 => I7,
      I4 => O11,
      I5 => CI,
      O => of_mbar_decode
    );
mbar_decode_I_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      O => \^o2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_11\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_11\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_11\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_11\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_12\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_12\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_12\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_12\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_13\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_13\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_13\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_13\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_134\ is
  port (
    PC_OF : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_134\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_134\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_134\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1,
      Q => PC_OF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_135\ is
  port (
    O5 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_135\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_135\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_135\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => O5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_136\ is
  port (
    O1 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    I41 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_136\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_136\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_136\ is
  signal \n_0_Use_unisim.MB_SRL16E_I1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => \n_0_Use_unisim.MB_SRL16E_I1\
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_Use_unisim.MB_SRL16E_I1\,
      I1 => I41,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_137\ is
  port (
    O2 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    I41 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_137\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_137\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_137\ is
  signal \n_0_Use_unisim.MB_SRL16E_I1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => \n_0_Use_unisim.MB_SRL16E_I1\
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_Use_unisim.MB_SRL16E_I1\,
      I1 => I41,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_138\ is
  port (
    O3 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    I41 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_138\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_138\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_138\ is
  signal \n_0_Use_unisim.MB_SRL16E_I1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => \n_0_Use_unisim.MB_SRL16E_I1\
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_Use_unisim.MB_SRL16E_I1\,
      I1 => I41,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_139\ is
  port (
    O4 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    I41 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_139\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_139\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_139\ is
  signal \n_0_Use_unisim.MB_SRL16E_I1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => \n_0_Use_unisim.MB_SRL16E_I1\
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_Use_unisim.MB_SRL16E_I1\,
      I1 => I41,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_14\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_14\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_14\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_14\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_140\ is
  port (
    O6 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_140\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_140\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_140\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => O6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_141\ is
  port (
    O7 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_141\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_141\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_141\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => O7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_142\ is
  port (
    O8 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_142\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_142\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_142\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => O8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_143\ is
  port (
    O9 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_143\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_143\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_143\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1_0,
      Q => O9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_144\ is
  port (
    O10 : out STD_LOGIC;
    I90 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_144\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_144\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_144\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Buffer_Addr(0),
      A1 => Buffer_Addr(1),
      A2 => Buffer_Addr(2),
      A3 => '0',
      CE => I90,
      CLK => Clk,
      D => I1,
      Q => O10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_15\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_15\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_15\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_15\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_16\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_16\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_16\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_16\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_17\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    check_srx : out STD_LOGIC;
    O76 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I22 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O54 : in STD_LOGIC;
    Reset17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_17\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_17\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_17\ is
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^check_srx\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  Imm_Value(0) <= \^imm_value\(0);
  check_srx <= \^check_srx\;
Sext16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
    port map (
      I0 => I22,
      I1 => I6,
      I2 => \^check_srx\,
      I3 => I5(0),
      I4 => O54,
      I5 => Reset17_out,
      O => O76
    );
Sext8_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^imm_value\(0),
      I1 => I5(1),
      O => \^check_srx\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^imm_value\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_18\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    O84 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Exception_Kind : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward2 : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_18\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_18\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_18\ is
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  Imm_Value(0) <= \^imm_value\(0);
\Op2_DFF_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE2EE22EEE2"
    )
    port map (
      I0 => \^imm_value\(0),
      I1 => I5,
      I2 => Reg2_Data(0),
      I3 => Exception_Kind(0),
      I4 => Res_Forward2,
      I5 => EX_Result(0),
      O => O84
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^imm_value\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_19\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_19\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_19\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_19\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_2\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC;
    O65 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Exception_Kind : in STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O10 : in STD_LOGIC;
    O8 : in STD_LOGIC;
    I13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_2\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_2\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_2\ is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_Using_FPGA.set_BIP_I_i_2\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  O1 <= \^o1\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
\Using_FPGA.ALU_OP0_FDRE_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => \^o1\,
      I1 => I5,
      I2 => Exception_Kind(0),
      I3 => CI,
      O => D
    );
\Using_FPGA.set_BIP_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020A0A"
    )
    port map (
      I0 => \n_0_Using_FPGA.set_BIP_I_i_2\,
      I1 => CI,
      I2 => Reset17_out,
      I3 => I5,
      I4 => I6,
      O => O65
    );
\Using_FPGA.set_BIP_I_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
    port map (
      I0 => \^o1\,
      I1 => O10,
      I2 => O8,
      I3 => I6,
      I4 => I13,
      O => \n_0_Using_FPGA.set_BIP_I_i_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_20\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    O74 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    CI : in STD_LOGIC;
    Write_DCache_I : in STD_LOGIC;
    I20 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_20\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_20\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_20\ is
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_write_Reg_i_3 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  Imm_Value(0) <= \^imm_value\(0);
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^imm_value\(0)
    );
write_Reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08FFFFAA080000"
    )
    port map (
      I0 => I19,
      I1 => n_0_write_Reg_i_3,
      I2 => I10,
      I3 => CI,
      I4 => Write_DCache_I,
      I5 => I20,
      O => O74
    );
write_Reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFF"
    )
    port map (
      I0 => \^imm_value\(0),
      I1 => I5(0),
      I2 => I6,
      I3 => I7,
      I4 => I8,
      I5 => I9,
      O => n_0_write_Reg_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_21\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O10 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    CI0_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    Exception_Kind : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_lwx_I : in STD_LOGIC;
    I14 : in STD_LOGIC;
    is_swx_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_21\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_21\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_21\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal is_lwx_I0 : STD_LOGIC;
  signal n_0_write_Reg_i_7 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
Op2_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F1F1F1"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o3\,
      I2 => CI0_out,
      I3 => I12,
      I4 => Exception_Kind(0),
      O => O4
    );
Op2_DFF_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I7,
      I2 => I8,
      I3 => I9,
      I4 => I10,
      I5 => I11,
      O => \^o3\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
is_lwx_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => is_lwx_I,
      I1 => I14,
      I2 => is_lwx_I0,
      I3 => is_swx_I,
      O => O87
    );
is_lwx_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      I2 => I9,
      I3 => I13,
      I4 => I7,
      I5 => Imm_Value(0),
      O => is_lwx_I0
    );
write_Reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F800F8FF"
    )
    port map (
      I0 => \^o3\,
      I1 => I5,
      I2 => n_0_write_Reg_i_7,
      I3 => I6,
      I4 => O10,
      O => O2
    );
write_Reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE02000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I7,
      I2 => I8,
      I3 => I9,
      I4 => I10,
      I5 => I11,
      O => n_0_write_Reg_i_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_22\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    O60 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_22\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_22\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_22\ is
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  Imm_Value(0) <= \^imm_value\(0);
SWAP_BYTE_Instr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^imm_value\(0),
      O => O60
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^imm_value\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_23\ is
  port (
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O66 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    CI : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I23 : in STD_LOGIC;
    check_srx : in STD_LOGIC;
    O54 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_23\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_23\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_23\ is
  signal \^i5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_mtsmsr_write_i_i_2 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  I5(0) <= \^i5\(0);
Sext8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
    port map (
      I0 => I23,
      I1 => I8,
      I2 => \^i5\(0),
      I3 => check_srx,
      I4 => O54,
      I5 => Reset17_out,
      O => O77
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^i5\(0)
    );
mtsmsr_write_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000A0003000AAAA"
    )
    port map (
      I0 => I16,
      I1 => CI,
      I2 => n_0_mtsmsr_write_i_i_2,
      I3 => I7,
      I4 => I8,
      I5 => Reset17_out,
      O => O66
    );
mtsmsr_write_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^i5\(0),
      I1 => I6,
      O => n_0_mtsmsr_write_i_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_24\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    writing : out STD_LOGIC;
    Select_Logic0 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    CI : in STD_LOGIC;
    Use_Imm_Reg : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    inHibit_EX : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I21 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_24\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_24\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_24\ is
  signal \^o1\ : STD_LOGIC;
  signal n_0_using_Imm_i_2 : STD_LOGIC;
  signal n_0_write_Carry_I_i_2 : STD_LOGIC;
  signal n_0_write_Carry_I_i_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Select_Logic_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of Sign_Extend_i_3 : label is "soft_lutpair35";
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM of mbar_decode_I_i_3 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of writing_i_1 : label is "soft_lutpair35";
begin
  O1 <= \^o1\;
Select_Logic_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => CI,
      I1 => \^o1\,
      O => Select_Logic0
    );
Sign_Extend_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => I7,
      O => O3
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
mbar_decode_I_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => I5,
      O => O2
    );
using_Imm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2E2E"
    )
    port map (
      I0 => Use_Imm_Reg,
      I1 => I11,
      I2 => n_0_using_Imm_i_2,
      I3 => I12,
      I4 => inHibit_EX,
      I5 => Reset17_out,
      O => O68
    );
using_Imm_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => \^o1\,
      I1 => I9,
      I2 => I5,
      I3 => I10,
      I4 => I8,
      I5 => CI,
      O => n_0_using_Imm_i_2
    );
write_Carry_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001F0010"
    )
    port map (
      I0 => CI,
      I1 => n_0_write_Carry_I_i_2,
      I2 => I11,
      I3 => Reset17_out,
      I4 => I21,
      O => O75
    );
write_Carry_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FE00FE00"
    )
    port map (
      I0 => I6,
      I1 => I7,
      I2 => \^o1\,
      I3 => n_0_write_Carry_I_i_3,
      I4 => Imm_Value(0),
      I5 => Imm_Value(1),
      O => n_0_write_Carry_I_i_2
    );
write_Carry_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      I2 => I5,
      I3 => I9,
      I4 => I7,
      I5 => I6,
      O => n_0_write_Carry_I_i_3
    );
writing_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^o1\,
      I1 => CI,
      I2 => I6,
      I3 => I7,
      O => writing
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_25\ is
  port (
    O1 : out STD_LOGIC;
    Reg_Test_Equal_N_i7_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_1_in18_in : in STD_LOGIC;
    CI : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 0 to 0 );
    Doublet : in STD_LOGIC;
    I11 : in STD_LOGIC;
    byte_i14_out : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    Byte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_25\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_25\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_25\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.I_correct_Carry_Select_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Using_FPGA.Reg_Test_Equal_FDSE_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of is_swx_I_i_3 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of write_Reg_i_6 : label is "soft_lutpair38";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
\Using_FPGA.I_correct_Carry_Select_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      I2 => I9,
      O => O61
    );
\Using_FPGA.Reg_Test_Equal_FDSE_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => I7,
      I3 => I8,
      I4 => I9,
      O => \^o2\
    );
\Using_FPGA.Reg_Test_Equal_N_FDRE_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000028"
    )
    port map (
      I0 => \^o2\,
      I1 => I5,
      I2 => p_1_in18_in,
      I3 => CI,
      I4 => p_1_in,
      O => Reg_Test_Equal_N_i7_out
    );
byte_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000222E"
    )
    port map (
      I0 => Byte,
      I1 => I11,
      I2 => \^o1\,
      I3 => I7,
      I4 => byte_i14_out,
      I5 => Reset17_out,
      O => O89
    );
doublet_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
    port map (
      I0 => Doublet,
      I1 => I11,
      I2 => \^o1\,
      I3 => I7,
      I4 => byte_i14_out,
      I5 => Reset17_out,
      O => O88
    );
is_swx_I_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o1\,
      I1 => Imm_Value(0),
      O => O4
    );
write_Reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I10,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_26\ is
  port (
    O1 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    enable_Interrupts_I : out STD_LOGIC;
    O2 : out STD_LOGIC;
    reset_BIP_I8_out : out STD_LOGIC;
    O55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O86 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Exception_Kind : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_1_in18_in : in STD_LOGIC;
    CI : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    is_swx_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_26\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_26\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_26\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal is_swx_I0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.enable_Interrupts_I_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Using_FPGA.reset_BIP_I_i_1\ : label is "soft_lutpair39";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
Sign_Extend_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
    port map (
      I0 => I5,
      I1 => \^o1\,
      I2 => Exception_Kind(0),
      I3 => I6,
      I4 => I7,
      I5 => I8,
      O => O54
    );
\Size_17to32.imm_Reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => I12,
      I1 => CI,
      I2 => \^o1\,
      I3 => I13,
      O => O55(0)
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
\Using_FPGA.enable_Interrupts_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o2\,
      I1 => p_1_in18_in,
      I2 => CI,
      O => enable_Interrupts_I
    );
\Using_FPGA.enable_Interrupts_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \^o1\,
      I1 => I9,
      I2 => I6,
      I3 => I7,
      I4 => I10,
      I5 => I11,
      O => \^o2\
    );
\Using_FPGA.reset_BIP_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o2\,
      I1 => p_1_in,
      I2 => CI,
      O => reset_BIP_I8_out
    );
is_swx_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I25,
      I1 => I5,
      I2 => is_swx_I0,
      I3 => is_swx_I,
      O => O86
    );
is_swx_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I10,
      I2 => I11,
      I3 => I14,
      I4 => I6,
      I5 => I9,
      O => is_swx_I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_27\ is
  port (
    p_1_in60_in : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_27\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_27\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_27\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => p_1_in60_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_28\ is
  port (
    O58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    CI : in STD_LOGIC;
    take_Break : in STD_LOGIC;
    Reset17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_28\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_28\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_28\ is
  signal \n_0_Use_unisim.MB_SRL16E_I1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \n_0_Use_unisim.MB_SRL16E_I1\
    );
\write_Addr_I[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
    port map (
      I0 => \n_0_Use_unisim.MB_SRL16E_I1\,
      I1 => CI,
      I2 => take_Break,
      I3 => Reset17_out,
      O => O58(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_29\ is
  port (
    O1 : out STD_LOGIC;
    O58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    CI : in STD_LOGIC;
    take_Break : in STD_LOGIC;
    Reset17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_29\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_29\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_29\ is
  signal \^o1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  O1 <= \^o1\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
\write_Addr_I[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
    port map (
      I0 => \^o1\,
      I1 => CI,
      I2 => take_Break,
      I3 => Reset17_out,
      O => O58(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_3\ is
  port (
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_3\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_3\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_3\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => O10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_30\ is
  port (
    p_1_in : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    CI : in STD_LOGIC;
    p_1_in18_in : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    take_Break : in STD_LOGIC;
    Reset17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_30\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_30\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_30\ is
  signal \^p_1_in\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  p_1_in <= \^p_1_in\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^p_1_in\
    );
\Using_FPGA.Reg_Test_Equal_FDSE_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFFFFF"
    )
    port map (
      I0 => \^p_1_in\,
      I1 => CI,
      I2 => p_1_in18_in,
      I3 => I5,
      I4 => I6,
      O => O20
    );
\write_Addr_I[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
    port map (
      I0 => \^p_1_in\,
      I1 => CI,
      I2 => take_Break,
      I3 => Reset17_out,
      O => O58(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_4\ is
  port (
    O11 : out STD_LOGIC;
    mbar_first : out STD_LOGIC;
    O69 : out STD_LOGIC;
    mul_Executing0 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    CI : in STD_LOGIC;
    I5 : in STD_LOGIC;
    inHibit_EX : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    mul_first31_out : in STD_LOGIC;
    wdc_first34_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_4\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_4\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_4\ is
  signal \^o11\ : STD_LOGIC;
  signal n_0_mbar_first_i_2 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  O11 <= \^o11\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o11\
    );
mbar_first_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF00202020"
    )
    port map (
      I0 => n_0_mbar_first_i_2,
      I1 => CI,
      I2 => I5,
      I3 => inHibit_EX,
      I4 => I6,
      I5 => I7,
      O => mbar_first
    );
mbar_first_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \^o11\,
      I1 => I8,
      I2 => I9,
      I3 => I10,
      I4 => I11,
      I5 => I12,
      O => n_0_mbar_first_i_2
    );
mbar_hold_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000303000AA"
    )
    port map (
      I0 => I13,
      I1 => CI,
      I2 => n_0_mbar_first_i_2,
      I3 => I14,
      I4 => I5,
      I5 => Reset17_out,
      O => O69
    );
mul_Executing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
    port map (
      I0 => I7,
      I1 => I15,
      I2 => n_0_mbar_first_i_2,
      I3 => I18,
      I4 => mul_first31_out,
      I5 => wdc_first34_out,
      O => mul_Executing0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_5\ is
  port (
    Reg1_Addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_5\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_5\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_5\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Reg1_Addr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_6\ is
  port (
    O1 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Use_Imm_Reg : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Exception_Kind : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward2 : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 30 downto 0 );
    I6 : in STD_LOGIC;
    Imm_Value : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_6\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_6\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_6\ is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__0\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__1\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__10\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__11\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__12\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__13\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__14\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__15\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__2\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__3\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__4\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__5\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__6\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__7\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__8\ : STD_LOGIC;
  signal \n_0_Op2_DFF_i_2__9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  O1 <= \^o1\;
Op2_DFF_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__0\,
      I1 => I5,
      I2 => I7(15),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O21
    );
\Op2_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__1\,
      I1 => I5,
      I2 => I7(14),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O22
    );
\Op2_DFF_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__2\,
      I1 => I5,
      I2 => I7(13),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O23
    );
\Op2_DFF_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__11\,
      I1 => I5,
      I2 => I7(4),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O32
    );
\Op2_DFF_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__12\,
      I1 => I5,
      I2 => I7(3),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O33
    );
\Op2_DFF_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__13\,
      I1 => I5,
      I2 => I7(2),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O34
    );
\Op2_DFF_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__14\,
      I1 => I5,
      I2 => I7(1),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O35
    );
\Op2_DFF_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__15\,
      I1 => I5,
      I2 => I7(0),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O36
    );
\Op2_DFF_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(14),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(14),
      I4 => I5,
      I5 => \^o1\,
      O => O37
    );
\Op2_DFF_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(13),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(13),
      I4 => I5,
      I5 => I6,
      O => O38
    );
\Op2_DFF_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(12),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(12),
      I4 => I5,
      I5 => Imm_Value(12),
      O => O39
    );
\Op2_DFF_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(11),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(11),
      I4 => I5,
      I5 => Imm_Value(11),
      O => O40
    );
\Op2_DFF_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(10),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(10),
      I4 => I5,
      I5 => Imm_Value(10),
      O => O41
    );
\Op2_DFF_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__3\,
      I1 => I5,
      I2 => I7(12),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O24
    );
\Op2_DFF_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(9),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(9),
      I4 => I5,
      I5 => Imm_Value(9),
      O => O42
    );
\Op2_DFF_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(8),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(8),
      I4 => I5,
      I5 => Imm_Value(8),
      O => O43
    );
\Op2_DFF_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(7),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(7),
      I4 => I5,
      I5 => Imm_Value(7),
      O => O44
    );
\Op2_DFF_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(6),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(6),
      I4 => I5,
      I5 => Imm_Value(6),
      O => O45
    );
\Op2_DFF_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(5),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(5),
      I4 => I5,
      I5 => Imm_Value(5),
      O => O46
    );
\Op2_DFF_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(4),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(4),
      I4 => I5,
      I5 => Imm_Value(4),
      O => O47
    );
\Op2_DFF_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(3),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(3),
      I4 => I5,
      I5 => Imm_Value(3),
      O => O48
    );
\Op2_DFF_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(2),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(2),
      I4 => I5,
      I5 => Imm_Value(2),
      O => O49
    );
\Op2_DFF_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(1),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(1),
      I4 => I5,
      I5 => Imm_Value(1),
      O => O50
    );
\Op2_DFF_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2320FFFF23200000"
    )
    port map (
      I0 => EX_Result(0),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(0),
      I4 => I5,
      I5 => Imm_Value(0),
      O => O51
    );
\Op2_DFF_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__4\,
      I1 => I5,
      I2 => I7(11),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O25
    );
\Op2_DFF_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__5\,
      I1 => I5,
      I2 => I7(10),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O26
    );
\Op2_DFF_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__6\,
      I1 => I5,
      I2 => I7(9),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O27
    );
\Op2_DFF_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__7\,
      I1 => I5,
      I2 => I7(8),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O28
    );
\Op2_DFF_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__8\,
      I1 => I5,
      I2 => I7(7),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O29
    );
\Op2_DFF_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__9\,
      I1 => I5,
      I2 => I7(6),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O30
    );
\Op2_DFF_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_Op2_DFF_i_2__10\,
      I1 => I5,
      I2 => I7(5),
      I3 => Use_Imm_Reg,
      I4 => \^o1\,
      O => O31
    );
\Op2_DFF_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(30),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(30),
      O => \n_0_Op2_DFF_i_2__0\
    );
\Op2_DFF_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(29),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(29),
      O => \n_0_Op2_DFF_i_2__1\
    );
\Op2_DFF_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(20),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(20),
      O => \n_0_Op2_DFF_i_2__10\
    );
\Op2_DFF_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(19),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(19),
      O => \n_0_Op2_DFF_i_2__11\
    );
\Op2_DFF_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(18),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(18),
      O => \n_0_Op2_DFF_i_2__12\
    );
\Op2_DFF_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(17),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(17),
      O => \n_0_Op2_DFF_i_2__13\
    );
\Op2_DFF_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(16),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(16),
      O => \n_0_Op2_DFF_i_2__14\
    );
\Op2_DFF_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(15),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(15),
      O => \n_0_Op2_DFF_i_2__15\
    );
\Op2_DFF_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(28),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(28),
      O => \n_0_Op2_DFF_i_2__2\
    );
\Op2_DFF_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(27),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(27),
      O => \n_0_Op2_DFF_i_2__3\
    );
\Op2_DFF_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(26),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(26),
      O => \n_0_Op2_DFF_i_2__4\
    );
\Op2_DFF_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(25),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(25),
      O => \n_0_Op2_DFF_i_2__5\
    );
\Op2_DFF_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(24),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(24),
      O => \n_0_Op2_DFF_i_2__6\
    );
\Op2_DFF_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(23),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(23),
      O => \n_0_Op2_DFF_i_2__7\
    );
\Op2_DFF_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(22),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(22),
      O => \n_0_Op2_DFF_i_2__8\
    );
\Op2_DFF_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => EX_Result(21),
      I1 => Exception_Kind(0),
      I2 => Res_Forward2,
      I3 => Reg2_Data(21),
      O => \n_0_Op2_DFF_i_2__9\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_7\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_7\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_7\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_7\ is
  signal \^o1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
  O1 <= \^o1\;
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => \^o1\
    );
mtsmsr_write_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => Reset17_out,
      I1 => \^o1\,
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => I8,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_8\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_8\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_8\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_8\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MB_SRL16E__parameterized0_9\ is
  port (
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MB_SRL16E__parameterized0_9\ : entity is "MB_SRL16E";
end \microblaze_mcs_0_MB_SRL16E__parameterized0_9\;

architecture STRUCTURE of \microblaze_mcs_0_MB_SRL16E__parameterized0_9\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => DATA_OUTA(0),
      Q => Imm_Value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MSR_Reg_Bit__parameterized0\ is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    I36 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I41 : in STD_LOGIC;
    PC_OF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MSR_Reg_Bit__parameterized0\ : entity is "MSR_Reg_Bit";
end \microblaze_mcs_0_MSR_Reg_Bit__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_MSR_Reg_Bit__parameterized0\ is
  signal \^msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of MSR_I : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of MSR_I : label is "1'b0";
  attribute box_type : string;
  attribute box_type of MSR_I : label is "PRIMITIVE";
begin
  MSR(0) <= \^msr\(0);
MSR_I: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => I36,
      Q => \^msr\(0),
      R => MSR_Rst
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^msr\(0),
      I1 => I41,
      I2 => PC_OF,
      O => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MSR_Reg_Bit__parameterized0_170\ is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3_0 : out STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MSR_Reg_Bit__parameterized0_170\ : entity is "MSR_Reg_Bit";
end \microblaze_mcs_0_MSR_Reg_Bit__parameterized0_170\;

architecture STRUCTURE of \microblaze_mcs_0_MSR_Reg_Bit__parameterized0_170\ is
  signal \^msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of MSR_I : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of MSR_I : label is "1'b0";
  attribute box_type : string;
  attribute box_type of MSR_I : label is "PRIMITIVE";
begin
  MSR(0) <= \^msr\(0);
MSR_I: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => I38,
      Q => \^msr\(0),
      R => I37
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^msr\(0),
      I1 => I41,
      I2 => I1,
      O => I3_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MSR_Reg_Bit__parameterized0_171\ is
  port (
    MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MSR_Reg_Bit__parameterized0_171\ : entity is "MSR_Reg_Bit";
end \microblaze_mcs_0_MSR_Reg_Bit__parameterized0_171\;

architecture STRUCTURE of \microblaze_mcs_0_MSR_Reg_Bit__parameterized0_171\ is
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of MSR_I : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of MSR_I : label is "1'b0";
  attribute box_type : string;
  attribute box_type of MSR_I : label is "PRIMITIVE";
begin
MSR_I: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => I40,
      Q => MSR(0),
      R => I39
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized0\ is
  port (
    O9 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I13 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized0\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized0\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => O9,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I13,
      Q => O10,
      R => '0'
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I14,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized0_158\ is
  port (
    O7 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I11 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O23 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    Shift_Logic_Res : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized0_158\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized0_158\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized0_158\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O7 <= \^o7\;
\Data_Shift_Mux_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o7\,
      I1 => SWAP_BYTE_Instr,
      I2 => O23,
      I3 => SWAP_Instr,
      I4 => Shift_Logic_Res,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o7\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I11,
      Q => O8,
      R => '0'
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I12,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized0_159\ is
  port (
    Op1_Shift : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Op2 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O15 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I47 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized0_159\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized0_159\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized0_159\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^op1_shift\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
  Op1_Shift <= \^op1_shift\;
\Data_Shift_Mux_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^op1_shift\,
      I1 => SWAP_BYTE_Instr,
      I2 => O15,
      I3 => SWAP_Instr,
      I4 => I47,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^op1_shift\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I5,
      Q => Op2,
      R => '0'
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I3_0,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized0_161\ is
  port (
    O1 : out STD_LOGIC;
    Op2_Low : out STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O13 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized0_161\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized0_161\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized0_161\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_Op1_Reg_DFF : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\Data_Shift_Mux_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o1\,
      I1 => SWAP_BYTE_Instr,
      I2 => O13,
      I3 => SWAP_Instr,
      I4 => I48,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o1\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => n_0_Op1_Reg_DFF,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I3,
      Q => Op2_Low(0),
      R => '0'
    );
\Using_FPGA.Zero_Detecting[0].I_Part_Of_Zero_Detect_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_Op1_Reg_DFF,
      I1 => I2,
      O => \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I4,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized0_162\ is
  port (
    Op1_Logic : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Op2_Low : out STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O11 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I49 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I74 : in STD_LOGIC;
    ALU_Result : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized0_162\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized0_162\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized0_162\ is
  signal D0_out : STD_LOGIC;
  signal D_0 : STD_LOGIC;
  signal \^op1_logic\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Using_B36_S18.The_BRAMs[1].RAMB36_I1_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Using_B36_S18.The_BRAMs[1].RAMB36_I1_i_2\ : label is "soft_lutpair26";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
  Op1_Logic <= \^op1_logic\;
\Data_Shift_Mux_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^op1_logic\,
      I1 => SWAP_BYTE_Instr,
      I2 => O11,
      I3 => SWAP_Instr,
      I4 => I49,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^op1_logic\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D_0,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I2,
      Q => Op2_Low(0),
      R => '0'
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => D(3),
      I1 => I74,
      I2 => ALU_Result,
      O => WEB(0)
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => D(2),
      I1 => I74,
      I2 => ALU_Result,
      O => WEB(1)
    );
\Using_B36_S18.The_BRAMs[1].RAMB36_I1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => D(1),
      I1 => I74,
      I2 => ALU_Result,
      O => WEB(2)
    );
\Using_B36_S18.The_BRAMs[1].RAMB36_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => D(0),
      I1 => I74,
      I2 => ALU_Result,
      O => WEB(3)
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D_0,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10\ is
  port (
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\ : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I32 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O53 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o37\ : STD_LOGIC;
  signal n_0_Op1_Reg_DFF : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O37 <= \^o37\;
\Data_Shift_Mux_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o37\,
      I1 => SWAP_BYTE_Instr,
      I2 => O53,
      I3 => SWAP_Instr,
      I4 => I60,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o37\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => n_0_Op1_Reg_DFF,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I32,
      Q => O38,
      R => '0'
    );
\Using_FPGA.Zero_Detecting[4].I_Part_Of_Zero_Detect_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_0_Op1_Reg_DFF,
      I1 => I2,
      I2 => I3,
      I3 => I4,
      I4 => I5,
      I5 => I6,
      O => \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_145\ is
  port (
    O35 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I31 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O51 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I61 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_145\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_145\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_145\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O35 <= \^o35\;
\Data_Shift_Mux_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o35\,
      I1 => SWAP_BYTE_Instr,
      I2 => O51,
      I3 => SWAP_Instr,
      I4 => I61,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o35\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I31,
      Q => O36,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_146\ is
  port (
    O33 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I30 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O49 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I62 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_146\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_146\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_146\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O33 <= \^o33\;
\Data_Shift_Mux_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o33\,
      I1 => SWAP_BYTE_Instr,
      I2 => O49,
      I3 => SWAP_Instr,
      I4 => I62,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o33\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I30,
      Q => O34,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_147\ is
  port (
    O31 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I29 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O47 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I63 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_147\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_147\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_147\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O31 <= \^o31\;
\Data_Shift_Mux_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o31\,
      I1 => SWAP_BYTE_Instr,
      I2 => O47,
      I3 => SWAP_Instr,
      I4 => I63,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o31\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I29,
      Q => O32,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_148\ is
  port (
    O29 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I28 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O45 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I64 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_148\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_148\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_148\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O29 <= \^o29\;
\Data_Shift_Mux_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o29\,
      I1 => SWAP_BYTE_Instr,
      I2 => O45,
      I3 => SWAP_Instr,
      I4 => I64,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o29\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I28,
      Q => O30,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_149\ is
  port (
    O27 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I27 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O43 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I65 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_149\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_149\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_149\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O27 <= \^o27\;
\Data_Shift_Mux_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o27\,
      I1 => SWAP_BYTE_Instr,
      I2 => O43,
      I3 => SWAP_Instr,
      I4 => I65,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o27\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I27,
      Q => O28,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_153\ is
  port (
    O55 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I41 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O39 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I67 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_153\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_153\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_153\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o55\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O55 <= \^o55\;
\Data_Shift_Mux_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o55\,
      I1 => SWAP_BYTE_Instr,
      I2 => O39,
      I3 => SWAP_Instr,
      I4 => I67,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o55\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I41,
      Q => O56,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_160\ is
  port (
    O53 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I40 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O37 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I68 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_160\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_160\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_160\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o53\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O53 <= \^o53\;
\Data_Shift_Mux_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o53\,
      I1 => SWAP_BYTE_Instr,
      I2 => O37,
      I3 => SWAP_Instr,
      I4 => I68,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o53\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I40,
      Q => O54,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_163\ is
  port (
    O51 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I39 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O35 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I69 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_163\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_163\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_163\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O51 <= \^o51\;
\Data_Shift_Mux_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o51\,
      I1 => SWAP_BYTE_Instr,
      I2 => O35,
      I3 => SWAP_Instr,
      I4 => I69,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o51\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I39,
      Q => O52,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_164\ is
  port (
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\ : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I38 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O33 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Reg_neg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_164\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_164\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_164\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o49\ : STD_LOGIC;
  signal n_0_Op1_Reg_DFF : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O49 <= \^o49\;
\Data_Shift_Mux_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o49\,
      I1 => SWAP_BYTE_Instr,
      I2 => O33,
      I3 => SWAP_Instr,
      I4 => I70,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o49\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => n_0_Op1_Reg_DFF,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I38,
      Q => O50,
      R => '0'
    );
\Using_FPGA.Zero_Detecting[5].I_Part_Of_Zero_Detect_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_0_Op1_Reg_DFF,
      I1 => I2,
      I2 => Reg_neg,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O => \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_165\ is
  port (
    O47 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I37 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O31 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I71 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_165\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_165\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_165\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o47\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O47 <= \^o47\;
\Data_Shift_Mux_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o47\,
      I1 => SWAP_BYTE_Instr,
      I2 => O31,
      I3 => SWAP_Instr,
      I4 => I71,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o47\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I37,
      Q => O48,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_166\ is
  port (
    O45 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I36 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O29 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I72 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_166\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_166\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_166\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o45\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O45 <= \^o45\;
\Data_Shift_Mux_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o45\,
      I1 => SWAP_BYTE_Instr,
      I2 => O29,
      I3 => SWAP_Instr,
      I4 => I72,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o45\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I36,
      Q => O46,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_167\ is
  port (
    O43 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I35 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O27 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I73 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_167\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_167\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_167\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o43\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O43 <= \^o43\;
\Data_Shift_Mux_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o43\,
      I1 => SWAP_BYTE_Instr,
      I2 => O27,
      I3 => SWAP_Instr,
      I4 => I73,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o43\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I35,
      Q => O44,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_168\ is
  port (
    O41 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I34 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O57 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I58 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_168\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_168\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_168\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o41\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O41 <= \^o41\;
\Data_Shift_Mux_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o41\,
      I1 => SWAP_BYTE_Instr,
      I2 => O57,
      I3 => SWAP_Instr,
      I4 => I58,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o41\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I34,
      Q => O42,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized10_169\ is
  port (
    O39 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I33 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O55 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I59 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_169\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized10_169\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized10_169\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o39\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O39 <= \^o39\;
\Data_Shift_Mux_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o39\,
      I1 => SWAP_BYTE_Instr,
      I2 => O55,
      I3 => SWAP_Instr,
      I4 => I59,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o39\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I33,
      Q => O40,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized12\ is
  port (
    O1 : out STD_LOGIC;
    Reg_neg : out STD_LOGIC;
    O58 : out STD_LOGIC;
    S : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O74 : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I42 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O41 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I66 : in STD_LOGIC;
    ALU_Result : in STD_LOGIC;
    I75 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized12\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized12\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized12\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o58\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
  O58 <= \^o58\;
\Data_Shift_Mux_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o1\,
      I1 => SWAP_BYTE_Instr,
      I2 => O41,
      I3 => SWAP_Instr,
      I4 => I66,
      O => Shift_Logic_Result_0(0)
    );
\No_ECC.Sl_Rdy_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ALU_Result,
      I1 => I75,
      O => O74
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o1\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => Reg_neg,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I42,
      Q => \^o58\,
      R => '0'
    );
\Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => Compare_Instr,
      I1 => \^o1\,
      I2 => \^o58\,
      O => S
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I43,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized2\ is
  port (
    Shifted : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\ : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I3_1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O17 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized2\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized2\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized2\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^shifted\ : STD_LOGIC;
  signal n_0_Op1_Reg_DFF : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
  Shifted <= \^shifted\;
\Data_Shift_Mux_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^shifted\,
      I1 => SWAP_BYTE_Instr,
      I2 => O17,
      I3 => SWAP_Instr,
      I4 => I46,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^shifted\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => n_0_Op1_Reg_DFF,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I6,
      Q => O2,
      R => '0'
    );
\Using_FPGA.Zero_Detecting[1].I_Part_Of_Zero_Detect_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_0_Op1_Reg_DFF,
      I1 => I2,
      I2 => I3,
      I3 => I4,
      I4 => I5,
      I5 => I7,
      O => \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I3_1,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized4\ is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I7 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O19 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I45 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized4\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized4\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized4\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O3 <= \^o3\;
\Data_Shift_Mux_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o3\,
      I1 => SWAP_BYTE_Instr,
      I2 => O19,
      I3 => SWAP_Instr,
      I4 => I45,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o3\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I7,
      Q => O4,
      R => '0'
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I8,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized6\ is
  port (
    O5 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O21 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I44 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized6\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized6\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized6\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O5 <= \^o5\;
\Data_Shift_Mux_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o5\,
      I1 => SWAP_BYTE_Instr,
      I2 => O21,
      I3 => SWAP_Instr,
      I4 => I44,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o5\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I9,
      Q => O6,
      R => '0'
    );
\Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I10,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized8\ is
  port (
    O1 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sext : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\ : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I26 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I50 : in STD_LOGIC;
    Sext16 : in STD_LOGIC;
    Sext8 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized8\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized8\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized8\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_Op1_Reg_DFF : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__13\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__14\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__15\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__16\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__17\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__18\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__19\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__20\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__21\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__22\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__9\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of Shift_LUT_i_2 : label is "soft_lutpair25";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\Data_Shift_Mux_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o1\,
      I1 => SWAP_BYTE_Instr,
      I2 => I2,
      I3 => SWAP_Instr,
      I4 => I50,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o1\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => n_0_Op1_Reg_DFF,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I26,
      Q => O26,
      R => '0'
    );
\Shift_LUT_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O60
    );
\Shift_LUT_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O61
    );
\Shift_LUT_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O62
    );
\Shift_LUT_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O63
    );
\Shift_LUT_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O64
    );
\Shift_LUT_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O65
    );
\Shift_LUT_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O66
    );
\Shift_LUT_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O67
    );
\Shift_LUT_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O68
    );
\Shift_LUT_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O69
    );
\Shift_LUT_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O70
    );
\Shift_LUT_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O71
    );
\Shift_LUT_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O72
    );
\Shift_LUT_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => Sext
    );
\Shift_LUT_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O59
    );
Shift_LUT_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^o1\,
      I1 => Sext16,
      I2 => I2,
      I3 => Sext8,
      O => O73
    );
\Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_0_Op1_Reg_DFF,
      I1 => I3,
      I2 => I4,
      I3 => I5,
      I4 => I6,
      I5 => I7,
      O => \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized8_150\ is
  port (
    O23 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I25 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O7 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I51 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_150\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized8_150\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_150\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O23 <= \^o23\;
\Data_Shift_Mux_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o23\,
      I1 => SWAP_BYTE_Instr,
      I2 => O7,
      I3 => SWAP_Instr,
      I4 => I51,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o23\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I25,
      Q => O24,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized8_151\ is
  port (
    O21 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I24 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O5 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I52 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_151\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized8_151\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_151\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O21 <= \^o21\;
\Data_Shift_Mux_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o21\,
      I1 => SWAP_BYTE_Instr,
      I2 => O5,
      I3 => SWAP_Instr,
      I4 => I52,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o21\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I24,
      Q => O22,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => '0',
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized8_152\ is
  port (
    O19 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I22 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O3 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I53 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_152\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized8_152\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_152\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O19 <= \^o19\;
\Data_Shift_Mux_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o19\,
      I1 => SWAP_BYTE_Instr,
      I2 => O3,
      I3 => SWAP_Instr,
      I4 => I53,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o19\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I22,
      Q => O20,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I23,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized8_154\ is
  port (
    O17 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I20 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I54 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_154\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized8_154\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_154\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O17 <= \^o17\;
\Data_Shift_Mux_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o17\,
      I1 => SWAP_BYTE_Instr,
      I2 => Shifted,
      I3 => SWAP_Instr,
      I4 => I54,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o17\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I20,
      Q => O18,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I21,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized8_155\ is
  port (
    O15 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I18 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I55 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_155\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized8_155\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_155\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O15 <= \^o15\;
\Data_Shift_Mux_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o15\,
      I1 => SWAP_BYTE_Instr,
      I2 => Op1_Shift,
      I3 => SWAP_Instr,
      I4 => I55,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o15\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I18,
      Q => O16,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I19,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized8_156\ is
  port (
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\ : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I16 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    O1 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_156\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized8_156\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_156\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal n_0_Op1_Reg_DFF : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O13 <= \^o13\;
\Data_Shift_Mux_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o13\,
      I1 => SWAP_BYTE_Instr,
      I2 => O1,
      I3 => SWAP_Instr,
      I4 => I56,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o13\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => n_0_Op1_Reg_DFF,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I16,
      Q => O14,
      R => '0'
    );
\Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_0_Op1_Reg_DFF,
      I1 => I2,
      I2 => I3,
      I3 => I4,
      I4 => I5,
      I5 => I6,
      O => \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => I17,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select_Bit__parameterized8_157\ is
  port (
    O11 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I15 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res_Forward1 : in STD_LOGIC;
    PC_OF : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    Op1_Logic : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I57 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_157\ : entity is "Operand_Select_Bit";
end \microblaze_mcs_0_Operand_Select_Bit__parameterized8_157\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select_Bit__parameterized8_157\ is
  signal D : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Op1_DFF : label is "PRIMITIVE";
  attribute box_type of Op1_Reg_DFF : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Op2_DFF : label is "FDE";
  attribute box_type of Op2_DFF : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6_1.Only_PC.Op1_LUT6\ : label is "PRIMITIVE";
begin
  O11 <= \^o11\;
\Data_Shift_Mux_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^o11\,
      I1 => SWAP_BYTE_Instr,
      I2 => Op1_Logic,
      I3 => SWAP_Instr,
      I4 => I57,
      O => Shift_Logic_Result_0(0)
    );
Op1_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D0_out,
      Q => \^o11\,
      R => Reset17_out
    );
Op1_Reg_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D,
      Q => O1,
      R => Reset17_out
    );
Op2_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => I15,
      Q => O12,
      R => '0'
    );
\Using_LUT6_1.Only_PC.Op1_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => Reg1_Data(0),
      I1 => EX_Result(0),
      I2 => Res_Forward1,
      I3 => PC_OF,
      I4 => '0',
      I5 => OpSel1_SPR,
      O5 => D,
      O6 => D0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_RAM_Module_Top__parameterized0\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 0 to 31 );
    DATA_OUTB : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 10 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 );
    DATA_INB : in STD_LOGIC_VECTOR ( 0 to 31 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_RAM_Module_Top__parameterized0\ : entity is "RAM_Module_Top";
end \microblaze_mcs_0_RAM_Module_Top__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_RAM_Module_Top__parameterized0\ is
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : label is "RAMB36";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : label is "ADDRA[0]:ADDRARDADDR[0] ADDRA[10]:ADDRARDADDR[10] ADDRA[11]:ADDRARDADDR[11] ADDRA[12]:ADDRARDADDR[12] ADDRA[13]:ADDRARDADDR[13] ADDRA[14]:ADDRARDADDR[14] ADDRA[1]:ADDRARDADDR[1] ADDRA[2]:ADDRARDADDR[2] ADDRA[3]:ADDRARDADDR[3] ADDRA[4]:ADDRARDADDR[4] ADDRA[5]:ADDRARDADDR[5] ADDRA[6]:ADDRARDADDR[6] ADDRA[7]:ADDRARDADDR[7] ADDRA[8]:ADDRARDADDR[8] ADDRA[9]:ADDRARDADDR[9] ADDRB[0]:ADDRBWRADDR[0] ADDRB[10]:ADDRBWRADDR[10] ADDRB[11]:ADDRBWRADDR[11] ADDRB[12]:ADDRBWRADDR[12] ADDRB[13]:ADDRBWRADDR[13] ADDRB[14]:ADDRBWRADDR[14] ADDRB[1]:ADDRBWRADDR[1] ADDRB[2]:ADDRBWRADDR[2] ADDRB[3]:ADDRBWRADDR[3] ADDRB[4]:ADDRBWRADDR[4] ADDRB[5]:ADDRBWRADDR[5] ADDRB[6]:ADDRBWRADDR[6] ADDRB[7]:ADDRBWRADDR[7] ADDRB[8]:ADDRBWRADDR[8] ADDRB[9]:ADDRBWRADDR[9] CASCADEINLATA:CASCADEINA CASCADEINLATB:CASCADEINB CASCADEOUTLATA:CASCADEOUTA CASCADEOUTLATB:CASCADEOUTB CASCADEOUTREGA:CASCADEOUTA CASCADEOUTREGB:CASCADEOUTB CLKA:CLKARDCLK CLKB:CLKBWRCLK DIA[0]:DIADI[0] DIA[10]:DIADI[10] DIA[11]:DIADI[11] DIA[12]:DIADI[12] DIA[13]:DIADI[13] DIA[14]:DIADI[14] DIA[15]:DIADI[15] DIA[16]:DIADI[16] DIA[17]:DIADI[17] DIA[18]:DIADI[18] DIA[19]:DIADI[19] DIA[1]:DIADI[1] DIA[20]:DIADI[20] DIA[21]:DIADI[21] DIA[22]:DIADI[22] DIA[23]:DIADI[23] DIA[24]:DIADI[24] DIA[25]:DIADI[25] DIA[26]:DIADI[26] DIA[27]:DIADI[27] DIA[28]:DIADI[28] DIA[29]:DIADI[29] DIA[2]:DIADI[2] DIA[30]:DIADI[30] DIA[31]:DIADI[31] DIA[3]:DIADI[3] DIA[4]:DIADI[4] DIA[5]:DIADI[5] DIA[6]:DIADI[6] DIA[7]:DIADI[7] DIA[8]:DIADI[8] DIA[9]:DIADI[9] DIB[0]:DIBDI[0] DIB[10]:DIBDI[10] DIB[11]:DIBDI[11] DIB[12]:DIBDI[12] DIB[13]:DIBDI[13] DIB[14]:DIBDI[14] DIB[15]:DIBDI[15] DIB[16]:DIBDI[16] DIB[17]:DIBDI[17] DIB[18]:DIBDI[18] DIB[19]:DIBDI[19] DIB[1]:DIBDI[1] DIB[20]:DIBDI[20] DIB[21]:DIBDI[21] DIB[22]:DIBDI[22] DIB[23]:DIBDI[23] DIB[24]:DIBDI[24] DIB[25]:DIBDI[25] DIB[26]:DIBDI[26] DIB[27]:DIBDI[27] DIB[28]:DIBDI[28] DIB[29]:DIBDI[29] DIB[2]:DIBDI[2] DIB[30]:DIBDI[30] DIB[31]:DIBDI[31] DIB[3]:DIBDI[3] DIB[4]:DIBDI[4] DIB[5]:DIBDI[5] DIB[6]:DIBDI[6] DIB[7]:DIBDI[7] DIB[8]:DIBDI[8] DIB[9]:DIBDI[9] DIPA[0]:DIPADIP[0] DIPA[1]:DIPADIP[1] DIPA[2]:DIPADIP[2] DIPA[3]:DIPADIP[3] DIPB[0]:DIPBDIP[0] DIPB[1]:DIPBDIP[1] DIPB[2]:DIPBDIP[2] DIPB[3]:DIPBDIP[3] DOA[0]:DOADO[0] DOA[10]:DOADO[10] DOA[11]:DOADO[11] DOA[12]:DOADO[12] DOA[13]:DOADO[13] DOA[14]:DOADO[14] DOA[15]:DOADO[15] DOA[16]:DOADO[16] DOA[17]:DOADO[17] DOA[18]:DOADO[18] DOA[19]:DOADO[19] DOA[1]:DOADO[1] DOA[20]:DOADO[20] DOA[21]:DOADO[21] DOA[22]:DOADO[22] DOA[23]:DOADO[23] DOA[24]:DOADO[24] DOA[25]:DOADO[25] DOA[26]:DOADO[26] DOA[27]:DOADO[27] DOA[28]:DOADO[28] DOA[29]:DOADO[29] DOA[2]:DOADO[2] DOA[30]:DOADO[30] DOA[31]:DOADO[31] DOA[3]:DOADO[3] DOA[4]:DOADO[4] DOA[5]:DOADO[5] DOA[6]:DOADO[6] DOA[7]:DOADO[7] DOA[8]:DOADO[8] DOA[9]:DOADO[9] DOB[0]:DOBDO[0] DOB[10]:DOBDO[10] DOB[11]:DOBDO[11] DOB[12]:DOBDO[12] DOB[13]:DOBDO[13] DOB[14]:DOBDO[14] DOB[15]:DOBDO[15] DOB[16]:DOBDO[16] DOB[17]:DOBDO[17] DOB[18]:DOBDO[18] DOB[19]:DOBDO[19] DOB[1]:DOBDO[1] DOB[20]:DOBDO[20] DOB[21]:DOBDO[21] DOB[22]:DOBDO[22] DOB[23]:DOBDO[23] DOB[24]:DOBDO[24] DOB[25]:DOBDO[25] DOB[26]:DOBDO[26] DOB[27]:DOBDO[27] DOB[28]:DOBDO[28] DOB[29]:DOBDO[29] DOB[2]:DOBDO[2] DOB[30]:DOBDO[30] DOB[31]:DOBDO[31] DOB[3]:DOBDO[3] DOB[4]:DOBDO[4] DOB[5]:DOBDO[5] DOB[6]:DOBDO[6] DOB[7]:DOBDO[7] DOB[8]:DOBDO[8] DOB[9]:DOBDO[9] DOPA[0]:DOPADOP[0] DOPA[1]:DOPADOP[1] DOPA[2]:DOPADOP[2] DOPA[3]:DOPADOP[3] DOPB[0]:DOPBDOP[0] DOPB[1]:DOPBDOP[1] DOPB[2]:DOPBDOP[2] DOPB[3]:DOPBDOP[3] ENA:ENARDEN ENB:ENBWREN REGCEA:REGCEAREGCE WEB[0]:WEBWE[0] WEB[1]:WEBWE[1] WEB[2]:WEBWE[2] WEB[3]:WEBWE[3] SSRA:RSTRAMARSTRAM SSRB:RSTRAMB";
  attribute box_type : string;
  attribute box_type of \Using_B36_S18.The_BRAMs[0].RAMB36_I1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : label is "RAMB36";
  attribute XILINX_TRANSFORM_PINMAP of \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : label is "ADDRA[0]:ADDRARDADDR[0] ADDRA[10]:ADDRARDADDR[10] ADDRA[11]:ADDRARDADDR[11] ADDRA[12]:ADDRARDADDR[12] ADDRA[13]:ADDRARDADDR[13] ADDRA[14]:ADDRARDADDR[14] ADDRA[1]:ADDRARDADDR[1] ADDRA[2]:ADDRARDADDR[2] ADDRA[3]:ADDRARDADDR[3] ADDRA[4]:ADDRARDADDR[4] ADDRA[5]:ADDRARDADDR[5] ADDRA[6]:ADDRARDADDR[6] ADDRA[7]:ADDRARDADDR[7] ADDRA[8]:ADDRARDADDR[8] ADDRA[9]:ADDRARDADDR[9] ADDRB[0]:ADDRBWRADDR[0] ADDRB[10]:ADDRBWRADDR[10] ADDRB[11]:ADDRBWRADDR[11] ADDRB[12]:ADDRBWRADDR[12] ADDRB[13]:ADDRBWRADDR[13] ADDRB[14]:ADDRBWRADDR[14] ADDRB[1]:ADDRBWRADDR[1] ADDRB[2]:ADDRBWRADDR[2] ADDRB[3]:ADDRBWRADDR[3] ADDRB[4]:ADDRBWRADDR[4] ADDRB[5]:ADDRBWRADDR[5] ADDRB[6]:ADDRBWRADDR[6] ADDRB[7]:ADDRBWRADDR[7] ADDRB[8]:ADDRBWRADDR[8] ADDRB[9]:ADDRBWRADDR[9] CASCADEINLATA:CASCADEINA CASCADEINLATB:CASCADEINB CASCADEOUTLATA:CASCADEOUTA CASCADEOUTLATB:CASCADEOUTB CASCADEOUTREGA:CASCADEOUTA CASCADEOUTREGB:CASCADEOUTB CLKA:CLKARDCLK CLKB:CLKBWRCLK DIA[0]:DIADI[0] DIA[10]:DIADI[10] DIA[11]:DIADI[11] DIA[12]:DIADI[12] DIA[13]:DIADI[13] DIA[14]:DIADI[14] DIA[15]:DIADI[15] DIA[16]:DIADI[16] DIA[17]:DIADI[17] DIA[18]:DIADI[18] DIA[19]:DIADI[19] DIA[1]:DIADI[1] DIA[20]:DIADI[20] DIA[21]:DIADI[21] DIA[22]:DIADI[22] DIA[23]:DIADI[23] DIA[24]:DIADI[24] DIA[25]:DIADI[25] DIA[26]:DIADI[26] DIA[27]:DIADI[27] DIA[28]:DIADI[28] DIA[29]:DIADI[29] DIA[2]:DIADI[2] DIA[30]:DIADI[30] DIA[31]:DIADI[31] DIA[3]:DIADI[3] DIA[4]:DIADI[4] DIA[5]:DIADI[5] DIA[6]:DIADI[6] DIA[7]:DIADI[7] DIA[8]:DIADI[8] DIA[9]:DIADI[9] DIB[0]:DIBDI[0] DIB[10]:DIBDI[10] DIB[11]:DIBDI[11] DIB[12]:DIBDI[12] DIB[13]:DIBDI[13] DIB[14]:DIBDI[14] DIB[15]:DIBDI[15] DIB[16]:DIBDI[16] DIB[17]:DIBDI[17] DIB[18]:DIBDI[18] DIB[19]:DIBDI[19] DIB[1]:DIBDI[1] DIB[20]:DIBDI[20] DIB[21]:DIBDI[21] DIB[22]:DIBDI[22] DIB[23]:DIBDI[23] DIB[24]:DIBDI[24] DIB[25]:DIBDI[25] DIB[26]:DIBDI[26] DIB[27]:DIBDI[27] DIB[28]:DIBDI[28] DIB[29]:DIBDI[29] DIB[2]:DIBDI[2] DIB[30]:DIBDI[30] DIB[31]:DIBDI[31] DIB[3]:DIBDI[3] DIB[4]:DIBDI[4] DIB[5]:DIBDI[5] DIB[6]:DIBDI[6] DIB[7]:DIBDI[7] DIB[8]:DIBDI[8] DIB[9]:DIBDI[9] DIPA[0]:DIPADIP[0] DIPA[1]:DIPADIP[1] DIPA[2]:DIPADIP[2] DIPA[3]:DIPADIP[3] DIPB[0]:DIPBDIP[0] DIPB[1]:DIPBDIP[1] DIPB[2]:DIPBDIP[2] DIPB[3]:DIPBDIP[3] DOA[0]:DOADO[0] DOA[10]:DOADO[10] DOA[11]:DOADO[11] DOA[12]:DOADO[12] DOA[13]:DOADO[13] DOA[14]:DOADO[14] DOA[15]:DOADO[15] DOA[16]:DOADO[16] DOA[17]:DOADO[17] DOA[18]:DOADO[18] DOA[19]:DOADO[19] DOA[1]:DOADO[1] DOA[20]:DOADO[20] DOA[21]:DOADO[21] DOA[22]:DOADO[22] DOA[23]:DOADO[23] DOA[24]:DOADO[24] DOA[25]:DOADO[25] DOA[26]:DOADO[26] DOA[27]:DOADO[27] DOA[28]:DOADO[28] DOA[29]:DOADO[29] DOA[2]:DOADO[2] DOA[30]:DOADO[30] DOA[31]:DOADO[31] DOA[3]:DOADO[3] DOA[4]:DOADO[4] DOA[5]:DOADO[5] DOA[6]:DOADO[6] DOA[7]:DOADO[7] DOA[8]:DOADO[8] DOA[9]:DOADO[9] DOB[0]:DOBDO[0] DOB[10]:DOBDO[10] DOB[11]:DOBDO[11] DOB[12]:DOBDO[12] DOB[13]:DOBDO[13] DOB[14]:DOBDO[14] DOB[15]:DOBDO[15] DOB[16]:DOBDO[16] DOB[17]:DOBDO[17] DOB[18]:DOBDO[18] DOB[19]:DOBDO[19] DOB[1]:DOBDO[1] DOB[20]:DOBDO[20] DOB[21]:DOBDO[21] DOB[22]:DOBDO[22] DOB[23]:DOBDO[23] DOB[24]:DOBDO[24] DOB[25]:DOBDO[25] DOB[26]:DOBDO[26] DOB[27]:DOBDO[27] DOB[28]:DOBDO[28] DOB[29]:DOBDO[29] DOB[2]:DOBDO[2] DOB[30]:DOBDO[30] DOB[31]:DOBDO[31] DOB[3]:DOBDO[3] DOB[4]:DOBDO[4] DOB[5]:DOBDO[5] DOB[6]:DOBDO[6] DOB[7]:DOBDO[7] DOB[8]:DOBDO[8] DOB[9]:DOBDO[9] DOPA[0]:DOPADOP[0] DOPA[1]:DOPADOP[1] DOPA[2]:DOPADOP[2] DOPA[3]:DOPADOP[3] DOPB[0]:DOPBDOP[0] DOPB[1]:DOPBDOP[1] DOPB[2]:DOPBDOP[2] DOPB[3]:DOPBDOP[3] ENA:ENARDEN ENB:ENBWREN REGCEA:REGCEAREGCE WEB[0]:WEBWE[0] WEB[1]:WEBWE[1] WEB[2]:WEBWE[2] WEB[3]:WEBWE[3] SSRA:RSTRAMARSTRAM SSRB:RSTRAMB";
  attribute box_type of \Using_B36_S18.The_BRAMs[1].RAMB36_I1\ : label is "PRIMITIVE";
begin
\Using_B36_S18.The_BRAMs[0].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRA(0),
      ADDRARDADDR(13) => ADDRA(1),
      ADDRARDADDR(12) => ADDRA(2),
      ADDRARDADDR(11) => ADDRA(3),
      ADDRARDADDR(10) => ADDRA(4),
      ADDRARDADDR(9) => ADDRA(5),
      ADDRARDADDR(8) => ADDRA(6),
      ADDRARDADDR(7) => ADDRA(7),
      ADDRARDADDR(6) => ADDRA(8),
      ADDRARDADDR(5) => ADDRA(9),
      ADDRARDADDR(4) => ADDRA(10),
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => DATA_INB(0),
      DIBDI(14) => DATA_INB(1),
      DIBDI(13) => DATA_INB(2),
      DIBDI(12) => DATA_INB(3),
      DIBDI(11) => DATA_INB(4),
      DIBDI(10) => DATA_INB(5),
      DIBDI(9) => DATA_INB(6),
      DIBDI(8) => DATA_INB(7),
      DIBDI(7) => DATA_INB(8),
      DIBDI(6) => DATA_INB(9),
      DIBDI(5) => DATA_INB(10),
      DIBDI(4) => DATA_INB(11),
      DIBDI(3) => DATA_INB(12),
      DIBDI(2) => DATA_INB(13),
      DIBDI(1) => DATA_INB(14),
      DIBDI(0) => DATA_INB(15),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 16) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => DATA_OUTA(0),
      DOADO(14) => DATA_OUTA(1),
      DOADO(13) => DATA_OUTA(2),
      DOADO(12) => DATA_OUTA(3),
      DOADO(11) => DATA_OUTA(4),
      DOADO(10) => DATA_OUTA(5),
      DOADO(9) => DATA_OUTA(6),
      DOADO(8) => DATA_OUTA(7),
      DOADO(7) => DATA_OUTA(8),
      DOADO(6) => DATA_OUTA(9),
      DOADO(5) => DATA_OUTA(10),
      DOADO(4) => DATA_OUTA(11),
      DOADO(3) => DATA_OUTA(12),
      DOADO(2) => DATA_OUTA(13),
      DOADO(1) => DATA_OUTA(14),
      DOADO(0) => DATA_OUTA(15),
      DOBDO(31 downto 16) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => DATA_OUTB(0),
      DOBDO(14) => DATA_OUTB(1),
      DOBDO(13) => DATA_OUTB(2),
      DOBDO(12) => DATA_OUTB(3),
      DOBDO(11) => DATA_OUTB(4),
      DOBDO(10) => DATA_OUTB(5),
      DOBDO(9) => DATA_OUTB(6),
      DOBDO(8) => DATA_OUTB(7),
      DOBDO(7) => DATA_OUTB(8),
      DOBDO(6) => DATA_OUTB(9),
      DOBDO(5) => DATA_OUTB(10),
      DOBDO(4) => DATA_OUTB(11),
      DOBDO(3) => DATA_OUTB(12),
      DOBDO(2) => DATA_OUTB(13),
      DOBDO(1) => DATA_OUTB(14),
      DOBDO(0) => DATA_OUTB(15),
      DOPADOP(3 downto 0) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => LMB_AddrStrobe,
      ENBWREN => ENB,
      INJECTDBITERR => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_B36_S18.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => WEB(0),
      WEBWE(2) => WEB(1),
      WEBWE(1) => WEB(0),
      WEBWE(0) => WEB(1)
    );
\Using_B36_S18.The_BRAMs[1].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRA(0),
      ADDRARDADDR(13) => ADDRA(1),
      ADDRARDADDR(12) => ADDRA(2),
      ADDRARDADDR(11) => ADDRA(3),
      ADDRARDADDR(10) => ADDRA(4),
      ADDRARDADDR(9) => ADDRA(5),
      ADDRARDADDR(8) => ADDRA(6),
      ADDRARDADDR(7) => ADDRA(7),
      ADDRARDADDR(6) => ADDRA(8),
      ADDRARDADDR(5) => ADDRA(9),
      ADDRARDADDR(4) => ADDRA(10),
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => DATA_INB(16),
      DIBDI(14) => DATA_INB(17),
      DIBDI(13) => DATA_INB(18),
      DIBDI(12) => DATA_INB(19),
      DIBDI(11) => DATA_INB(20),
      DIBDI(10) => DATA_INB(21),
      DIBDI(9) => DATA_INB(22),
      DIBDI(8) => DATA_INB(23),
      DIBDI(7) => DATA_INB(24),
      DIBDI(6) => DATA_INB(25),
      DIBDI(5) => DATA_INB(26),
      DIBDI(4) => DATA_INB(27),
      DIBDI(3) => DATA_INB(28),
      DIBDI(2) => DATA_INB(29),
      DIBDI(1) => DATA_INB(30),
      DIBDI(0) => DATA_INB(31),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 16) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => DATA_OUTA(16),
      DOADO(14) => DATA_OUTA(17),
      DOADO(13) => DATA_OUTA(18),
      DOADO(12) => DATA_OUTA(19),
      DOADO(11) => DATA_OUTA(20),
      DOADO(10) => DATA_OUTA(21),
      DOADO(9) => DATA_OUTA(22),
      DOADO(8) => DATA_OUTA(23),
      DOADO(7) => DATA_OUTA(24),
      DOADO(6) => DATA_OUTA(25),
      DOADO(5) => DATA_OUTA(26),
      DOADO(4) => DATA_OUTA(27),
      DOADO(3) => DATA_OUTA(28),
      DOADO(2) => DATA_OUTA(29),
      DOADO(1) => DATA_OUTA(30),
      DOADO(0) => DATA_OUTA(31),
      DOBDO(31 downto 16) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => DATA_OUTB(16),
      DOBDO(14) => DATA_OUTB(17),
      DOBDO(13) => DATA_OUTB(18),
      DOBDO(12) => DATA_OUTB(19),
      DOBDO(11) => DATA_OUTB(20),
      DOBDO(10) => DATA_OUTB(21),
      DOBDO(9) => DATA_OUTB(22),
      DOBDO(8) => DATA_OUTB(23),
      DOBDO(7) => DATA_OUTB(24),
      DOBDO(6) => DATA_OUTB(25),
      DOBDO(5) => DATA_OUTB(26),
      DOBDO(4) => DATA_OUTB(27),
      DOBDO(3) => DATA_OUTB(28),
      DOBDO(2) => DATA_OUTB(29),
      DOBDO(1) => DATA_OUTB(30),
      DOBDO(0) => DATA_OUTB(31),
      DOPADOP(3 downto 0) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => LMB_AddrStrobe,
      ENBWREN => ENB,
      INJECTDBITERR => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_B36_S18.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => WEB(2),
      WEBWE(2) => WEB(3),
      WEBWE(1) => WEB(2),
      WEBWE(0) => WEB(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_100\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_100\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_100\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_100\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_101\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_101\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_101\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_101\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_102\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_102\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_102\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_102\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_103\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_103\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_103\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_103\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_104\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_104\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_104\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_104\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_105\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_105\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_105\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_105\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_106\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_106\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_106\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_106\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_107\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_107\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_107\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_107\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_108\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_108\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_108\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_108\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_109\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_109\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_109\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_109\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_110\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_110\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_110\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_110\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_111\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_111\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_111\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_111\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_112\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_112\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_112\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_112\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_113\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_113\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_113\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_113\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_114\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_114\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_114\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_114\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_115\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_115\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_115\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_115\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_116\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_116\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_116\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_116\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_117\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_117\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_117\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_117\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_118\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_118\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_118\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_118\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_119\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_119\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_119\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_119\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_120\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_120\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_120\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_120\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_121\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_121\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_121\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_121\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_122\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_122\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_122\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_122\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_123\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_123\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_123\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_123\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_93\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_93\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_93\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_93\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_94\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_94\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_94\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_94\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_95\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_95\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_95\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_95\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_96\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_96\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_96\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_96\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_97\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_97\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_97\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_97\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_98\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_98\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_98\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_98\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File_Bit__parameterized0_99\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File_Bit__parameterized0_99\ : entity is "Register_File_Bit";
end \microblaze_mcs_0_Register_File_Bit__parameterized0_99\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File_Bit__parameterized0_99\ is
  signal \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_LUT6.RegFile_X1\ : label is "PRIMITIVE";
  attribute box_type of \Using_LUT6.RegFile_X2\ : label is "PRIMITIVE";
begin
\Using_LUT6.RegFile_X1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg1_Data(0),
      DPRA0 => Reg1_Addr(0),
      DPRA1 => Reg1_Addr(1),
      DPRA2 => Reg1_Addr(2),
      DPRA3 => Reg1_Addr(3),
      DPRA4 => Reg1_Addr(4),
      SPO => Data_Write(0),
      WCLK => Clk,
      WE => Reg_Write
    );
\Using_LUT6.RegFile_X2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A0 => Write_Addr(0),
      A1 => Write_Addr(1),
      A2 => Write_Addr(2),
      A3 => Write_Addr(3),
      A4 => Write_Addr(4),
      D => EX_Result(0),
      DPO => Reg2_Data(0),
      DPRA0 => Imm_Value(4),
      DPRA1 => Imm_Value(3),
      DPRA2 => Imm_Value(2),
      DPRA3 => Imm_Value(1),
      DPRA4 => Imm_Value(0),
      SPO => \NLW_Using_LUT6.RegFile_X2_SPO_UNCONNECTED\,
      WCLK => Clk,
      WE => Reg_Write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : in STD_LOGIC;
    Shift_Logic_Result : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result,
      I2 => I88,
      I3 => I89,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => O5,
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_62\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_62\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_62\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_62\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I68,
      I3 => I69,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_63\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_63\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_63\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_63\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I66,
      I3 => I67,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_64\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_64\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_64\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_64\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I64,
      I3 => I65,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_65\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_65\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_65\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_65\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I62,
      I3 => I63,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_66\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_66\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_66\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_66\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I60,
      I3 => I61,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_67\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I59 : in STD_LOGIC;
    Data_Read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_67\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_67\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_67\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I59,
      I3 => Data_Read,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_68\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I58 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_68\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_68\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_68\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I58,
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_69\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I57 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_69\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_69\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_69\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I57,
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_70\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I56 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_70\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_70\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_70\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I56,
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_71\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I55 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_71\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_71\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_71\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I55,
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_72\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_72\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_72\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_72\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I86,
      I3 => I87,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_73\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I54 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_73\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_73\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_73\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I54,
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_74\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I53 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_74\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_74\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_74\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I53,
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_75\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I52 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_75\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_75\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_75\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I52,
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_76\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Read_Mask : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_76\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_76\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_76\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => Data_Read_Mask,
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_77\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_77\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_77\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_77\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_78\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_78\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_78\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_78\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_79\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_79\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_79\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_79\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_80\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_80\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_80\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_80\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_81\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_81\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_81\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_81\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_82\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_82\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_82\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_82\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_83\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_83\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_83\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_83\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I84,
      I3 => I85,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_84\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_84\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_84\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_84\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => I1,
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_85\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ALU_Result : in STD_LOGIC;
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_85\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_85\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_85\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => '1',
      I3 => Extend_Data_Read(0),
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => ALU_Result,
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_86\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_86\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_86\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_86\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I82,
      I3 => I83,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_87\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_87\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_87\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_87\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I80,
      I3 => I81,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_88\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_88\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_88\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_88\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I78,
      I3 => I79,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_89\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_89\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_89\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_89\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I76,
      I3 => I77,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_90\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_90\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_90\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_90\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I74,
      I3 => I75,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_91\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_91\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_91\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_91\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I72,
      I3 => I73,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux_Bit__parameterized0_92\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_92\ : entity is "Result_Mux_Bit";
end \microblaze_mcs_0_Result_Mux_Bit__parameterized0_92\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux_Bit__parameterized0_92\ is
  signal mul_ALU_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Data_Shift_Mux : label is "PRIMITIVE";
  attribute box_type of Mul_ALU_Mux : label is "PRIMITIVE";
begin
Data_Shift_Mux: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040E040FFFF0000"
    )
    port map (
      I0 => I51(0),
      I1 => Shift_Logic_Result_0(0),
      I2 => I70,
      I3 => I71,
      I4 => mul_ALU_Res,
      I5 => I51(1),
      O => EX_Result(0)
    );
Mul_ALU_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => '0',
      I1 => '0',
      I2 => I51(0),
      I3 => BRAM_Addr_B(0),
      O => mul_ALU_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0\ is
  port (
    O31 : out STD_LOGIC;
    I80 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I80,
      I1 => I78,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I81,
      I1 => I78,
      I2 => I82,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_31\ is
  port (
    O21 : out STD_LOGIC;
    I43 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_31\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_31\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_31\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I43,
      I1 => I41,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I51,
      I1 => I41,
      I2 => I52,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_32\ is
  port (
    O20 : out STD_LOGIC;
    I40 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_32\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_32\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_32\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I40,
      I1 => I38,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I41,
      I1 => I38,
      I2 => I42,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O20
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_33\ is
  port (
    O19 : out STD_LOGIC;
    I37 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_33\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_33\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_33\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I37,
      I1 => I35,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I38,
      I1 => I35,
      I2 => I39,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O19
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_34\ is
  port (
    O18 : out STD_LOGIC;
    I34 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_34\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_34\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_34\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I34,
      I1 => I32,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I35,
      I1 => I32,
      I2 => I36,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O18
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_35\ is
  port (
    O17 : out STD_LOGIC;
    I31 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_35\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_35\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_35\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I31,
      I1 => I29,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I32,
      I1 => I29,
      I2 => I33,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O17
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_36\ is
  port (
    O16 : out STD_LOGIC;
    I28 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_36\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_36\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_36\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I28,
      I1 => I27,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I29,
      I1 => I27,
      I2 => I30,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O16
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_37\ is
  port (
    O15 : out STD_LOGIC;
    I26 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I27 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_37\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_37\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_37\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I26,
      I1 => I25,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I27,
      I1 => I25,
      I2 => I50,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_38\ is
  port (
    O14 : out STD_LOGIC;
    I24 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I25 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_38\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_38\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_38\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I24,
      I1 => I23,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I25,
      I1 => I23,
      I2 => I49,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_39\ is
  port (
    O13 : out STD_LOGIC;
    I22 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I23 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_39\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_39\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_39\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I22,
      I1 => I21,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I23,
      I1 => I21,
      I2 => I48,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_40\ is
  port (
    O12 : out STD_LOGIC;
    I20 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I21 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_40\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_40\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_40\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I20,
      I1 => I19,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I21,
      I1 => I19,
      I2 => I47,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_41\ is
  port (
    O30 : out STD_LOGIC;
    I77 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_41\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_41\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_41\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I77,
      I1 => I75,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I78,
      I1 => I75,
      I2 => I79,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O30
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_42\ is
  port (
    O11 : out STD_LOGIC;
    I18 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_42\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_42\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_42\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I18,
      I1 => I17,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I19,
      I1 => I17,
      I2 => I46,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_43\ is
  port (
    O10 : out STD_LOGIC;
    I16 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_43\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_43\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_43\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I16,
      I1 => I15,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I17,
      I1 => I15,
      I2 => I45,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_44\ is
  port (
    O9 : out STD_LOGIC;
    I14 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I15 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_44\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_44\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_44\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I14,
      I1 => I13,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I15,
      I1 => I13,
      I2 => I44,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_45\ is
  port (
    O8 : out STD_LOGIC;
    I12 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I13 : in STD_LOGIC;
    Sext : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_45\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_45\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_45\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I12,
      I1 => I11,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I13,
      I1 => I11,
      I2 => Sext,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_46\ is
  port (
    O7 : out STD_LOGIC;
    I10 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I11 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_46\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_46\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_46\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I10,
      I1 => I9,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I11,
      I1 => I9,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_47\ is
  port (
    O6 : out STD_LOGIC;
    I8 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I9 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_47\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_47\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_47\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I8,
      I1 => I7,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I9,
      I1 => I7,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_48\ is
  port (
    O5 : out STD_LOGIC;
    I6 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_48\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_48\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_48\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I6,
      I1 => I5,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I7,
      I1 => I5,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_49\ is
  port (
    O4 : out STD_LOGIC;
    I4 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_49\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_49\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_49\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I4,
      I1 => I3,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I5,
      I1 => I3,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_50\ is
  port (
    O3 : out STD_LOGIC;
    I2 : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_50\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_50\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_50\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I2,
      I1 => Shifted,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I3,
      I1 => Shifted,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_51\ is
  port (
    O2 : out STD_LOGIC;
    Op2 : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shifted : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_51\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_51\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_51\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => Op2,
      I1 => Op1_Shift,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => Shifted,
      I1 => Op1_Shift,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_52\ is
  port (
    O29 : out STD_LOGIC;
    I74 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_52\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_52\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_52\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I74,
      I1 => I72,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I75,
      I1 => I72,
      I2 => I76,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O29
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_53\ is
  port (
    O1 : out STD_LOGIC;
    Op2_Low : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Op1_Shift : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_53\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_53\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_53\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => Op2_Low(0),
      I1 => I1,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => Op1_Shift,
      I1 => I1,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_54\ is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    Op2_Low : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op1_Logic : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_54\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_54\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_54\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => Op2_Low(0),
      I1 => Op1_Logic,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I1,
      I1 => Op1_Logic,
      I2 => '0',
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => Shift_Logic_Res
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_55\ is
  port (
    O28 : out STD_LOGIC;
    I71 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_55\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_55\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_55\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I71,
      I1 => I69,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I72,
      I1 => I69,
      I2 => I73,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O28
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_56\ is
  port (
    O27 : out STD_LOGIC;
    I68 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_56\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_56\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_56\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I68,
      I1 => I66,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I69,
      I1 => I66,
      I2 => I70,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O27
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_57\ is
  port (
    O26 : out STD_LOGIC;
    I65 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_57\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_57\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_57\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I65,
      I1 => I63,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I66,
      I1 => I63,
      I2 => I67,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O26
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_58\ is
  port (
    O25 : out STD_LOGIC;
    I62 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_58\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_58\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_58\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I62,
      I1 => I60,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I63,
      I1 => I60,
      I2 => I64,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O25
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_59\ is
  port (
    O24 : out STD_LOGIC;
    I59 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_59\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_59\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_59\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I59,
      I1 => I57,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I60,
      I1 => I57,
      I2 => I61,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O24
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_60\ is
  port (
    O23 : out STD_LOGIC;
    I56 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_60\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_60\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_60\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I56,
      I1 => I54,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I57,
      I1 => I54,
      I2 => I58,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O23
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_61\ is
  port (
    O22 : out STD_LOGIC;
    I53 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_61\ : entity is "Shift_Logic_Bit";
end \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_61\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Bit__parameterized0_61\ is
  signal logic_Res_i : STD_LOGIC;
  signal shift_Res : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of Logic_LUT : label is "PRIMITIVE";
  attribute box_type of Shift_LUT : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Shift_Logic_Mux : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of Shift_Logic_Mux : label is "S:I2";
  attribute box_type of Shift_Logic_Mux : label is "PRIMITIVE";
begin
Logic_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => I53,
      I1 => I51,
      I2 => Q(0),
      I3 => Q(1),
      O => logic_Res_i
    );
Shift_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => I54,
      I1 => I51,
      I2 => I55,
      I3 => Shift_Oper,
      O => shift_Res
    );
Shift_Logic_Mux: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => shift_Res,
      I1 => logic_Res_i,
      I2 => Select_Logic,
      O => O22
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Uart_Control_Status__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    UART_Status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lmb_reg_read : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    new_rx_data_orig : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    Q_0 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    RX_Data_Received : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Uart_Control_Status__parameterized0\ : entity is "Uart_Control_Status";
end \microblaze_mcs_0_Uart_Control_Status__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Uart_Control_Status__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_UART_Status[6]_i_1\ : STD_LOGIC;
  signal n_0_error_interrupt_i_1 : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
\UART_Status[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => lmb_reg_read,
      O => \n_0_UART_Status[6]_i_1\
    );
\UART_Status_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I3(0),
      Q => UART_Status(0),
      R => \n_0_UART_Status[6]_i_1\
    );
\UART_Status_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => UART_Status(1),
      R => '0'
    );
\UART_Status_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => UART_Status(2),
      R => '0'
    );
\UART_Status_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I3(1),
      Q => UART_Status(3),
      R => \n_0_UART_Status[6]_i_1\
    );
\UART_Status_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => UART_Status(4),
      R => '0'
    );
\UART_Status_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \^d\(0),
      Q => UART_Status(5),
      R => \n_0_UART_Status[6]_i_1\
    );
\UART_Status_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \^d\(1),
      Q => UART_Status(6),
      R => \n_0_UART_Status[6]_i_1\
    );
\UART_Status_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => UART_Status(7),
      R => '0'
    );
error_interrupt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
    port map (
      I0 => new_rx_data_orig(0),
      I1 => I5,
      I2 => Q_0,
      I3 => I6,
      I4 => RX_Data_Received,
      I5 => I3(0),
      O => n_0_error_interrupt_i_1
    );
error_interrupt_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_error_interrupt_i_1,
      Q => O2,
      R => I4
    );
frame_error_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I2,
      Q => \^d\(1),
      R => '0'
    );
overrun_error_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => lmb_reg_read,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(4),
      O => O1
    );
overrun_error_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I1,
      Q => \^d\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_XIL_SRL16E__parameterized0\ is
  port (
    D_0 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_XIL_SRL16E__parameterized0\ : entity is "XIL_SRL16E";
end \microblaze_mcs_0_XIL_SRL16E__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_XIL_SRL16E__parameterized0\ is
  signal \^d_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/DIV16_SRL16E/Use_unisim.XIL_SRL16E_I1 ";
begin
  D_0 <= \^d_0\;
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => I1,
      CLK => Clk,
      D => \^d_0\,
      Q => \^d_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_XIL_SRL16E__parameterized0_204\ is
  port (
    D : out STD_LOGIC;
    Clk_En : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_XIL_SRL16E__parameterized0_204\ : entity is "XIL_SRL16E";
end \microblaze_mcs_0_XIL_SRL16E__parameterized0_204\;

architecture STRUCTURE of \microblaze_mcs_0_XIL_SRL16E__parameterized0_204\ is
  signal \^d\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1 ";
begin
  D <= \^d\;
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => Clk_En,
      CLK => Clk,
      D => \^d\,
      Q => \^d\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_XIL_SRL16E__parameterized0_205\ is
  port (
    Clk_En : out STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_XIL_SRL16E__parameterized0_205\ : entity is "XIL_SRL16E";
end \microblaze_mcs_0_XIL_SRL16E__parameterized0_205\;

architecture STRUCTURE of \microblaze_mcs_0_XIL_SRL16E__parameterized0_205\ is
  signal \^clk_en\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1 ";
begin
  Clk_En <= \^clk_en\;
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => Clk,
      D => \^clk_en\,
      Q => \^clk_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_XIL_SRL16E__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\ : out STD_LOGIC;
    \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\ : out STD_LOGIC;
    new_rx_data_write_reg0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    D7_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I2 : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_XIL_SRL16E__parameterized2\ : entity is "XIL_SRL16E";
end \microblaze_mcs_0_XIL_SRL16E__parameterized2\;

architecture STRUCTURE of \microblaze_mcs_0_XIL_SRL16E__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal RX_Frame_Error : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[2].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[3].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[4].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[5].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[6].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[7].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Convert_Serial_To_Parallel[8].Rest_Bits.Others_I_i_1\ : label is "soft_lutpair12";
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Delay_16/Use_unisim.XIL_SRL16E_I1 ";
  attribute SOFT_HLUTNM of frame_error_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of new_rx_data_write_i_1 : label is "soft_lutpair13";
begin
  O1 <= \^o1\;
\Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(8),
      I1 => \^o1\,
      I2 => I2,
      I3 => \out\(7),
      O => \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[2].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(7),
      I1 => \^o1\,
      I2 => I2,
      I3 => \out\(6),
      O => \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[3].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(6),
      I1 => \^o1\,
      I2 => I2,
      I3 => \out\(5),
      O => \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[4].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(5),
      I1 => \^o1\,
      I2 => I2,
      I3 => \out\(4),
      O => \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[5].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(4),
      I1 => \^o1\,
      I2 => I2,
      I3 => \out\(3),
      O => \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[6].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(3),
      I1 => \^o1\,
      I2 => I2,
      I3 => \out\(2),
      O => \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[7].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(2),
      I1 => \^o1\,
      I2 => I2,
      I3 => \out\(1),
      O => \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\
    );
\Convert_Serial_To_Parallel[8].Rest_Bits.Others_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \out\(1),
      I1 => \^o1\,
      I2 => I2,
      I3 => \out\(0),
      O => \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\
    );
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => I1,
      CLK => Clk,
      D => D7_out,
      Q => \^o1\
    );
frame_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B0A"
    )
    port map (
      I0 => RX_Frame_Error,
      I1 => I6,
      I2 => I4,
      I3 => D(0),
      O => O10
    );
frame_error_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => I1,
      I3 => in0(0),
      O => RX_Frame_Error
    );
new_rx_data_write_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => in0(0),
      I1 => I2,
      I2 => \^o1\,
      I3 => I1,
      O => new_rx_data_write_reg0
    );
running_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF7F0000F000"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => I1,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O => O3
    );
stop_Bit_Position_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
    port map (
      I0 => \out\(0),
      I1 => I1,
      I2 => \^o1\,
      I3 => I2,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_XIL_SRL16E__parameterized2_203\ is
  port (
    S : out STD_LOGIC;
    D7_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q_0 : in STD_LOGIC;
    O2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_XIL_SRL16E__parameterized2_203\ : entity is "XIL_SRL16E";
end \microblaze_mcs_0_XIL_SRL16E__parameterized2_203\;

architecture STRUCTURE of \microblaze_mcs_0_XIL_SRL16E__parameterized2_203\ is
  signal \^s\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.XIL_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.XIL_SRL16E_I1\ : label is "U0/\iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1 ";
begin
  S <= \^s\;
\Use_unisim.XIL_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => I1,
      CLK => Clk,
      D => I2,
      Q => \^s\
    );
\Use_unisim.XIL_SRL16E_I1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^s\,
      I1 => Q_0,
      I2 => O2,
      O => D7_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Zero_Detect__parameterized0\ is
  port (
    Reg_zero : out STD_LOGIC;
    Reg_Test_Equal : in STD_LOGIC;
    \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\ : in STD_LOGIC;
    \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\ : in STD_LOGIC;
    \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\ : in STD_LOGIC;
    \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\ : in STD_LOGIC;
    \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Zero_Detect__parameterized0\ : entity is "Zero_Detect";
end \microblaze_mcs_0_Zero_Detect__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Zero_Detect__parameterized0\ is
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal \n_0_Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Part_Of_Zero_Carry_Start_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Using_FPGA.Part_Of_Zero_Carry_Start_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Part_Of_Zero_Carry_Start_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Part_Of_Zero_Carry_Start_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Part_Of_Zero_Carry_Start_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4\ : label is "PRIMITIVE";
begin
  lopt <= \^lopt_2\;
  lopt_3 <= lopt_1;
  lopt_4 <= lopt_2;
  Reg_zero <= 'Z';
\Using_FPGA.Part_Of_Zero_Carry_Start_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect\,
      CO(2 downto 0) => \NLW_Using_FPGA.Part_Of_Zero_Carry_Start_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => Reg_Test_Equal_N,
      DI(2) => Reg_Test_Equal_N,
      DI(1) => Reg_Test_Equal_N,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Part_Of_Zero_Carry_Start_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\,
      S(2) => \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\,
      S(1) => \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\,
      S(0) => Reg_Test_Equal
    );
\Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect\,
      CO(3) => \^lopt_2\,
      CO(2 downto 0) => \NLW_Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => lopt_3,
      DI(2) => Reg_Test_Equal_N,
      DI(1) => Reg_Test_Equal_N,
      DI(0) => Reg_Test_Equal_N,
      O(3 downto 0) => \NLW_Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_4,
      S(2) => \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\,
      S(1) => \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\,
      S(0) => \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_intr_ctrl__parameterized0\ is
  port (
    O1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Extend_Data_Read : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sel_LSB : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lmb_reg_read : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    io_bus_read_data : in STD_LOGIC_VECTOR ( 26 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    GPI_In : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_intr_ctrl__parameterized0\ : entity is "intr_ctrl";
end \microblaze_mcs_0_intr_ctrl__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_intr_ctrl__parameterized0\ is
  signal INTC_CIPR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INTC_CISR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_5__0\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_5__1\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_5__2\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[0].fdr_i\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \cipr_rd_dff_all[0].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[10].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[10].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[11].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[11].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[12].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[12].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[13].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[13].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[14].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[14].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[15].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[15].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[16].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[16].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[17].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[17].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[18].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[18].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[19].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[19].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[1].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[1].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[20].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[20].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[21].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[21].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[22].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[22].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[23].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[23].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[24].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[24].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[25].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[25].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[26].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[26].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[27].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[27].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[28].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[28].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[29].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[29].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[2].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[2].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[30].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[30].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[31].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[31].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[3].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[3].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[4].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[4].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[5].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[5].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[6].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[6].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[7].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[7].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[8].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[8].fdr_i\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \cipr_rd_dff_all[9].fdr_i\ : label is "FDR";
  attribute box_type of \cipr_rd_dff_all[9].fdr_i\ : label is "PRIMITIVE";
begin
  O10 <= \^o10\;
  O11 <= \^o11\;
  O9 <= \^o9\;
\Data_Shift_Mux_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFAFA0AFA0"
    )
    port map (
      I0 => I9,
      I1 => \n_0_Data_Shift_Mux_i_5__2\,
      I2 => sel_LSB(0),
      I3 => I10,
      I4 => \^o9\,
      I5 => I2,
      O => Extend_Data_Read(0)
    );
\Data_Shift_Mux_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFAFA0AFA0"
    )
    port map (
      I0 => I11,
      I1 => \n_0_Data_Shift_Mux_i_5__1\,
      I2 => sel_LSB(0),
      I3 => I12,
      I4 => \^o10\,
      I5 => I2,
      O => Extend_Data_Read(1)
    );
\Data_Shift_Mux_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFAFA0AFA0"
    )
    port map (
      I0 => I13,
      I1 => \n_0_Data_Shift_Mux_i_5__0\,
      I2 => sel_LSB(0),
      I3 => I14,
      I4 => \^o11\,
      I5 => I2,
      O => Extend_Data_Read(2)
    );
\Data_Shift_Mux_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(28),
      I1 => I1(20),
      I2 => INTC_CISR(28),
      I3 => io_bus_read_data(23),
      I4 => I3(23),
      O => O18
    );
\Data_Shift_Mux_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(27),
      I1 => I1(19),
      I2 => INTC_CISR(27),
      I3 => io_bus_read_data(22),
      I4 => I3(22),
      O => O19
    );
\Data_Shift_Mux_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(23),
      I1 => I1(15),
      I2 => INTC_CISR(23),
      I3 => io_bus_read_data(18),
      I4 => I3(18),
      O => O20
    );
\Data_Shift_Mux_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(22),
      I1 => I1(14),
      I2 => INTC_CISR(22),
      I3 => io_bus_read_data(17),
      I4 => I3(17),
      O => O21
    );
\Data_Shift_Mux_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(21),
      I1 => I1(13),
      I2 => INTC_CISR(21),
      I3 => io_bus_read_data(16),
      I4 => I3(16),
      O => O22
    );
\Data_Shift_Mux_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(20),
      I1 => I1(12),
      I2 => INTC_CISR(20),
      I3 => io_bus_read_data(15),
      I4 => I3(15),
      O => O23
    );
\Data_Shift_Mux_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(19),
      I1 => I1(11),
      I2 => INTC_CISR(19),
      I3 => io_bus_read_data(14),
      I4 => I3(14),
      O => O24
    );
\Data_Shift_Mux_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(18),
      I1 => I1(10),
      I2 => INTC_CISR(18),
      I3 => io_bus_read_data(13),
      I4 => I3(13),
      O => O25
    );
\Data_Shift_Mux_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(17),
      I1 => I1(9),
      I2 => INTC_CISR(17),
      I3 => io_bus_read_data(12),
      I4 => I3(12),
      O => O26
    );
\Data_Shift_Mux_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(16),
      I1 => I1(8),
      I2 => INTC_CISR(16),
      I3 => io_bus_read_data(11),
      I4 => I3(11),
      O => O27
    );
\Data_Shift_Mux_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => INTC_CIPR(0),
      I1 => GPI_In(0),
      I2 => I3(0),
      I3 => io_bus_read_data(0),
      I4 => I4(0),
      I5 => INTC_CISR(0),
      O => O3
    );
\Data_Shift_Mux_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => INTC_CIPR(1),
      I1 => GPI_In(1),
      I2 => I3(1),
      I3 => io_bus_read_data(1),
      I4 => I4(1),
      I5 => INTC_CISR(1),
      O => O4
    );
\Data_Shift_Mux_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => INTC_CIPR(2),
      I1 => GPI_In(2),
      I2 => I3(2),
      I3 => io_bus_read_data(2),
      I4 => I4(2),
      I5 => INTC_CISR(2),
      O => O5
    );
\Data_Shift_Mux_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(31),
      I1 => I1(23),
      I2 => INTC_CISR(31),
      I3 => io_bus_read_data(26),
      I4 => I3(26),
      O => O15
    );
\Data_Shift_Mux_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(30),
      I1 => I1(22),
      I2 => INTC_CISR(30),
      I3 => io_bus_read_data(25),
      I4 => I3(25),
      O => O16
    );
\Data_Shift_Mux_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(29),
      I1 => I1(21),
      I2 => INTC_CISR(29),
      I3 => io_bus_read_data(24),
      I4 => I3(24),
      O => O17
    );
\Data_Shift_Mux_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CISR(10),
      I1 => I3(5),
      I2 => INTC_CIPR(10),
      I3 => io_bus_read_data(5),
      I4 => I1(2),
      O => \n_0_Data_Shift_Mux_i_5__0\
    );
\Data_Shift_Mux_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CISR(9),
      I1 => I3(4),
      I2 => INTC_CIPR(9),
      I3 => io_bus_read_data(4),
      I4 => I1(1),
      O => \n_0_Data_Shift_Mux_i_5__1\
    );
\Data_Shift_Mux_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CISR(8),
      I1 => I3(3),
      I2 => INTC_CIPR(8),
      I3 => io_bus_read_data(3),
      I4 => I1(0),
      O => \n_0_Data_Shift_Mux_i_5__2\
    );
\Data_Shift_Mux_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CISR(15),
      I1 => I3(10),
      I2 => INTC_CIPR(15),
      I3 => io_bus_read_data(10),
      I4 => I1(7),
      O => O28
    );
\Data_Shift_Mux_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CISR(14),
      I1 => I3(9),
      I2 => INTC_CIPR(14),
      I3 => io_bus_read_data(9),
      I4 => I1(6),
      O => O29
    );
\Data_Shift_Mux_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CISR(13),
      I1 => I3(8),
      I2 => INTC_CIPR(13),
      I3 => io_bus_read_data(8),
      I4 => I1(5),
      O => O30
    );
\Data_Shift_Mux_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CISR(12),
      I1 => I3(7),
      I2 => INTC_CIPR(12),
      I3 => io_bus_read_data(7),
      I4 => I1(4),
      O => O31
    );
\Data_Shift_Mux_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CISR(11),
      I1 => I3(6),
      I2 => INTC_CIPR(11),
      I3 => io_bus_read_data(6),
      I4 => I1(3),
      O => O32
    );
Data_Shift_Mux_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(26),
      I1 => I1(18),
      I2 => INTC_CISR(26),
      I3 => io_bus_read_data(21),
      I4 => I3(21),
      O => \^o11\
    );
\Data_Shift_Mux_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(25),
      I1 => I1(17),
      I2 => INTC_CISR(25),
      I3 => io_bus_read_data(20),
      I4 => I3(20),
      O => \^o10\
    );
\Data_Shift_Mux_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => INTC_CIPR(24),
      I1 => I1(16),
      I2 => INTC_CISR(24),
      I3 => io_bus_read_data(19),
      I4 => I3(19),
      O => \^o9\
    );
\INTC_CISR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(0),
      R => '0'
    );
\INTC_CISR_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(10),
      R => '0'
    );
\INTC_CISR_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(11),
      R => '0'
    );
\INTC_CISR_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(12),
      R => '0'
    );
\INTC_CISR_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(13),
      R => '0'
    );
\INTC_CISR_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(14),
      R => '0'
    );
\INTC_CISR_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(15),
      R => '0'
    );
\INTC_CISR_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(16),
      R => '0'
    );
\INTC_CISR_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(17),
      R => '0'
    );
\INTC_CISR_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(18),
      R => '0'
    );
\INTC_CISR_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(19),
      R => '0'
    );
\INTC_CISR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(1),
      R => '0'
    );
\INTC_CISR_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(20),
      R => '0'
    );
\INTC_CISR_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(21),
      R => '0'
    );
\INTC_CISR_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(22),
      R => '0'
    );
\INTC_CISR_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(23),
      R => '0'
    );
\INTC_CISR_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(24),
      R => '0'
    );
\INTC_CISR_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(25),
      R => '0'
    );
\INTC_CISR_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(26),
      R => '0'
    );
\INTC_CISR_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(27),
      R => '0'
    );
\INTC_CISR_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(28),
      R => '0'
    );
\INTC_CISR_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(29),
      R => '0'
    );
\INTC_CISR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(2),
      R => '0'
    );
\INTC_CISR_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(30),
      R => '0'
    );
\INTC_CISR_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(31),
      R => '0'
    );
\INTC_CISR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O2(0),
      R => '0'
    );
\INTC_CISR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O2(1),
      R => '0'
    );
\INTC_CISR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O2(2),
      R => '0'
    );
\INTC_CISR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O2(3),
      R => '0'
    );
\INTC_CISR_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O2(4),
      R => '0'
    );
\INTC_CISR_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(8),
      R => '0'
    );
\INTC_CISR_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CISR(9),
      R => '0'
    );
\cipr_rd_dff_all[0].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(0),
      R => R
    );
\cipr_rd_dff_all[0].fdr_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(2),
      I4 => lmb_reg_read,
      I5 => Q(3),
      O => R
    );
\cipr_rd_dff_all[10].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(10),
      R => R
    );
\cipr_rd_dff_all[11].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(11),
      R => R
    );
\cipr_rd_dff_all[12].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(12),
      R => R
    );
\cipr_rd_dff_all[13].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(13),
      R => R
    );
\cipr_rd_dff_all[14].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(14),
      R => R
    );
\cipr_rd_dff_all[15].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(15),
      R => R
    );
\cipr_rd_dff_all[16].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(16),
      R => R
    );
\cipr_rd_dff_all[17].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(17),
      R => R
    );
\cipr_rd_dff_all[18].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(18),
      R => R
    );
\cipr_rd_dff_all[19].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(19),
      R => R
    );
\cipr_rd_dff_all[1].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(1),
      R => R
    );
\cipr_rd_dff_all[20].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(20),
      R => R
    );
\cipr_rd_dff_all[21].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(21),
      R => R
    );
\cipr_rd_dff_all[22].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(22),
      R => R
    );
\cipr_rd_dff_all[23].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(23),
      R => R
    );
\cipr_rd_dff_all[24].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(24),
      R => R
    );
\cipr_rd_dff_all[25].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(25),
      R => R
    );
\cipr_rd_dff_all[26].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(26),
      R => R
    );
\cipr_rd_dff_all[27].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(27),
      R => R
    );
\cipr_rd_dff_all[28].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(28),
      R => R
    );
\cipr_rd_dff_all[29].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(29),
      R => R
    );
\cipr_rd_dff_all[2].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(2),
      R => R
    );
\cipr_rd_dff_all[30].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(30),
      R => R
    );
\cipr_rd_dff_all[31].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(31),
      R => R
    );
\cipr_rd_dff_all[3].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O1(0),
      R => R
    );
\cipr_rd_dff_all[4].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O1(1),
      R => R
    );
\cipr_rd_dff_all[5].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O1(2),
      R => R
    );
\cipr_rd_dff_all[6].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O1(3),
      R => R
    );
\cipr_rd_dff_all[7].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O1(4),
      R => R
    );
\cipr_rd_dff_all[8].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(8),
      R => R
    );
\cipr_rd_dff_all[9].fdr_i\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => INTC_CIPR(9),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized0\ is
  port (
    lmb_as : out STD_LOGIC;
    Sl_Rdy : out STD_LOGIC;
    Extend_Data_Read : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Data_Read : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sel_LSB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    DATA_OUTB : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized0\ : entity is "lmb_bram_if_cntlr";
end \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized0\ is
  signal \^data_read\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^sl_rdy\ : STD_LOGIC;
  signal \^lmb_as\ : STD_LOGIC;
  signal n_0_Data_Shift_Mux_i_4 : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_4__0\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_4__1\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_4__2\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_4__3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_3__10\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_3__11\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_3__13\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_3__14\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_3__19\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_3__23\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_3__24\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_3__25\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_4__4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_4__5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of Data_Shift_Mux_i_5 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of Data_Shift_Mux_i_6 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_6__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_6__1\ : label is "soft_lutpair3";
begin
  Data_Read <= \^data_read\;
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Sl_Rdy <= \^sl_rdy\;
  lmb_as <= \^lmb_as\;
\Data_Shift_Mux_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I3,
      I1 => n_0_Data_Shift_Mux_i_4,
      I2 => sel_LSB(1),
      I3 => \^data_read\,
      I4 => sel_LSB(0),
      I5 => \^o1\,
      O => Extend_Data_Read(0)
    );
\Data_Shift_Mux_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4,
      I1 => \n_0_Data_Shift_Mux_i_4__0\,
      I2 => sel_LSB(1),
      I3 => \^o2\,
      I4 => sel_LSB(0),
      I5 => \^o3\,
      O => Extend_Data_Read(1)
    );
\Data_Shift_Mux_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I5,
      I1 => \n_0_Data_Shift_Mux_i_4__1\,
      I2 => sel_LSB(1),
      I3 => \^o4\,
      I4 => sel_LSB(0),
      I5 => \^o5\,
      O => Extend_Data_Read(2)
    );
\Data_Shift_Mux_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I6,
      I1 => \n_0_Data_Shift_Mux_i_4__2\,
      I2 => sel_LSB(1),
      I3 => \^o6\,
      I4 => sel_LSB(0),
      I5 => \^o7\,
      O => Extend_Data_Read(3)
    );
\Data_Shift_Mux_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I7,
      I1 => \n_0_Data_Shift_Mux_i_4__3\,
      I2 => sel_LSB(1),
      I3 => \^o8\,
      I4 => sel_LSB(0),
      I5 => \^o9\,
      O => Extend_Data_Read(4)
    );
\Data_Shift_Mux_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_Data_Shift_Mux_i_4,
      I1 => sel_LSB(1),
      I2 => \^o1\,
      O => Extend_Data_Read(5)
    );
\Data_Shift_Mux_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_4__0\,
      I1 => sel_LSB(1),
      I2 => \^o3\,
      O => Extend_Data_Read(6)
    );
\Data_Shift_Mux_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_4__1\,
      I1 => sel_LSB(1),
      I2 => \^o5\,
      O => Extend_Data_Read(7)
    );
\Data_Shift_Mux_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_4__2\,
      I1 => sel_LSB(1),
      I2 => \^o7\,
      O => Extend_Data_Read(8)
    );
\Data_Shift_Mux_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_4__3\,
      I1 => sel_LSB(1),
      I2 => \^o9\,
      O => Extend_Data_Read(9)
    );
\Data_Shift_Mux_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(8),
      I3 => I14,
      I4 => I9,
      O => O10
    );
\Data_Shift_Mux_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(9),
      I3 => I15,
      I4 => I9,
      O => O11
    );
\Data_Shift_Mux_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(10),
      I3 => I16,
      I4 => I9,
      O => O12
    );
\Data_Shift_Mux_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(11),
      I3 => I17,
      I4 => I9,
      O => \^data_read\
    );
\Data_Shift_Mux_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(12),
      I3 => I18,
      I4 => I9,
      O => \^o2\
    );
\Data_Shift_Mux_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(13),
      I3 => I19,
      I4 => I9,
      O => \^o4\
    );
\Data_Shift_Mux_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(14),
      I3 => I20,
      I4 => I9,
      O => \^o6\
    );
\Data_Shift_Mux_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(15),
      I3 => I21,
      I4 => I9,
      O => \^o8\
    );
\Data_Shift_Mux_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(16),
      I3 => I22,
      I4 => I9,
      O => O13
    );
\Data_Shift_Mux_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(17),
      I3 => I23,
      I4 => I9,
      O => O14
    );
\Data_Shift_Mux_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(18),
      I3 => I24,
      I4 => I9,
      O => O15
    );
\Data_Shift_Mux_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(19),
      I3 => I25,
      I4 => I9,
      O => \^o1\
    );
\Data_Shift_Mux_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(20),
      I3 => I26,
      I4 => I9,
      O => \^o3\
    );
\Data_Shift_Mux_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(21),
      I3 => I27,
      I4 => I9,
      O => \^o5\
    );
\Data_Shift_Mux_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(22),
      I3 => I28,
      I4 => I9,
      O => \^o7\
    );
\Data_Shift_Mux_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(23),
      I3 => I29,
      I4 => I9,
      O => \^o9\
    );
Data_Shift_Mux_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(3),
      I3 => I8,
      I4 => I9,
      O => n_0_Data_Shift_Mux_i_4
    );
\Data_Shift_Mux_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(4),
      I3 => I10,
      I4 => I9,
      O => \n_0_Data_Shift_Mux_i_4__0\
    );
\Data_Shift_Mux_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(5),
      I3 => I11,
      I4 => I9,
      O => \n_0_Data_Shift_Mux_i_4__1\
    );
\Data_Shift_Mux_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(6),
      I3 => I12,
      I4 => I9,
      O => \n_0_Data_Shift_Mux_i_4__2\
    );
\Data_Shift_Mux_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      I2 => DATA_OUTB(7),
      I3 => I13,
      I4 => I9,
      O => \n_0_Data_Shift_Mux_i_4__3\
    );
\Data_Shift_Mux_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => DATA_OUTB(0),
      I1 => \^sl_rdy\,
      I2 => \^lmb_as\,
      O => O16
    );
\Data_Shift_Mux_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => DATA_OUTB(1),
      I1 => \^sl_rdy\,
      I2 => \^lmb_as\,
      O => O17
    );
\Data_Shift_Mux_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => DATA_OUTB(2),
      I1 => \^sl_rdy\,
      I2 => \^lmb_as\,
      O => O18
    );
Data_Shift_Mux_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      O => O22
    );
Data_Shift_Mux_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => DATA_OUTB(16),
      I1 => \^sl_rdy\,
      I2 => \^lmb_as\,
      O => O19
    );
\Data_Shift_Mux_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => DATA_OUTB(17),
      I1 => \^sl_rdy\,
      I2 => \^lmb_as\,
      O => O20
    );
\Data_Shift_Mux_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => DATA_OUTB(18),
      I1 => \^sl_rdy\,
      I2 => \^lmb_as\,
      O => O21
    );
\No_ECC.Sl_Rdy_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I2,
      Q => \^sl_rdy\,
      R => '0'
    );
\No_ECC.lmb_as_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I1,
      Q => \^lmb_as\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized2\ is
  port (
    lmb_as : out STD_LOGIC;
    Sl_Rdy : out STD_LOGIC;
    LMB_Ready : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized2\ : entity is "lmb_bram_if_cntlr";
end \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized2\;

architecture STRUCTURE of \microblaze_mcs_0_lmb_bram_if_cntlr__parameterized2\ is
  signal \^sl_rdy\ : STD_LOGIC;
  signal \^lmb_as\ : STD_LOGIC;
begin
  Sl_Rdy <= \^sl_rdy\;
  lmb_as <= \^lmb_as\;
\No_ECC.Sl_Rdy_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I2,
      Q => \^sl_rdy\,
      R => '0'
    );
\No_ECC.lmb_as_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I1,
      Q => \^lmb_as\,
      R => '0'
    );
\Using_FPGA.clean_iReady_MuxCY_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^lmb_as\,
      I1 => \^sl_rdy\,
      O => LMB_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_lmb_v10__parameterized0\ is
  port (
    reset_temp0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_lmb_v10__parameterized0\ : entity is "lmb_v10";
end \microblaze_mcs_0_lmb_v10__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_lmb_v10__parameterized0\ is
  signal \^reset_temp0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_FF_I : label is "FDS";
  attribute box_type : string;
  attribute box_type of POR_FF_I : label is "PRIMITIVE";
begin
  reset_temp0 <= \^reset_temp0\;
\No_ECC.Sl_Rdy_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^reset_temp0\,
      O => O1
    );
POR_FF_I: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => \^reset_temp0\,
      S => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_lmb_v10__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_lmb_v10__parameterized2\ : entity is "lmb_v10";
end \microblaze_mcs_0_lmb_v10__parameterized2\;

architecture STRUCTURE of \microblaze_mcs_0_lmb_v10__parameterized2\ is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_FF_I : label is "FDS";
  attribute box_type : string;
  attribute box_type of POR_FF_I : label is "PRIMITIVE";
begin
POR_FF_I: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => O1,
      S => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_mux4_8__parameterized0\ is
  port (
    DATA_INB : out STD_LOGIC_VECTOR ( 15 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 31 );
    sel_Write_Mux_MSB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_mux4_8__parameterized0\ : entity is "mux4_8";
end \microblaze_mcs_0_mux4_8__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_mux4_8__parameterized0\ is
  attribute box_type : string;
  attribute box_type of \FPGA_LUT6_Target.GEN4_LOOP[0].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \FPGA_LUT6_Target.GEN4_LOOP[1].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \FPGA_LUT6_Target.GEN4_LOOP[2].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \FPGA_LUT6_Target.GEN4_LOOP[3].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \FPGA_LUT6_Target.GEN4_LOOP[4].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \FPGA_LUT6_Target.GEN4_LOOP[5].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \FPGA_LUT6_Target.GEN4_LOOP[7].BYTESTEER_LUT6\ : label is "PRIMITIVE";
begin
\FPGA_LUT6_Target.GEN4_LOOP[0].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(24),
      I1 => I1(8),
      I2 => I1(16),
      I3 => I1(0),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => DATA_INB(7),
      O6 => DATA_INB(15)
    );
\FPGA_LUT6_Target.GEN4_LOOP[1].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(25),
      I1 => I1(9),
      I2 => I1(17),
      I3 => I1(1),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => DATA_INB(6),
      O6 => DATA_INB(14)
    );
\FPGA_LUT6_Target.GEN4_LOOP[2].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(26),
      I1 => I1(10),
      I2 => I1(18),
      I3 => I1(2),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => DATA_INB(5),
      O6 => DATA_INB(13)
    );
\FPGA_LUT6_Target.GEN4_LOOP[3].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(27),
      I1 => I1(11),
      I2 => I1(19),
      I3 => I1(3),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => DATA_INB(4),
      O6 => DATA_INB(12)
    );
\FPGA_LUT6_Target.GEN4_LOOP[4].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(28),
      I1 => I1(12),
      I2 => I1(20),
      I3 => I1(4),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => DATA_INB(3),
      O6 => DATA_INB(11)
    );
\FPGA_LUT6_Target.GEN4_LOOP[5].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(29),
      I1 => I1(13),
      I2 => I1(21),
      I3 => I1(5),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => DATA_INB(2),
      O6 => DATA_INB(10)
    );
\FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(30),
      I1 => I1(14),
      I2 => I1(22),
      I3 => I1(6),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => DATA_INB(1),
      O6 => DATA_INB(9)
    );
\FPGA_LUT6_Target.GEN4_LOOP[7].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(31),
      I1 => I1(15),
      I2 => I1(23),
      I3 => I1(7),
      I4 => sel_Write_Mux_MSB(1),
      I5 => sel_Write_Mux_MSB(0),
      O5 => DATA_INB(0),
      O6 => DATA_INB(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_ALU__parameterized0\ is
  port (
    ALU_Carry : out STD_LOGIC;
    ALU_Result : out STD_LOGIC;
    EX_Result : out STD_LOGIC;
    O1 : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Carry_In : in STD_LOGIC;
    S : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    Op2_Low : in STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Op1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    EX_Op2 : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_ALU__parameterized0\ : entity is "ALU";
end \microblaze_mcs_0_ALU__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_ALU__parameterized0\ is
  signal EX_CarryIn_I : STD_LOGIC;
  signal control_carry : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_100 : STD_LOGIC;
  signal lopt_101 : STD_LOGIC;
  signal lopt_102 : STD_LOGIC;
  signal lopt_103 : STD_LOGIC;
  signal lopt_104 : STD_LOGIC;
  signal lopt_105 : STD_LOGIC;
  signal lopt_106 : STD_LOGIC;
  signal lopt_107 : STD_LOGIC;
  signal lopt_108 : STD_LOGIC;
  signal lopt_109 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_110 : STD_LOGIC;
  signal lopt_111 : STD_LOGIC;
  signal lopt_112 : STD_LOGIC;
  signal lopt_113 : STD_LOGIC;
  signal lopt_114 : STD_LOGIC;
  signal lopt_115 : STD_LOGIC;
  signal lopt_116 : STD_LOGIC;
  signal lopt_117 : STD_LOGIC;
  signal lopt_118 : STD_LOGIC;
  signal lopt_119 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_120 : STD_LOGIC;
  signal lopt_121 : STD_LOGIC;
  signal lopt_122 : STD_LOGIC;
  signal lopt_123 : STD_LOGIC;
  signal lopt_124 : STD_LOGIC;
  signal lopt_125 : STD_LOGIC;
  signal lopt_126 : STD_LOGIC;
  signal lopt_127 : STD_LOGIC;
  signal lopt_128 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal lopt_96 : STD_LOGIC;
  signal lopt_97 : STD_LOGIC;
  signal lopt_98 : STD_LOGIC;
  signal lopt_99 : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[10].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[11].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[12].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[13].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[14].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[15].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[16].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[17].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[18].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[19].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[1].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[20].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[21].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[22].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[23].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[24].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[25].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[26].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[27].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[28].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[29].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[2].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[30].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[31].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[3].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[4].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[5].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[6].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[7].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[8].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.ALL_Bits[9].ALU_Bit_I1\ : STD_LOGIC;
  signal \n_0_FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FPGA_Target.No_Carry_Decoding.MULT_AND_I\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FPGA_Target.No_Carry_Decoding.MULT_AND_I\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \FPGA_Target.No_Carry_Decoding.MULT_AND_I\ : label is "PRIMITIVE";
  attribute box_type of \FPGA_Target.No_Carry_Decoding.alu_carry_select_LUT\ : label is "PRIMITIVE";
begin
  lopt <= lopt_124;
  lopt_125 <= lopt_1;
  lopt_127 <= lopt_3;
  lopt_128 <= lopt_4;
  lopt_2 <= lopt_126;
\FPGA_Target.ALL_Bits[0].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized2\
    port map (
      ALU_Carry => ALU_Carry,
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      ALU_Result => ALU_Result,
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[1].ALU_Bit_I1\,
      Op1_Logic => Op1_Logic,
      Op2 => Op2,
      S => S,
      Unsigned_Op => Unsigned_Op,
      lopt => \n_0_FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY\,
      lopt_1 => '0',
      lopt_10 => lopt_6,
      lopt_100 => lopt_96,
      lopt_101 => lopt_97,
      lopt_102 => lopt_98,
      lopt_103 => lopt_99,
      lopt_104 => lopt_100,
      lopt_105 => lopt_101,
      lopt_106 => lopt_102,
      lopt_107 => lopt_103,
      lopt_108 => lopt_104,
      lopt_109 => lopt_105,
      lopt_11 => lopt_7,
      lopt_110 => lopt_106,
      lopt_111 => lopt_107,
      lopt_112 => lopt_108,
      lopt_113 => lopt_109,
      lopt_114 => lopt_110,
      lopt_115 => lopt_111,
      lopt_116 => lopt_112,
      lopt_117 => lopt_113,
      lopt_118 => lopt_114,
      lopt_119 => lopt_115,
      lopt_12 => lopt_8,
      lopt_120 => lopt_116,
      lopt_121 => lopt_117,
      lopt_122 => lopt_118,
      lopt_123 => lopt_119,
      lopt_124 => lopt_120,
      lopt_125 => lopt_121,
      lopt_126 => lopt_122,
      lopt_127 => lopt_123,
      lopt_128 => lopt_124,
      lopt_129 => EX_Op1,
      lopt_13 => lopt_9,
      lopt_130 => lopt_125,
      lopt_131 => lopt_126,
      lopt_132 => lopt_127,
      lopt_133 => lopt_128,
      lopt_14 => lopt_10,
      lopt_15 => lopt_11,
      lopt_16 => lopt_12,
      lopt_17 => lopt_13,
      lopt_18 => lopt_14,
      lopt_19 => lopt_15,
      lopt_2 => EX_CarryIn_I,
      lopt_20 => lopt_16,
      lopt_21 => lopt_17,
      lopt_22 => lopt_18,
      lopt_23 => lopt_19,
      lopt_24 => lopt_20,
      lopt_25 => lopt_21,
      lopt_26 => lopt_22,
      lopt_27 => lopt_23,
      lopt_28 => lopt_24,
      lopt_29 => lopt_25,
      lopt_3 => control_carry,
      lopt_30 => lopt_26,
      lopt_31 => lopt_27,
      lopt_32 => lopt_28,
      lopt_33 => lopt_29,
      lopt_34 => lopt_30,
      lopt_35 => lopt_31,
      lopt_36 => lopt_32,
      lopt_37 => lopt_33,
      lopt_38 => lopt_34,
      lopt_39 => lopt_35,
      lopt_4 => \^lopt\,
      lopt_40 => lopt_36,
      lopt_41 => lopt_37,
      lopt_42 => lopt_38,
      lopt_43 => lopt_39,
      lopt_44 => lopt_40,
      lopt_45 => lopt_41,
      lopt_46 => lopt_42,
      lopt_47 => lopt_43,
      lopt_48 => lopt_44,
      lopt_49 => lopt_45,
      lopt_5 => \^lopt_1\,
      lopt_50 => lopt_46,
      lopt_51 => lopt_47,
      lopt_52 => lopt_48,
      lopt_53 => lopt_49,
      lopt_54 => lopt_50,
      lopt_55 => lopt_51,
      lopt_56 => lopt_52,
      lopt_57 => lopt_53,
      lopt_58 => lopt_54,
      lopt_59 => lopt_55,
      lopt_6 => \^lopt_2\,
      lopt_60 => lopt_56,
      lopt_61 => lopt_57,
      lopt_62 => lopt_58,
      lopt_63 => lopt_59,
      lopt_64 => lopt_60,
      lopt_65 => lopt_61,
      lopt_66 => lopt_62,
      lopt_67 => lopt_63,
      lopt_68 => lopt_64,
      lopt_69 => lopt_65,
      lopt_7 => \^lopt_3\,
      lopt_70 => lopt_66,
      lopt_71 => lopt_67,
      lopt_72 => lopt_68,
      lopt_73 => lopt_69,
      lopt_74 => lopt_70,
      lopt_75 => lopt_71,
      lopt_76 => lopt_72,
      lopt_77 => lopt_73,
      lopt_78 => lopt_74,
      lopt_79 => lopt_75,
      lopt_8 => \^lopt_4\,
      lopt_80 => lopt_76,
      lopt_81 => lopt_77,
      lopt_82 => lopt_78,
      lopt_83 => lopt_79,
      lopt_84 => lopt_80,
      lopt_85 => lopt_81,
      lopt_86 => lopt_82,
      lopt_87 => lopt_83,
      lopt_88 => lopt_84,
      lopt_89 => lopt_85,
      lopt_9 => lopt_5,
      lopt_90 => lopt_86,
      lopt_91 => lopt_87,
      lopt_92 => lopt_88,
      lopt_93 => lopt_89,
      lopt_94 => lopt_90,
      lopt_95 => lopt_91,
      lopt_96 => lopt_92,
      lopt_97 => lopt_93,
      lopt_98 => lopt_94,
      lopt_99 => lopt_95
    );
\FPGA_Target.ALL_Bits[10].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(19),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[10].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[11].ALU_Bit_I1\,
      I38 => I38,
      I39 => I39,
      lopt => lopt_82,
      lopt_1 => lopt_83,
      lopt_2 => lopt_84,
      lopt_3 => lopt_90
    );
\FPGA_Target.ALL_Bits[11].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_172\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(18),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[11].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[12].ALU_Bit_I1\,
      I36 => I36,
      I37 => I37,
      lopt => lopt_79,
      lopt_1 => lopt_80,
      lopt_2 => lopt_81,
      lopt_3 => lopt_89
    );
\FPGA_Target.ALL_Bits[12].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_173\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(17),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[12].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[13].ALU_Bit_I1\,
      I34 => I34,
      I35 => I35,
      lopt => lopt_76,
      lopt_1 => lopt_77,
      lopt_2 => lopt_78,
      lopt_3 => lopt_88
    );
\FPGA_Target.ALL_Bits[13].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_174\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(16),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[13].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[14].ALU_Bit_I1\,
      I32 => I32,
      I33 => I33,
      lopt => lopt_69,
      lopt_1 => lopt_70,
      lopt_2 => lopt_71,
      lopt_3 => lopt_75
    );
\FPGA_Target.ALL_Bits[14].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_175\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(15),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[14].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[15].ALU_Bit_I1\,
      I30 => I30,
      I31 => I31,
      lopt => lopt_66,
      lopt_1 => lopt_67,
      lopt_2 => lopt_68,
      lopt_3 => lopt_74
    );
\FPGA_Target.ALL_Bits[15].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_176\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(14),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[15].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[16].ALU_Bit_I1\,
      I28 => I28,
      I29 => I29,
      lopt => lopt_63,
      lopt_1 => lopt_64,
      lopt_2 => lopt_65,
      lopt_3 => lopt_73
    );
\FPGA_Target.ALL_Bits[16].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_177\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(13),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[16].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[17].ALU_Bit_I1\,
      I26 => I26,
      I27 => I27,
      lopt => lopt_60,
      lopt_1 => lopt_61,
      lopt_2 => lopt_62,
      lopt_3 => lopt_72
    );
\FPGA_Target.ALL_Bits[17].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_178\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(12),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[17].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[18].ALU_Bit_I1\,
      I24 => I24,
      I25 => I25,
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_2 => lopt_55,
      lopt_3 => lopt_59
    );
\FPGA_Target.ALL_Bits[18].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_179\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(11),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[18].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[19].ALU_Bit_I1\,
      I22 => I22,
      I23 => I23,
      lopt => lopt_50,
      lopt_1 => lopt_51,
      lopt_2 => lopt_52,
      lopt_3 => lopt_58
    );
\FPGA_Target.ALL_Bits[19].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_180\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(10),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[19].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[20].ALU_Bit_I1\,
      I20 => I20,
      I21 => I21,
      lopt => lopt_47,
      lopt_1 => lopt_48,
      lopt_2 => lopt_49,
      lopt_3 => lopt_57
    );
\FPGA_Target.ALL_Bits[1].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_181\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(28),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[1].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[2].ALU_Bit_I1\,
      I56 => I56,
      I57 => I57,
      lopt => lopt_117,
      lopt_1 => lopt_118,
      lopt_2 => lopt_119,
      lopt_3 => lopt_123
    );
\FPGA_Target.ALL_Bits[20].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_182\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(9),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[20].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[21].ALU_Bit_I1\,
      I18 => I18,
      I19 => I19,
      lopt => lopt_44,
      lopt_1 => lopt_45,
      lopt_2 => lopt_46,
      lopt_3 => lopt_56
    );
\FPGA_Target.ALL_Bits[21].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_183\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(8),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[21].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[22].ALU_Bit_I1\,
      I16 => I16,
      I17 => I17,
      lopt => lopt_37,
      lopt_1 => lopt_38,
      lopt_2 => lopt_39,
      lopt_3 => lopt_43
    );
\FPGA_Target.ALL_Bits[22].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_184\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(7),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[22].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[23].ALU_Bit_I1\,
      I14 => I14,
      I15 => I15,
      lopt => lopt_34,
      lopt_1 => lopt_35,
      lopt_2 => lopt_36,
      lopt_3 => lopt_42
    );
\FPGA_Target.ALL_Bits[23].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_185\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(6),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[23].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[24].ALU_Bit_I1\,
      I12 => I12,
      I13 => I13,
      lopt => lopt_31,
      lopt_1 => lopt_32,
      lopt_2 => lopt_33,
      lopt_3 => lopt_41
    );
\FPGA_Target.ALL_Bits[24].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_186\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(5),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[24].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[25].ALU_Bit_I1\,
      I10 => I10,
      I11 => I11,
      lopt => lopt_28,
      lopt_1 => lopt_29,
      lopt_2 => lopt_30,
      lopt_3 => lopt_40
    );
\FPGA_Target.ALL_Bits[25].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_187\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(4),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[25].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[26].ALU_Bit_I1\,
      I8 => I8,
      I9 => I9,
      lopt => lopt_21,
      lopt_1 => lopt_22,
      lopt_2 => lopt_23,
      lopt_3 => lopt_27
    );
\FPGA_Target.ALL_Bits[26].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_188\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(3),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[26].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[27].ALU_Bit_I1\,
      I6 => I6,
      I7 => I7,
      lopt => lopt_18,
      lopt_1 => lopt_19,
      lopt_2 => lopt_20,
      lopt_3 => lopt_26
    );
\FPGA_Target.ALL_Bits[27].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_189\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(2),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[27].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[28].ALU_Bit_I1\,
      I4 => I4,
      I5 => I5,
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => lopt_17,
      lopt_3 => lopt_25
    );
\FPGA_Target.ALL_Bits[28].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_190\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(1),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[28].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[29].ALU_Bit_I1\,
      I2 => I2,
      I3 => I3,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14,
      lopt_3 => lopt_24
    );
\FPGA_Target.ALL_Bits[29].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_191\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[29].ALU_Bit_I1\,
      EX_Op2 => EX_Op2,
      I1 => \n_0_FPGA_Target.ALL_Bits[30].ALU_Bit_I1\,
      Op1_Shift => Op1_Shift,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      lopt_3 => lopt_11
    );
\FPGA_Target.ALL_Bits[2].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_192\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(27),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[2].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[3].ALU_Bit_I1\,
      I54 => I54,
      I55 => I55,
      lopt => lopt_114,
      lopt_1 => lopt_115,
      lopt_2 => lopt_116,
      lopt_3 => lopt_122
    );
\FPGA_Target.ALL_Bits[30].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_193\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[30].ALU_Bit_I1\,
      I1 => I1,
      I2 => \n_0_FPGA_Target.ALL_Bits[31].ALU_Bit_I1\,
      O1 => O1,
      Op2_Low(0) => Op2_Low(0),
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      lopt_2 => lopt_5,
      lopt_3 => lopt_10
    );
\FPGA_Target.ALL_Bits[31].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_194\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      EX_CarryIn => \n_0_FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY\,
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[31].ALU_Bit_I1\,
      EX_Op1 => EX_Op1,
      EX_Result => EX_Result,
      Op2_Low(0) => Op2_Low(1),
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => lopt_9
    );
\FPGA_Target.ALL_Bits[3].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_195\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(26),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[3].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[4].ALU_Bit_I1\,
      I52 => I52,
      I53 => I53,
      lopt => lopt_111,
      lopt_1 => lopt_112,
      lopt_2 => lopt_113,
      lopt_3 => lopt_121
    );
\FPGA_Target.ALL_Bits[4].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_196\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(25),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[4].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[5].ALU_Bit_I1\,
      I50 => I50,
      I51 => I51,
      lopt => lopt_108,
      lopt_1 => lopt_109,
      lopt_2 => lopt_110,
      lopt_3 => lopt_120
    );
\FPGA_Target.ALL_Bits[5].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_197\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(24),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[5].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[6].ALU_Bit_I1\,
      I48 => I48,
      I49 => I49,
      lopt => lopt_101,
      lopt_1 => lopt_102,
      lopt_2 => lopt_103,
      lopt_3 => lopt_107
    );
\FPGA_Target.ALL_Bits[6].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_198\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(23),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[6].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[7].ALU_Bit_I1\,
      I46 => I46,
      I47 => I47,
      lopt => lopt_98,
      lopt_1 => lopt_99,
      lopt_2 => lopt_100,
      lopt_3 => lopt_106
    );
\FPGA_Target.ALL_Bits[7].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_199\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(22),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[7].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[8].ALU_Bit_I1\,
      I44 => I44,
      I45 => I45,
      lopt => lopt_95,
      lopt_1 => lopt_96,
      lopt_2 => lopt_97,
      lopt_3 => lopt_105
    );
\FPGA_Target.ALL_Bits[8].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_200\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(21),
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[8].ALU_Bit_I1\,
      I1 => \n_0_FPGA_Target.ALL_Bits[9].ALU_Bit_I1\,
      I42 => I42,
      I43 => I43,
      lopt => lopt_92,
      lopt_1 => lopt_93,
      lopt_2 => lopt_94,
      lopt_3 => lopt_104
    );
\FPGA_Target.ALL_Bits[9].ALU_Bit_I1\: entity work.\microblaze_mcs_0_ALU_Bit__parameterized0_201\
    port map (
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => BRAM_Addr_B(20),
      EX_CarryIn => \n_0_FPGA_Target.ALL_Bits[10].ALU_Bit_I1\,
      EX_CarryOut => \n_0_FPGA_Target.ALL_Bits[9].ALU_Bit_I1\,
      I40 => I40,
      I41 => I41,
      lopt => lopt_85,
      lopt_1 => lopt_86,
      lopt_2 => lopt_87,
      lopt_3 => lopt_91
    );
\FPGA_Target.No_Carry_Decoding.MULT_AND_I\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Carry_In,
      I1 => Carry_In,
      O => EX_CarryIn_I
    );
\FPGA_Target.No_Carry_Decoding.alu_carry_select_LUT\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => Carry_In,
      I1 => Carry_In,
      I2 => '1',
      O => control_carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Byte_Doublet_Handle__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sel_LSB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_INB : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Op2_Low : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Low : in STD_LOGIC_VECTOR ( 0 to 1 );
    Byte : in STD_LOGIC;
    Doublet : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Byte_Doublet_Handle__parameterized0\ : entity is "Byte_Doublet_Handle";
end \microblaze_mcs_0_Byte_Doublet_Handle__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Byte_Doublet_Handle__parameterized0\ is
  signal I0 : STD_LOGIC;
  signal I01_out : STD_LOGIC;
  signal I10_out : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal sel_Write_Mux_MSB : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.FPGA_LUT6_Target.byte_selects_i_INST\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.FPGA_LUT6_Target.low_addr_i_INST\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.FPGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.FPGA_LUT6_Target_BE.BYTE_0_1_I\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.FPGA_LUT6_Target_BE.BYTE_2_3_I\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[0].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[1].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[2].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[3].BYTESTEER_LUT6\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WriteSel.WRITE_MSB_SEL_I\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I\ : label is "PRIMITIVE";
begin
\Using_FPGA.FPGA_LUT6_Target.byte_selects_i_INST\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7887877899996666"
    )
    port map (
      I0 => Op2_Low(1),
      I1 => Op1_Low(1),
      I2 => Op2_Low(0),
      I3 => Op1_Low(0),
      I4 => '1',
      I5 => '1',
      O5 => I1_0,
      O6 => I0
    );
\Using_FPGA.FPGA_LUT6_Target.low_addr_i_INST\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"8778877866666666"
    )
    port map (
      I0 => Op2_Low(1),
      I1 => Op1_Low(1),
      I2 => Op2_Low(0),
      I3 => Op1_Low(0),
      I4 => '0',
      I5 => '1',
      O5 => I01_out,
      O6 => I10_out
    );
\Using_FPGA.FPGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0CC00CC000A000A0"
    )
    port map (
      I0 => I01_out,
      I1 => I10_out,
      I2 => Byte,
      I3 => Doublet,
      I4 => '0',
      I5 => '1',
      O5 => BRAM_Addr_B(0),
      O6 => BRAM_Addr_B(1)
    );
\Using_FPGA.FPGA_LUT6_Target_BE.BYTE_0_1_I\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2A2F2A2F8A8F8A8F"
    )
    port map (
      I0 => I0,
      I1 => I1_0,
      I2 => Byte,
      I3 => Doublet,
      I4 => '0',
      I5 => '1',
      O5 => D(0),
      O6 => D(1)
    );
\Using_FPGA.FPGA_LUT6_Target_BE.BYTE_2_3_I\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"151F151F454F454F"
    )
    port map (
      I0 => I0,
      I1 => I1_0,
      I2 => Byte,
      I3 => Doublet,
      I4 => '0',
      I5 => '1',
      O5 => D(2),
      O6 => D(3)
    );
\Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I\: entity work.\microblaze_mcs_0_mux4_8__parameterized0\
    port map (
      DATA_INB(15 downto 0) => DATA_INB(23 downto 8),
      I1(0 to 31) => I1(0 to 31),
      sel_Write_Mux_MSB(1 downto 0) => sel_Write_Mux_MSB(1 downto 0)
    );
\Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[0].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(16),
      I1 => I1(24),
      I2 => I1(20),
      I3 => I1(28),
      I4 => Byte,
      I5 => '1',
      O5 => DATA_INB(7),
      O6 => DATA_INB(3)
    );
\Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[1].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(17),
      I1 => I1(25),
      I2 => I1(21),
      I3 => I1(29),
      I4 => Byte,
      I5 => '1',
      O5 => DATA_INB(6),
      O6 => DATA_INB(2)
    );
\Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[2].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(18),
      I1 => I1(26),
      I2 => I1(22),
      I3 => I1(30),
      I4 => Byte,
      I5 => '1',
      O5 => DATA_INB(5),
      O6 => DATA_INB(1)
    );
\Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[3].BYTESTEER_LUT6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => I1(19),
      I1 => I1(27),
      I2 => I1(23),
      I3 => I1(31),
      I4 => Byte,
      I5 => '1',
      O5 => DATA_INB(4),
      O6 => DATA_INB(0)
    );
\Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WriteSel.WRITE_MSB_SEL_I\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"1111111155555555"
    )
    port map (
      I0 => Byte,
      I1 => Doublet,
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '1',
      O5 => sel_Write_Mux_MSB(0),
      O6 => sel_Write_Mux_MSB(1)
    );
\Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I0,
      I1 => Byte,
      I2 => Doublet,
      O => sel_LSB(1)
    );
\Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I1_0,
      I1 => Byte,
      O => sel_LSB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Divide_part is
  port (
    Clk_En : out STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Divide_part : entity is "Divide_part";
end microblaze_mcs_0_Divide_part;

architecture STRUCTURE of microblaze_mcs_0_Divide_part is
begin
\One_SRL16.SRL16E_I\: entity work.\microblaze_mcs_0_XIL_SRL16E__parameterized0_205\
    port map (
      Clk => Clk,
      Clk_En => Clk_En
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Divide_part__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Clk_En : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Divide_part__parameterized0\ : entity is "Divide_part";
end \microblaze_mcs_0_Divide_part__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Divide_part__parameterized0\ is
  signal D : STD_LOGIC;
  signal Out1 : STD_LOGIC;
begin
\One_SRL16.SRL16E_I\: entity work.\microblaze_mcs_0_XIL_SRL16E__parameterized0_204\
    port map (
      Clk => Clk,
      Clk_En => Clk_En,
      D => D
    );
\not_First.Clk_En_Out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => Out1,
      D => Clk_En,
      Q => O1,
      R => '0'
    );
\not_First.Out1_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => D,
      Q => Out1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MSR_Reg__parameterized0\ is
  port (
    MSR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : out STD_LOGIC;
    I3_0 : out STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    I36 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    PC_OF : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MSR_Reg__parameterized0\ : entity is "MSR_Reg";
end \microblaze_mcs_0_MSR_Reg__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_MSR_Reg__parameterized0\ is
begin
\Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.\microblaze_mcs_0_MSR_Reg_Bit__parameterized0\
    port map (
      Clk => Clk,
      I3 => I3,
      I36 => I36,
      I41 => I41,
      MSR(0) => MSR(2),
      MSR_Rst => MSR_Rst,
      PC_OF => PC_OF
    );
\Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.\microblaze_mcs_0_MSR_Reg_Bit__parameterized0_170\
    port map (
      Clk => Clk,
      I1 => I1,
      I37 => I37,
      I38 => I38,
      I3_0 => I3_0,
      I41 => I41,
      MSR(0) => MSR(1)
    );
\Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I\: entity work.\microblaze_mcs_0_MSR_Reg_Bit__parameterized0_171\
    port map (
      Clk => Clk,
      I39 => I39,
      I40 => I40,
      MSR(0) => MSR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Operand_Select__parameterized0\ is
  port (
    Op1_Logic : out STD_LOGIC;
    Op2_Low : out STD_LOGIC_VECTOR ( 0 to 1 );
    O1 : out STD_LOGIC;
    Op1_Shift : out STD_LOGIC;
    Op2 : out STD_LOGIC;
    Shifted : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    Reg_neg : out STD_LOGIC;
    O58 : out STD_LOGIC;
    S : out STD_LOGIC;
    Shift_Logic_Result_0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    Sext : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\ : out STD_LOGIC;
    \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\ : out STD_LOGIC;
    \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\ : out STD_LOGIC;
    \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\ : out STD_LOGIC;
    \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\ : out STD_LOGIC;
    \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Reg1_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I3_0 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I3_1 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    PC_OF : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    Shift_Logic_Res : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    Sext16 : in STD_LOGIC;
    Sext8 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I74 : in STD_LOGIC;
    ALU_Result : in STD_LOGIC;
    I75 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Imm_Value : in STD_LOGIC_VECTOR ( 0 to 15 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Operand_Select__parameterized0\ : entity is "Operand_Select";
end \microblaze_mcs_0_Operand_Select__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Operand_Select__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  signal \^o37\ : STD_LOGIC;
  signal \^o39\ : STD_LOGIC;
  signal \^o41\ : STD_LOGIC;
  signal \^o43\ : STD_LOGIC;
  signal \^o45\ : STD_LOGIC;
  signal \^o47\ : STD_LOGIC;
  signal \^o49\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  signal \^o53\ : STD_LOGIC;
  signal \^o55\ : STD_LOGIC;
  signal \^o57\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^op1_logic\ : STD_LOGIC;
  signal \^op1_shift\ : STD_LOGIC;
  signal \^reg_neg\ : STD_LOGIC;
  signal \^shifted\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O11 <= \^o11\;
  O13 <= \^o13\;
  O15 <= \^o15\;
  O17 <= \^o17\;
  O19 <= \^o19\;
  O21 <= \^o21\;
  O23 <= \^o23\;
  O27 <= \^o27\;
  O29 <= \^o29\;
  O3 <= \^o3\;
  O31 <= \^o31\;
  O33 <= \^o33\;
  O35 <= \^o35\;
  O37 <= \^o37\;
  O39 <= \^o39\;
  O41 <= \^o41\;
  O43 <= \^o43\;
  O45 <= \^o45\;
  O47 <= \^o47\;
  O49 <= \^o49\;
  O5 <= \^o5\;
  O51 <= \^o51\;
  O53 <= \^o53\;
  O55 <= \^o55\;
  O57 <= \^o57\;
  O7 <= \^o7\;
  O9 <= \^o9\;
  Op1_Logic <= \^op1_logic\;
  Op1_Shift <= \^op1_shift\;
  Reg_neg <= \^reg_neg\;
  Shifted <= \^shifted\;
\Size_17to32.imm_Reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(0),
      Q => O75(15),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(10),
      Q => O75(5),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(11),
      Q => O75(4),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(12),
      Q => O75(3),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(13),
      Q => O75(2),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(14),
      Q => O75(1),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(15),
      Q => O75(0),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(1),
      Q => O75(14),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(2),
      Q => O75(13),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(3),
      Q => O75(12),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(4),
      Q => O75(11),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(5),
      Q => O75(10),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(6),
      Q => O75(9),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(7),
      Q => O75(8),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(8),
      Q => O75(7),
      R => Reset17_out
    );
\Size_17to32.imm_Reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => Imm_Value(9),
      Q => O75(6),
      R => Reset17_out
    );
\Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized12\
    port map (
      ALU_Result => ALU_Result,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      EX_Result(0) => EX_Result(0),
      I1 => I1,
      I42 => I42,
      I43 => I43,
      I66 => I66,
      I75 => I75,
      O1 => \^o57\,
      O41 => \^o41\,
      O58 => O58,
      O74 => O74,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(0),
      Reg_neg => \^reg_neg\,
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      S => S,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(7)
    );
\Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(10),
      I1 => I1,
      I2 => \n_1_Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I\,
      I3 => \n_1_Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I\,
      I32 => I32,
      I4 => \n_1_Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I\,
      I5 => \n_1_Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I\,
      I6 => \n_1_Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I\,
      I60 => I60,
      O37 => \^o37\,
      O38 => O38,
      O53 => \^o53\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(10),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(13),
      \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\
    );
\Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_145\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(11),
      I1 => I1,
      I31 => I31,
      I61 => I61,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I\,
      O35 => \^o35\,
      O36 => O36,
      O51 => \^o51\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(11),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(12)
    );
\Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_146\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(12),
      I1 => I1,
      I30 => I30,
      I62 => I62,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I\,
      O33 => \^o33\,
      O34 => O34,
      O49 => \^o49\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(12),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(11)
    );
\Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_147\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(13),
      I1 => I1,
      I29 => I29,
      I63 => I63,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I\,
      O31 => \^o31\,
      O32 => O32,
      O47 => \^o47\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(13),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(10)
    );
\Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_148\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(14),
      I1 => I1,
      I28 => I28,
      I64 => I64,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I\,
      O29 => \^o29\,
      O30 => O30,
      O45 => \^o45\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(14),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(9)
    );
\Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_149\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(15),
      I1 => I1,
      I27 => I27,
      I65 => I65,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I\,
      O27 => \^o27\,
      O28 => O28,
      O43 => \^o43\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(15),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(8)
    );
\Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized8\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(16),
      I1 => I1,
      I2 => \^o9\,
      I26 => I26,
      I3 => \n_1_Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I\,
      I4 => \n_1_Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I\,
      I5 => \n_1_Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I\,
      I50 => I50,
      I6 => \n_1_Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I\,
      I7 => \n_1_Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I\,
      O1 => O25,
      O26 => O26,
      O59 => O59,
      O60 => O60,
      O61 => O61,
      O62 => O62,
      O63 => O63,
      O64 => O64,
      O65 => O65,
      O66 => O66,
      O67 => O67,
      O68 => O68,
      O69 => O69,
      O70 => O70,
      O71 => O71,
      O72 => O72,
      O73 => O73,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(16),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Sext => Sext,
      Sext16 => Sext16,
      Sext8 => Sext8,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(23),
      \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\
    );
\Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized8_150\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(17),
      I1 => I1,
      I25 => I25,
      I51 => I51,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I\,
      O23 => \^o23\,
      O24 => O24,
      O7 => \^o7\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(17),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(22)
    );
\Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized8_151\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(18),
      I1 => I1,
      I24 => I24,
      I52 => I52,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I\,
      O21 => \^o21\,
      O22 => O22,
      O5 => \^o5\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(18),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(21)
    );
\Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized8_152\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(19),
      I1 => I1,
      I22 => I22,
      I23 => I23,
      I53 => I53,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I\,
      O19 => \^o19\,
      O20 => O20,
      O3 => \^o3\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(19),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(20)
    );
\Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_153\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(1),
      I1 => I1,
      I41 => I41,
      I67 => I67,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I\,
      O39 => \^o39\,
      O55 => \^o55\,
      O56 => O56,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(1),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(6)
    );
\Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized8_154\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(20),
      I1 => I1,
      I20 => I20,
      I21 => I21,
      I54 => I54,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I\,
      O17 => \^o17\,
      O18 => O18,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(20),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(19),
      Shifted => \^shifted\
    );
\Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized8_155\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(21),
      I1 => I1,
      I18 => I18,
      I19 => I19,
      I55 => I55,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I\,
      O15 => \^o15\,
      O16 => O16,
      Op1_Shift => \^op1_shift\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(21),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(18)
    );
\Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized8_156\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(22),
      I1 => I1,
      I16 => I16,
      I17 => I17,
      I2 => \n_1_Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I\,
      I3 => \n_1_Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I\,
      I4 => \n_1_Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I\,
      I5 => \n_1_Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I\,
      I56 => I56,
      I6 => \n_1_Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I\,
      O1 => \^o1\,
      O13 => \^o13\,
      O14 => O14,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(22),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(17),
      \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\
    );
\Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized8_157\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(23),
      I1 => I1,
      I15 => I15,
      I57 => I57,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I\,
      O11 => \^o11\,
      O12 => O12,
      Op1_Logic => \^op1_logic\,
      OpSel1_SPR => OpSel1_SPR,
      PC_OF => PC_OF,
      Reg1_Data(0) => Reg1_Data(23),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(16)
    );
\Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized0\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(24),
      I1 => I1,
      I13 => I13,
      I14 => I14,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I\,
      O10 => O10,
      O9 => \^o9\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(24),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out
    );
\Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized0_158\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(25),
      I1 => I1,
      I11 => I11,
      I12 => I12,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I\,
      O23 => \^o23\,
      O7 => \^o7\,
      O8 => O8,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(25),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Res => Shift_Logic_Res,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(30)
    );
\Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized6\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(26),
      I1 => I1,
      I10 => I10,
      I44 => I44,
      I9 => I9,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I\,
      O21 => \^o21\,
      O5 => \^o5\,
      O6 => O6,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(26),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(29)
    );
\Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized4\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(27),
      I1 => I1,
      I45 => I45,
      I7 => I7,
      I8 => I8,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I\,
      O19 => \^o19\,
      O3 => \^o3\,
      O4 => O4,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(27),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(28)
    );
\Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized2\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(28),
      I1 => I1,
      I2 => \n_1_Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I\,
      I3 => \n_1_Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I\,
      I3_1 => I3_1,
      I4 => \n_1_Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I\,
      I46 => I46,
      I5 => \n_1_Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I\,
      I6 => I6,
      I7 => \n_1_Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I\,
      O17 => \^o17\,
      O2 => O2,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(28),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(27),
      Shifted => \^shifted\,
      \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\
    );
\Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized0_159\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(29),
      I1 => I1,
      I3_0 => I3_0,
      I47 => I47,
      I5 => I5,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I\,
      O15 => \^o15\,
      Op1_Shift => \^op1_shift\,
      Op2 => Op2,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(29),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(26)
    );
\Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_160\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(2),
      I1 => I1,
      I40 => I40,
      I68 => I68,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I\,
      O37 => \^o37\,
      O53 => \^o53\,
      O54 => O54,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(2),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(5)
    );
\Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized0_161\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(30),
      I1 => I1,
      I2 => \n_1_Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I\,
      I3 => I3,
      I4 => I4,
      I48 => I48,
      O1 => \^o1\,
      O13 => \^o13\,
      Op2_Low(0) => Op2_Low(0),
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(30),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(25),
      \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\
    );
\Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized0_162\
    port map (
      ALU_Result => ALU_Result,
      Clk => Clk,
      D(3 downto 0) => D(3 downto 0),
      EX_Result(0) => EX_Result(31),
      I1 => I1,
      I2 => I2,
      I49 => I49,
      I74 => I74,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I\,
      O11 => \^o11\,
      Op1_Logic => \^op1_logic\,
      Op2_Low(0) => Op2_Low(1),
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(31),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(24),
      WEB(0 to 3) => WEB(0 to 3)
    );
\Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_163\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(3),
      I1 => I1,
      I39 => I39,
      I69 => I69,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I\,
      O35 => \^o35\,
      O51 => \^o51\,
      O52 => O52,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(3),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(4)
    );
\Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_164\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(4),
      I1 => I1,
      I2 => \n_1_Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I\,
      I3 => \n_1_Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I\,
      I38 => I38,
      I4 => \n_1_Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I\,
      I5 => \n_1_Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I\,
      I70 => I70,
      O33 => \^o33\,
      O49 => \^o49\,
      O50 => O50,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(4),
      Reg_neg => \^reg_neg\,
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(3),
      \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\
    );
\Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_165\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(5),
      I1 => I1,
      I37 => I37,
      I71 => I71,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I\,
      O31 => \^o31\,
      O47 => \^o47\,
      O48 => O48,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(5),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(2)
    );
\Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_166\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(6),
      I1 => I1,
      I36 => I36,
      I72 => I72,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I\,
      O29 => \^o29\,
      O45 => \^o45\,
      O46 => O46,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(6),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(1)
    );
\Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_167\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(7),
      I1 => I1,
      I35 => I35,
      I73 => I73,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I\,
      O27 => \^o27\,
      O43 => \^o43\,
      O44 => O44,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(7),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(0)
    );
\Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_168\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(8),
      I1 => I1,
      I34 => I34,
      I58 => I58,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I\,
      O41 => \^o41\,
      O42 => O42,
      O57 => \^o57\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(8),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(15)
    );
\Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I\: entity work.\microblaze_mcs_0_Operand_Select_Bit__parameterized10_169\
    port map (
      Clk => Clk,
      EX_Result(0) => EX_Result(9),
      I1 => I1,
      I33 => I33,
      I59 => I59,
      O1 => \n_1_Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I\,
      O39 => \^o39\,
      O40 => O40,
      O55 => \^o55\,
      OpSel1_SPR => OpSel1_SPR,
      Reg1_Data(0) => Reg1_Data(9),
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0\ is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I1 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  lopt_1 <= xor_Sum;
  pc_Sum <= lopt;
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => '0',
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_144\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1 => I1,
      I90 => I90,
      O10 => O10
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => '0',
      I1 => I1,
      I2 => '0',
      I3 => '0',
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_124\ is
  port (
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : in STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : out STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : out STD_LOGIC;
    lopt_17 : out STD_LOGIC;
    lopt_18 : in STD_LOGIC;
    lopt_19 : in STD_LOGIC;
    lopt_20 : out STD_LOGIC;
    lopt_21 : in STD_LOGIC;
    lopt_22 : in STD_LOGIC;
    lopt_23 : out STD_LOGIC;
    lopt_24 : in STD_LOGIC;
    lopt_25 : in STD_LOGIC;
    lopt_26 : out STD_LOGIC;
    lopt_27 : in STD_LOGIC;
    lopt_28 : in STD_LOGIC;
    lopt_29 : out STD_LOGIC;
    lopt_30 : out STD_LOGIC;
    lopt_31 : out STD_LOGIC;
    lopt_32 : out STD_LOGIC;
    lopt_33 : out STD_LOGIC;
    lopt_34 : in STD_LOGIC;
    lopt_35 : in STD_LOGIC;
    lopt_36 : out STD_LOGIC;
    lopt_37 : out STD_LOGIC;
    lopt_38 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_124\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_124\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_124\ is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I1_0 : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal \^lopt_14\ : STD_LOGIC;
  signal \^lopt_15\ : STD_LOGIC;
  signal \^lopt_16\ : STD_LOGIC;
  signal \^lopt_17\ : STD_LOGIC;
  signal \^lopt_18\ : STD_LOGIC;
  signal \^lopt_20\ : STD_LOGIC;
  signal \^lopt_21\ : STD_LOGIC;
  signal \^lopt_22\ : STD_LOGIC;
  signal \^lopt_23\ : STD_LOGIC;
  signal \^lopt_24\ : STD_LOGIC;
  signal \^lopt_25\ : STD_LOGIC;
  signal \^lopt_26\ : STD_LOGIC;
  signal \^lopt_27\ : STD_LOGIC;
  signal \^lopt_28\ : STD_LOGIC;
  signal \^lopt_29\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_30\ : STD_LOGIC;
  signal \^lopt_31\ : STD_LOGIC;
  signal \^lopt_32\ : STD_LOGIC;
  signal \^lopt_33\ : STD_LOGIC;
  signal \^lopt_34\ : STD_LOGIC;
  signal \^lopt_35\ : STD_LOGIC;
  signal \^lopt_37\ : STD_LOGIC;
  signal \^lopt_38\ : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  signal NLW_CARRY4_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_1_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_CARRY4_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_CARRY4_1_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of CARRY4 : label is "LO:O";
  attribute box_type : string;
  attribute box_type of CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_1 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_1 : label is "LO:O";
  attribute box_type of CARRY4_1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of MUXCY_X_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of MUXCY_X_CARRY4 : label is "LO:O";
  attribute box_type of MUXCY_X_CARRY4 : label is "PRIMITIVE";
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  \^lopt_10\ <= lopt_9;
  \^lopt_12\ <= lopt_11;
  \^lopt_13\ <= lopt_12;
  \^lopt_20\ <= lopt_18;
  \^lopt_21\ <= lopt_19;
  \^lopt_23\ <= lopt_21;
  \^lopt_24\ <= lopt_22;
  \^lopt_26\ <= lopt_24;
  \^lopt_27\ <= lopt_25;
  \^lopt_29\ <= lopt_27;
  \^lopt_3\ <= lopt_2;
  \^lopt_30\ <= lopt_28;
  \^lopt_37\ <= lopt_34;
  \^lopt_38\ <= lopt_35;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  \^lopt_7\ <= lopt_6;
  \^lopt_9\ <= lopt_8;
  lopt_10 <= \^lopt_11\;
  lopt_13 <= \^lopt_14\;
  lopt_14 <= \^lopt_15\;
  lopt_15 <= \^lopt_16\;
  lopt_16 <= \^lopt_17\;
  lopt_17 <= \^lopt_18\;
  lopt_20 <= \^lopt_22\;
  lopt_23 <= \^lopt_25\;
  lopt_26 <= \^lopt_28\;
  lopt_29 <= \^lopt_31\;
  lopt_30 <= \^lopt_32\;
  lopt_31 <= \^lopt_33\;
  lopt_32 <= \^lopt_34\;
  lopt_33 <= \^lopt_35\;
  lopt_36 <= lopt_39;
  lopt_37 <= lopt_40;
  lopt_4 <= \^lopt_5\;
  lopt_41 <= lopt_38;
  lopt_7 <= \^lopt_8\;
  Carry_Out <= 'Z';
CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_11\,
      CO(3) => \^lopt_28\,
      CO(2) => \^lopt_25\,
      CO(1) => \^lopt_22\,
      CO(0) => \^lopt_18\,
      CYINIT => '0',
      DI(3) => \^lopt_29\,
      DI(2) => \^lopt_26\,
      DI(1) => \^lopt_23\,
      DI(0) => \^lopt_20\,
      O(3) => \^lopt_34\,
      O(2) => \^lopt_33\,
      O(1) => \^lopt_32\,
      O(0) => \^lopt_31\,
      S(3) => \^lopt_30\,
      S(2) => \^lopt_27\,
      S(1) => \^lopt_24\,
      S(0) => \^lopt_21\
    );
CARRY4_1: unisim.vcomponents.CARRY4
    port map (
      CI => \^lopt_28\,
      CO(3 downto 1) => NLW_CARRY4_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => \^lopt_35\,
      CYINIT => '0',
      DI(3 downto 2) => NLW_CARRY4_1_DI_UNCONNECTED(3 downto 2),
      DI(1) => '0',
      DI(0) => \^lopt_37\,
      O(3) => NLW_CARRY4_1_O_UNCONNECTED(3),
      O(2) => lopt_40,
      O(1) => pc_Sum,
      O(0) => lopt_39,
      S(3) => NLW_CARRY4_1_S_UNCONNECTED(3),
      S(2) => lopt_41,
      S(1) => xor_Sum,
      S(0) => \^lopt_38\
    );
MUXCY_X_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \^lopt_11\,
      CO(2) => \^lopt_8\,
      CO(1) => \^lopt_5\,
      CO(0) => lopt,
      CYINIT => lopt_1,
      DI(3) => \^lopt_12\,
      DI(2) => \^lopt_9\,
      DI(1) => \^lopt_6\,
      DI(0) => \^lopt_3\,
      O(3) => \^lopt_17\,
      O(2) => \^lopt_16\,
      O(1) => \^lopt_15\,
      O(0) => \^lopt_14\,
      S(3) => \^lopt_13\,
      S(2) => \^lopt_10\,
      S(1) => \^lopt_7\,
      S(0) => \^lopt_4\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => '0',
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_143\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I90 => I90,
      O9 => O9
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => '0',
      I1 => I1_0,
      I2 => '0',
      I3 => '0',
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_125\ is
  port (
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_125\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_125\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_125\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_142\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I90 => I90,
      O8 => O8
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => \<const0>\,
      I1 => I1_0,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_126\ is
  port (
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_126\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_126\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_126\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_141\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I90 => I90,
      O7 => O7
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => \<const0>\,
      I1 => I1_0,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_127\ is
  port (
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_127\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_127\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_127\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_140\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I90 => I90,
      O6 => O6
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => \<const0>\,
      I1 => I1_0,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_128\ is
  port (
    O4 : out STD_LOGIC;
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I41 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_128\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_128\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_128\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_139\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I41 => I41,
      I90 => I90,
      O4 => O4
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => \<const0>\,
      I1 => I1_0,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_129\ is
  port (
    O3 : out STD_LOGIC;
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I41 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_129\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_129\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_129\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_138\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I41 => I41,
      I90 => I90,
      O3 => O3
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => \<const0>\,
      I1 => I1_0,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_130\ is
  port (
    O2 : out STD_LOGIC;
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I41 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_130\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_130\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_130\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_137\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I41 => I41,
      I90 => I90,
      O2 => O2
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => \<const0>\,
      I1 => I1_0,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_131\ is
  port (
    O1 : out STD_LOGIC;
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I41 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_131\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_131\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_131\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_136\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I41 => I41,
      I90 => I90,
      O1 => O1
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => \<const0>\,
      I1 => I1_0,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_132\ is
  port (
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_132\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_132\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_132\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1_0 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_135\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1_0 => I1_0,
      I90 => I90,
      O5 => O5
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => \<const0>\,
      I1 => I1_0,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1_0,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Bit__parameterized0_133\ is
  port (
    Carry_Out : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_OF : out STD_LOGIC;
    Increment : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Bit__parameterized0_133\ : entity is "PC_Bit";
end \microblaze_mcs_0_PC_Bit__parameterized0_133\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Bit__parameterized0_133\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^carry_out\ : STD_LOGIC;
  signal I1 : STD_LOGIC;
  signal pc_Sum : STD_LOGIC;
  signal xor_Sum : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of NewPC_Mux : label is "PRIMITIVE";
  attribute box_type of SUM_I : label is "PRIMITIVE";
  attribute box_type of \Set_DFF.PC_IF_DFF\ : label is "PRIMITIVE";
begin
  ADDRA(0) <= \^addra\(0);
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= xor_Sum;
  pc_Sum <= lopt_3;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
NewPC_Mux: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => pc_Sum,
      I1 => BRAM_Addr_B(0),
      I2 => Jump,
      I3 => \<const0>\,
      O => \^addra\(0)
    );
PC_OF_Buffer: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_134\
    port map (
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I1 => I1,
      I90 => I90,
      PC_OF => PC_OF
    );
SUM_I: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => Increment,
      I1 => I1,
      I2 => \<const0>\,
      I3 => \<const0>\,
      O => xor_Sum
    );
\Set_DFF.PC_IF_DFF\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => PC_Write,
      D => \^addra\(0),
      Q => I1,
      S => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PreFetch_Buffer__parameterized0\ is
  port (
    I184_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I2_0 : out STD_LOGIC;
    I210_in : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    p_1_in60_in : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    Reg1_Addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    Imm_Value : out STD_LOGIC_VECTOR ( 13 downto 0 );
    PC_Incr : out STD_LOGIC;
    S : out STD_LOGIC;
    O14 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_Store_i2 : out STD_LOGIC;
    d_AS_I17_out : out STD_LOGIC;
    mbar_first : out STD_LOGIC;
    inHibit_EX1 : out STD_LOGIC;
    pc_write_I : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    D : out STD_LOGIC;
    O19 : out STD_LOGIC;
    of_mbar_decode : out STD_LOGIC;
    O20 : out STD_LOGIC;
    Reg_Test_Equal_N_i7_out : out STD_LOGIC;
    use_Reg_Neg_S_i26_out : out STD_LOGIC;
    force2_i : out STD_LOGIC;
    force1_i27_out : out STD_LOGIC;
    use_Reg_Neg_DI_i28_out : out STD_LOGIC;
    force_Val1_i29_out : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    enable_Interrupts_I : out STD_LOGIC;
    reset_BIP_I8_out : out STD_LOGIC;
    O55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O56 : out STD_LOGIC;
    R : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    byte_i14_out : out STD_LOGIC;
    writing : out STD_LOGIC;
    O59 : out STD_LOGIC;
    Select_Logic0 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    normal_piperun : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    mul_Executing0 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ex_Valid : in STD_LOGIC;
    missed_IFetch : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    CI : in STD_LOGIC;
    Exception_Kind : in STD_LOGIC_VECTOR ( 0 to 0 );
    inHibit_EX : in STD_LOGIC;
    I5 : in STD_LOGIC;
    mul_Executing : in STD_LOGIC;
    mbar_decode_I : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    I6 : in STD_LOGIC;
    CI55_in : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Use_Imm_Reg : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Res_Forward2 : in STD_LOGIC;
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    CI0_out : in STD_LOGIC;
    I8 : in STD_LOGIC;
    load_Store_i : in STD_LOGIC;
    I9 : in STD_LOGIC;
    CI74_in : in STD_LOGIC;
    I10 : in STD_LOGIC;
    swx_ready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    take_Break : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    force_Val2_N : in STD_LOGIC;
    MSR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    New_Value : in STD_LOGIC;
    I17 : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    I18 : in STD_LOGIC;
    mul_first31_out : in STD_LOGIC;
    wdc_first34_out : in STD_LOGIC;
    reset_temp0 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    is_lwx_I : in STD_LOGIC;
    Doublet : in STD_LOGIC;
    Byte : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PreFetch_Buffer__parameterized0\ : entity is "PreFetch_Buffer";
end \microblaze_mcs_0_PreFetch_Buffer__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_PreFetch_Buffer__parameterized0\ is
  signal D0_in : STD_LOGIC;
  signal D1_in : STD_LOGIC;
  signal \^i184_in\ : STD_LOGIC;
  signal \^i210_in\ : STD_LOGIC;
  signal \^i2_0\ : STD_LOGIC;
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o54\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal R_1 : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal S99_out : STD_LOGIC;
  signal S_2 : STD_LOGIC;
  signal Write_DCache_I : STD_LOGIC;
  signal \^byte_i14_out\ : STD_LOGIC;
  signal check_srx : STD_LOGIC;
  signal is_swx_I : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal n_0_Compare_Instr_i_3 : STD_LOGIC;
  signal \n_0_MSR_I_i_3__0\ : STD_LOGIC;
  signal \n_0_Using_FPGA.Buffer_DFFs[2].buffer_Addr_XORCY_I\ : STD_LOGIC;
  signal \n_0_Using_FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L\ : STD_LOGIC;
  signal \n_0_Using_FPGA.PreFetch_Buffers[8].SRL16E_I\ : STD_LOGIC;
  signal \n_0_Using_FPGA.of_valid_FDR_I_i_2\ : STD_LOGIC;
  signal n_0_ex_Valid_i_2 : STD_LOGIC;
  signal n_0_mul_Executing_i_2 : STD_LOGIC;
  signal \n_13_Using_FPGA.PreFetch_Buffers[0].SRL16E_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.PreFetch_Buffers[11].SRL16E_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.PreFetch_Buffers[17].SRL16E_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.PreFetch_Buffers[3].SRL16E_I\ : STD_LOGIC;
  signal \n_2_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\ : STD_LOGIC;
  signal \n_2_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\ : STD_LOGIC;
  signal \n_2_Using_FPGA.PreFetch_Buffers[3].SRL16E_I\ : STD_LOGIC;
  signal \n_2_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\ : STD_LOGIC;
  signal \n_3_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\ : STD_LOGIC;
  signal \n_3_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\ : STD_LOGIC;
  signal \n_3_Using_FPGA.PreFetch_Buffers[5].SRL16E_I\ : STD_LOGIC;
  signal \n_4_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\ : STD_LOGIC;
  signal \n_5_Using_FPGA.PreFetch_Buffers[0].SRL16E_I\ : STD_LOGIC;
  signal \n_5_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal \^p_1_in60_in\ : STD_LOGIC;
  signal \NLW_Using_FPGA.clean_iReady_MuxCY_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.clean_iReady_MuxCY_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.clean_iReady_MuxCY_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Compare_Instr_i_3 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \MSR_I_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \MSR_I_i_3__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Result_Sel[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of Reverse_Mem_Access_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Set_DFF.PC_IF_DFF_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of Unsigned_Op_i_1 : label is "soft_lutpair45";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Buffer_DFFs[1].FDS_I\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Buffer_DFFs[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Buffer_DFFs[2].FDS_I\ : label is "FDS";
  attribute box_type of \Using_FPGA.Buffer_DFFs[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Buffer_DFFs[3].FDS_I\ : label is "FDS";
  attribute box_type of \Using_FPGA.Buffer_DFFs[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.clean_iReady_MuxCY_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.clean_iReady_MuxCY_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.clean_iReady_MuxCY_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.of_valid_FDR_I\ : label is "FDR";
  attribute box_type of \Using_FPGA.of_valid_FDR_I\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Using_FPGA.take_Intr_2nd_Phase_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Using_LWX_SWX_instr.reservation_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of ex_Valid_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of missed_IFetch_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of mul_Executing_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of swx_ready_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of take_Break_2nd_cycle_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \write_Addr_I[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of write_Reg_i_5 : label is "soft_lutpair47";
begin
  I184_in <= \^i184_in\;
  I210_in <= \^i210_in\;
  I2_0 <= \^i2_0\;
  Imm_Value(13 downto 0) <= \^imm_value\(13 downto 0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O13 <= \^o13\;
  O15 <= \^o15\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O54 <= \^o54\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  byte_i14_out <= \^byte_i14_out\;
  lopt_2 <= lopt_1;
  p_1_in60_in <= \^p_1_in60_in\;
Compare_Instr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I2,
      I1 => CI,
      I2 => Reset17_out,
      O => n_0_Compare_Instr_i_3
    );
\MSR_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => Reset17_out,
      I1 => take_Break,
      I2 => CI,
      I3 => I8,
      O => O62
    );
MSR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFEFCEEFCFEFC"
    )
    port map (
      I0 => I13,
      I1 => \n_0_MSR_I_i_3__0\,
      I2 => MSR(2),
      I3 => ex_Valid,
      I4 => I16,
      I5 => New_Value,
      O => O78
    );
\MSR_I_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => CI,
      I1 => take_Break,
      O => \n_0_MSR_I_i_3__0\
    );
\No_ECC.lmb_as_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o15\,
      I1 => reset_temp0,
      O => O81
    );
\Result_Sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I2,
      I1 => CI,
      I2 => Reset17_out,
      O => SR(0)
    );
Reverse_Mem_Access_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => SWAP_Instr,
      I1 => Reset17_out,
      I2 => I2,
      O => O80
    );
SUM_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
    port map (
      I0 => I3,
      I1 => ex_Valid,
      I2 => \^i184_in\,
      I3 => \^o4\,
      I4 => missed_IFetch,
      O => PC_Incr
    );
\Set_DFF.PC_IF_DFF_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I4,
      I1 => \^o15\,
      O => pc_write_I
    );
Unsigned_Op_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I2,
      I1 => Exception_Kind(0),
      I2 => Reset17_out,
      O => O14
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F00000000"
    )
    port map (
      I0 => mul_Executing,
      I1 => ex_Valid,
      I2 => mbar_decode_I,
      I3 => LMB_Ready,
      I4 => I6,
      I5 => CI55_in,
      O => \^o15\
    );
\Using_FPGA.Buffer_DFFs[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => '1',
      D => D0_in,
      Q => \^o4\,
      S => R_1
    );
\Using_FPGA.Buffer_DFFs[1].buffer_Addr_XORCY_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o4\,
      I1 => I2,
      O => S1_out
    );
\Using_FPGA.Buffer_DFFs[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Using_FPGA.Buffer_DFFs[2].buffer_Addr_XORCY_I\,
      Q => \^o3\,
      S => R_1
    );
\Using_FPGA.Buffer_DFFs[2].buffer_Addr_MUXCY_L_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2,
      I1 => \^o3\,
      O => S0_out
    );
\Using_FPGA.Buffer_DFFs[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => '1',
      D => D1_in,
      Q => \^o2\,
      S => R_1
    );
\Using_FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I2,
      I1 => \^o2\,
      O => S_2
    );
\Using_FPGA.Force1_FDRE_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Exception_Kind(0),
      I1 => inHibit_EX,
      I2 => I4,
      O => R
    );
\Using_FPGA.Intr_Carry_MUXCY_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => CI,
      O => load_Store_i2
    );
\Using_FPGA.MUXCY_JUMP_CARRY3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^i184_in\,
      I1 => I10,
      O => O59
    );
\Using_FPGA.PreFetch_Buffers[0].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0\
    port map (
      CI => CI,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      DATA_OUTA(0) => DATA_OUTA(0),
      Exception_Kind(0) => Exception_Kind(0),
      I1 => I1,
      I10 => \^imm_value\(0),
      I11 => \^o13\,
      I12 => \n_2_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\,
      I13 => \n_0_Using_FPGA.PreFetch_Buffers[8].SRL16E_I\,
      I14 => \^i210_in\,
      I15 => \^o6\,
      I16 => \n_3_Using_FPGA.PreFetch_Buffers[5].SRL16E_I\,
      I17 => I17,
      I18 => \^i2_0\,
      I19 => n_0_Compare_Instr_i_3,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => I2,
      I6 => \^o5\,
      I7 => \^o7\,
      I8 => \^o9\,
      I9 => \n_2_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\,
      MSR(1 downto 0) => MSR(1 downto 0),
      O1 => \^o1\,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => \n_5_Using_FPGA.PreFetch_Buffers[0].SRL16E_I\,
      O3 => force2_i,
      O4 => \n_13_Using_FPGA.PreFetch_Buffers[0].SRL16E_I\,
      O71 => O71,
      O72 => O72,
      O73 => O73,
      O82 => O82,
      O83 => O83,
      Reset17_out => Reset17_out,
      S99_out => S99_out,
      byte_i14_out => \^byte_i14_out\,
      d_AS_I17_out => d_AS_I17_out,
      force1_i27_out => force1_i27_out,
      force_Val1_i29_out => force_Val1_i29_out,
      force_Val2_N => force_Val2_N,
      p_1_in => p_1_in,
      p_1_in18_in => p_1_in18_in,
      use_Reg_Neg_DI_i28_out => use_Reg_Neg_DI_i28_out,
      use_Reg_Neg_S_i26_out => use_Reg_Neg_S_i26_out
    );
\Using_FPGA.PreFetch_Buffers[10].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_0\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(10),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      O58(0) => O58(0),
      Reset17_out => Reset17_out,
      p_1_in18_in => p_1_in18_in
    );
\Using_FPGA.PreFetch_Buffers[11].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_1\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(11),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \^i2_0\,
      I6 => \^o6\,
      I7 => \^o7\,
      O1 => \^o8\,
      O2 => \n_1_Using_FPGA.PreFetch_Buffers[11].SRL16E_I\,
      S99_out => S99_out,
      p_1_in60_in => \^p_1_in60_in\
    );
\Using_FPGA.PreFetch_Buffers[12].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_2\
    port map (
      CI => CI,
      Clk => Clk,
      D => D,
      DATA_OUTA(0) => DATA_OUTA(12),
      Exception_Kind(0) => Exception_Kind(0),
      I1 => I1,
      I13 => I13,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \n_5_Using_FPGA.PreFetch_Buffers[0].SRL16E_I\,
      I6 => I2,
      O1 => \^o9\,
      O10 => \^o10\,
      O65 => O65,
      O8 => \^o8\,
      Reset17_out => Reset17_out
    );
\Using_FPGA.PreFetch_Buffers[13].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_3\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(13),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      O10 => \^o10\
    );
\Using_FPGA.PreFetch_Buffers[14].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_4\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(14),
      I1 => I1,
      I10 => \^o7\,
      I11 => \^i2_0\,
      I12 => \n_2_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\,
      I13 => I3,
      I14 => \^o15\,
      I15 => n_0_mul_Executing_i_2,
      I18 => I18,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => I2,
      I6 => I4,
      I7 => I5,
      I8 => \^o6\,
      I9 => \^i210_in\,
      O11 => \^o11\,
      O69 => O69,
      Reset17_out => Reset17_out,
      inHibit_EX => inHibit_EX,
      mbar_first => mbar_first,
      mul_Executing0 => mul_Executing0,
      mul_first31_out => mul_first31_out,
      wdc_first34_out => wdc_first34_out
    );
\Using_FPGA.PreFetch_Buffers[15].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_5\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(15),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Reg1_Addr(0) => Reg1_Addr(0)
    );
\Using_FPGA.PreFetch_Buffers[16].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_6\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(16),
      EX_Result(30) => EX_Result(0),
      EX_Result(29) => EX_Result(1),
      EX_Result(28) => EX_Result(2),
      EX_Result(27) => EX_Result(3),
      EX_Result(26) => EX_Result(4),
      EX_Result(25) => EX_Result(5),
      EX_Result(24) => EX_Result(6),
      EX_Result(23) => EX_Result(7),
      EX_Result(22) => EX_Result(8),
      EX_Result(21) => EX_Result(9),
      EX_Result(20) => EX_Result(10),
      EX_Result(19) => EX_Result(11),
      EX_Result(18) => EX_Result(12),
      EX_Result(17) => EX_Result(13),
      EX_Result(16) => EX_Result(14),
      EX_Result(15) => EX_Result(15),
      EX_Result(14) => EX_Result(16),
      EX_Result(13) => EX_Result(17),
      EX_Result(12) => EX_Result(18),
      EX_Result(11) => EX_Result(19),
      EX_Result(10) => EX_Result(20),
      EX_Result(9) => EX_Result(21),
      EX_Result(8) => EX_Result(22),
      EX_Result(7) => EX_Result(23),
      EX_Result(6) => EX_Result(24),
      EX_Result(5) => EX_Result(25),
      EX_Result(4) => EX_Result(26),
      EX_Result(3) => EX_Result(28),
      EX_Result(2) => EX_Result(29),
      EX_Result(1) => EX_Result(30),
      EX_Result(0) => EX_Result(31),
      Exception_Kind(0) => Exception_Kind(0),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \n_3_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\,
      I6 => \^o13\,
      I7(15 downto 0) => I7(15 downto 0),
      Imm_Value(12 downto 4) => \^imm_value\(13 downto 5),
      Imm_Value(3 downto 0) => \^imm_value\(3 downto 0),
      O1 => O12,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36 => O36,
      O37 => O37,
      O38 => O38,
      O39 => O39,
      O40 => O40,
      O41 => O41,
      O42 => O42,
      O43 => O43,
      O44 => O44,
      O45 => O45,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      Reg2_Data(30) => Reg2_Data(0),
      Reg2_Data(29) => Reg2_Data(1),
      Reg2_Data(28) => Reg2_Data(2),
      Reg2_Data(27) => Reg2_Data(3),
      Reg2_Data(26) => Reg2_Data(4),
      Reg2_Data(25) => Reg2_Data(5),
      Reg2_Data(24) => Reg2_Data(6),
      Reg2_Data(23) => Reg2_Data(7),
      Reg2_Data(22) => Reg2_Data(8),
      Reg2_Data(21) => Reg2_Data(9),
      Reg2_Data(20) => Reg2_Data(10),
      Reg2_Data(19) => Reg2_Data(11),
      Reg2_Data(18) => Reg2_Data(12),
      Reg2_Data(17) => Reg2_Data(13),
      Reg2_Data(16) => Reg2_Data(14),
      Reg2_Data(15) => Reg2_Data(15),
      Reg2_Data(14) => Reg2_Data(16),
      Reg2_Data(13) => Reg2_Data(17),
      Reg2_Data(12) => Reg2_Data(18),
      Reg2_Data(11) => Reg2_Data(19),
      Reg2_Data(10) => Reg2_Data(20),
      Reg2_Data(9) => Reg2_Data(21),
      Reg2_Data(8) => Reg2_Data(22),
      Reg2_Data(7) => Reg2_Data(23),
      Reg2_Data(6) => Reg2_Data(24),
      Reg2_Data(5) => Reg2_Data(25),
      Reg2_Data(4) => Reg2_Data(26),
      Reg2_Data(3) => Reg2_Data(28),
      Reg2_Data(2) => Reg2_Data(29),
      Reg2_Data(1) => Reg2_Data(30),
      Reg2_Data(0) => Reg2_Data(31),
      Res_Forward2 => Res_Forward2,
      Use_Imm_Reg => Use_Imm_Reg
    );
\Using_FPGA.PreFetch_Buffers[17].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_7\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(17),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \^i210_in\,
      I6 => \^o7\,
      I7 => \n_2_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\,
      I8 => \^o6\,
      O1 => \^o13\,
      O2 => \n_1_Using_FPGA.PreFetch_Buffers[17].SRL16E_I\,
      Reset17_out => Reset17_out
    );
\Using_FPGA.PreFetch_Buffers[18].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_8\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(18),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(13)
    );
\Using_FPGA.PreFetch_Buffers[19].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_9\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(19),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(12)
    );
\Using_FPGA.PreFetch_Buffers[1].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_10\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(1),
      I1 => I1,
      I10 => \n_1_Using_FPGA.PreFetch_Buffers[11].SRL16E_I\,
      I11 => \^o6\,
      I12 => I2,
      I13 => I4,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \^i2_0\,
      I6 => \^o7\,
      I7 => \n_1_Using_FPGA.PreFetch_Buffers[3].SRL16E_I\,
      I8 => \^o1\,
      I9 => \^i210_in\,
      O1 => \^o5\,
      O11 => \^o11\,
      O2 => \n_2_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\,
      O3 => \n_5_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\,
      O52 => O52,
      O53 => O53,
      O79 => O79,
      O8 => \^o8\,
      inHibit_EX => inHibit_EX,
      is_swx_I => is_swx_I,
      load_Store_i => load_Store_i,
      of_mbar_decode => of_mbar_decode,
      p_1_in60_in => \^p_1_in60_in\
    );
\Using_FPGA.PreFetch_Buffers[20].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_11\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(20),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(11)
    );
\Using_FPGA.PreFetch_Buffers[21].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_12\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(21),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(10)
    );
\Using_FPGA.PreFetch_Buffers[22].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_13\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(22),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(9)
    );
\Using_FPGA.PreFetch_Buffers[23].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_14\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(23),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(8)
    );
\Using_FPGA.PreFetch_Buffers[24].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_15\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(24),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(7)
    );
\Using_FPGA.PreFetch_Buffers[25].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_16\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(25),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(6)
    );
\Using_FPGA.PreFetch_Buffers[26].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_17\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(26),
      I1 => I1,
      I2 => \^o2\,
      I22 => I22,
      I3 => \^o3\,
      I4 => \^o4\,
      I5(1) => \^imm_value\(6),
      I5(0) => \^imm_value\(0),
      I6 => I2,
      Imm_Value(0) => \^imm_value\(5),
      O54 => \^o54\,
      O76 => O76,
      Reset17_out => Reset17_out,
      check_srx => check_srx
    );
\Using_FPGA.PreFetch_Buffers[27].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_18\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(27),
      EX_Result(0) => EX_Result(27),
      Exception_Kind(0) => Exception_Kind(0),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \n_3_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\,
      Imm_Value(0) => \^imm_value\(4),
      O84 => O84,
      Reg2_Data(0) => Reg2_Data(27),
      Res_Forward2 => Res_Forward2
    );
\Using_FPGA.PreFetch_Buffers[28].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_19\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(28),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(3)
    );
\Using_FPGA.PreFetch_Buffers[29].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_20\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(29),
      I1 => I1,
      I10 => \n_1_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\,
      I19 => I19,
      I2 => \^o2\,
      I20 => I20,
      I3 => \^o3\,
      I4 => \^o4\,
      I5(0) => \^imm_value\(3),
      I6 => \n_2_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\,
      I7 => \n_3_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\,
      I8 => \^o7\,
      I9 => \^i210_in\,
      Imm_Value(0) => \^imm_value\(2),
      O74 => O74,
      Write_DCache_I => Write_DCache_I
    );
\Using_FPGA.PreFetch_Buffers[2].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_21\
    port map (
      CI0_out => CI0_out,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(2),
      Exception_Kind(0) => Exception_Kind(0),
      I1 => I1,
      I10 => \^o5\,
      I11 => \^o1\,
      I12 => I8,
      I13 => \n_13_Using_FPGA.PreFetch_Buffers[0].SRL16E_I\,
      I14 => I2,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \^o13\,
      I6 => \n_5_Using_FPGA.PreFetch_Buffers[0].SRL16E_I\,
      I7 => \^o6\,
      I8 => \^i210_in\,
      I9 => \^o7\,
      Imm_Value(0) => \^imm_value\(10),
      O1 => \^i2_0\,
      O10 => \^o10\,
      O2 => \n_1_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\,
      O3 => \n_2_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\,
      O4 => \n_3_Using_FPGA.PreFetch_Buffers[2].SRL16E_I\,
      O87 => O87,
      is_lwx_I => is_lwx_I,
      is_swx_I => is_swx_I
    );
\Using_FPGA.PreFetch_Buffers[30].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_22\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(30),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      Imm_Value(0) => \^imm_value\(1),
      O60 => O60
    );
\Using_FPGA.PreFetch_Buffers[31].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_23\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(31),
      I1 => I1,
      I16 => I16,
      I2 => \^o2\,
      I23 => I23,
      I3 => \^o3\,
      I4 => \^o4\,
      I5(0) => \^imm_value\(0),
      I6 => \^i2_0\,
      I7 => \n_1_Using_FPGA.PreFetch_Buffers[17].SRL16E_I\,
      I8 => I2,
      O54 => \^o54\,
      O66 => O66,
      O77 => O77,
      Reset17_out => Reset17_out,
      check_srx => check_srx
    );
\Using_FPGA.PreFetch_Buffers[3].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_24\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(3),
      I1 => I1,
      I10 => \n_2_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\,
      I11 => I2,
      I12 => I4,
      I2 => \^o2\,
      I21 => I21,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \^o6\,
      I6 => \^o1\,
      I7 => \^o5\,
      I8 => \^o7\,
      I9 => \^i2_0\,
      Imm_Value(1 downto 0) => \^imm_value\(6 downto 5),
      O1 => \^i210_in\,
      O2 => \n_1_Using_FPGA.PreFetch_Buffers[3].SRL16E_I\,
      O3 => \n_2_Using_FPGA.PreFetch_Buffers[3].SRL16E_I\,
      O68 => O68,
      O75 => O75,
      Reset17_out => Reset17_out,
      Select_Logic0 => Select_Logic0,
      Use_Imm_Reg => Use_Imm_Reg,
      inHibit_EX => inHibit_EX,
      writing => writing
    );
\Using_FPGA.PreFetch_Buffers[4].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_25\
    port map (
      Byte => Byte,
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(4),
      Doublet => Doublet,
      I1 => I1,
      I10 => \^i2_0\,
      I11 => I2,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \n_0_Using_FPGA.PreFetch_Buffers[8].SRL16E_I\,
      I6 => \^i210_in\,
      I7 => \^o7\,
      I8 => \^o5\,
      I9 => \^o1\,
      Imm_Value(0) => \^imm_value\(10),
      O1 => \^o6\,
      O2 => \n_2_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\,
      O3 => \n_3_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\,
      O4 => \n_4_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\,
      O61 => O61,
      O88 => O88,
      O89 => O89,
      Reg_Test_Equal_N_i7_out => Reg_Test_Equal_N_i7_out,
      Reset17_out => Reset17_out,
      byte_i14_out => \^byte_i14_out\,
      p_1_in => p_1_in,
      p_1_in18_in => p_1_in18_in
    );
\Using_FPGA.PreFetch_Buffers[5].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_26\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(5),
      Exception_Kind(0) => Exception_Kind(0),
      I1 => I1,
      I10 => \^o1\,
      I11 => \^o5\,
      I12 => \^i184_in\,
      I13 => \n_5_Using_FPGA.PreFetch_Buffers[1].SRL16E_I\,
      I14 => \n_4_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\,
      I2 => \^o2\,
      I25 => I25,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => I2,
      I6 => \^i2_0\,
      I7 => \^o6\,
      I8 => \n_2_Using_FPGA.PreFetch_Buffers[3].SRL16E_I\,
      I9 => \^i210_in\,
      O1 => \^o7\,
      O2 => \n_3_Using_FPGA.PreFetch_Buffers[5].SRL16E_I\,
      O54 => \^o54\,
      O55(0) => O55(0),
      O86 => O86,
      enable_Interrupts_I => enable_Interrupts_I,
      is_swx_I => is_swx_I,
      p_1_in => p_1_in,
      p_1_in18_in => p_1_in18_in,
      reset_BIP_I8_out => reset_BIP_I8_out
    );
\Using_FPGA.PreFetch_Buffers[6].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_27\
    port map (
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(6),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      p_1_in60_in => \^p_1_in60_in\
    );
\Using_FPGA.PreFetch_Buffers[7].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_28\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(7),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      O58(0) => O58(3),
      Reset17_out => Reset17_out,
      take_Break => take_Break
    );
\Using_FPGA.PreFetch_Buffers[8].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_29\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(8),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      O1 => \n_0_Using_FPGA.PreFetch_Buffers[8].SRL16E_I\,
      O58(0) => O58(2),
      Reset17_out => Reset17_out,
      take_Break => take_Break
    );
\Using_FPGA.PreFetch_Buffers[9].SRL16E_I\: entity work.\microblaze_mcs_0_MB_SRL16E__parameterized0_30\
    port map (
      CI => CI,
      Clk => Clk,
      DATA_OUTA(0) => DATA_OUTA(9),
      I1 => I1,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => \n_0_Using_FPGA.PreFetch_Buffers[8].SRL16E_I\,
      I6 => \n_2_Using_FPGA.PreFetch_Buffers[4].SRL16E_I\,
      O20 => O20,
      O58(0) => O58(1),
      Reset17_out => Reset17_out,
      p_1_in => p_1_in,
      p_1_in18_in => p_1_in18_in,
      take_Break => take_Break
    );
\Using_FPGA.clean_iReady_MuxCY_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3 downto 2) => \NLW_Using_FPGA.clean_iReady_MuxCY_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_Using_FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L\,
      CO(0) => lopt,
      CYINIT => LMB_Ready,
      DI(3) => \NLW_Using_FPGA.clean_iReady_MuxCY_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => I2,
      DI(1) => I2,
      DI(0) => lopt_2,
      O(3) => D0_in,
      O(2) => \n_0_Using_FPGA.Buffer_DFFs[2].buffer_Addr_XORCY_I\,
      O(1) => D1_in,
      O(0) => \NLW_Using_FPGA.clean_iReady_MuxCY_CARRY4_O_UNCONNECTED\(0),
      S(3) => S1_out,
      S(2) => S0_out,
      S(1) => S_2,
      S(0) => I15
    );
\Using_FPGA.iFetch_MuxCY_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^i184_in\,
      I1 => \^o4\,
      O => S
    );
\Using_FPGA.of_valid_FDR_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Using_FPGA.of_valid_FDR_I_i_2\,
      Q => \^i184_in\,
      R => R_1
    );
\Using_FPGA.of_valid_FDR_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Reset17_out,
      I1 => I4,
      O => R_1
    );
\Using_FPGA.of_valid_FDR_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => D1_in,
      I1 => D0_in,
      I2 => \n_0_Using_FPGA.Buffer_DFFs[2].buffer_Addr_XORCY_I\,
      O => \n_0_Using_FPGA.of_valid_FDR_I_i_2\
    );
\Using_FPGA.take_Intr_2nd_Phase_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => CI,
      I1 => Exception_Kind(0),
      O => inHibit_EX1
    );
\Using_LWX_SWX_instr.reservation_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => ex_Valid,
      I1 => I13,
      I2 => CI,
      I3 => Reset17_out,
      O => O57
    );
d_AS_I_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I4,
      I1 => inHibit_EX,
      O => S99_out
    );
ex_Valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7FF00"
    )
    port map (
      I0 => inHibit_EX,
      I1 => I4,
      I2 => CI,
      I3 => n_0_ex_Valid_i_2,
      I4 => I2,
      O => O56
    );
ex_Valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
    port map (
      I0 => load_Store_i,
      I1 => I9,
      I2 => CI74_in,
      I3 => I10,
      I4 => \^i184_in\,
      I5 => mul_Executing,
      O => n_0_ex_Valid_i_2
    );
iFetch_In_Progress_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFAA"
    )
    port map (
      I0 => \^o15\,
      I1 => Sl_Rdy,
      I2 => lmb_as,
      I3 => I6,
      I4 => Reset17_out,
      O => O63
    );
is_lwx_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAAA"
    )
    port map (
      I0 => Reset17_out,
      I1 => swx_ready,
      I2 => I11,
      I3 => I12,
      I4 => load_Store_i,
      I5 => I2,
      O => is_swx_I
    );
missed_IFetch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707F7070"
    )
    port map (
      I0 => lmb_as,
      I1 => Sl_Rdy,
      I2 => missed_IFetch,
      I3 => \^o15\,
      I4 => I4,
      O => O70
    );
mul_Executing_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => CI,
      I1 => I2,
      I2 => inHibit_EX,
      I3 => I4,
      O => n_0_mul_Executing_i_2
    );
nonvalid_IFetch_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF11FFFFF0F0F0F0"
    )
    port map (
      I0 => \^i184_in\,
      I1 => inHibit_EX,
      I2 => LMB_Ready,
      I3 => \^o15\,
      I4 => I4,
      I5 => I15,
      O => O64
    );
\normal_piperun_inferred__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I2,
      I1 => I14,
      O => normal_piperun
    );
swx_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => I24,
      I1 => I25,
      I2 => Reset17_out,
      I3 => I2,
      O => O85
    );
take_Break_2nd_cycle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => I8,
      I1 => I2,
      I2 => Reset17_out,
      I3 => CI,
      O => O67
    );
\write_Addr_I[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I2,
      I1 => Reset17_out,
      O => E(0)
    );
write_Reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I2,
      I1 => Reset17_out,
      O => Write_DCache_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Register_File__parameterized0\ is
  port (
    Reg1_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Register_File__parameterized0\ : entity is "Register_File";
end \microblaze_mcs_0_Register_File__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Register_File__parameterized0\ is
begin
\Using_FPGA.Gen_RegFile[0].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(0),
      EX_Result(0) => EX_Result(0),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(0),
      Reg2_Data(0) => Reg2_Data(0),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[10].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_93\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(10),
      EX_Result(0) => EX_Result(10),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(10),
      Reg2_Data(0) => Reg2_Data(10),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[11].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_94\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(11),
      EX_Result(0) => EX_Result(11),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(11),
      Reg2_Data(0) => Reg2_Data(11),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[12].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_95\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(12),
      EX_Result(0) => EX_Result(12),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(12),
      Reg2_Data(0) => Reg2_Data(12),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[13].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_96\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(13),
      EX_Result(0) => EX_Result(13),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(13),
      Reg2_Data(0) => Reg2_Data(13),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[14].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_97\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(14),
      EX_Result(0) => EX_Result(14),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(14),
      Reg2_Data(0) => Reg2_Data(14),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[15].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_98\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(15),
      EX_Result(0) => EX_Result(15),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(15),
      Reg2_Data(0) => Reg2_Data(15),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[16].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_99\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(16),
      EX_Result(0) => EX_Result(16),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(16),
      Reg2_Data(0) => Reg2_Data(16),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[17].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_100\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(17),
      EX_Result(0) => EX_Result(17),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(17),
      Reg2_Data(0) => Reg2_Data(17),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[18].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_101\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(18),
      EX_Result(0) => EX_Result(18),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(18),
      Reg2_Data(0) => Reg2_Data(18),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[19].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_102\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(19),
      EX_Result(0) => EX_Result(19),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(19),
      Reg2_Data(0) => Reg2_Data(19),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[1].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_103\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(1),
      EX_Result(0) => EX_Result(1),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(1),
      Reg2_Data(0) => Reg2_Data(1),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[20].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_104\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(20),
      EX_Result(0) => EX_Result(20),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(20),
      Reg2_Data(0) => Reg2_Data(20),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[21].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_105\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(21),
      EX_Result(0) => EX_Result(21),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(21),
      Reg2_Data(0) => Reg2_Data(21),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[22].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_106\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(22),
      EX_Result(0) => EX_Result(22),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(22),
      Reg2_Data(0) => Reg2_Data(22),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[23].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_107\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(23),
      EX_Result(0) => EX_Result(23),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(23),
      Reg2_Data(0) => Reg2_Data(23),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[24].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_108\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(24),
      EX_Result(0) => EX_Result(24),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(24),
      Reg2_Data(0) => Reg2_Data(24),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[25].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_109\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(25),
      EX_Result(0) => EX_Result(25),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(25),
      Reg2_Data(0) => Reg2_Data(25),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[26].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_110\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(26),
      EX_Result(0) => EX_Result(26),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(26),
      Reg2_Data(0) => Reg2_Data(26),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[27].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_111\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(27),
      EX_Result(0) => EX_Result(27),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(27),
      Reg2_Data(0) => Reg2_Data(27),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[28].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_112\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(28),
      EX_Result(0) => EX_Result(28),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(28),
      Reg2_Data(0) => Reg2_Data(28),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[29].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_113\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(29),
      EX_Result(0) => EX_Result(29),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(29),
      Reg2_Data(0) => Reg2_Data(29),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[2].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_114\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(2),
      EX_Result(0) => EX_Result(2),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(2),
      Reg2_Data(0) => Reg2_Data(2),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[30].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_115\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(30),
      EX_Result(0) => EX_Result(30),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(30),
      Reg2_Data(0) => Reg2_Data(30),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[31].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_116\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(31),
      EX_Result(0) => EX_Result(31),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(31),
      Reg2_Data(0) => Reg2_Data(31),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[3].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_117\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(3),
      EX_Result(0) => EX_Result(3),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(3),
      Reg2_Data(0) => Reg2_Data(3),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[4].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_118\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(4),
      EX_Result(0) => EX_Result(4),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(4),
      Reg2_Data(0) => Reg2_Data(4),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[5].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_119\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(5),
      EX_Result(0) => EX_Result(5),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(5),
      Reg2_Data(0) => Reg2_Data(5),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[6].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_120\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(6),
      EX_Result(0) => EX_Result(6),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(6),
      Reg2_Data(0) => Reg2_Data(6),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[7].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_121\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(7),
      EX_Result(0) => EX_Result(7),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(7),
      Reg2_Data(0) => Reg2_Data(7),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[8].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_122\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(8),
      EX_Result(0) => EX_Result(8),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(8),
      Reg2_Data(0) => Reg2_Data(8),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
\Using_FPGA.Gen_RegFile[9].Register_File_Bit_I\: entity work.\microblaze_mcs_0_Register_File_Bit__parameterized0_123\
    port map (
      Clk => Clk,
      Data_Write(0) => Data_Write(9),
      EX_Result(0) => EX_Result(9),
      Imm_Value(4 downto 0) => Imm_Value(4 downto 0),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0) => Reg1_Data(9),
      Reg2_Data(0) => Reg2_Data(9),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Result_Mux__parameterized0\ is
  port (
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 31 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ALU_Result : in STD_LOGIC;
    Shift_Logic_Result_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I1 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 28 downto 0 );
    Data_Read_Mask : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    Data_Read : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC;
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    Shift_Logic_Result : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Result_Mux__parameterized0\ : entity is "Result_Mux";
end \microblaze_mcs_0_Result_Mux__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Result_Mux__parameterized0\ is
begin
\Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0\
    port map (
      EX_Result(0) => EX_Result(0),
      I51(1 downto 0) => I51(1 downto 0),
      I88 => I88,
      I89 => I89,
      O5 => O5,
      Shift_Logic_Result => Shift_Logic_Result
    );
\Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_62\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(19),
      EX_Result(0) => EX_Result(10),
      I51(1 downto 0) => I51(1 downto 0),
      I68 => I68,
      I69 => I69,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(21)
    );
\Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_63\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(18),
      EX_Result(0) => EX_Result(11),
      I51(1 downto 0) => I51(1 downto 0),
      I66 => I66,
      I67 => I67,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(20)
    );
\Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_64\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(17),
      EX_Result(0) => EX_Result(12),
      I51(1 downto 0) => I51(1 downto 0),
      I64 => I64,
      I65 => I65,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(19)
    );
\Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_65\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(16),
      EX_Result(0) => EX_Result(13),
      I51(1 downto 0) => I51(1 downto 0),
      I62 => I62,
      I63 => I63,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(18)
    );
\Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_66\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(15),
      EX_Result(0) => EX_Result(14),
      I51(1 downto 0) => I51(1 downto 0),
      I60 => I60,
      I61 => I61,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(17)
    );
\Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_67\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(14),
      Data_Read => Data_Read,
      EX_Result(0) => EX_Result(15),
      I51(1 downto 0) => I51(1 downto 0),
      I59 => I59,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(16)
    );
\Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_68\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(13),
      EX_Result(0) => EX_Result(16),
      Extend_Data_Read(0) => Extend_Data_Read(15),
      I51(1 downto 0) => I51(1 downto 0),
      I58 => I58,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(15)
    );
\Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_69\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(12),
      EX_Result(0) => EX_Result(17),
      Extend_Data_Read(0) => Extend_Data_Read(14),
      I51(1 downto 0) => I51(1 downto 0),
      I57 => I57,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(14)
    );
\Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_70\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(11),
      EX_Result(0) => EX_Result(18),
      Extend_Data_Read(0) => Extend_Data_Read(13),
      I51(1 downto 0) => I51(1 downto 0),
      I56 => I56,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(13)
    );
\Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_71\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(10),
      EX_Result(0) => EX_Result(19),
      Extend_Data_Read(0) => Extend_Data_Read(12),
      I51(1 downto 0) => I51(1 downto 0),
      I55 => I55,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(12)
    );
\Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_72\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(28),
      EX_Result(0) => EX_Result(1),
      I51(1 downto 0) => I51(1 downto 0),
      I86 => I86,
      I87 => I87,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(30)
    );
\Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_73\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(9),
      EX_Result(0) => EX_Result(20),
      Extend_Data_Read(0) => Extend_Data_Read(11),
      I51(1 downto 0) => I51(1 downto 0),
      I54 => I54,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(11)
    );
\Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_74\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(8),
      EX_Result(0) => EX_Result(21),
      Extend_Data_Read(0) => Extend_Data_Read(10),
      I51(1 downto 0) => I51(1 downto 0),
      I53 => I53,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(10)
    );
\Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_75\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(7),
      EX_Result(0) => EX_Result(22),
      Extend_Data_Read(0) => Extend_Data_Read(9),
      I51(1 downto 0) => I51(1 downto 0),
      I52 => I52,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(9)
    );
\Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_76\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(6),
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0) => EX_Result(23),
      Extend_Data_Read(0) => Extend_Data_Read(8),
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(8)
    );
\Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_77\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(5),
      EX_Result(0) => EX_Result(24),
      Extend_Data_Read(0) => Extend_Data_Read(7),
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(7)
    );
\Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_78\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(4),
      EX_Result(0) => EX_Result(25),
      Extend_Data_Read(0) => Extend_Data_Read(6),
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(6)
    );
\Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_79\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(3),
      EX_Result(0) => EX_Result(26),
      Extend_Data_Read(0) => Extend_Data_Read(5),
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(5)
    );
\Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_80\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(2),
      EX_Result(0) => EX_Result(27),
      Extend_Data_Read(0) => Extend_Data_Read(4),
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(4)
    );
\Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_81\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(1),
      EX_Result(0) => EX_Result(28),
      Extend_Data_Read(0) => Extend_Data_Read(3),
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(3)
    );
\Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_82\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      EX_Result(0) => EX_Result(29),
      Extend_Data_Read(0) => Extend_Data_Read(2),
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(2)
    );
\Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_83\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(27),
      EX_Result(0) => EX_Result(2),
      I51(1 downto 0) => I51(1 downto 0),
      I84 => I84,
      I85 => I85,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(29)
    );
\Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_84\
    port map (
      EX_Result(0) => EX_Result(30),
      Extend_Data_Read(0) => Extend_Data_Read(1),
      I1 => I1,
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(1)
    );
\Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_85\
    port map (
      ALU_Result => ALU_Result,
      EX_Result(0) => EX_Result(31),
      Extend_Data_Read(0) => Extend_Data_Read(0),
      I51(1 downto 0) => I51(1 downto 0),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(0)
    );
\Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_86\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(26),
      EX_Result(0) => EX_Result(3),
      I51(1 downto 0) => I51(1 downto 0),
      I82 => I82,
      I83 => I83,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(28)
    );
\Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_87\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(25),
      EX_Result(0) => EX_Result(4),
      I51(1 downto 0) => I51(1 downto 0),
      I80 => I80,
      I81 => I81,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(27)
    );
\Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_88\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(24),
      EX_Result(0) => EX_Result(5),
      I51(1 downto 0) => I51(1 downto 0),
      I78 => I78,
      I79 => I79,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(26)
    );
\Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_89\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(23),
      EX_Result(0) => EX_Result(6),
      I51(1 downto 0) => I51(1 downto 0),
      I76 => I76,
      I77 => I77,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(25)
    );
\Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_90\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(22),
      EX_Result(0) => EX_Result(7),
      I51(1 downto 0) => I51(1 downto 0),
      I74 => I74,
      I75 => I75,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(24)
    );
\Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_91\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(21),
      EX_Result(0) => EX_Result(8),
      I51(1 downto 0) => I51(1 downto 0),
      I72 => I72,
      I73 => I73,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(23)
    );
\Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I\: entity work.\microblaze_mcs_0_Result_Mux_Bit__parameterized0_92\
    port map (
      BRAM_Addr_B(0) => BRAM_Addr_B(20),
      EX_Result(0) => EX_Result(9),
      I51(1 downto 0) => I51(1 downto 0),
      I70 => I70,
      I71 => I71,
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Shift_Logic_Module__parameterized0\ is
  port (
    Shift_Logic_Res : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    Op2_Low : in STD_LOGIC_VECTOR ( 0 to 1 );
    Op1_Logic : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    Op1_Shift : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    Sext : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Shift_Logic_Module__parameterized0\ : entity is "Shift_Logic_Module";
end \microblaze_mcs_0_Shift_Logic_Module__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Shift_Logic_Module__parameterized0\ is
begin
\Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0\
    port map (
      I78 => I78,
      I80 => I80,
      I81 => I81,
      I82 => I82,
      O31 => O31,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_31\
    port map (
      I41 => I41,
      I43 => I43,
      I51 => I51,
      I52 => I52,
      O21 => O21,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_32\
    port map (
      I38 => I38,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      O20 => O20,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_33\
    port map (
      I35 => I35,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      O19 => O19,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_34\
    port map (
      I32 => I32,
      I34 => I34,
      I35 => I35,
      I36 => I36,
      O18 => O18,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_35\
    port map (
      I29 => I29,
      I31 => I31,
      I32 => I32,
      I33 => I33,
      O17 => O17,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_36\
    port map (
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I30 => I30,
      O16 => O16,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_37\
    port map (
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I50 => I50,
      O15 => O15,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_38\
    port map (
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I49 => I49,
      O14 => O14,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_39\
    port map (
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I48 => I48,
      O13 => O13,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_40\
    port map (
      I19 => I19,
      I20 => I20,
      I21 => I21,
      I47 => I47,
      O12 => O12,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_41\
    port map (
      I75 => I75,
      I77 => I77,
      I78 => I78,
      I79 => I79,
      O30 => O30,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_42\
    port map (
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I46 => I46,
      O11 => O11,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_43\
    port map (
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I45 => I45,
      O10 => O10,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_44\
    port map (
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I44 => I44,
      O9 => O9,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_45\
    port map (
      I11 => I11,
      I12 => I12,
      I13 => I13,
      O8 => O8,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_46\
    port map (
      I10 => I10,
      I11 => I11,
      I9 => I9,
      O7 => O7,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_47\
    port map (
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O6 => O6,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_48\
    port map (
      I5 => I5,
      I6 => I6,
      I7 => I7,
      O5 => O5,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_49\
    port map (
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O4 => O4,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_50\
    port map (
      I2 => I2,
      I3 => I3,
      O3 => O3,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted
    );
\Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_51\
    port map (
      O2 => O2,
      Op1_Shift => Op1_Shift,
      Op2 => Op2,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper,
      Shifted => Shifted
    );
\Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_52\
    port map (
      I72 => I72,
      I74 => I74,
      I75 => I75,
      I76 => I76,
      O29 => O29,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_53\
    port map (
      I1 => I1,
      O1 => O1,
      Op1_Shift => Op1_Shift,
      Op2_Low(0) => Op2_Low(0),
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_54\
    port map (
      I1 => I1,
      Op1_Logic => Op1_Logic,
      Op2_Low(0) => Op2_Low(1),
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Logic_Res => Shift_Logic_Res,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_55\
    port map (
      I69 => I69,
      I71 => I71,
      I72 => I72,
      I73 => I73,
      O28 => O28,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_56\
    port map (
      I66 => I66,
      I68 => I68,
      I69 => I69,
      I70 => I70,
      O27 => O27,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_57\
    port map (
      I63 => I63,
      I65 => I65,
      I66 => I66,
      I67 => I67,
      O26 => O26,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_58\
    port map (
      I60 => I60,
      I62 => I62,
      I63 => I63,
      I64 => I64,
      O25 => O25,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_59\
    port map (
      I57 => I57,
      I59 => I59,
      I60 => I60,
      I61 => I61,
      O24 => O24,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_60\
    port map (
      I54 => I54,
      I56 => I56,
      I57 => I57,
      I58 => I58,
      O23 => O23,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
\Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I\: entity work.\microblaze_mcs_0_Shift_Logic_Bit__parameterized0_61\
    port map (
      I51 => I51,
      I53 => I53,
      I54 => I54,
      I55 => I55,
      O22 => O22,
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Shift_Oper => Shift_Oper
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_UART_Receive__parameterized0\ is
  port (
    Q_0 : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_Data_Received : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    INTC_CIPR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I3 : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    DATA_OUTB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lmb_reg_read : in STD_LOGIC;
    UART_Error_Interrupt : in STD_LOGIC;
    TX_Data_Transmitted : in STD_LOGIC;
    I4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTC_CISR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    io_bus_read_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    UART_Status : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_UART_Receive__parameterized0\ : entity is "UART_Receive";
end \microblaze_mcs_0_UART_Receive__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_UART_Receive__parameterized0\ is
  signal \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\ : STD_LOGIC;
  signal \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\ : STD_LOGIC;
  signal D7_out : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_0\ : STD_LOGIC;
  signal RX_Data : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal S : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_5__3\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_5__4\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_5__5\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_5__6\ : STD_LOGIC;
  signal \n_0_Data_Shift_Mux_i_5__7\ : STD_LOGIC;
  signal \n_0_RX_Data[7]_i_1\ : STD_LOGIC;
  signal n_0_previous_RX_i_1 : STD_LOGIC;
  signal n_0_running_reg : STD_LOGIC;
  signal n_0_rx_data_exists_i_i_1 : STD_LOGIC;
  signal n_0_rx_data_exists_i_i_2 : STD_LOGIC;
  signal n_0_start_Edge_Detected_i_1 : STD_LOGIC;
  signal n_0_start_Edge_Detected_reg : STD_LOGIC;
  signal n_10_Delay_16 : STD_LOGIC;
  signal n_11_Delay_16 : STD_LOGIC;
  signal new_rx_data : STD_LOGIC_VECTOR ( 0 to 8 );
  signal new_rx_data_write : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of new_rx_data_write : signal is "SOFT";
  signal new_rx_data_write_reg0 : STD_LOGIC;
  signal previous_RX : STD_LOGIC;
  signal rx_1 : STD_LOGIC;
  signal rx_data_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[2].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[3].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[4].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[5].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[6].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[7].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute box_type of \Convert_Serial_To_Parallel[8].Rest_Bits.Others_I\ : label is "PRIMITIVE";
  attribute KEEP : string;
  attribute KEEP of new_rx_data_write_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of previous_RX_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of start_Edge_Detected_i_1 : label is "soft_lutpair14";
begin
  O1(0) <= new_rx_data(0);
  O2 <= \^o2\;
  O9(0) <= \^o9\(0);
  Q_0 <= \^q_0\;
  RX_Data_Received <= new_rx_data_write;
\Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\,
      Q => new_rx_data(1),
      S => S
    );
\Convert_Serial_To_Parallel[2].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\,
      Q => new_rx_data(2),
      R => S
    );
\Convert_Serial_To_Parallel[3].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\,
      Q => new_rx_data(3),
      R => S
    );
\Convert_Serial_To_Parallel[4].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\,
      Q => new_rx_data(4),
      R => S
    );
\Convert_Serial_To_Parallel[5].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\,
      Q => new_rx_data(5),
      R => S
    );
\Convert_Serial_To_Parallel[6].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\,
      Q => new_rx_data(6),
      R => S
    );
\Convert_Serial_To_Parallel[7].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\,
      Q => new_rx_data(7),
      R => S
    );
\Convert_Serial_To_Parallel[8].Rest_Bits.Others_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\,
      Q => new_rx_data(8),
      R => S
    );
\Data_Shift_Mux_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_5__3\,
      I1 => INTC_CIPR(0),
      I2 => I3,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(0),
      O => O4
    );
\Data_Shift_Mux_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_5__4\,
      I1 => INTC_CIPR(1),
      I2 => I3,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(1),
      O => O5
    );
\Data_Shift_Mux_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_5__5\,
      I1 => INTC_CIPR(2),
      I2 => I3,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(2),
      O => O6
    );
\Data_Shift_Mux_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_5__6\,
      I1 => INTC_CIPR(3),
      I2 => I3,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(3),
      O => O7
    );
\Data_Shift_Mux_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
    port map (
      I0 => \n_0_Data_Shift_Mux_i_5__7\,
      I1 => INTC_CIPR(4),
      I2 => I3,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => DATA_OUTB(4),
      O => O8
    );
\Data_Shift_Mux_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => RX_Data(3),
      I1 => INTC_CISR(0),
      I2 => I5(0),
      I3 => io_bus_read_data(0),
      I4 => UART_Status(0),
      I5 => I6(0),
      O => \n_0_Data_Shift_Mux_i_5__3\
    );
\Data_Shift_Mux_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => RX_Data(4),
      I1 => INTC_CISR(1),
      I2 => I5(1),
      I3 => io_bus_read_data(1),
      I4 => UART_Status(1),
      I5 => I6(1),
      O => \n_0_Data_Shift_Mux_i_5__4\
    );
\Data_Shift_Mux_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => RX_Data(5),
      I1 => INTC_CISR(2),
      I2 => I5(2),
      I3 => io_bus_read_data(2),
      I4 => UART_Status(2),
      I5 => I6(2),
      O => \n_0_Data_Shift_Mux_i_5__5\
    );
\Data_Shift_Mux_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => RX_Data(6),
      I1 => INTC_CISR(3),
      I2 => I5(3),
      I3 => io_bus_read_data(3),
      I4 => UART_Status(3),
      I5 => I6(3),
      O => \n_0_Data_Shift_Mux_i_5__6\
    );
\Data_Shift_Mux_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => RX_Data(7),
      I1 => INTC_CISR(4),
      I2 => I5(4),
      I3 => io_bus_read_data(4),
      I4 => UART_Status(4),
      I5 => I6(4),
      O => \n_0_Data_Shift_Mux_i_5__7\
    );
Delay_16: entity work.\microblaze_mcs_0_XIL_SRL16E__parameterized2\
    port map (
      Clk => Clk,
      \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[1].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[2].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[3].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[4].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[5].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[6].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[7].serial_to_parallel_reg\,
      \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\ => \Convert_Serial_To_Parallel[8].serial_to_parallel_reg\,
      D(0) => D(1),
      D7_out => D7_out,
      I1 => I1,
      I2 => \^o2\,
      I3 => n_0_start_Edge_Detected_reg,
      I4 => I2,
      I5 => n_0_running_reg,
      I6 => I4,
      O1 => \^q_0\,
      O10 => O10,
      O2 => n_10_Delay_16,
      O3 => n_11_Delay_16,
      in0(0) => new_rx_data(0),
      new_rx_data_write_reg0 => new_rx_data_write_reg0,
      \out\(8) => new_rx_data(0),
      \out\(7) => new_rx_data(1),
      \out\(6) => new_rx_data(2),
      \out\(5) => new_rx_data(3),
      \out\(4) => new_rx_data(4),
      \out\(3) => new_rx_data(5),
      \out\(2) => new_rx_data(6),
      \out\(1) => new_rx_data(7),
      \out\(0) => new_rx_data(8)
    );
Mid_Start_Bit_SRL16: entity work.\microblaze_mcs_0_XIL_SRL16E__parameterized2_203\
    port map (
      Clk => Clk,
      D7_out => D7_out,
      I1 => I1,
      I2 => n_0_start_Edge_Detected_reg,
      O2 => \^o2\,
      Q_0 => \^q_0\,
      S => S
    );
\RX_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => lmb_reg_read,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \n_0_RX_Data[7]_i_1\
    );
\RX_Data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(0),
      Q => O11(0),
      R => \n_0_RX_Data[7]_i_1\
    );
\RX_Data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(1),
      Q => O11(1),
      R => \n_0_RX_Data[7]_i_1\
    );
\RX_Data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(2),
      Q => O11(2),
      R => \n_0_RX_Data[7]_i_1\
    );
\RX_Data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(3),
      Q => RX_Data(3),
      R => \n_0_RX_Data[7]_i_1\
    );
\RX_Data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(4),
      Q => RX_Data(4),
      R => \n_0_RX_Data[7]_i_1\
    );
\RX_Data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(5),
      Q => RX_Data(5),
      R => \n_0_RX_Data[7]_i_1\
    );
\RX_Data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(6),
      Q => RX_Data(6),
      R => \n_0_RX_Data[7]_i_1\
    );
\RX_Data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => rx_data_i(7),
      Q => RX_Data(7),
      R => \n_0_RX_Data[7]_i_1\
    );
UART_Interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => new_rx_data_write,
      I1 => UART_Error_Interrupt,
      I2 => TX_Data_Transmitted,
      O => UART_Interrupt
    );
new_rx_data_write_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => new_rx_data_write_reg0,
      Q => new_rx_data_write,
      R => I2
    );
overrun_error_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008F0088"
    )
    port map (
      I0 => new_rx_data_write,
      I1 => \^o9\(0),
      I2 => I4,
      I3 => I2,
      I4 => D(0),
      O => O3
    );
previous_RX_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => new_rx_data(0),
      I1 => I1,
      I2 => previous_RX,
      O => n_0_previous_RX_i_1
    );
previous_RX_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_previous_RX_i_1,
      Q => previous_RX,
      R => I2
    );
running_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_11_Delay_16,
      Q => n_0_running_reg,
      R => '0'
    );
rx_1_reg: unisim.vcomponents.FDSE
    port map (
      C => Clk,
      CE => '1',
      D => UART_Rx,
      Q => rx_1,
      S => I2
    );
rx_2_reg: unisim.vcomponents.FDSE
    port map (
      C => Clk,
      CE => '1',
      D => rx_1,
      Q => new_rx_data(0),
      S => I2
    );
rx_data_exists_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^o9\(0),
      I1 => new_rx_data_write,
      I2 => n_0_rx_data_exists_i_i_2,
      I3 => I2,
      O => n_0_rx_data_exists_i_i_1
    );
rx_data_exists_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(0),
      I3 => lmb_reg_read,
      I4 => Q(3),
      I5 => Q(2),
      O => n_0_rx_data_exists_i_i_2
    );
rx_data_exists_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_rx_data_exists_i_i_1,
      Q => \^o9\(0),
      R => '0'
    );
\rx_data_i_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(8),
      Q => rx_data_i(0),
      R => I2
    );
\rx_data_i_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(7),
      Q => rx_data_i(1),
      R => I2
    );
\rx_data_i_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(6),
      Q => rx_data_i(2),
      R => I2
    );
\rx_data_i_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(5),
      Q => rx_data_i(3),
      R => I2
    );
\rx_data_i_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(4),
      Q => rx_data_i(4),
      R => I2
    );
\rx_data_i_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(3),
      Q => rx_data_i(5),
      R => I2
    );
\rx_data_i_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(2),
      Q => rx_data_i(6),
      R => I2
    );
\rx_data_i_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => new_rx_data_write,
      D => new_rx_data(1),
      Q => rx_data_i(7),
      R => I2
    );
start_Edge_Detected_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
    port map (
      I0 => previous_RX,
      I1 => n_0_running_reg,
      I2 => new_rx_data(0),
      I3 => I1,
      I4 => n_0_start_Edge_Detected_reg,
      O => n_0_start_Edge_Detected_i_1
    );
start_Edge_Detected_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_start_Edge_Detected_i_1,
      Q => n_0_start_Edge_Detected_reg,
      R => I2
    );
stop_Bit_Position_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_10_Delay_16,
      Q => \^o2\,
      R => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_UART_Transmit__parameterized0\ is
  port (
    TX_Data_Transmitted : out STD_LOGIC;
    UART_Tx : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_UART_Transmit__parameterized0\ : entity is "UART_Transmit";
end \microblaze_mcs_0_UART_Transmit__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_UART_Transmit__parameterized0\ is
  signal CI : STD_LOGIC;
  signal CI0_out : STD_LOGIC;
  signal \Counter[0].h_Cnt_reg\ : STD_LOGIC;
  signal \Counter[1].h_Cnt_reg\ : STD_LOGIC;
  signal \Counter[2].h_Cnt_reg\ : STD_LOGIC;
  signal D_0 : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal I1_1 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^tx_data_transmitted\ : STD_LOGIC;
  signal data_is_sent0 : STD_LOGIC;
  signal mux_0123 : STD_LOGIC;
  signal mux_4567 : STD_LOGIC;
  signal mux_Out : STD_LOGIC;
  signal n_0_MUX_F5_1_i_1 : STD_LOGIC;
  signal n_0_MUX_F5_1_i_2 : STD_LOGIC;
  signal n_0_TX_i_1 : STD_LOGIC;
  signal \n_0_fifo_DOut_reg[0]\ : STD_LOGIC;
  signal \n_0_fifo_DOut_reg[1]\ : STD_LOGIC;
  signal \n_0_fifo_DOut_reg[2]\ : STD_LOGIC;
  signal \n_0_fifo_DOut_reg[3]\ : STD_LOGIC;
  signal \n_0_fifo_DOut_reg[5]\ : STD_LOGIC;
  signal \n_0_fifo_DOut_reg[6]\ : STD_LOGIC;
  signal \n_0_fifo_DOut_reg[7]\ : STD_LOGIC;
  signal \n_0_mux_sel_reg[0]\ : STD_LOGIC;
  signal \n_0_mux_sel_reg[2]\ : STD_LOGIC;
  signal n_0_tx_Start_i_1 : STD_LOGIC;
  signal n_0_tx_buffer_empty_i_i_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal serial_Data : STD_LOGIC;
  signal sum_cnt : STD_LOGIC_VECTOR ( 0 to 2 );
  signal tx_DataBits : STD_LOGIC;
  signal tx_DataBits0 : STD_LOGIC;
  signal tx_Start : STD_LOGIC;
  signal tx_buffer_empty_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_buffer_empty_i : signal is "SOFT";
  signal \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of FDRE_I : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of MUXF6_I : label is "MUXF6";
  attribute XILINX_TRANSFORM_PINMAP of MUXF6_I : label is "S:I2";
  attribute box_type of MUXF6_I : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of MUX_F5_1 : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP of MUX_F5_1 : label is "S:I2";
  attribute box_type of MUX_F5_1 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of MUX_F5_1_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of MUX_F5_1_i_2 : label is "soft_lutpair16";
  attribute XILINX_LEGACY_PRIM of MUX_F5_2 : label is "MUXF5";
  attribute XILINX_TRANSFORM_PINMAP of MUX_F5_2 : label is "S:I2";
  attribute box_type of MUX_F5_2 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of MUX_F5_2_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of MUX_F5_2_i_2 : label is "soft_lutpair15";
  attribute KEEP : string;
  attribute KEEP of tx_buffer_empty_i_reg : label is "yes";
begin
  TX_Data_Transmitted <= \^tx_data_transmitted\;
\Counter[0].XORCY_I_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_mux_sel_reg[0]\,
      O => \Counter[0].h_Cnt_reg\
    );
\Counter[1].XORCY_I_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => S,
      O => \Counter[1].h_Cnt_reg\
    );
\Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3 downto 1) => \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CI0_out,
      CYINIT => CI,
      DI(3 downto 2) => \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => S,
      DI(0) => \n_0_mux_sel_reg[2]\,
      O(3) => \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2) => sum_cnt(0),
      O(1) => sum_cnt(1),
      O(0) => sum_cnt(2),
      S(3) => \NLW_Counter[2].Used_MuxCY.MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => \Counter[0].h_Cnt_reg\,
      S(1) => \Counter[1].h_Cnt_reg\,
      S(0) => \Counter[2].h_Cnt_reg\
    );
\Counter[2].XORCY_I_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_mux_sel_reg[2]\,
      O => \Counter[2].h_Cnt_reg\
    );
\Counter[2].XORCY_I_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_DataBits,
      O => CI
    );
DIV16_SRL16E: entity work.\microblaze_mcs_0_XIL_SRL16E__parameterized0\
    port map (
      Clk => Clk,
      D_0 => D_0,
      I1 => I1
    );
FDRE_I: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => I1,
      D => D_0,
      Q => R,
      R => R
    );
MUXF6_I: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => mux_0123,
      I1 => mux_4567,
      I2 => \n_0_mux_sel_reg[0]\,
      O => mux_Out
    );
MUX_F5_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => n_0_MUX_F5_1_i_1,
      I1 => n_0_MUX_F5_1_i_2,
      I2 => S,
      O => mux_0123
    );
MUX_F5_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_fifo_DOut_reg[1]\,
      I1 => \n_0_mux_sel_reg[2]\,
      I2 => \n_0_fifo_DOut_reg[0]\,
      O => n_0_MUX_F5_1_i_1
    );
MUX_F5_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_fifo_DOut_reg[3]\,
      I1 => \n_0_mux_sel_reg[2]\,
      I2 => \n_0_fifo_DOut_reg[2]\,
      O => n_0_MUX_F5_1_i_2
    );
MUX_F5_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => I0,
      I1 => I1_1,
      I2 => S,
      O => mux_4567
    );
MUX_F5_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_fifo_DOut_reg[5]\,
      I1 => \n_0_mux_sel_reg[2]\,
      I2 => p_0_in,
      O => I0
    );
MUX_F5_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_fifo_DOut_reg[7]\,
      I1 => \n_0_mux_sel_reg[2]\,
      I2 => \n_0_fifo_DOut_reg[6]\,
      O => I1_1
    );
TX_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => tx_Start,
      I1 => serial_Data,
      I2 => tx_DataBits,
      O => n_0_TX_i_1
    );
TX_reg: unisim.vcomponents.FDSE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_TX_i_1,
      Q => UART_Tx,
      S => I2
    );
\UART_Status[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_buffer_empty_i,
      O => I3(0)
    );
data_is_sent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_mux_sel_reg[0]\,
      I1 => R,
      I2 => S,
      I3 => \n_0_mux_sel_reg[2]\,
      O => data_is_sent0
    );
data_is_sent_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => data_is_sent0,
      Q => \^tx_data_transmitted\,
      R => I2
    );
\fifo_DOut_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => D(7),
      Q => \n_0_fifo_DOut_reg[0]\,
      R => I2
    );
\fifo_DOut_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => D(6),
      Q => \n_0_fifo_DOut_reg[1]\,
      R => I2
    );
\fifo_DOut_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => D(5),
      Q => \n_0_fifo_DOut_reg[2]\,
      R => I2
    );
\fifo_DOut_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => D(4),
      Q => \n_0_fifo_DOut_reg[3]\,
      R => I2
    );
\fifo_DOut_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => D(3),
      Q => p_0_in,
      R => I2
    );
\fifo_DOut_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => D(2),
      Q => \n_0_fifo_DOut_reg[5]\,
      R => I2
    );
\fifo_DOut_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => D(1),
      Q => \n_0_fifo_DOut_reg[6]\,
      R => I2
    );
\fifo_DOut_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => E(0),
      D => D(0),
      Q => \n_0_fifo_DOut_reg[7]\,
      R => I2
    );
\mux_sel_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => Clk,
      CE => R,
      D => sum_cnt(0),
      Q => \n_0_mux_sel_reg[0]\,
      S => I2
    );
\mux_sel_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => Clk,
      CE => R,
      D => sum_cnt(1),
      Q => S,
      S => I2
    );
\mux_sel_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => Clk,
      CE => R,
      D => sum_cnt(2),
      Q => \n_0_mux_sel_reg[2]\,
      S => I2
    );
serial_Data_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => mux_Out,
      Q => serial_Data,
      R => I2
    );
tx_DataBits_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => R,
      I1 => tx_Start,
      I2 => tx_DataBits,
      I3 => \^tx_data_transmitted\,
      O => tx_DataBits0
    );
tx_DataBits_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => tx_DataBits0,
      Q => tx_DataBits,
      R => I2
    );
tx_Start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => tx_DataBits,
      I1 => R,
      I2 => tx_buffer_empty_i,
      I3 => tx_Start,
      O => n_0_tx_Start_i_1
    );
tx_Start_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_tx_Start_i_1,
      Q => tx_Start,
      R => I2
    );
tx_buffer_empty_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => E(0),
      I1 => tx_buffer_empty_i,
      I2 => I2,
      I3 => \^tx_data_transmitted\,
      O => n_0_tx_buffer_empty_i_i_1
    );
tx_buffer_empty_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_tx_buffer_empty_i_i_1,
      Q => tx_buffer_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_lmb_bram__parameterized0\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 0 to 31 );
    DATA_OUTB : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 10 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 10 );
    DATA_INB : in STD_LOGIC_VECTOR ( 0 to 31 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_lmb_bram__parameterized0\ : entity is "lmb_bram";
end \microblaze_mcs_0_lmb_bram__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_lmb_bram__parameterized0\ is
begin
RAM_Inst: entity work.\microblaze_mcs_0_RAM_Module_Top__parameterized0\
    port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      ADDRB(0 to 10) => ADDRB(0 to 10),
      Clk => Clk,
      DATA_INB(0 to 31) => DATA_INB(0 to 31),
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      DATA_OUTB(0 to 31) => DATA_OUTB(0 to 31),
      ENB => ENB,
      LMB_AddrStrobe => LMB_AddrStrobe,
      WEB(0 to 3) => WEB(0 to 3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Decode__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Buffer_Addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Reg1_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Imm_Value : out STD_LOGIC_VECTOR ( 0 to 15 );
    O2 : out STD_LOGIC;
    Jump : out STD_LOGIC;
    Write_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Res_Forward1 : out STD_LOGIC;
    ALU_Op : out STD_LOGIC_VECTOR ( 0 to 1 );
    Carry_In : out STD_LOGIC;
    Reg_Test_Equal : out STD_LOGIC;
    Reg_Test_Equal_N : out STD_LOGIC;
    OpSel1_SPR : out STD_LOGIC;
    Unsigned_Op : out STD_LOGIC;
    Select_Logic : out STD_LOGIC;
    SWAP_BYTE_Instr : out STD_LOGIC;
    Byte : out STD_LOGIC;
    Doublet : out STD_LOGIC;
    SWAP_Instr : out STD_LOGIC;
    Compare_Instr : out STD_LOGIC;
    Sext8 : out STD_LOGIC;
    Sext16 : out STD_LOGIC;
    PC_Incr : out STD_LOGIC;
    pc_write_I : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reg_Write : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    lmb_reg_read0 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    lmb_reg_write0 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    msb : out STD_LOGIC;
    MSR_Rst : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    normal_piperun : out STD_LOGIC;
    Shift_Logic_Result : out STD_LOGIC_VECTOR ( 0 to 0 );
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    Sign_Extend : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    I1 : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    Op1_Low : in STD_LOGIC_VECTOR ( 0 to 1 );
    ALU_Carry : in STD_LOGIC;
    Reg_neg : in STD_LOGIC;
    Reg_zero : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    EX_Result : in STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : in STD_LOGIC_VECTOR ( 0 to 31 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    MSR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Shift_Logic_Res : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    IO_Ready : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    New_Value : in STD_LOGIC;
    I13 : in STD_LOGIC;
    reset_temp0 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Decode__parameterized0\ : entity is "Decode";
end \microblaze_mcs_0_Decode__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Decode__parameterized0\ is
  signal \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\ : STD_LOGIC;
  signal \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\ : STD_LOGIC;
  signal \^byte\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal CI0_out : STD_LOGIC;
  signal CI55_in : STD_LOGIC;
  signal CI74_in : STD_LOGIC;
  signal CI9_out : STD_LOGIC;
  signal \^compare_instr\ : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal \^doublet\ : STD_LOGIC;
  signal Exception_Kind : STD_LOGIC_VECTOR ( 30 to 30 );
  signal I184_in : STD_LOGIC;
  signal I192_in : STD_LOGIC;
  signal I210_in : STD_LOGIC;
  signal I214_out : STD_LOGIC;
  signal I2_0 : STD_LOGIC;
  signal I311_in : STD_LOGIC;
  signal \^imm_value\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^jump\ : STD_LOGIC;
  signal LWX_SWX_Carry : STD_LOGIC;
  signal New_Carry : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o38\ : STD_LOGIC;
  signal \^o39\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \^reg1_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal Reg_Test_Equal_N_i7_out : STD_LOGIC;
  signal Res_Forward2 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal \^swap_byte_instr\ : STD_LOGIC;
  signal \^swap_instr\ : STD_LOGIC;
  signal Select_Logic0 : STD_LOGIC;
  signal \^sext16\ : STD_LOGIC;
  signal \^sext8\ : STD_LOGIC;
  signal Shift_Carry_In : STD_LOGIC;
  signal Shift_Oper : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^sign_extend\ : STD_LOGIC;
  signal Use_Imm_Reg : STD_LOGIC;
  signal \^write_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal Write_DIV_result : STD_LOGIC;
  signal Write_FPU_result : STD_LOGIC;
  signal active_wakeup : STD_LOGIC;
  signal \break_Pipe_i_reg__0\ : STD_LOGIC;
  signal bs_first37_out : STD_LOGIC;
  signal byte_i14_out : STD_LOGIC;
  signal correct_Carry_II : STD_LOGIC;
  signal correct_Carry_Select : STD_LOGIC;
  signal d_AS_I : STD_LOGIC;
  signal d_AS_I17_out : STD_LOGIC;
  signal div_first39_out : STD_LOGIC;
  signal enable_Interrupts_I : STD_LOGIC;
  signal ex_Valid : STD_LOGIC;
  signal ex_first_cycle : STD_LOGIC;
  signal force1 : STD_LOGIC;
  signal force1_i27_out : STD_LOGIC;
  signal force2 : STD_LOGIC;
  signal force2_i : STD_LOGIC;
  signal force_DI1 : STD_LOGIC;
  signal force_DI2 : STD_LOGIC;
  signal force_Val1 : STD_LOGIC;
  signal force_Val1_i29_out : STD_LOGIC;
  signal force_Val2_N : STD_LOGIC;
  signal force_jump1 : STD_LOGIC;
  signal force_jump2 : STD_LOGIC;
  signal fpu_first38_out : STD_LOGIC;
  signal inHibit_EX : STD_LOGIC;
  signal inHibit_EX1 : STD_LOGIC;
  signal is_lwx_I : STD_LOGIC;
  signal jump_Carry1 : STD_LOGIC;
  signal load_Store_i : STD_LOGIC;
  signal load_Store_i2 : STD_LOGIC;
  signal mbar_decode_I : STD_LOGIC;
  signal mbar_first : STD_LOGIC;
  signal mbar_is_sleep : STD_LOGIC;
  signal mbar_sleep : STD_LOGIC;
  signal mbar_sleep0 : STD_LOGIC;
  signal missed_IFetch : STD_LOGIC;
  signal mul_Executing : STD_LOGIC;
  signal mul_Executing0 : STD_LOGIC;
  signal mul_first31_out : STD_LOGIC;
  signal mul_second40_out : STD_LOGIC;
  signal n_0_MSR_I_i_3 : STD_LOGIC;
  signal n_0_MSR_I_i_4 : STD_LOGIC;
  signal n_0_Sign_Extend_i_1 : STD_LOGIC;
  signal \n_0_Using_FPGA.Correct_Carry_MUXCY_i_1\ : STD_LOGIC;
  signal \n_0_Using_FPGA.OpSel1_SPR_Select_LUT_4\ : STD_LOGIC;
  signal \n_0_Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1_i_1\ : STD_LOGIC;
  signal \n_0_Using_FPGA.enable_Interrupts_I_reg\ : STD_LOGIC;
  signal \n_0_Using_FPGA.iFetch_MuxCY_2_i_1\ : STD_LOGIC;
  signal \n_0_Using_FPGA.reset_BIP_I_reg\ : STD_LOGIC;
  signal \n_0_Using_FPGA.set_BIP_I_reg\ : STD_LOGIC;
  signal \n_0_Using_LUT6.RegFile_X1_i_2\ : STD_LOGIC;
  signal \n_0_Using_LWX_SWX_instr.reservation_i_1\ : STD_LOGIC;
  signal \n_0_Using_LWX_SWX_instr.reservation_i_3\ : STD_LOGIC;
  signal \n_0_Using_LWX_SWX_instr.reservation_reg\ : STD_LOGIC;
  signal n_0_doublet_Read_i_i_1 : STD_LOGIC;
  signal n_0_iFetch_In_Progress_reg : STD_LOGIC;
  signal n_0_inHibit_EX_i_1 : STD_LOGIC;
  signal n_0_inHibit_EX_i_2 : STD_LOGIC;
  signal n_0_is_swx_I_reg : STD_LOGIC;
  signal n_0_jump2_I_reg : STD_LOGIC;
  signal n_0_mbar_first_i_3 : STD_LOGIC;
  signal n_0_mbar_first_reg : STD_LOGIC;
  signal n_0_mbar_hold_I_reg : STD_LOGIC;
  signal n_0_mbar_sleep_i_1 : STD_LOGIC;
  signal n_0_mtsmsr_write_i_reg : STD_LOGIC;
  signal n_0_mul_Executing_i_3 : STD_LOGIC;
  signal n_0_nonvalid_IFetch_n_reg : STD_LOGIC;
  signal n_0_quadlet_Read_i_i_1 : STD_LOGIC;
  signal n_0_select_ALU_Carry_reg : STD_LOGIC;
  signal n_0_take_Break_2nd_cycle_reg : STD_LOGIC;
  signal \n_0_write_Addr_I[0]_i_1\ : STD_LOGIC;
  signal n_0_write_Carry_I_reg : STD_LOGIC;
  signal n_0_write_Reg_I_LUT_i_4 : STD_LOGIC;
  signal n_0_write_Reg_i_2 : STD_LOGIC;
  signal n_0_write_Reg_reg : STD_LOGIC;
  signal n_0_writing_reg : STD_LOGIC;
  signal n_102_PreFetch_Buffer_I : STD_LOGIC;
  signal n_104_PreFetch_Buffer_I : STD_LOGIC;
  signal n_105_PreFetch_Buffer_I : STD_LOGIC;
  signal n_108_PreFetch_Buffer_I : STD_LOGIC;
  signal n_109_PreFetch_Buffer_I : STD_LOGIC;
  signal n_110_PreFetch_Buffer_I : STD_LOGIC;
  signal n_111_PreFetch_Buffer_I : STD_LOGIC;
  signal n_112_PreFetch_Buffer_I : STD_LOGIC;
  signal n_113_PreFetch_Buffer_I : STD_LOGIC;
  signal n_114_PreFetch_Buffer_I : STD_LOGIC;
  signal n_115_PreFetch_Buffer_I : STD_LOGIC;
  signal n_116_PreFetch_Buffer_I : STD_LOGIC;
  signal n_118_PreFetch_Buffer_I : STD_LOGIC;
  signal n_119_PreFetch_Buffer_I : STD_LOGIC;
  signal n_122_PreFetch_Buffer_I : STD_LOGIC;
  signal n_125_PreFetch_Buffer_I : STD_LOGIC;
  signal n_127_PreFetch_Buffer_I : STD_LOGIC;
  signal n_128_PreFetch_Buffer_I : STD_LOGIC;
  signal n_129_PreFetch_Buffer_I : STD_LOGIC;
  signal n_130_PreFetch_Buffer_I : STD_LOGIC;
  signal n_131_PreFetch_Buffer_I : STD_LOGIC;
  signal n_132_PreFetch_Buffer_I : STD_LOGIC;
  signal n_133_PreFetch_Buffer_I : STD_LOGIC;
  signal n_134_PreFetch_Buffer_I : STD_LOGIC;
  signal n_135_PreFetch_Buffer_I : STD_LOGIC;
  signal n_1_PreFetch_Buffer_I : STD_LOGIC;
  signal n_34_PreFetch_Buffer_I : STD_LOGIC;
  signal n_35_PreFetch_Buffer_I : STD_LOGIC;
  signal n_36_PreFetch_Buffer_I : STD_LOGIC;
  signal n_43_PreFetch_Buffer_I : STD_LOGIC;
  signal n_44_PreFetch_Buffer_I : STD_LOGIC;
  signal n_45_PreFetch_Buffer_I : STD_LOGIC;
  signal n_49_PreFetch_Buffer_I : STD_LOGIC;
  signal n_5_PreFetch_Buffer_I : STD_LOGIC;
  signal n_87_PreFetch_Buffer_I : STD_LOGIC;
  signal n_88_PreFetch_Buffer_I : STD_LOGIC;
  signal n_89_PreFetch_Buffer_I : STD_LOGIC;
  signal n_8_PreFetch_Buffer_I : STD_LOGIC;
  signal n_93_PreFetch_Buffer_I : STD_LOGIC;
  signal n_95_PreFetch_Buffer_I : STD_LOGIC;
  signal n_96_PreFetch_Buffer_I : STD_LOGIC;
  signal n_97_PreFetch_Buffer_I : STD_LOGIC;
  signal n_98_PreFetch_Buffer_I : STD_LOGIC;
  signal n_99_PreFetch_Buffer_I : STD_LOGIC;
  signal n_9_PreFetch_Buffer_I : STD_LOGIC;
  signal of_PipeRun_Select : STD_LOGIC;
  signal of_PipeRun_without_dready : STD_LOGIC;
  signal of_mbar_decode : STD_LOGIC;
  signal opsel1_SPR_Select_1 : STD_LOGIC;
  signal opsel1_SPR_Select_2_1 : STD_LOGIC;
  signal opsel1_SPR_Select_2_2 : STD_LOGIC;
  signal p_1_in60_in : STD_LOGIC;
  signal pvr_first36_out : STD_LOGIC;
  signal res_forward1_1 : STD_LOGIC;
  signal res_forward1_2 : STD_LOGIC;
  signal res_forward1_3 : STD_LOGIC;
  signal res_forward2_1 : STD_LOGIC;
  signal res_forward2_2 : STD_LOGIC;
  signal res_forward2_3 : STD_LOGIC;
  signal reset_BIP_I8_out : STD_LOGIC;
  signal reset_delay : STD_LOGIC;
  signal sub_Carry : STD_LOGIC;
  signal swx_ready : STD_LOGIC;
  signal take_Break : STD_LOGIC;
  signal use_Reg_Neg_DI : STD_LOGIC;
  signal use_Reg_Neg_DI_i28_out : STD_LOGIC;
  signal use_Reg_Neg_S : STD_LOGIC;
  signal use_Reg_Neg_S_i26_out : STD_LOGIC;
  signal wdc_first34_out : STD_LOGIC;
  signal wic_first35_out : STD_LOGIC;
  signal writing : STD_LOGIC;
  signal \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_JUMP_CARRY2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_Using_FPGA.MUXCY_JUMP_CARRY2_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.of_PipeRun_MuxCY_1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_Using_FPGA.of_PipeRun_MuxCY_1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__10\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__11\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__12\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__13\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__14\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__15\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__16\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__17\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__18\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__19\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__20\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__21\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__22\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__23\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__24\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__25\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__26\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__27\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__28\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__29\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__30\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__8\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Data_Shift_Mux_i_2__9\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of MSR_I_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \MSR_I_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \MSR_I_i_2__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of MSR_I_i_3 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of MSR_I_i_4 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of MSR_I_i_5 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Shift_LUT_i_1__7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_5\ : label is "soft_lutpair50";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.ALU_Carry_FDRE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.ALU_Carry_MUXCY_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.ALU_Carry_MUXCY_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.ALU_Carry_MUXCY_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.ALU_OP0_FDRE\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.ALU_OP1_FDRE\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Force1_FDRE\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Force2_FDRE\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Force_Val1_FDRE\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \Using_FPGA.Force_Val2_FDRSE\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \Using_FPGA.Force_Val2_FDRSE\ : label is "1'b0";
  attribute box_type of \Using_FPGA.Force_Val2_FDRSE\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.I_correct_Carry_Select\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MULT_AND_I\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MULT_AND_I\ : label is "LO:O";
  attribute box_type of \Using_FPGA.MULT_AND_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_JUMP_CARRY2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_JUMP_CARRY2_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.MUXCY_JUMP_CARRY2_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.OpSel1_SPR_Select_LUT_1\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.OpSel1_SPR_Select_LUT_2\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.OpSel1_SPR_Select_LUT_3\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.OpSel1_SPR_Select_LUT_4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Reg_Test_Equal_FDSE\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Reg_Test_Equal_N_FDRE\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Res_Forward1_LUT1\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Res_Forward1_LUT2\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Res_Forward1_LUT3\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Res_Forward1_LUT4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Res_Forward2_LUT1\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Res_Forward2_LUT2\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Res_Forward2_LUT3\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Res_Forward2_LUT4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Reg_Neg_DI_FDRE\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.Use_Reg_Neg_S_FDRE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.force_di1_LUT3\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.force_di2_LUT4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.force_jump1_LUT3\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.force_jump2_LUT4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.of_PipeRun_MuxCY_1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.of_PipeRun_MuxCY_1_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.of_PipeRun_MuxCY_1_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.of_PipeRun_Select_LUT4\ : label is "PRIMITIVE";
  attribute box_type of \Using_FPGA.of_PipeRun_without_dready_LUT4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Using_IO_Bus.IO_Addr_Strobe_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Using_IO_Bus.IO_Read_Strobe_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Using_LUT6.RegFile_X1_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Using_LWX_SWX_instr.reservation_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of mbar_sleep_i_1 : label is "soft_lutpair62";
  attribute box_type of write_Reg_I_LUT : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of write_Reg_I_LUT_i_2 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of write_Reg_I_LUT_i_4 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of write_Reg_i_2 : label is "soft_lutpair62";
begin
  Byte <= \^byte\;
  CI9_out <= lopt_2;
  Compare_Instr <= \^compare_instr\;
  Doublet <= \^doublet\;
  Imm_Value(0 to 15) <= \^imm_value\(0 to 15);
  Jump <= \^jump\;
  New_Carry <= lopt;
  O1 <= \^o1\;
  O2 <= \^o2\;
  O38 <= \^o38\;
  O39 <= \^o39\;
  O40 <= \^o40\;
  Reg1_Addr(0 to 4) <= \^reg1_addr\(0 to 4);
  SWAP_BYTE_Instr <= \^swap_byte_instr\;
  SWAP_Instr <= \^swap_instr\;
  Sext16 <= \^sext16\;
  Sext8 <= \^sext8\;
  Sign_Extend <= \^sign_extend\;
  Write_Addr(0 to 4) <= \^write_addr\(0 to 4);
  jump_Carry1 <= lopt_5;
  lopt_1 <= n_0_select_ALU_Carry_reg;
  lopt_3 <= DI;
  lopt_4 <= \n_0_Using_FPGA.Correct_Carry_MUXCY_i_1\;
  lopt_6 <= force_DI1;
  lopt_7 <= force_jump1;
Compare_Instr_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_119_PreFetch_Buffer_I,
      Q => \^compare_instr\,
      R => '0'
    );
Data_Shift_Mux_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I8,
      I1 => \^swap_byte_instr\,
      I2 => I9,
      I3 => \^swap_instr\,
      I4 => Shift_Logic_Res,
      O => Shift_Logic_Result(0)
    );
\Data_Shift_Mux_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O55
    );
\Data_Shift_Mux_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O56
    );
\Data_Shift_Mux_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O57
    );
\Data_Shift_Mux_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O58
    );
\Data_Shift_Mux_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O59
    );
\Data_Shift_Mux_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O60
    );
\Data_Shift_Mux_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O61
    );
\Data_Shift_Mux_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O62
    );
\Data_Shift_Mux_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O63
    );
\Data_Shift_Mux_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O64
    );
\Data_Shift_Mux_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O65
    );
\Data_Shift_Mux_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O66
    );
\Data_Shift_Mux_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O67
    );
\Data_Shift_Mux_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => O68
    );
\Data_Shift_Mux_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => O69
    );
\Data_Shift_Mux_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => O70
    );
\Data_Shift_Mux_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => O71
    );
\Data_Shift_Mux_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => O72
    );
\Data_Shift_Mux_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => O73
    );
\Data_Shift_Mux_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => O74
    );
\Data_Shift_Mux_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => O75
    );
\Data_Shift_Mux_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O52
    );
\Data_Shift_Mux_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O53
    );
\Data_Shift_Mux_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I8,
      I1 => \^sext8\,
      I2 => I9,
      I3 => \^sext16\,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => O54
    );
\Logic_Oper_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => n_8_PreFetch_Buffer_I,
      Q => Q(1),
      R => Reset17_out
    );
\Logic_Oper_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => n_9_PreFetch_Buffer_I,
      Q => Q(0),
      R => Reset17_out
    );
MSR_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Reset17_out,
      I1 => ex_Valid,
      I2 => \n_0_Using_FPGA.reset_BIP_I_reg\,
      O => MSR_Rst
    );
\MSR_I_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => Reset17_out,
      I1 => New_Carry,
      I2 => n_0_write_Carry_I_reg,
      I3 => ex_Valid,
      O => O42
    );
\MSR_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFAEAAFEFAAEA"
    )
    port map (
      I0 => \n_0_Using_FPGA.Correct_Carry_MUXCY_i_1\,
      I1 => MSR(1),
      I2 => n_0_MSR_I_i_3,
      I3 => n_0_MSR_I_i_4,
      I4 => LWX_SWX_Carry,
      I5 => I13,
      O => O79
    );
\MSR_I_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCECACEC"
    )
    port map (
      I0 => \n_0_Using_FPGA.enable_Interrupts_I_reg\,
      I1 => MSR(0),
      I2 => ex_Valid,
      I3 => n_0_mtsmsr_write_i_reg,
      I4 => Op1_Low(0),
      O => O80
    );
MSR_I_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7F"
    )
    port map (
      I0 => is_lwx_I,
      I1 => ex_Valid,
      I2 => load_Store_i,
      I3 => n_0_is_swx_I_reg,
      O => n_0_MSR_I_i_3
    );
MSR_I_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_mtsmsr_write_i_reg,
      I1 => ex_Valid,
      O => n_0_MSR_I_i_4
    );
MSR_I_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_is_swx_I_reg,
      I1 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      O => LWX_SWX_Carry
    );
\No_ECC.lmb_as_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => n_0_is_swx_I_reg,
      I1 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      I2 => d_AS_I,
      I3 => I14,
      O => O85
    );
PreFetch_Buffer_I: entity work.\microblaze_mcs_0_PreFetch_Buffer__parameterized0\
    port map (
      Byte => \^byte\,
      CI => CI,
      CI0_out => CI0_out,
      CI55_in => CI55_in,
      CI74_in => CI74_in,
      Clk => Clk,
      Compare_Instr => \^compare_instr\,
      D => D,
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      Doublet => \^doublet\,
      E(0) => n_36_PreFetch_Buffer_I,
      EX_Result(0 to 31) => EX_Result(0 to 31),
      Exception_Kind(0) => Exception_Kind(30),
      I1 => \^o1\,
      I10 => n_0_jump2_I_reg,
      I11 => I3,
      I12 => I4,
      I13 => \n_0_Using_FPGA.set_BIP_I_reg\,
      I14 => I6,
      I15 => n_0_nonvalid_IFetch_n_reg,
      I16 => n_0_mtsmsr_write_i_reg,
      I17 => n_0_select_ALU_Carry_reg,
      I18 => n_0_mul_Executing_i_3,
      I184_in => I184_in,
      I19 => n_0_write_Reg_i_2,
      I2 => \^o2\,
      I20 => n_0_write_Reg_reg,
      I21 => n_0_write_Carry_I_reg,
      I210_in => I210_in,
      I22 => \^sext16\,
      I23 => \^sext8\,
      I24 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      I25 => n_0_is_swx_I_reg,
      I2_0 => I2_0,
      I3 => n_0_mbar_hold_I_reg,
      I4 => \^jump\,
      I5 => n_0_mbar_first_i_3,
      I6 => n_0_iFetch_In_Progress_reg,
      I7(15 downto 0) => O6(15 downto 0),
      I8 => n_0_take_Break_2nd_cycle_reg,
      I9 => I2,
      Imm_Value(13) => \^imm_value\(2),
      Imm_Value(12) => \^imm_value\(3),
      Imm_Value(11) => \^imm_value\(4),
      Imm_Value(10) => \^imm_value\(5),
      Imm_Value(9) => \^imm_value\(6),
      Imm_Value(8) => \^imm_value\(7),
      Imm_Value(7) => \^imm_value\(8),
      Imm_Value(6) => \^imm_value\(9),
      Imm_Value(5) => \^imm_value\(10),
      Imm_Value(4) => \^imm_value\(11),
      Imm_Value(3) => \^imm_value\(12),
      Imm_Value(2) => \^imm_value\(13),
      Imm_Value(1) => \^imm_value\(14),
      Imm_Value(0) => \^imm_value\(15),
      LMB_Ready => LMB_Ready,
      MSR(2 downto 0) => MSR(2 downto 0),
      New_Value => New_Value,
      O1 => n_1_PreFetch_Buffer_I,
      O10 => \^reg1_addr\(2),
      O11 => \^reg1_addr\(3),
      O12 => \^imm_value\(0),
      O13 => \^imm_value\(1),
      O14 => n_34_PreFetch_Buffer_I,
      O15 => O3,
      O16 => n_43_PreFetch_Buffer_I,
      O17 => n_44_PreFetch_Buffer_I,
      O18 => n_45_PreFetch_Buffer_I,
      O19 => O4,
      O2 => Buffer_Addr(0),
      O20 => n_49_PreFetch_Buffer_I,
      O21 => O5,
      O22 => O7,
      O23 => O8,
      O24 => O9,
      O25 => O10,
      O26 => O11,
      O27 => O12,
      O28 => O13,
      O29 => O14,
      O3 => Buffer_Addr(1),
      O30 => O15,
      O31 => O16,
      O32 => O17,
      O33 => O18,
      O34 => O19,
      O35 => O20,
      O36 => O21,
      O37 => O22,
      O38 => O23,
      O39 => O24,
      O4 => Buffer_Addr(2),
      O40 => O25,
      O41 => O26,
      O42 => O27,
      O43 => O28,
      O44 => O29,
      O45 => O30,
      O46 => O31,
      O47 => O32,
      O48 => O33,
      O49 => O34,
      O5 => n_5_PreFetch_Buffer_I,
      O50 => O35,
      O51 => O36,
      O52 => n_87_PreFetch_Buffer_I,
      O53 => n_88_PreFetch_Buffer_I,
      O54 => n_89_PreFetch_Buffer_I,
      O55(0) => E(0),
      O56 => n_93_PreFetch_Buffer_I,
      O57 => n_95_PreFetch_Buffer_I,
      O58(3) => n_96_PreFetch_Buffer_I,
      O58(2) => n_97_PreFetch_Buffer_I,
      O58(1) => n_98_PreFetch_Buffer_I,
      O58(0) => n_99_PreFetch_Buffer_I,
      O59 => n_102_PreFetch_Buffer_I,
      O6 => n_8_PreFetch_Buffer_I,
      O60 => n_104_PreFetch_Buffer_I,
      O61 => n_105_PreFetch_Buffer_I,
      O62 => O43,
      O63 => n_108_PreFetch_Buffer_I,
      O64 => n_109_PreFetch_Buffer_I,
      O65 => n_110_PreFetch_Buffer_I,
      O66 => n_111_PreFetch_Buffer_I,
      O67 => n_112_PreFetch_Buffer_I,
      O68 => n_113_PreFetch_Buffer_I,
      O69 => n_114_PreFetch_Buffer_I,
      O7 => n_9_PreFetch_Buffer_I,
      O70 => n_115_PreFetch_Buffer_I,
      O71 => n_116_PreFetch_Buffer_I,
      O72 => n_118_PreFetch_Buffer_I,
      O73 => n_119_PreFetch_Buffer_I,
      O74 => n_122_PreFetch_Buffer_I,
      O75 => n_125_PreFetch_Buffer_I,
      O76 => n_127_PreFetch_Buffer_I,
      O77 => n_128_PreFetch_Buffer_I,
      O78 => O78,
      O79 => n_129_PreFetch_Buffer_I,
      O8 => \^reg1_addr\(0),
      O80 => n_130_PreFetch_Buffer_I,
      O81 => O81,
      O82 => O82,
      O83 => O83,
      O84 => O84,
      O85 => n_131_PreFetch_Buffer_I,
      O86 => n_132_PreFetch_Buffer_I,
      O87 => n_133_PreFetch_Buffer_I,
      O88 => n_134_PreFetch_Buffer_I,
      O89 => n_135_PreFetch_Buffer_I,
      O9 => \^reg1_addr\(1),
      PC_Incr => PC_Incr,
      R => R,
      Reg1_Addr(0) => \^reg1_addr\(4),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Test_Equal_N_i7_out => Reg_Test_Equal_N_i7_out,
      Res_Forward2 => Res_Forward2,
      Reset17_out => Reset17_out,
      S => S,
      SR(0) => n_35_PreFetch_Buffer_I,
      SWAP_Instr => \^swap_instr\,
      Select_Logic0 => Select_Logic0,
      Sl_Rdy => Sl_Rdy,
      Use_Imm_Reg => Use_Imm_Reg,
      byte_i14_out => byte_i14_out,
      d_AS_I17_out => d_AS_I17_out,
      enable_Interrupts_I => enable_Interrupts_I,
      ex_Valid => ex_Valid,
      force1_i27_out => force1_i27_out,
      force2_i => force2_i,
      force_Val1_i29_out => force_Val1_i29_out,
      force_Val2_N => force_Val2_N,
      inHibit_EX => inHibit_EX,
      inHibit_EX1 => inHibit_EX1,
      is_lwx_I => is_lwx_I,
      lmb_as => lmb_as,
      load_Store_i => load_Store_i,
      load_Store_i2 => load_Store_i2,
      lopt => \^o1\,
      lopt_1 => '0',
      mbar_decode_I => mbar_decode_I,
      mbar_first => mbar_first,
      missed_IFetch => missed_IFetch,
      mul_Executing => mul_Executing,
      mul_Executing0 => mul_Executing0,
      mul_first31_out => mul_first31_out,
      normal_piperun => normal_piperun,
      of_mbar_decode => of_mbar_decode,
      p_1_in60_in => p_1_in60_in,
      pc_write_I => pc_write_I,
      reset_BIP_I8_out => reset_BIP_I8_out,
      reset_temp0 => reset_temp0,
      swx_ready => swx_ready,
      take_Break => take_Break,
      use_Reg_Neg_DI_i28_out => use_Reg_Neg_DI_i28_out,
      use_Reg_Neg_S_i26_out => use_Reg_Neg_S_i26_out,
      wdc_first34_out => wdc_first34_out,
      writing => writing
    );
\Result_Sel_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => n_1_PreFetch_Buffer_I,
      Q => O86(1),
      R => n_35_PreFetch_Buffer_I
    );
\Result_Sel_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => n_5_PreFetch_Buffer_I,
      Q => O86(0),
      R => n_35_PreFetch_Buffer_I
    );
Reverse_Mem_Access_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_130_PreFetch_Buffer_I,
      Q => \^swap_instr\,
      R => '0'
    );
SWAP_BYTE_Instr_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => n_104_PreFetch_Buffer_I,
      Q => \^swap_byte_instr\,
      R => Reset17_out
    );
Select_Logic_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => Select_Logic0,
      Q => Select_Logic,
      R => Reset17_out
    );
Sext16_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_127_PreFetch_Buffer_I,
      Q => \^sext16\,
      R => '0'
    );
Sext8_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_128_PreFetch_Buffer_I,
      Q => \^sext8\,
      R => '0'
    );
Shift_Carry_In_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => CI9_out,
      Q => Shift_Carry_In,
      R => Reset17_out
    );
Shift_LUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I7,
      I1 => Shift_Oper(1),
      I2 => Shift_Carry_In,
      I3 => Shift_Oper(0),
      O => msb
    );
\Shift_LUT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sext8\,
      I1 => I8,
      I2 => \^sext16\,
      O => O44
    );
\Shift_LUT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sext8\,
      I1 => I8,
      I2 => \^sext16\,
      O => O45
    );
\Shift_LUT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sext8\,
      I1 => I8,
      I2 => \^sext16\,
      O => O46
    );
\Shift_LUT_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sext8\,
      I1 => I8,
      I2 => \^sext16\,
      O => O47
    );
\Shift_LUT_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sext8\,
      I1 => I8,
      I2 => \^sext16\,
      O => O48
    );
\Shift_LUT_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sext8\,
      I1 => I8,
      I2 => \^sext16\,
      O => O49
    );
\Shift_LUT_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sext8\,
      I1 => I8,
      I2 => \^sext16\,
      O => O50
    );
\Shift_LUT_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^sext8\,
      I1 => I8,
      I2 => \^sext16\,
      O => O51
    );
\Shift_Oper_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => \^imm_value\(9),
      Q => Shift_Oper(0),
      R => Reset17_out
    );
\Shift_Oper_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => \^imm_value\(10),
      Q => Shift_Oper(1),
      R => Reset17_out
    );
Sign_Extend_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8FFF80"
    )
    port map (
      I0 => \^imm_value\(9),
      I1 => \^imm_value\(10),
      I2 => \^o2\,
      I3 => n_89_PreFetch_Buffer_I,
      I4 => \^sign_extend\,
      O => n_0_Sign_Extend_i_1
    );
Sign_Extend_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_Sign_Extend_i_1,
      Q => \^sign_extend\,
      R => Reset17_out
    );
Unsigned_Op_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => \^imm_value\(14),
      Q => Unsigned_Op,
      R => n_34_PreFetch_Buffer_I
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => d_AS_I,
      I1 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      I2 => n_0_is_swx_I_reg,
      O => \^o39\
    );
\Using_B36_S18.The_BRAMs[0].RAMB36_I1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
    port map (
      I0 => load_Store_i,
      I1 => ex_Valid,
      I2 => n_0_writing_reg,
      I3 => n_0_is_swx_I_reg,
      I4 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      O => \^o40\
    );
\Using_FPGA.ALU_Carry_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => correct_Carry_II,
      Q => Carry_In,
      R => Reset17_out
    );
\Using_FPGA.ALU_Carry_MUXCY_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => CI9_out,
      CO(3 downto 2) => \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => correct_Carry_II,
      CO(0) => \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => '0',
      DI(0) => sub_Carry,
      O(3 downto 0) => \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.ALU_Carry_MUXCY_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => load_Store_i2,
      S(0) => correct_Carry_Select
    );
\Using_FPGA.ALU_OP0_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => D,
      Q => ALU_Op(0),
      R => Reset17_out
    );
\Using_FPGA.ALU_OP1_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => n_43_PreFetch_Buffer_I,
      Q => ALU_Op(1),
      R => Reset17_out
    );
\Using_FPGA.Correct_Carry_MUXCY_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_write_Carry_I_reg,
      I1 => ex_Valid,
      O => \n_0_Using_FPGA.Correct_Carry_MUXCY_i_1\
    );
\Using_FPGA.Correct_Carry_MUXCY_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA2AAAFAAA2AAA"
    )
    port map (
      I0 => MSR(1),
      I1 => is_lwx_I,
      I2 => ex_Valid,
      I3 => load_Store_i,
      I4 => n_0_is_swx_I_reg,
      I5 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      O => DI
    );
\Using_FPGA.Force1_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => force1_i27_out,
      Q => force1,
      R => R
    );
\Using_FPGA.Force2_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => force2_i,
      Q => force2,
      R => R
    );
\Using_FPGA.Force_Val1_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => force_Val1_i29_out,
      Q => force_Val1,
      R => R
    );
\Using_FPGA.Force_Val2_FDRSE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => n_116_PreFetch_Buffer_I,
      Q => force_Val2_N,
      R => Exception_Kind(30)
    );
\Using_FPGA.I_correct_Carry_Select\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F0"
    )
    port map (
      I0 => n_45_PreFetch_Buffer_I,
      I1 => n_44_PreFetch_Buffer_I,
      I2 => n_105_PreFetch_Buffer_I,
      I3 => '0',
      O => correct_Carry_Select
    );
\Using_FPGA.MULT_AND_I\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_45_PreFetch_Buffer_I,
      I1 => n_44_PreFetch_Buffer_I,
      O => sub_Carry
    );
\Using_FPGA.MUXCY_JUMP_CARRY2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => jump_Carry1,
      CO(3) => CI55_in,
      CO(2) => \NLW_Using_FPGA.MUXCY_JUMP_CARRY2_CARRY4_CO_UNCONNECTED\(2),
      CO(1) => \^jump\,
      CO(0) => CI74_in,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '1',
      DI(1) => '0',
      DI(0) => force_DI2,
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_JUMP_CARRY2_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_Using_FPGA.iFetch_MuxCY_2_i_1\,
      S(2) => S,
      S(1) => n_102_PreFetch_Buffer_I,
      S(0) => force_jump2
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => n_1_PreFetch_Buffer_I,
      I1 => n_5_PreFetch_Buffer_I,
      I2 => I210_in,
      I3 => n_8_PreFetch_Buffer_I,
      O => opsel1_SPR_Select_1
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => n_1_PreFetch_Buffer_I,
      I1 => n_5_PreFetch_Buffer_I,
      I2 => I2_0,
      I3 => I210_in,
      O => opsel1_SPR_Select_2_1
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_8_PreFetch_Buffer_I,
      I1 => n_9_PreFetch_Buffer_I,
      I2 => \^imm_value\(1),
      O => opsel1_SPR_Select_2_2
    );
\Using_FPGA.OpSel1_SPR_Select_LUT_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => opsel1_SPR_Select_1,
      I1 => opsel1_SPR_Select_2_1,
      I2 => opsel1_SPR_Select_2_2,
      O => \n_0_Using_FPGA.OpSel1_SPR_Select_LUT_4\
    );
\Using_FPGA.Reg_Test_Equal_FDSE\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => n_49_PreFetch_Buffer_I,
      Q => Reg_Test_Equal,
      S => R
    );
\Using_FPGA.Reg_Test_Equal_N_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => Reg_Test_Equal_N_i7_out,
      Q => Reg_Test_Equal_N,
      R => R
    );
\Using_FPGA.Res_Forward1_LUT1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \^reg1_addr\(0),
      I1 => \^reg1_addr\(1),
      I2 => \^write_addr\(0),
      I3 => \^write_addr\(1),
      O => res_forward1_1
    );
\Using_FPGA.Res_Forward1_LUT2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \^reg1_addr\(2),
      I1 => \^reg1_addr\(3),
      I2 => \^write_addr\(2),
      I3 => \^write_addr\(3),
      O => res_forward1_2
    );
\Using_FPGA.Res_Forward1_LUT3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => \^reg1_addr\(4),
      I1 => \^write_addr\(4),
      I2 => ex_Valid,
      O => res_forward1_3
    );
\Using_FPGA.Res_Forward1_LUT4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => res_forward1_1,
      I1 => res_forward1_2,
      I2 => res_forward1_3,
      I3 => I311_in,
      O => Res_Forward1
    );
\Using_FPGA.Res_Forward2_LUT1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \^imm_value\(0),
      I1 => \^imm_value\(1),
      I2 => \^write_addr\(0),
      I3 => \^write_addr\(1),
      O => res_forward2_1
    );
\Using_FPGA.Res_Forward2_LUT2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \^imm_value\(2),
      I1 => \^imm_value\(3),
      I2 => \^write_addr\(2),
      I3 => \^write_addr\(3),
      O => res_forward2_2
    );
\Using_FPGA.Res_Forward2_LUT3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => \^imm_value\(4),
      I1 => \^write_addr\(4),
      I2 => ex_Valid,
      O => res_forward2_3
    );
\Using_FPGA.Res_Forward2_LUT4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => res_forward2_1,
      I1 => res_forward2_2,
      I2 => res_forward2_3,
      I3 => I311_in,
      O => Res_Forward2
    );
\Using_FPGA.Use_Reg_Neg_DI_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => use_Reg_Neg_DI_i28_out,
      Q => use_Reg_Neg_DI,
      R => R
    );
\Using_FPGA.Use_Reg_Neg_S_FDRE\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => Clk,
      CE => \^o2\,
      D => use_Reg_Neg_S_i26_out,
      Q => use_Reg_Neg_S,
      R => R
    );
\Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => CI,
      CO(3 downto 1) => \NLW_Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => OpSel1_SPR,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \n_0_Using_FPGA.OpSel1_SPR_Select_LUT_4\
    );
\Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => Exception_Kind(30),
      I1 => n_0_jump2_I_reg,
      I2 => inHibit_EX,
      I3 => Use_Imm_Reg,
      O => \n_0_Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1_i_1\
    );
\Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
    port map (
      I0 => Exception_Kind(30),
      I1 => ex_Valid,
      I2 => n_0_mtsmsr_write_i_reg,
      I3 => \break_Pipe_i_reg__0\,
      O => S0_out
    );
\Using_FPGA.enable_Interrupts_I_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => enable_Interrupts_I,
      Q => \n_0_Using_FPGA.enable_Interrupts_I_reg\,
      R => Reset17_out
    );
\Using_FPGA.force_di1_LUT3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => Reg_neg,
      I1 => use_Reg_Neg_DI,
      I2 => force_Val1,
      O => force_DI1
    );
\Using_FPGA.force_di2_LUT4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => '0',
      I1 => force_Val2_N,
      I2 => ex_Valid,
      I3 => '0',
      O => force_DI2
    );
\Using_FPGA.force_jump1_LUT3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => Reg_neg,
      I1 => use_Reg_Neg_S,
      I2 => force1,
      O => force_jump1
    );
\Using_FPGA.force_jump2_LUT4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => ex_Valid,
      I1 => '0',
      I2 => '0',
      I3 => force2,
      O => force_jump2
    );
\Using_FPGA.iFetch_MuxCY_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Reset17_out,
      I1 => I6,
      O => \n_0_Using_FPGA.iFetch_MuxCY_2_i_1\
    );
\Using_FPGA.of_PipeRun_MuxCY_1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => CI,
      CO(2) => CI0_out,
      CO(1) => \NLW_Using_FPGA.of_PipeRun_MuxCY_1_CARRY4_CO_UNCONNECTED\(1),
      CO(0) => \^o2\,
      CYINIT => I1,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => of_PipeRun_without_dready,
      O(3 downto 0) => \NLW_Using_FPGA.of_PipeRun_MuxCY_1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => '1',
      S(2) => S0_out,
      S(1) => \n_0_Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1_i_1\,
      S(0) => of_PipeRun_Select
    );
\Using_FPGA.of_PipeRun_Select_LUT4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => mul_Executing,
      I1 => I184_in,
      I2 => load_Store_i,
      I3 => '0',
      O => of_PipeRun_Select
    );
\Using_FPGA.of_PipeRun_without_dready_LUT4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => mul_Executing,
      I1 => I184_in,
      I2 => load_Store_i,
      I3 => '0',
      O => of_PipeRun_without_dready
    );
\Using_FPGA.reset_BIP_I_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => reset_BIP_I8_out,
      Q => \n_0_Using_FPGA.reset_BIP_I_reg\,
      R => Reset17_out
    );
\Using_FPGA.set_BIP_I_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_110_PreFetch_Buffer_I,
      Q => \n_0_Using_FPGA.set_BIP_I_reg\,
      R => '0'
    );
\Using_FPGA.take_Intr_2nd_Phase_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => inHibit_EX1,
      Q => Exception_Kind(30),
      R => Reset17_out
    );
\Using_IO_Bus.IO_Addr_Strobe_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
    port map (
      I0 => BRAM_Addr_B(0),
      I1 => d_AS_I,
      I2 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      I3 => n_0_is_swx_I_reg,
      I4 => I5,
      O => \^o38\
    );
\Using_IO_Bus.IO_Read_Strobe_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^o38\,
      I1 => ex_Valid,
      I2 => load_Store_i,
      I3 => n_0_writing_reg,
      O => O37
    );
\Using_IO_Bus.IO_Write_Strobe_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00000000000000"
    )
    port map (
      I0 => \^o38\,
      I1 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      I2 => n_0_is_swx_I_reg,
      I3 => n_0_writing_reg,
      I4 => ex_Valid,
      I5 => load_Store_i,
      O => O41
    );
\Using_IO_Bus.io_read_keep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080800FF08080000"
    )
    port map (
      I0 => ex_Valid,
      I1 => load_Store_i,
      I2 => n_0_writing_reg,
      I3 => IO_Ready,
      I4 => \^o38\,
      I5 => I10,
      O => O76
    );
\Using_IO_Bus.lmb_io_select_keep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
    port map (
      I0 => I11,
      I1 => \^o38\,
      I2 => IO_Ready,
      I3 => I12,
      O => O77
    );
\Using_LUT6.RegFile_X1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAABABA"
    )
    port map (
      I0 => reset_delay,
      I1 => \n_0_Using_LUT6.RegFile_X1_i_2\,
      I2 => ex_Valid,
      I3 => I214_out,
      I4 => I2,
      I5 => n_0_writing_reg,
      O => Reg_Write
    );
\Using_LUT6.RegFile_X1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^write_addr\(2),
      I1 => \^write_addr\(1),
      I2 => \^write_addr\(4),
      I3 => \^write_addr\(3),
      I4 => \^write_addr\(0),
      O => \n_0_Using_LUT6.RegFile_X1_i_2\
    );
\Using_LWX_SWX_instr.reservation_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A000A0E"
    )
    port map (
      I0 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      I1 => is_lwx_I,
      I2 => n_95_PreFetch_Buffer_I,
      I3 => \n_0_Using_LWX_SWX_instr.reservation_i_3\,
      I4 => n_0_is_swx_I_reg,
      I5 => I24,
      O => \n_0_Using_LWX_SWX_instr.reservation_i_1\
    );
\Using_LWX_SWX_instr.reservation_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => ex_Valid,
      I1 => load_Store_i,
      O => \n_0_Using_LWX_SWX_instr.reservation_i_3\
    );
\Using_LWX_SWX_instr.reservation_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_Using_LWX_SWX_instr.reservation_i_1\,
      Q => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      R => '0'
    );
Write_DIV_result_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => Write_DIV_result,
      R => '0'
    );
Write_FPU_result_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => Write_FPU_result,
      R => Reset17_out
    );
active_wakeup_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => active_wakeup,
      R => Reset17_out
    );
break_Pipe_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => \break_Pipe_i_reg__0\,
      R => Reset17_out
    );
bs_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => bs_first37_out,
      Q => bs_first37_out,
      R => Reset17_out
    );
byte_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_135_PreFetch_Buffer_I,
      Q => \^byte\,
      R => '0'
    );
d_AS_I_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => d_AS_I17_out,
      Q => d_AS_I,
      R => '0'
    );
div_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => div_first39_out,
      Q => div_first39_out,
      R => Reset17_out
    );
doublet_Read_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFE0"
    )
    port map (
      I0 => n_8_PreFetch_Buffer_I,
      I1 => n_9_PreFetch_Buffer_I,
      I2 => \^o2\,
      I3 => byte_i14_out,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      O => n_0_doublet_Read_i_i_1
    );
doublet_Read_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_doublet_Read_i_i_1,
      Q => \Area.Data_Flow_I/Result_Mux_I/p_0_in3_out\,
      R => Reset17_out
    );
doublet_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_134_PreFetch_Buffer_I,
      Q => \^doublet\,
      R => '0'
    );
ex_Valid_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_93_PreFetch_Buffer_I,
      Q => ex_Valid,
      R => Reset17_out
    );
ex_first_cycle_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \^o2\,
      Q => ex_first_cycle,
      R => Reset17_out
    );
fpu_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => fpu_first38_out,
      Q => fpu_first38_out,
      R => Reset17_out
    );
iFetch_In_Progress_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_108_PreFetch_Buffer_I,
      Q => n_0_iFetch_In_Progress_reg,
      R => '0'
    );
inHibit_EX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA2A0000AA2A"
    )
    port map (
      I0 => n_0_inHibit_EX_i_2,
      I1 => Sl_Rdy,
      I2 => lmb_as,
      I3 => n_0_nonvalid_IFetch_n_reg,
      I4 => CI,
      I5 => Exception_Kind(30),
      O => n_0_inHibit_EX_i_1
    );
inHibit_EX_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FFFFFF4400"
    )
    port map (
      I0 => n_88_PreFetch_Buffer_I,
      I1 => n_8_PreFetch_Buffer_I,
      I2 => \^jump\,
      I3 => \^o2\,
      I4 => Exception_Kind(30),
      I5 => inHibit_EX,
      O => n_0_inHibit_EX_i_2
    );
inHibit_EX_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_inHibit_EX_i_1,
      Q => inHibit_EX,
      R => '0'
    );
is_lwx_I_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_133_PreFetch_Buffer_I,
      Q => is_lwx_I,
      R => '0'
    );
is_swx_I_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_132_PreFetch_Buffer_I,
      Q => n_0_is_swx_I_reg,
      R => '0'
    );
jump2_I_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => n_87_PreFetch_Buffer_I,
      Q => n_0_jump2_I_reg,
      R => Reset17_out
    );
lmb_reg_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => ex_Valid,
      I1 => load_Store_i,
      I2 => n_0_writing_reg,
      I3 => I5,
      I4 => \^o39\,
      I5 => BRAM_Addr_B(0),
      O => lmb_reg_read0
    );
lmb_reg_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080000"
    )
    port map (
      I0 => \^o40\,
      I1 => I5,
      I2 => n_0_is_swx_I_reg,
      I3 => \n_0_Using_LWX_SWX_instr.reservation_reg\,
      I4 => d_AS_I,
      I5 => BRAM_Addr_B(0),
      O => lmb_reg_write0
    );
load_Store_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_129_PreFetch_Buffer_I,
      Q => load_Store_i,
      R => '0'
    );
mbar_decode_I_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => of_mbar_decode,
      Q => mbar_decode_I,
      R => Reset17_out
    );
mbar_first_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFE0000"
    )
    port map (
      I0 => ex_first_cycle,
      I1 => mbar_sleep,
      I2 => n_0_iFetch_In_Progress_reg,
      I3 => \^write_addr\(4),
      I4 => n_0_mbar_first_reg,
      O => n_0_mbar_first_i_3
    );
mbar_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => mbar_first,
      Q => n_0_mbar_first_reg,
      R => Reset17_out
    );
mbar_hold_I_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_114_PreFetch_Buffer_I,
      Q => n_0_mbar_hold_I_reg,
      R => '0'
    );
mbar_is_sleep_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => p_1_in60_in,
      Q => mbar_is_sleep,
      R => Reset17_out
    );
mbar_sleep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => mbar_sleep,
      I1 => mbar_sleep0,
      I2 => active_wakeup,
      I3 => Reset17_out,
      O => n_0_mbar_sleep_i_1
    );
mbar_sleep_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => mbar_is_sleep,
      I1 => ex_first_cycle,
      I2 => mbar_decode_I,
      I3 => ex_Valid,
      O => mbar_sleep0
    );
mbar_sleep_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_mbar_sleep_i_1,
      Q => mbar_sleep,
      R => '0'
    );
missed_IFetch_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_115_PreFetch_Buffer_I,
      Q => missed_IFetch,
      R => Reset17_out
    );
mtsmsr_write_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_111_PreFetch_Buffer_I,
      Q => n_0_mtsmsr_write_i_reg,
      R => '0'
    );
mul_Executing_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => fpu_first38_out,
      I1 => bs_first37_out,
      I2 => pvr_first36_out,
      I3 => mul_second40_out,
      I4 => div_first39_out,
      I5 => wic_first35_out,
      O => n_0_mul_Executing_i_3
    );
mul_Executing_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => mul_Executing0,
      Q => mul_Executing,
      R => Reset17_out
    );
mul_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => mul_first31_out,
      Q => mul_first31_out,
      R => Reset17_out
    );
mul_second_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => mul_second40_out,
      Q => mul_second40_out,
      R => Reset17_out
    );
nonvalid_IFetch_n_reg: unisim.vcomponents.FDSE
    port map (
      C => Clk,
      CE => '1',
      D => n_109_PreFetch_Buffer_I,
      Q => n_0_nonvalid_IFetch_n_reg,
      S => Reset17_out
    );
pvr_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => pvr_first36_out,
      Q => pvr_first36_out,
      R => Reset17_out
    );
quadlet_Read_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FFF40"
    )
    port map (
      I0 => n_9_PreFetch_Buffer_I,
      I1 => n_8_PreFetch_Buffer_I,
      I2 => \^o2\,
      I3 => byte_i14_out,
      I4 => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      O => n_0_quadlet_Read_i_i_1
    );
quadlet_Read_i_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_quadlet_Read_i_i_1,
      Q => \Area.Data_Flow_I/Result_Mux_I/p_0_in2_out\,
      R => Reset17_out
    );
reset_delay_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => Reset17_out,
      Q => reset_delay,
      R => '0'
    );
select_ALU_Carry_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_118_PreFetch_Buffer_I,
      Q => n_0_select_ALU_Carry_reg,
      R => '0'
    );
swx_ready_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_131_PreFetch_Buffer_I,
      Q => swx_ready,
      R => '0'
    );
take_Break_2nd_cycle_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_112_PreFetch_Buffer_I,
      Q => n_0_take_Break_2nd_cycle_reg,
      R => '0'
    );
take_Break_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => '0',
      Q => take_Break,
      R => '0'
    );
using_Imm_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_113_PreFetch_Buffer_I,
      Q => Use_Imm_Reg,
      R => '0'
    );
wdc_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => wdc_first34_out,
      Q => wdc_first34_out,
      R => Reset17_out
    );
wic_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => '1',
      D => wic_first35_out,
      Q => wic_first35_out,
      R => Reset17_out
    );
\write_Addr_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FC0CAAAA"
    )
    port map (
      I0 => \^write_addr\(0),
      I1 => p_1_in60_in,
      I2 => CI,
      I3 => take_Break,
      I4 => \^o2\,
      I5 => Reset17_out,
      O => \n_0_write_Addr_I[0]_i_1\
    );
\write_Addr_I_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_write_Addr_I[0]_i_1\,
      Q => \^write_addr\(0),
      R => '0'
    );
\write_Addr_I_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => n_36_PreFetch_Buffer_I,
      D => n_96_PreFetch_Buffer_I,
      Q => \^write_addr\(1),
      R => '0'
    );
\write_Addr_I_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => n_36_PreFetch_Buffer_I,
      D => n_97_PreFetch_Buffer_I,
      Q => \^write_addr\(2),
      R => '0'
    );
\write_Addr_I_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => n_36_PreFetch_Buffer_I,
      D => n_98_PreFetch_Buffer_I,
      Q => \^write_addr\(3),
      R => '0'
    );
\write_Addr_I_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => n_36_PreFetch_Buffer_I,
      D => n_99_PreFetch_Buffer_I,
      Q => \^write_addr\(4),
      R => '0'
    );
write_Carry_I_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_125_PreFetch_Buffer_I,
      Q => n_0_write_Carry_I_reg,
      R => '0'
    );
write_Reg_I_LUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => I1,
      I1 => I192_in,
      I2 => I214_out,
      I3 => n_0_write_Reg_I_LUT_i_4,
      O => I311_in
    );
write_Reg_I_LUT_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_writing_reg,
      O => I192_in
    );
write_Reg_I_LUT_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_0_write_Reg_reg,
      I1 => Write_DIV_result,
      I2 => Write_FPU_result,
      O => I214_out
    );
write_Reg_I_LUT_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^write_addr\(0),
      I1 => \^write_addr\(3),
      I2 => \^write_addr\(4),
      I3 => \^write_addr\(1),
      I4 => \^write_addr\(2),
      O => n_0_write_Reg_I_LUT_i_4
    );
write_Reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Reset17_out,
      I1 => Exception_Kind(30),
      O => n_0_write_Reg_i_2
    );
write_Reg_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_122_PreFetch_Buffer_I,
      Q => n_0_write_Reg_reg,
      R => '0'
    );
writing_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => \^o2\,
      D => writing,
      Q => n_0_writing_reg,
      R => Reset17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_FIT_Module__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_FIT_Module__parameterized0\ : entity is "FIT_Module";
end \microblaze_mcs_0_FIT_Module__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_FIT_Module__parameterized0\ is
  signal Clk_En : STD_LOGIC;
begin
\Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I\: entity work.microblaze_mcs_0_Divide_part
    port map (
      Clk => Clk,
      Clk_En => Clk_En
    );
\Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I\: entity work.\microblaze_mcs_0_Divide_part__parameterized0\
    port map (
      Clk => Clk,
      Clk_En => Clk_En,
      O1 => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_PC_Module__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    PC_OF : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    normal_piperun : in STD_LOGIC;
    I41 : in STD_LOGIC;
    Increment : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    PC_Write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_PC_Module__parameterized0\ : entity is "PC_Module";
end \microblaze_mcs_0_PC_Module__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_PC_Module__parameterized0\ is
  signal Carry_In : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \n_0_Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I\ : STD_LOGIC;
  signal \n_0_Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I\ : STD_LOGIC;
  signal \n_0_Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I\ : STD_LOGIC;
  signal \n_0_Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I\ : STD_LOGIC;
  signal \n_0_Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I\ : STD_LOGIC;
  signal \n_1_Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I\ : STD_LOGIC;
begin
\Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0\
    port map (
      ADDRA(0) => ADDRA(0),
      BRAM_Addr_B(0) => BRAM_Addr_B(10),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I\,
      Clk => Clk,
      I90 => I90,
      Jump => Jump,
      O10 => O10,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_36,
      lopt_1 => lopt_37
    );
\Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_124\
    port map (
      ADDRA(0) => ADDRA(1),
      BRAM_Addr_B(0) => BRAM_Addr_B(9),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I\,
      Clk => Clk,
      I1 => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I\,
      I90 => I90,
      Jump => Jump,
      O9 => O9,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_9,
      lopt_11 => lopt_10,
      lopt_12 => lopt_11,
      lopt_13 => lopt_12,
      lopt_14 => lopt_13,
      lopt_15 => lopt_14,
      lopt_16 => lopt_15,
      lopt_17 => lopt_16,
      lopt_18 => lopt_17,
      lopt_19 => lopt_18,
      lopt_2 => Increment,
      lopt_20 => lopt_19,
      lopt_21 => lopt_20,
      lopt_22 => lopt_21,
      lopt_23 => lopt_22,
      lopt_24 => lopt_23,
      lopt_25 => lopt_24,
      lopt_26 => lopt_25,
      lopt_27 => lopt_26,
      lopt_28 => lopt_27,
      lopt_29 => lopt_28,
      lopt_3 => lopt_2,
      lopt_30 => lopt_29,
      lopt_31 => lopt_30,
      lopt_32 => lopt_31,
      lopt_33 => lopt_32,
      lopt_34 => lopt_33,
      lopt_35 => lopt_34,
      lopt_36 => lopt_35,
      lopt_37 => lopt_36,
      lopt_38 => lopt_37,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      lopt_9 => lopt_8
    );
\Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_125\
    port map (
      ADDRA(0) => ADDRA(2),
      BRAM_Addr_B(0) => BRAM_Addr_B(8),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I\,
      Clk => Clk,
      I1 => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I\,
      I90 => I90,
      Jump => Jump,
      O8 => O8,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_32,
      lopt_1 => lopt_33,
      lopt_2 => lopt_34,
      lopt_3 => lopt_35
    );
\Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_126\
    port map (
      ADDRA(0) => ADDRA(3),
      BRAM_Addr_B(0) => BRAM_Addr_B(7),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I\,
      Clk => Clk,
      I1 => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I\,
      I90 => I90,
      Jump => Jump,
      O7 => O7,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_25,
      lopt_1 => lopt_26,
      lopt_2 => lopt_27,
      lopt_3 => lopt_31
    );
\Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_127\
    port map (
      ADDRA(0) => ADDRA(4),
      BRAM_Addr_B(0) => BRAM_Addr_B(6),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I\,
      Clk => Clk,
      I1 => \n_1_Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I\,
      I90 => I90,
      Jump => Jump,
      O6 => O6,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_22,
      lopt_1 => lopt_23,
      lopt_2 => lopt_24,
      lopt_3 => lopt_30
    );
\Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_128\
    port map (
      ADDRA(0) => ADDRA(5),
      BRAM_Addr_B(0) => BRAM_Addr_B(5),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_1_Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I\,
      Clk => Clk,
      I1 => \n_1_Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I\,
      I41 => I41,
      I90 => I90,
      Jump => Jump,
      O4 => O4,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_19,
      lopt_1 => lopt_20,
      lopt_2 => lopt_21,
      lopt_3 => lopt_29
    );
\Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_129\
    port map (
      ADDRA(0) => ADDRA(6),
      BRAM_Addr_B(0) => BRAM_Addr_B(4),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_1_Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I\,
      Clk => Clk,
      I1 => \n_1_Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I\,
      I41 => I41,
      I90 => I90,
      Jump => Jump,
      O3 => O3,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_18,
      lopt_3 => lopt_28
    );
\Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_130\
    port map (
      ADDRA(0) => ADDRA(7),
      BRAM_Addr_B(0) => BRAM_Addr_B(3),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_1_Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I\,
      Clk => Clk,
      I1 => \n_1_Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I\,
      I41 => I41,
      I90 => I90,
      Jump => Jump,
      O2 => O2,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_9,
      lopt_1 => lopt_10,
      lopt_2 => lopt_11,
      lopt_3 => lopt_15
    );
\Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_131\
    port map (
      ADDRA(0) => ADDRA(8),
      BRAM_Addr_B(0) => BRAM_Addr_B(2),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_1_Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I\,
      Clk => Clk,
      I1 => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I\,
      I41 => I41,
      I90 => I90,
      Jump => Jump,
      O1 => O1,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      lopt_3 => lopt_14
    );
\Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_132\
    port map (
      ADDRA(0) => ADDRA(9),
      BRAM_Addr_B(0) => BRAM_Addr_B(1),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => \n_0_Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I\,
      Clk => Clk,
      I1 => Carry_In,
      I90 => I90,
      Jump => Jump,
      O5 => O5,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_13
    );
\Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I\: entity work.\microblaze_mcs_0_PC_Bit__parameterized0_133\
    port map (
      ADDRA(0) => ADDRA(10),
      BRAM_Addr_B(0) => BRAM_Addr_B(0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Carry_Out => Carry_In,
      Clk => Clk,
      I90 => I90,
      Increment => Increment,
      Jump => Jump,
      PC_OF => PC_OF,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_Data_Flow__parameterized0\ is
  port (
    Op1_Low : out STD_LOGIC_VECTOR ( 0 to 1 );
    Op2_Low : out STD_LOGIC_VECTOR ( 0 to 1 );
    EX_Result : out STD_LOGIC_VECTOR ( 0 to 31 );
    O1 : out STD_LOGIC;
    New_Value : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Reg_neg : out STD_LOGIC;
    ALU_Carry : out STD_LOGIC;
    O5 : out STD_LOGIC;
    MSR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    O11 : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Shift_Logic_Res : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    O6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    Reg2_Data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Reg_zero : out STD_LOGIC;
    Reset17_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Res_Forward1 : in STD_LOGIC;
    OpSel1_SPR : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    Carry_In : in STD_LOGIC;
    Unsigned_Op : in STD_LOGIC;
    ALU_Op : in STD_LOGIC_VECTOR ( 0 to 1 );
    normal_piperun : in STD_LOGIC;
    MSR_Rst : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    Compare_Instr : in STD_LOGIC;
    Shift_Logic_Result : in STD_LOGIC;
    SWAP_BYTE_Instr : in STD_LOGIC;
    SWAP_Instr : in STD_LOGIC;
    Sext16 : in STD_LOGIC;
    Sext8 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shift_Oper : in STD_LOGIC;
    Select_Logic : in STD_LOGIC;
    Sext : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    Shifted : in STD_LOGIC;
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read_Mask : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    Data_Read : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC;
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC;
    Increment : in STD_LOGIC;
    Jump : in STD_LOGIC;
    I90 : in STD_LOGIC;
    Buffer_Addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PC_Write : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Imm_Value : in STD_LOGIC_VECTOR ( 0 to 15 );
    Reg_Write : in STD_LOGIC;
    Write_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg1_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    Reg_Test_Equal : in STD_LOGIC;
    Reg_Test_Equal_N : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_Data_Flow__parameterized0\ : entity is "Data_Flow";
end \microblaze_mcs_0_Data_Flow__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_Data_Flow__parameterized0\ is
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^ex_result\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \FPGA_Target.ALL_Bits[0].ALU_Bit_I1/S\ : STD_LOGIC;
  signal \^new_value\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^op1_low\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^op2_low\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal Reg1_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Shift_Logic_Res0_out : STD_LOGIC;
  signal Shift_Logic_Res10_out : STD_LOGIC;
  signal Shift_Logic_Res11_out : STD_LOGIC;
  signal Shift_Logic_Res12_out : STD_LOGIC;
  signal Shift_Logic_Res13_out : STD_LOGIC;
  signal Shift_Logic_Res14_out : STD_LOGIC;
  signal Shift_Logic_Res15_out : STD_LOGIC;
  signal Shift_Logic_Res17_out : STD_LOGIC;
  signal Shift_Logic_Res18_out : STD_LOGIC;
  signal Shift_Logic_Res19_out : STD_LOGIC;
  signal Shift_Logic_Res1_out : STD_LOGIC;
  signal Shift_Logic_Res20_out : STD_LOGIC;
  signal Shift_Logic_Res21_out : STD_LOGIC;
  signal Shift_Logic_Res22_out : STD_LOGIC;
  signal Shift_Logic_Res23_out : STD_LOGIC;
  signal Shift_Logic_Res24_out : STD_LOGIC;
  signal Shift_Logic_Res26_out : STD_LOGIC;
  signal Shift_Logic_Res27_out : STD_LOGIC;
  signal Shift_Logic_Res28_out : STD_LOGIC;
  signal Shift_Logic_Res29_out : STD_LOGIC;
  signal Shift_Logic_Res2_out : STD_LOGIC;
  signal Shift_Logic_Res30_out : STD_LOGIC;
  signal Shift_Logic_Res31_out : STD_LOGIC;
  signal Shift_Logic_Res32_out : STD_LOGIC;
  signal Shift_Logic_Res3_out : STD_LOGIC;
  signal Shift_Logic_Res4_out : STD_LOGIC;
  signal Shift_Logic_Res5_out : STD_LOGIC;
  signal Shift_Logic_Res6_out : STD_LOGIC;
  signal Shift_Logic_Res7_out : STD_LOGIC;
  signal Shift_Logic_Res8_out : STD_LOGIC;
  signal Shift_Logic_Res9_out : STD_LOGIC;
  signal Shift_Logic_Result_0 : STD_LOGIC_VECTOR ( 1 to 31 );
  signal \Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/I3\ : STD_LOGIC;
  signal \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\ : STD_LOGIC;
  signal \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\ : STD_LOGIC;
  signal \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\ : STD_LOGIC;
  signal \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\ : STD_LOGIC;
  signal \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\ : STD_LOGIC;
  signal \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\ : STD_LOGIC;
  signal n_0_PC_Module_I : STD_LOGIC;
  signal n_100_Operand_Select_I : STD_LOGIC;
  signal n_101_Operand_Select_I : STD_LOGIC;
  signal n_102_Operand_Select_I : STD_LOGIC;
  signal n_103_Operand_Select_I : STD_LOGIC;
  signal n_104_Operand_Select_I : STD_LOGIC;
  signal n_105_Operand_Select_I : STD_LOGIC;
  signal n_106_Operand_Select_I : STD_LOGIC;
  signal n_107_Operand_Select_I : STD_LOGIC;
  signal n_108_Operand_Select_I : STD_LOGIC;
  signal n_109_Operand_Select_I : STD_LOGIC;
  signal n_10_Operand_Select_I : STD_LOGIC;
  signal n_110_Operand_Select_I : STD_LOGIC;
  signal n_111_Operand_Select_I : STD_LOGIC;
  signal n_112_Operand_Select_I : STD_LOGIC;
  signal n_11_Operand_Select_I : STD_LOGIC;
  signal n_12_Operand_Select_I : STD_LOGIC;
  signal n_13_Operand_Select_I : STD_LOGIC;
  signal n_15_Operand_Select_I : STD_LOGIC;
  signal n_15_PC_Module_I : STD_LOGIC;
  signal n_16_Operand_Select_I : STD_LOGIC;
  signal n_16_PC_Module_I : STD_LOGIC;
  signal n_17_Operand_Select_I : STD_LOGIC;
  signal n_17_PC_Module_I : STD_LOGIC;
  signal n_18_Operand_Select_I : STD_LOGIC;
  signal n_18_PC_Module_I : STD_LOGIC;
  signal n_19_Operand_Select_I : STD_LOGIC;
  signal n_19_PC_Module_I : STD_LOGIC;
  signal n_1_PC_Module_I : STD_LOGIC;
  signal n_20_Operand_Select_I : STD_LOGIC;
  signal n_20_PC_Module_I : STD_LOGIC;
  signal n_21_Operand_Select_I : STD_LOGIC;
  signal n_21_PC_Module_I : STD_LOGIC;
  signal n_22_Operand_Select_I : STD_LOGIC;
  signal n_23_Operand_Select_I : STD_LOGIC;
  signal n_24_Operand_Select_I : STD_LOGIC;
  signal n_25_Operand_Select_I : STD_LOGIC;
  signal n_26_Operand_Select_I : STD_LOGIC;
  signal n_27_Operand_Select_I : STD_LOGIC;
  signal n_28_Operand_Select_I : STD_LOGIC;
  signal n_29_Operand_Select_I : STD_LOGIC;
  signal n_2_ALU_I : STD_LOGIC;
  signal n_2_PC_Module_I : STD_LOGIC;
  signal n_31_Operand_Select_I : STD_LOGIC;
  signal n_32_Operand_Select_I : STD_LOGIC;
  signal n_33_Operand_Select_I : STD_LOGIC;
  signal n_34_Operand_Select_I : STD_LOGIC;
  signal n_35_Operand_Select_I : STD_LOGIC;
  signal n_36_Operand_Select_I : STD_LOGIC;
  signal n_37_Operand_Select_I : STD_LOGIC;
  signal n_38_Operand_Select_I : STD_LOGIC;
  signal n_39_Operand_Select_I : STD_LOGIC;
  signal n_3_ALU_I : STD_LOGIC;
  signal n_3_PC_Module_I : STD_LOGIC;
  signal n_40_Operand_Select_I : STD_LOGIC;
  signal n_41_Operand_Select_I : STD_LOGIC;
  signal n_42_Operand_Select_I : STD_LOGIC;
  signal n_43_Operand_Select_I : STD_LOGIC;
  signal n_44_Operand_Select_I : STD_LOGIC;
  signal n_45_Operand_Select_I : STD_LOGIC;
  signal n_46_Operand_Select_I : STD_LOGIC;
  signal n_47_Operand_Select_I : STD_LOGIC;
  signal n_48_Operand_Select_I : STD_LOGIC;
  signal n_49_Operand_Select_I : STD_LOGIC;
  signal n_50_Operand_Select_I : STD_LOGIC;
  signal n_51_Operand_Select_I : STD_LOGIC;
  signal n_52_Operand_Select_I : STD_LOGIC;
  signal n_53_Operand_Select_I : STD_LOGIC;
  signal n_54_Operand_Select_I : STD_LOGIC;
  signal n_55_Operand_Select_I : STD_LOGIC;
  signal n_56_Operand_Select_I : STD_LOGIC;
  signal n_57_Operand_Select_I : STD_LOGIC;
  signal n_58_Operand_Select_I : STD_LOGIC;
  signal n_59_Operand_Select_I : STD_LOGIC;
  signal n_5_Operand_Select_I : STD_LOGIC;
  signal n_60_Operand_Select_I : STD_LOGIC;
  signal n_61_Operand_Select_I : STD_LOGIC;
  signal n_64_Operand_Select_I : STD_LOGIC;
  signal n_7_Operand_Select_I : STD_LOGIC;
  signal n_8_Operand_Select_I : STD_LOGIC;
  signal n_97_Operand_Select_I : STD_LOGIC;
  signal n_98_Operand_Select_I : STD_LOGIC;
  signal n_99_Operand_Select_I : STD_LOGIC;
  signal n_9_Operand_Select_I : STD_LOGIC;
begin
  BRAM_Addr_B(28 downto 0) <= \^bram_addr_b\(28 downto 0);
  EX_Result(0 to 31) <= \^ex_result\(0 to 31);
  New_Value <= \^new_value\;
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  Op1_Low(0 to 1) <= \^op1_low\(0 to 1);
  Op2_Low(0 to 1) <= \^op2_low\(0 to 1);
ALU_I: entity work.\microblaze_mcs_0_ALU__parameterized0\
    port map (
      ALU_Carry => ALU_Carry,
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      ALU_Result => \^o5\,
      BRAM_Addr_B(28 downto 0) => \^bram_addr_b\(28 downto 0),
      Carry_In => Carry_In,
      EX_Op1 => \^op1_low\(1),
      EX_Op2 => n_5_Operand_Select_I,
      EX_Result => n_2_ALU_I,
      I1 => \^op1_low\(0),
      I10 => n_15_Operand_Select_I,
      I11 => \^o2\,
      I12 => n_17_Operand_Select_I,
      I13 => n_16_Operand_Select_I,
      I14 => n_19_Operand_Select_I,
      I15 => n_18_Operand_Select_I,
      I16 => n_21_Operand_Select_I,
      I17 => n_20_Operand_Select_I,
      I18 => n_23_Operand_Select_I,
      I19 => n_22_Operand_Select_I,
      I2 => n_7_Operand_Select_I,
      I20 => n_25_Operand_Select_I,
      I21 => n_24_Operand_Select_I,
      I22 => n_27_Operand_Select_I,
      I23 => n_26_Operand_Select_I,
      I24 => n_29_Operand_Select_I,
      I25 => n_28_Operand_Select_I,
      I26 => n_31_Operand_Select_I,
      I27 => \^o3\,
      I28 => n_33_Operand_Select_I,
      I29 => n_32_Operand_Select_I,
      I3 => \^new_value\,
      I30 => n_35_Operand_Select_I,
      I31 => n_34_Operand_Select_I,
      I32 => n_37_Operand_Select_I,
      I33 => n_36_Operand_Select_I,
      I34 => n_39_Operand_Select_I,
      I35 => n_38_Operand_Select_I,
      I36 => n_41_Operand_Select_I,
      I37 => n_40_Operand_Select_I,
      I38 => n_43_Operand_Select_I,
      I39 => n_42_Operand_Select_I,
      I4 => n_9_Operand_Select_I,
      I40 => n_45_Operand_Select_I,
      I41 => n_44_Operand_Select_I,
      I42 => n_47_Operand_Select_I,
      I43 => n_46_Operand_Select_I,
      I44 => n_49_Operand_Select_I,
      I45 => n_48_Operand_Select_I,
      I46 => n_51_Operand_Select_I,
      I47 => n_50_Operand_Select_I,
      I48 => n_53_Operand_Select_I,
      I49 => n_52_Operand_Select_I,
      I5 => n_8_Operand_Select_I,
      I50 => n_55_Operand_Select_I,
      I51 => n_54_Operand_Select_I,
      I52 => n_57_Operand_Select_I,
      I53 => n_56_Operand_Select_I,
      I54 => n_59_Operand_Select_I,
      I55 => n_58_Operand_Select_I,
      I56 => n_61_Operand_Select_I,
      I57 => n_60_Operand_Select_I,
      I6 => n_11_Operand_Select_I,
      I7 => n_10_Operand_Select_I,
      I8 => n_13_Operand_Select_I,
      I9 => n_12_Operand_Select_I,
      O1 => n_3_ALU_I,
      Op1_Logic => \^o4\,
      Op1_Shift => \^o1\,
      Op2 => n_64_Operand_Select_I,
      Op2_Low(0 to 1) => \^op2_low\(0 to 1),
      S => \FPGA_Target.ALL_Bits[0].ALU_Bit_I1/S\,
      Unsigned_Op => Unsigned_Op,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4
    );
MSR_Reg_I: entity work.\microblaze_mcs_0_MSR_Reg__parameterized0\
    port map (
      Clk => Clk,
      I1 => n_15_PC_Module_I,
      I3 => \Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/I3\,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I3_0 => \Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/I3\,
      I40 => I40,
      I41 => I41,
      MSR(2 downto 0) => MSR(2 downto 0),
      MSR_Rst => MSR_Rst,
      PC_OF => n_16_PC_Module_I
    );
Operand_Select_I: entity work.\microblaze_mcs_0_Operand_Select__parameterized0\
    port map (
      ALU_Result => \^o5\,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      EX_Result(0 to 31) => \^ex_result\(0 to 31),
      I1 => I1,
      I10 => n_1_PC_Module_I,
      I11 => I9,
      I12 => n_2_PC_Module_I,
      I13 => I10,
      I14 => n_3_PC_Module_I,
      I15 => I11,
      I16 => I12,
      I17 => n_18_PC_Module_I,
      I18 => I13,
      I19 => n_19_PC_Module_I,
      I2 => I2,
      I20 => I14,
      I21 => n_20_PC_Module_I,
      I22 => I15,
      I23 => n_21_PC_Module_I,
      I24 => I16,
      I25 => I17,
      I26 => I18,
      I27 => I19,
      I28 => I20,
      I29 => I21,
      I3 => I3,
      I30 => I22,
      I31 => I23,
      I32 => I24,
      I33 => I25,
      I34 => I26,
      I35 => I27,
      I36 => I28,
      I37 => I29,
      I38 => I30,
      I39 => I31,
      I3_0 => \Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/I3\,
      I3_1 => \Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/I3\,
      I4 => I4,
      I40 => I32,
      I41 => I33,
      I42 => I34,
      I43 => I35,
      I44 => Shift_Logic_Res1_out,
      I45 => Shift_Logic_Res2_out,
      I46 => Shift_Logic_Res3_out,
      I47 => Shift_Logic_Res4_out,
      I48 => Shift_Logic_Res5_out,
      I49 => Shift_Logic_Res6_out,
      I5 => I5,
      I50 => Shift_Logic_Res7_out,
      I51 => Shift_Logic_Res8_out,
      I52 => Shift_Logic_Res9_out,
      I53 => Shift_Logic_Res10_out,
      I54 => Shift_Logic_Res11_out,
      I55 => Shift_Logic_Res12_out,
      I56 => Shift_Logic_Res13_out,
      I57 => Shift_Logic_Res14_out,
      I58 => Shift_Logic_Res15_out,
      I59 => Shift_Logic_Res17_out,
      I6 => I6,
      I60 => Shift_Logic_Res18_out,
      I61 => Shift_Logic_Res19_out,
      I62 => Shift_Logic_Res20_out,
      I63 => Shift_Logic_Res21_out,
      I64 => Shift_Logic_Res22_out,
      I65 => Shift_Logic_Res23_out,
      I66 => Shift_Logic_Res24_out,
      I67 => Shift_Logic_Res26_out,
      I68 => Shift_Logic_Res27_out,
      I69 => Shift_Logic_Res28_out,
      I7 => I7,
      I70 => Shift_Logic_Res29_out,
      I71 => Shift_Logic_Res30_out,
      I72 => Shift_Logic_Res31_out,
      I73 => Shift_Logic_Res32_out,
      I74 => I42,
      I75 => I43,
      I8 => n_0_PC_Module_I,
      I9 => I8,
      Imm_Value(0 to 15) => Imm_Value(0 to 15),
      O1 => \^op1_low\(0),
      O10 => n_15_Operand_Select_I,
      O11 => n_16_Operand_Select_I,
      O12 => n_17_Operand_Select_I,
      O13 => n_18_Operand_Select_I,
      O14 => n_19_Operand_Select_I,
      O15 => n_20_Operand_Select_I,
      O16 => n_21_Operand_Select_I,
      O17 => n_22_Operand_Select_I,
      O18 => n_23_Operand_Select_I,
      O19 => n_24_Operand_Select_I,
      O2 => n_7_Operand_Select_I,
      O20 => n_25_Operand_Select_I,
      O21 => n_26_Operand_Select_I,
      O22 => n_27_Operand_Select_I,
      O23 => n_28_Operand_Select_I,
      O24 => n_29_Operand_Select_I,
      O25 => \^o3\,
      O26 => n_31_Operand_Select_I,
      O27 => n_32_Operand_Select_I,
      O28 => n_33_Operand_Select_I,
      O29 => n_34_Operand_Select_I,
      O3 => n_8_Operand_Select_I,
      O30 => n_35_Operand_Select_I,
      O31 => n_36_Operand_Select_I,
      O32 => n_37_Operand_Select_I,
      O33 => n_38_Operand_Select_I,
      O34 => n_39_Operand_Select_I,
      O35 => n_40_Operand_Select_I,
      O36 => n_41_Operand_Select_I,
      O37 => n_42_Operand_Select_I,
      O38 => n_43_Operand_Select_I,
      O39 => n_44_Operand_Select_I,
      O4 => n_9_Operand_Select_I,
      O40 => n_45_Operand_Select_I,
      O41 => n_46_Operand_Select_I,
      O42 => n_47_Operand_Select_I,
      O43 => n_48_Operand_Select_I,
      O44 => n_49_Operand_Select_I,
      O45 => n_50_Operand_Select_I,
      O46 => n_51_Operand_Select_I,
      O47 => n_52_Operand_Select_I,
      O48 => n_53_Operand_Select_I,
      O49 => n_54_Operand_Select_I,
      O5 => n_10_Operand_Select_I,
      O50 => n_55_Operand_Select_I,
      O51 => n_56_Operand_Select_I,
      O52 => n_57_Operand_Select_I,
      O53 => n_58_Operand_Select_I,
      O54 => n_59_Operand_Select_I,
      O55 => n_60_Operand_Select_I,
      O56 => n_61_Operand_Select_I,
      O57 => \^o4\,
      O58 => n_64_Operand_Select_I,
      O59 => n_98_Operand_Select_I,
      O6 => n_11_Operand_Select_I,
      O60 => n_99_Operand_Select_I,
      O61 => n_100_Operand_Select_I,
      O62 => n_101_Operand_Select_I,
      O63 => n_102_Operand_Select_I,
      O64 => n_103_Operand_Select_I,
      O65 => n_104_Operand_Select_I,
      O66 => n_105_Operand_Select_I,
      O67 => n_106_Operand_Select_I,
      O68 => n_107_Operand_Select_I,
      O69 => n_108_Operand_Select_I,
      O7 => n_12_Operand_Select_I,
      O70 => n_109_Operand_Select_I,
      O71 => n_110_Operand_Select_I,
      O72 => n_111_Operand_Select_I,
      O73 => n_112_Operand_Select_I,
      O74 => O11,
      O75(15 downto 0) => O6(15 downto 0),
      O8 => n_13_Operand_Select_I,
      O9 => \^o2\,
      Op1_Logic => \^op1_low\(1),
      Op1_Shift => \^o1\,
      Op2 => n_5_Operand_Select_I,
      Op2_Low(0 to 1) => \^op2_low\(0 to 1),
      OpSel1_SPR => OpSel1_SPR,
      PC_OF => n_17_PC_Module_I,
      Reg1_Data(0 to 31) => Reg1_Data(0 to 31),
      Reg_neg => Reg_neg,
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      S => \FPGA_Target.ALL_Bits[0].ALU_Bit_I1/S\,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Sext => n_97_Operand_Select_I,
      Sext16 => Sext16,
      Sext8 => Sext8,
      Shift_Logic_Res => Shift_Logic_Res0_out,
      Shift_Logic_Result_0(30) => Shift_Logic_Result_0(1),
      Shift_Logic_Result_0(29) => Shift_Logic_Result_0(2),
      Shift_Logic_Result_0(28) => Shift_Logic_Result_0(3),
      Shift_Logic_Result_0(27) => Shift_Logic_Result_0(4),
      Shift_Logic_Result_0(26) => Shift_Logic_Result_0(5),
      Shift_Logic_Result_0(25) => Shift_Logic_Result_0(6),
      Shift_Logic_Result_0(24) => Shift_Logic_Result_0(7),
      Shift_Logic_Result_0(23) => Shift_Logic_Result_0(8),
      Shift_Logic_Result_0(22) => Shift_Logic_Result_0(9),
      Shift_Logic_Result_0(21) => Shift_Logic_Result_0(10),
      Shift_Logic_Result_0(20) => Shift_Logic_Result_0(11),
      Shift_Logic_Result_0(19) => Shift_Logic_Result_0(12),
      Shift_Logic_Result_0(18) => Shift_Logic_Result_0(13),
      Shift_Logic_Result_0(17) => Shift_Logic_Result_0(14),
      Shift_Logic_Result_0(16) => Shift_Logic_Result_0(15),
      Shift_Logic_Result_0(15) => Shift_Logic_Result_0(16),
      Shift_Logic_Result_0(14) => Shift_Logic_Result_0(17),
      Shift_Logic_Result_0(13) => Shift_Logic_Result_0(18),
      Shift_Logic_Result_0(12) => Shift_Logic_Result_0(19),
      Shift_Logic_Result_0(11) => Shift_Logic_Result_0(20),
      Shift_Logic_Result_0(10) => Shift_Logic_Result_0(21),
      Shift_Logic_Result_0(9) => Shift_Logic_Result_0(22),
      Shift_Logic_Result_0(8) => Shift_Logic_Result_0(23),
      Shift_Logic_Result_0(7) => Shift_Logic_Result_0(24),
      Shift_Logic_Result_0(6) => Shift_Logic_Result_0(25),
      Shift_Logic_Result_0(5) => Shift_Logic_Result_0(26),
      Shift_Logic_Result_0(4) => Shift_Logic_Result_0(27),
      Shift_Logic_Result_0(3) => Shift_Logic_Result_0(28),
      Shift_Logic_Result_0(2) => Shift_Logic_Result_0(29),
      Shift_Logic_Result_0(1) => Shift_Logic_Result_0(30),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(31),
      Shifted => \^new_value\,
      \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\,
      WEB(0 to 3) => WEB(0 to 3)
    );
PC_Module_I: entity work.\microblaze_mcs_0_PC_Module__parameterized0\
    port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      BRAM_Addr_B(10 downto 0) => \^bram_addr_b\(10 downto 0),
      Buffer_Addr(2 downto 0) => Buffer_Addr(2 downto 0),
      Clk => Clk,
      I41 => I41,
      I90 => I90,
      Increment => Increment,
      Jump => Jump,
      O1 => n_0_PC_Module_I,
      O10 => n_21_PC_Module_I,
      O2 => n_1_PC_Module_I,
      O3 => n_2_PC_Module_I,
      O4 => n_3_PC_Module_I,
      O5 => n_16_PC_Module_I,
      O6 => n_17_PC_Module_I,
      O7 => n_18_PC_Module_I,
      O8 => n_19_PC_Module_I,
      O9 => n_20_PC_Module_I,
      PC_OF => n_15_PC_Module_I,
      PC_Write => PC_Write,
      Reset17_out => Reset17_out,
      normal_piperun => normal_piperun
    );
Register_File_I: entity work.\microblaze_mcs_0_Register_File__parameterized0\
    port map (
      Clk => Clk,
      Data_Write(0 to 31) => Data_Write(0 to 31),
      EX_Result(0 to 31) => \^ex_result\(0 to 31),
      Imm_Value(4) => Imm_Value(0),
      Imm_Value(3) => Imm_Value(1),
      Imm_Value(2) => Imm_Value(2),
      Imm_Value(1) => Imm_Value(3),
      Imm_Value(0) => Imm_Value(4),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg1_Data(0 to 31) => Reg1_Data(0 to 31),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Write => Reg_Write,
      Write_Addr(0 to 4) => Write_Addr(0 to 4)
    );
Result_Mux_I: entity work.\microblaze_mcs_0_Result_Mux__parameterized0\
    port map (
      ALU_Result => n_2_ALU_I,
      BRAM_Addr_B(28 downto 0) => \^bram_addr_b\(28 downto 0),
      Data_Read => Data_Read,
      Data_Read_Mask => Data_Read_Mask,
      EX_Result(0 to 31) => \^ex_result\(0 to 31),
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      I1 => n_3_ALU_I,
      I51(1 downto 0) => I51(1 downto 0),
      I52 => I52,
      I53 => I53,
      I54 => I54,
      I55 => I55,
      I56 => I56,
      I57 => I57,
      I58 => I58,
      I59 => I59,
      I60 => I60,
      I61 => I61,
      I62 => I62,
      I63 => I63,
      I64 => I64,
      I65 => I65,
      I66 => I66,
      I67 => I67,
      I68 => I68,
      I69 => I69,
      I70 => I70,
      I71 => I71,
      I72 => I72,
      I73 => I73,
      I74 => I74,
      I75 => I75,
      I76 => I76,
      I77 => I77,
      I78 => I78,
      I79 => I79,
      I80 => I80,
      I81 => I81,
      I82 => I82,
      I83 => I83,
      I84 => I84,
      I85 => I85,
      I86 => I86,
      I87 => I87,
      I88 => I88,
      I89 => I89,
      O5 => \^o5\,
      Shift_Logic_Result => Shift_Logic_Result,
      Shift_Logic_Result_0(30) => Shift_Logic_Result_0(1),
      Shift_Logic_Result_0(29) => Shift_Logic_Result_0(2),
      Shift_Logic_Result_0(28) => Shift_Logic_Result_0(3),
      Shift_Logic_Result_0(27) => Shift_Logic_Result_0(4),
      Shift_Logic_Result_0(26) => Shift_Logic_Result_0(5),
      Shift_Logic_Result_0(25) => Shift_Logic_Result_0(6),
      Shift_Logic_Result_0(24) => Shift_Logic_Result_0(7),
      Shift_Logic_Result_0(23) => Shift_Logic_Result_0(8),
      Shift_Logic_Result_0(22) => Shift_Logic_Result_0(9),
      Shift_Logic_Result_0(21) => Shift_Logic_Result_0(10),
      Shift_Logic_Result_0(20) => Shift_Logic_Result_0(11),
      Shift_Logic_Result_0(19) => Shift_Logic_Result_0(12),
      Shift_Logic_Result_0(18) => Shift_Logic_Result_0(13),
      Shift_Logic_Result_0(17) => Shift_Logic_Result_0(14),
      Shift_Logic_Result_0(16) => Shift_Logic_Result_0(15),
      Shift_Logic_Result_0(15) => Shift_Logic_Result_0(16),
      Shift_Logic_Result_0(14) => Shift_Logic_Result_0(17),
      Shift_Logic_Result_0(13) => Shift_Logic_Result_0(18),
      Shift_Logic_Result_0(12) => Shift_Logic_Result_0(19),
      Shift_Logic_Result_0(11) => Shift_Logic_Result_0(20),
      Shift_Logic_Result_0(10) => Shift_Logic_Result_0(21),
      Shift_Logic_Result_0(9) => Shift_Logic_Result_0(22),
      Shift_Logic_Result_0(8) => Shift_Logic_Result_0(23),
      Shift_Logic_Result_0(7) => Shift_Logic_Result_0(24),
      Shift_Logic_Result_0(6) => Shift_Logic_Result_0(25),
      Shift_Logic_Result_0(5) => Shift_Logic_Result_0(26),
      Shift_Logic_Result_0(4) => Shift_Logic_Result_0(27),
      Shift_Logic_Result_0(3) => Shift_Logic_Result_0(28),
      Shift_Logic_Result_0(2) => Shift_Logic_Result_0(29),
      Shift_Logic_Result_0(1) => Shift_Logic_Result_0(30),
      Shift_Logic_Result_0(0) => Shift_Logic_Result_0(31)
    );
Shift_Logic_Module_I: entity work.\microblaze_mcs_0_Shift_Logic_Module__parameterized0\
    port map (
      I1 => \^op1_low\(0),
      I10 => n_15_Operand_Select_I,
      I11 => n_16_Operand_Select_I,
      I12 => n_17_Operand_Select_I,
      I13 => n_18_Operand_Select_I,
      I14 => n_19_Operand_Select_I,
      I15 => n_20_Operand_Select_I,
      I16 => n_21_Operand_Select_I,
      I17 => n_22_Operand_Select_I,
      I18 => n_23_Operand_Select_I,
      I19 => n_24_Operand_Select_I,
      I2 => n_7_Operand_Select_I,
      I20 => n_25_Operand_Select_I,
      I21 => n_26_Operand_Select_I,
      I22 => n_27_Operand_Select_I,
      I23 => n_28_Operand_Select_I,
      I24 => n_29_Operand_Select_I,
      I25 => \^o3\,
      I26 => n_31_Operand_Select_I,
      I27 => n_32_Operand_Select_I,
      I28 => n_33_Operand_Select_I,
      I29 => n_34_Operand_Select_I,
      I3 => n_8_Operand_Select_I,
      I30 => n_97_Operand_Select_I,
      I31 => n_35_Operand_Select_I,
      I32 => n_36_Operand_Select_I,
      I33 => n_98_Operand_Select_I,
      I34 => n_37_Operand_Select_I,
      I35 => n_38_Operand_Select_I,
      I36 => n_99_Operand_Select_I,
      I37 => n_39_Operand_Select_I,
      I38 => n_40_Operand_Select_I,
      I39 => n_100_Operand_Select_I,
      I4 => n_9_Operand_Select_I,
      I40 => n_41_Operand_Select_I,
      I41 => n_42_Operand_Select_I,
      I42 => n_101_Operand_Select_I,
      I43 => n_43_Operand_Select_I,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5 => n_10_Operand_Select_I,
      I50 => I50,
      I51 => n_44_Operand_Select_I,
      I52 => n_102_Operand_Select_I,
      I53 => n_45_Operand_Select_I,
      I54 => n_46_Operand_Select_I,
      I55 => n_103_Operand_Select_I,
      I56 => n_47_Operand_Select_I,
      I57 => n_48_Operand_Select_I,
      I58 => n_104_Operand_Select_I,
      I59 => n_49_Operand_Select_I,
      I6 => n_11_Operand_Select_I,
      I60 => n_50_Operand_Select_I,
      I61 => n_105_Operand_Select_I,
      I62 => n_51_Operand_Select_I,
      I63 => n_52_Operand_Select_I,
      I64 => n_106_Operand_Select_I,
      I65 => n_53_Operand_Select_I,
      I66 => n_54_Operand_Select_I,
      I67 => n_107_Operand_Select_I,
      I68 => n_55_Operand_Select_I,
      I69 => n_56_Operand_Select_I,
      I7 => n_12_Operand_Select_I,
      I70 => n_108_Operand_Select_I,
      I71 => n_57_Operand_Select_I,
      I72 => n_58_Operand_Select_I,
      I73 => n_109_Operand_Select_I,
      I74 => n_59_Operand_Select_I,
      I75 => n_60_Operand_Select_I,
      I76 => n_110_Operand_Select_I,
      I77 => n_61_Operand_Select_I,
      I78 => \^o4\,
      I79 => n_111_Operand_Select_I,
      I8 => n_13_Operand_Select_I,
      I80 => n_64_Operand_Select_I,
      I81 => Shifted,
      I82 => n_112_Operand_Select_I,
      I9 => \^o2\,
      O1 => Shift_Logic_Res31_out,
      O10 => Shift_Logic_Res21_out,
      O11 => Shift_Logic_Res20_out,
      O12 => Shift_Logic_Res19_out,
      O13 => Shift_Logic_Res18_out,
      O14 => Shift_Logic_Res17_out,
      O15 => Shift_Logic_Res15_out,
      O16 => Shift_Logic_Res14_out,
      O17 => Shift_Logic_Res13_out,
      O18 => Shift_Logic_Res12_out,
      O19 => Shift_Logic_Res11_out,
      O2 => Shift_Logic_Res30_out,
      O20 => Shift_Logic_Res10_out,
      O21 => Shift_Logic_Res9_out,
      O22 => Shift_Logic_Res8_out,
      O23 => Shift_Logic_Res7_out,
      O24 => Shift_Logic_Res6_out,
      O25 => Shift_Logic_Res5_out,
      O26 => Shift_Logic_Res4_out,
      O27 => Shift_Logic_Res3_out,
      O28 => Shift_Logic_Res2_out,
      O29 => Shift_Logic_Res1_out,
      O3 => Shift_Logic_Res29_out,
      O30 => Shift_Logic_Res0_out,
      O31 => Shift_Logic_Res,
      O4 => Shift_Logic_Res28_out,
      O5 => Shift_Logic_Res27_out,
      O6 => Shift_Logic_Res26_out,
      O7 => Shift_Logic_Res24_out,
      O8 => Shift_Logic_Res23_out,
      O9 => Shift_Logic_Res22_out,
      Op1_Logic => \^op1_low\(1),
      Op1_Shift => \^o1\,
      Op2 => n_5_Operand_Select_I,
      Op2_Low(0 to 1) => \^op2_low\(0 to 1),
      Q(1 downto 0) => Q(1 downto 0),
      Select_Logic => Select_Logic,
      Sext => Sext,
      Shift_Logic_Res => Shift_Logic_Res32_out,
      Shift_Oper => Shift_Oper,
      Shifted => \^new_value\
    );
Zero_Detect_I: entity work.\microblaze_mcs_0_Zero_Detect__parameterized0\
    port map (
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      Reg_zero => Reg_zero,
      \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[0].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[1].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[2].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[3].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[4].nibble_Zero_reg\,
      \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\ => \Using_FPGA.Zero_Detecting[5].nibble_Zero_reg\,
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_Iomodule_core is
  port (
    UART_Tx : out STD_LOGIC;
    Extend_Data_Read : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    GPO1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    sel_LSB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Read : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    DATA_OUTB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    lmb_reg_read : in STD_LOGIC;
    lmb_reg_write : in STD_LOGIC;
    io_bus_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    GPI1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GPI2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_Iomodule_core : entity is "Iomodule_core";
end microblaze_mcs_0_Iomodule_core;

architecture STRUCTURE of microblaze_mcs_0_Iomodule_core is
  signal \^extend_data_read\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal GPI_In : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal INTC_CIPR : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal INTC_CISR : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal Q_0 : STD_LOGIC;
  signal RX_Data : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RX_Data_Exists : STD_LOGIC;
  signal RX_Data_Received : STD_LOGIC;
  signal TX_Data_Transmitted : STD_LOGIC;
  signal UART_Error_Interrupt : STD_LOGIC;
  signal UART_Status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_Using_UART.No_Dynamic_BaudRate.UART_FIT_I\ : STD_LOGIC;
  signal \n_0_Using_UART.Uart_Control_Status_I1\ : STD_LOGIC;
  signal \n_10_Using_UART_RX.UART_RX_I1\ : STD_LOGIC;
  signal \n_12_Using_UART_RX.UART_RX_I1\ : STD_LOGIC;
  signal \n_1_Using_UART.Uart_Control_Status_I1\ : STD_LOGIC;
  signal \n_2_Using_UART.Uart_Control_Status_I1\ : STD_LOGIC;
  signal \n_2_Using_UART_TX.UART_TX_I1\ : STD_LOGIC;
  signal n_34_intr_ctrl_I1 : STD_LOGIC;
  signal n_35_intr_ctrl_I1 : STD_LOGIC;
  signal n_36_intr_ctrl_I1 : STD_LOGIC;
  signal \n_3_Using_UART_RX.UART_RX_I1\ : STD_LOGIC;
  signal new_rx_data_orig : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_4_in : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Extend_Data_Read(5 downto 0) <= \^extend_data_read\(5 downto 0);
GPI_I1: entity work.\microblaze_mcs_0_GPI_Module__parameterized0\
    port map (
      Clk => Clk,
      GPI1(2 downto 0) => GPI1(2 downto 0),
      GPI_In(2 downto 0) => GPI_In(2 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      lmb_reg_read => lmb_reg_read
    );
GPI_I2: entity work.\microblaze_mcs_0_GPI_Module__parameterized2\
    port map (
      Clk => Clk,
      DATA_OUTB(2 downto 0) => DATA_OUTB(2 downto 0),
      Data_Read => Data_Read,
      Extend_Data_Read(2 downto 0) => \^extend_data_read\(2 downto 0),
      GPI2(31 downto 0) => GPI2(31 downto 0),
      I1(2 downto 0) => \^extend_data_read\(5 downto 3),
      I2 => n_34_intr_ctrl_I1,
      I3 => I2,
      I4 => n_35_intr_ctrl_I1,
      I5 => n_36_intr_ctrl_I1,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(4 downto 0) => Q(4 downto 0),
      Q(28 downto 0) => p_3_in(31 downto 3),
      UART_Status(2 downto 0) => UART_Status(2 downto 0),
      lmb_reg_read => lmb_reg_read,
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
GPI_I3: entity work.\microblaze_mcs_0_GPI_Module__parameterized2_202\
    port map (
      Clk => Clk,
      GPI3(31 downto 0) => GPI3(31 downto 0),
      O1(31 downto 0) => p_4_in(31 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      lmb_reg_read => lmb_reg_read
    );
GPO_I1: entity work.\microblaze_mcs_0_GPO_Module__parameterized0\
    port map (
      Clk => Clk,
      D(2 downto 0) => D(2 downto 0),
      GPO1(2 downto 0) => GPO1(2 downto 0),
      I1 => I1,
      Q(5 downto 0) => Q(5 downto 0),
      lmb_reg_write => lmb_reg_write
    );
\Using_UART.No_Dynamic_BaudRate.UART_FIT_I\: entity work.\microblaze_mcs_0_FIT_Module__parameterized0\
    port map (
      Clk => Clk,
      O1 => \n_0_Using_UART.No_Dynamic_BaudRate.UART_FIT_I\
    );
\Using_UART.Uart_Control_Status_I1\: entity work.\microblaze_mcs_0_Uart_Control_Status__parameterized0\
    port map (
      Clk => Clk,
      D(1) => \n_0_Using_UART.Uart_Control_Status_I1\,
      D(0) => \n_1_Using_UART.Uart_Control_Status_I1\,
      I1 => \n_10_Using_UART_RX.UART_RX_I1\,
      I2 => \n_12_Using_UART_RX.UART_RX_I1\,
      I3(1) => \n_2_Using_UART_TX.UART_TX_I1\,
      I3(0) => RX_Data_Exists,
      I4 => I1,
      I5 => \n_0_Using_UART.No_Dynamic_BaudRate.UART_FIT_I\,
      I6 => \n_3_Using_UART_RX.UART_RX_I1\,
      O1 => \n_2_Using_UART.Uart_Control_Status_I1\,
      O2 => UART_Error_Interrupt,
      Q(4 downto 0) => Q(4 downto 0),
      Q_0 => Q_0,
      RX_Data_Received => RX_Data_Received,
      UART_Status(7 downto 0) => UART_Status(7 downto 0),
      lmb_reg_read => lmb_reg_read,
      new_rx_data_orig(0) => new_rx_data_orig(0)
    );
\Using_UART_RX.UART_RX_I1\: entity work.\microblaze_mcs_0_UART_Receive__parameterized0\
    port map (
      Clk => Clk,
      D(1) => \n_0_Using_UART.Uart_Control_Status_I1\,
      D(0) => \n_1_Using_UART.Uart_Control_Status_I1\,
      DATA_OUTB(4 downto 0) => DATA_OUTB(7 downto 3),
      I1 => \n_0_Using_UART.No_Dynamic_BaudRate.UART_FIT_I\,
      I2 => I1,
      I3 => I2,
      I4 => \n_2_Using_UART.Uart_Control_Status_I1\,
      I5(4 downto 0) => p_3_in(7 downto 3),
      I6(4 downto 0) => p_4_in(7 downto 3),
      INTC_CIPR(4 downto 0) => INTC_CIPR(7 downto 3),
      INTC_CISR(4 downto 0) => INTC_CISR(7 downto 3),
      O1(0) => new_rx_data_orig(0),
      O10 => \n_12_Using_UART_RX.UART_RX_I1\,
      O11(2 downto 0) => RX_Data(2 downto 0),
      O2 => \n_3_Using_UART_RX.UART_RX_I1\,
      O3 => \n_10_Using_UART_RX.UART_RX_I1\,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9(0) => RX_Data_Exists,
      Q(4 downto 0) => Q(4 downto 0),
      Q_0 => Q_0,
      RX_Data_Received => RX_Data_Received,
      Sl_Rdy => Sl_Rdy,
      TX_Data_Transmitted => TX_Data_Transmitted,
      UART_Error_Interrupt => UART_Error_Interrupt,
      UART_Interrupt => UART_Interrupt,
      UART_Rx => UART_Rx,
      UART_Status(4 downto 0) => UART_Status(7 downto 3),
      io_bus_read_data(4 downto 0) => io_bus_read_data(7 downto 3),
      lmb_as => lmb_as,
      lmb_reg_read => lmb_reg_read
    );
\Using_UART_TX.UART_TX_I1\: entity work.\microblaze_mcs_0_UART_Transmit__parameterized0\
    port map (
      Clk => Clk,
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      I1 => \n_0_Using_UART.No_Dynamic_BaudRate.UART_FIT_I\,
      I2 => I1,
      I3(0) => \n_2_Using_UART_TX.UART_TX_I1\,
      TX_Data_Transmitted => TX_Data_Transmitted,
      UART_Tx => UART_Tx
    );
intr_ctrl_I1: entity work.\microblaze_mcs_0_intr_ctrl__parameterized0\
    port map (
      Clk => Clk,
      Extend_Data_Read(2 downto 0) => \^extend_data_read\(5 downto 3),
      GPI_In(2 downto 0) => GPI_In(2 downto 0),
      I1(23 downto 0) => p_3_in(31 downto 8),
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I2 => I2,
      I3(26 downto 3) => p_4_in(31 downto 8),
      I3(2 downto 0) => p_4_in(2 downto 0),
      I4(2 downto 0) => RX_Data(2 downto 0),
      I9 => I9,
      O1(4 downto 0) => INTC_CIPR(7 downto 3),
      O10 => O10,
      O11 => O11,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2(4 downto 0) => INTC_CISR(7 downto 3),
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => n_34_intr_ctrl_I1,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O4 => n_35_intr_ctrl_I1,
      O5 => n_36_intr_ctrl_I1,
      O9 => O9,
      Q(4 downto 0) => Q(4 downto 0),
      io_bus_read_data(26 downto 3) => io_bus_read_data(31 downto 8),
      io_bus_read_data(2 downto 0) => io_bus_read_data(2 downto 0),
      lmb_reg_read => lmb_reg_read,
      sel_LSB(0) => sel_LSB(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_MicroBlaze_Core__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    ALU_Result : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 30 downto 0 );
    sel_LSB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 31 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    lmb_reg_read0 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    lmb_reg_write0 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    Clk : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    I1 : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    reset_temp0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    IO_Ready : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_MicroBlaze_Core__parameterized0\ : entity is "MicroBlaze_Core";
end \microblaze_mcs_0_MicroBlaze_Core__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_MicroBlaze_Core__parameterized0\ is
  signal ALU_Carry : STD_LOGIC;
  signal ALU_Op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^alu_result\ : STD_LOGIC;
  signal \^bram_addr_b\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal Buffer_Addr : STD_LOGIC_VECTOR ( 1 to 3 );
  signal Byte : STD_LOGIC;
  signal Carry_In : STD_LOGIC;
  signal Compare_Instr : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_inb\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Doublet : STD_LOGIC;
  signal EX_Result : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Imm_Instr : STD_LOGIC;
  signal Imm_Value : STD_LOGIC_VECTOR ( 0 to 15 );
  signal Jump : STD_LOGIC;
  signal Logic_Oper : STD_LOGIC_VECTOR ( 0 to 1 );
  signal MSR : STD_LOGIC_VECTOR ( 28 to 30 );
  signal \MSR_Reg_I/MSR_Rst\ : STD_LOGIC;
  signal \MSR_Reg_I/New_Value\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal Op1_Low : STD_LOGIC_VECTOR ( 0 to 1 );
  signal Op2_Low : STD_LOGIC_VECTOR ( 0 to 1 );
  signal OpSel1_SPR : STD_LOGIC;
  signal \Operand_Select_I/imm_Reg\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal PC_Incr : STD_LOGIC;
  signal \PC_Module_I/normal_piperun\ : STD_LOGIC;
  signal \PC_Module_I/pc_write_I\ : STD_LOGIC;
  signal Reg1_Addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal Reg2_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Reg_Test_Equal : STD_LOGIC;
  signal Reg_Test_Equal_N : STD_LOGIC;
  signal Reg_Write : STD_LOGIC;
  signal Reg_neg : STD_LOGIC;
  signal Reg_zero : STD_LOGIC;
  signal Res_Forward1 : STD_LOGIC;
  signal Reset17_out : STD_LOGIC;
  signal Result_Sel : STD_LOGIC_VECTOR ( 0 to 1 );
  signal SWAP_BYTE_Instr : STD_LOGIC;
  signal SWAP_Instr : STD_LOGIC;
  signal Select_Logic : STD_LOGIC;
  signal Sext16 : STD_LOGIC;
  signal Sext8 : STD_LOGIC;
  signal \Shift_Logic_Module_I/Shift_Logic_Res\ : STD_LOGIC;
  signal \Shift_Logic_Module_I/msb\ : STD_LOGIC;
  signal Shift_Logic_Result : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Sign_Extend : STD_LOGIC;
  signal Unsigned_Op : STD_LOGIC;
  signal Write_Addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \n_0_Area.Decode_I\ : STD_LOGIC;
  signal \n_0_No_Debug_Logic.dbg_stop_instr_fetch_i_1\ : STD_LOGIC;
  signal \n_0_No_Debug_Logic.dbg_stop_instr_fetch_reg\ : STD_LOGIC;
  signal \n_100_Area.Decode_I\ : STD_LOGIC;
  signal \n_101_Area.Decode_I\ : STD_LOGIC;
  signal \n_102_Area.Decode_I\ : STD_LOGIC;
  signal \n_103_Area.Decode_I\ : STD_LOGIC;
  signal \n_104_Area.Decode_I\ : STD_LOGIC;
  signal \n_105_Area.Decode_I\ : STD_LOGIC;
  signal \n_106_Area.Decode_I\ : STD_LOGIC;
  signal \n_107_Area.Decode_I\ : STD_LOGIC;
  signal \n_108_Area.Decode_I\ : STD_LOGIC;
  signal \n_109_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_109_Area.Decode_I\ : STD_LOGIC;
  signal \n_110_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_110_Area.Decode_I\ : STD_LOGIC;
  signal \n_111_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_111_Area.Decode_I\ : STD_LOGIC;
  signal \n_112_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_112_Area.Decode_I\ : STD_LOGIC;
  signal \n_113_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_113_Area.Decode_I\ : STD_LOGIC;
  signal \n_114_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_114_Area.Decode_I\ : STD_LOGIC;
  signal \n_115_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_115_Area.Decode_I\ : STD_LOGIC;
  signal \n_116_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_116_Area.Decode_I\ : STD_LOGIC;
  signal \n_117_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_117_Area.Decode_I\ : STD_LOGIC;
  signal \n_118_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_118_Area.Decode_I\ : STD_LOGIC;
  signal \n_119_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_119_Area.Decode_I\ : STD_LOGIC;
  signal \n_120_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_120_Area.Decode_I\ : STD_LOGIC;
  signal \n_121_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_121_Area.Decode_I\ : STD_LOGIC;
  signal \n_122_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_122_Area.Decode_I\ : STD_LOGIC;
  signal \n_123_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_123_Area.Decode_I\ : STD_LOGIC;
  signal \n_124_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_124_Area.Decode_I\ : STD_LOGIC;
  signal \n_125_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_125_Area.Decode_I\ : STD_LOGIC;
  signal \n_126_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_126_Area.Decode_I\ : STD_LOGIC;
  signal \n_127_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_127_Area.Decode_I\ : STD_LOGIC;
  signal \n_128_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_128_Area.Decode_I\ : STD_LOGIC;
  signal \n_129_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_129_Area.Decode_I\ : STD_LOGIC;
  signal \n_130_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_131_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_132_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_132_Area.Decode_I\ : STD_LOGIC;
  signal \n_133_Area.Decode_I\ : STD_LOGIC;
  signal \n_134_Area.Decode_I\ : STD_LOGIC;
  signal \n_136_Area.Decode_I\ : STD_LOGIC;
  signal \n_137_Area.Decode_I\ : STD_LOGIC;
  signal \n_138_Area.Decode_I\ : STD_LOGIC;
  signal \n_36_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_38_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_39_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_40_Area.Data_Flow_I\ : STD_LOGIC;
  signal \n_51_Area.Decode_I\ : STD_LOGIC;
  signal \n_52_Area.Decode_I\ : STD_LOGIC;
  signal \n_53_Area.Decode_I\ : STD_LOGIC;
  signal \n_54_Area.Decode_I\ : STD_LOGIC;
  signal \n_55_Area.Decode_I\ : STD_LOGIC;
  signal \n_56_Area.Decode_I\ : STD_LOGIC;
  signal \n_57_Area.Decode_I\ : STD_LOGIC;
  signal \n_58_Area.Decode_I\ : STD_LOGIC;
  signal \n_59_Area.Decode_I\ : STD_LOGIC;
  signal \n_60_Area.Decode_I\ : STD_LOGIC;
  signal \n_61_Area.Decode_I\ : STD_LOGIC;
  signal \n_62_Area.Decode_I\ : STD_LOGIC;
  signal \n_63_Area.Decode_I\ : STD_LOGIC;
  signal \n_64_Area.Decode_I\ : STD_LOGIC;
  signal \n_65_Area.Decode_I\ : STD_LOGIC;
  signal \n_66_Area.Decode_I\ : STD_LOGIC;
  signal \n_67_Area.Decode_I\ : STD_LOGIC;
  signal \n_68_Area.Decode_I\ : STD_LOGIC;
  signal \n_69_Area.Decode_I\ : STD_LOGIC;
  signal \n_70_Area.Decode_I\ : STD_LOGIC;
  signal \n_71_Area.Decode_I\ : STD_LOGIC;
  signal \n_72_Area.Decode_I\ : STD_LOGIC;
  signal \n_73_Area.Decode_I\ : STD_LOGIC;
  signal \n_74_Area.Decode_I\ : STD_LOGIC;
  signal \n_75_Area.Decode_I\ : STD_LOGIC;
  signal \n_76_Area.Decode_I\ : STD_LOGIC;
  signal \n_77_Area.Decode_I\ : STD_LOGIC;
  signal \n_78_Area.Decode_I\ : STD_LOGIC;
  signal \n_79_Area.Decode_I\ : STD_LOGIC;
  signal \n_80_Area.Decode_I\ : STD_LOGIC;
  signal \n_81_Area.Decode_I\ : STD_LOGIC;
  signal \n_82_Area.Decode_I\ : STD_LOGIC;
  signal \n_90_Area.Decode_I\ : STD_LOGIC;
  signal \n_94_Area.Decode_I\ : STD_LOGIC;
  signal \n_95_Area.Decode_I\ : STD_LOGIC;
  signal \n_98_Area.Decode_I\ : STD_LOGIC;
  signal \n_99_Area.Decode_I\ : STD_LOGIC;
  signal reset_temp : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_temp_reg : label is std.standard.true;
  attribute ASYNC_REG of sync_reset_reg : label is std.standard.true;
begin
  ALU_Result <= \^alu_result\;
  BRAM_Addr_B(30 downto 0) <= \^bram_addr_b\(30 downto 0);
  D(3 downto 0) <= \^d\(3 downto 0);
  DATA_INB(0 to 31) <= \^data_inb\(0 to 31);
  O1 <= \^o1\;
\Area.Byte_Doublet_Handle_I\: entity work.\microblaze_mcs_0_Byte_Doublet_Handle__parameterized0\
    port map (
      BRAM_Addr_B(1 downto 0) => \^bram_addr_b\(1 downto 0),
      Byte => Byte,
      D(3 downto 0) => \^d\(3 downto 0),
      DATA_INB(23) => \^data_inb\(0),
      DATA_INB(22) => \^data_inb\(1),
      DATA_INB(21) => \^data_inb\(2),
      DATA_INB(20) => \^data_inb\(3),
      DATA_INB(19) => \^data_inb\(4),
      DATA_INB(18) => \^data_inb\(5),
      DATA_INB(17) => \^data_inb\(6),
      DATA_INB(16) => \^data_inb\(7),
      DATA_INB(15) => \^data_inb\(8),
      DATA_INB(14) => \^data_inb\(9),
      DATA_INB(13) => \^data_inb\(10),
      DATA_INB(12) => \^data_inb\(11),
      DATA_INB(11) => \^data_inb\(12),
      DATA_INB(10) => \^data_inb\(13),
      DATA_INB(9) => \^data_inb\(14),
      DATA_INB(8) => \^data_inb\(15),
      DATA_INB(7) => \^data_inb\(16),
      DATA_INB(6) => \^data_inb\(17),
      DATA_INB(5) => \^data_inb\(18),
      DATA_INB(4) => \^data_inb\(19),
      DATA_INB(3) => \^data_inb\(20),
      DATA_INB(2) => \^data_inb\(21),
      DATA_INB(1) => \^data_inb\(22),
      DATA_INB(0) => \^data_inb\(23),
      Doublet => Doublet,
      I1(0) => \n_109_Area.Data_Flow_I\,
      I1(1) => \n_110_Area.Data_Flow_I\,
      I1(2) => \n_111_Area.Data_Flow_I\,
      I1(3) => \n_112_Area.Data_Flow_I\,
      I1(4) => \n_113_Area.Data_Flow_I\,
      I1(5) => \n_114_Area.Data_Flow_I\,
      I1(6) => \n_115_Area.Data_Flow_I\,
      I1(7) => \n_116_Area.Data_Flow_I\,
      I1(8) => \n_117_Area.Data_Flow_I\,
      I1(9) => \n_118_Area.Data_Flow_I\,
      I1(10) => \n_119_Area.Data_Flow_I\,
      I1(11) => \n_120_Area.Data_Flow_I\,
      I1(12) => \n_121_Area.Data_Flow_I\,
      I1(13) => \n_122_Area.Data_Flow_I\,
      I1(14) => \n_123_Area.Data_Flow_I\,
      I1(15) => \n_124_Area.Data_Flow_I\,
      I1(16) => \n_125_Area.Data_Flow_I\,
      I1(17) => \n_126_Area.Data_Flow_I\,
      I1(18) => \n_127_Area.Data_Flow_I\,
      I1(19) => \n_128_Area.Data_Flow_I\,
      I1(20) => \n_129_Area.Data_Flow_I\,
      I1(21) => \n_130_Area.Data_Flow_I\,
      I1(22) => \n_131_Area.Data_Flow_I\,
      I1(23) => \n_132_Area.Data_Flow_I\,
      I1(24 to 31) => \^data_inb\(24 to 31),
      Op1_Low(0 to 1) => Op1_Low(0 to 1),
      Op2_Low(0 to 1) => Op2_Low(0 to 1),
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
\Area.Data_Flow_I\: entity work.\microblaze_mcs_0_Data_Flow__parameterized0\
    port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      ALU_Carry => ALU_Carry,
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(28 downto 0) => \^bram_addr_b\(30 downto 2),
      Buffer_Addr(2) => Buffer_Addr(1),
      Buffer_Addr(1) => Buffer_Addr(2),
      Buffer_Addr(0) => Buffer_Addr(3),
      Carry_In => Carry_In,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      D(3 downto 0) => \^d\(3 downto 0),
      Data_Read => Data_Read,
      Data_Read_Mask => \n_129_Area.Decode_I\,
      Data_Write(0) => \n_109_Area.Data_Flow_I\,
      Data_Write(1) => \n_110_Area.Data_Flow_I\,
      Data_Write(2) => \n_111_Area.Data_Flow_I\,
      Data_Write(3) => \n_112_Area.Data_Flow_I\,
      Data_Write(4) => \n_113_Area.Data_Flow_I\,
      Data_Write(5) => \n_114_Area.Data_Flow_I\,
      Data_Write(6) => \n_115_Area.Data_Flow_I\,
      Data_Write(7) => \n_116_Area.Data_Flow_I\,
      Data_Write(8) => \n_117_Area.Data_Flow_I\,
      Data_Write(9) => \n_118_Area.Data_Flow_I\,
      Data_Write(10) => \n_119_Area.Data_Flow_I\,
      Data_Write(11) => \n_120_Area.Data_Flow_I\,
      Data_Write(12) => \n_121_Area.Data_Flow_I\,
      Data_Write(13) => \n_122_Area.Data_Flow_I\,
      Data_Write(14) => \n_123_Area.Data_Flow_I\,
      Data_Write(15) => \n_124_Area.Data_Flow_I\,
      Data_Write(16) => \n_125_Area.Data_Flow_I\,
      Data_Write(17) => \n_126_Area.Data_Flow_I\,
      Data_Write(18) => \n_127_Area.Data_Flow_I\,
      Data_Write(19) => \n_128_Area.Data_Flow_I\,
      Data_Write(20) => \n_129_Area.Data_Flow_I\,
      Data_Write(21) => \n_130_Area.Data_Flow_I\,
      Data_Write(22) => \n_131_Area.Data_Flow_I\,
      Data_Write(23) => \n_132_Area.Data_Flow_I\,
      Data_Write(24 to 31) => \^data_inb\(24 to 31),
      E(0) => Imm_Instr,
      EX_Result(0 to 31) => EX_Result(0 to 31),
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      I1 => \^o1\,
      I10 => \n_76_Area.Decode_I\,
      I11 => \n_75_Area.Decode_I\,
      I12 => \n_74_Area.Decode_I\,
      I13 => \n_73_Area.Decode_I\,
      I14 => \n_72_Area.Decode_I\,
      I15 => \n_71_Area.Decode_I\,
      I16 => \n_70_Area.Decode_I\,
      I17 => \n_69_Area.Decode_I\,
      I18 => \n_68_Area.Decode_I\,
      I19 => \n_67_Area.Decode_I\,
      I2 => \n_82_Area.Decode_I\,
      I20 => \n_66_Area.Decode_I\,
      I21 => \n_65_Area.Decode_I\,
      I22 => \n_64_Area.Decode_I\,
      I23 => \n_63_Area.Decode_I\,
      I24 => \n_62_Area.Decode_I\,
      I25 => \n_61_Area.Decode_I\,
      I26 => \n_60_Area.Decode_I\,
      I27 => \n_59_Area.Decode_I\,
      I28 => \n_58_Area.Decode_I\,
      I29 => \n_57_Area.Decode_I\,
      I3 => \n_81_Area.Decode_I\,
      I30 => \n_56_Area.Decode_I\,
      I31 => \n_55_Area.Decode_I\,
      I32 => \n_54_Area.Decode_I\,
      I33 => \n_53_Area.Decode_I\,
      I34 => \n_52_Area.Decode_I\,
      I35 => \n_137_Area.Decode_I\,
      I36 => \n_132_Area.Decode_I\,
      I37 => \n_94_Area.Decode_I\,
      I38 => \n_133_Area.Decode_I\,
      I39 => \n_95_Area.Decode_I\,
      I4 => \n_136_Area.Decode_I\,
      I40 => \n_134_Area.Decode_I\,
      I41 => \n_51_Area.Decode_I\,
      I42 => \n_90_Area.Decode_I\,
      I43 => I8,
      I44 => \n_99_Area.Decode_I\,
      I45 => \n_100_Area.Decode_I\,
      I46 => \n_101_Area.Decode_I\,
      I47 => \n_102_Area.Decode_I\,
      I48 => \n_103_Area.Decode_I\,
      I49 => \n_104_Area.Decode_I\,
      I5 => \n_80_Area.Decode_I\,
      I50 => \n_105_Area.Decode_I\,
      I51(1) => Result_Sel(0),
      I51(0) => Result_Sel(1),
      I52 => \n_128_Area.Decode_I\,
      I53 => \n_127_Area.Decode_I\,
      I54 => \n_126_Area.Decode_I\,
      I55 => \n_125_Area.Decode_I\,
      I56 => \n_124_Area.Decode_I\,
      I57 => \n_123_Area.Decode_I\,
      I58 => \n_122_Area.Decode_I\,
      I59 => \n_106_Area.Decode_I\,
      I6 => \n_79_Area.Decode_I\,
      I60 => \n_107_Area.Decode_I\,
      I61 => I9,
      I62 => \n_108_Area.Decode_I\,
      I63 => I10,
      I64 => \n_109_Area.Decode_I\,
      I65 => I11,
      I66 => \n_110_Area.Decode_I\,
      I67 => I12,
      I68 => \n_111_Area.Decode_I\,
      I69 => I13,
      I7 => \n_138_Area.Decode_I\,
      I70 => \n_112_Area.Decode_I\,
      I71 => I14,
      I72 => \n_113_Area.Decode_I\,
      I73 => I15,
      I74 => \n_114_Area.Decode_I\,
      I75 => I16,
      I76 => \n_115_Area.Decode_I\,
      I77 => I17,
      I78 => \n_116_Area.Decode_I\,
      I79 => I18,
      I8 => \n_78_Area.Decode_I\,
      I80 => \n_117_Area.Decode_I\,
      I81 => I19,
      I82 => \n_118_Area.Decode_I\,
      I83 => I20,
      I84 => \n_119_Area.Decode_I\,
      I85 => I21,
      I86 => \n_120_Area.Decode_I\,
      I87 => I22,
      I88 => \n_121_Area.Decode_I\,
      I89 => I23,
      I9 => \n_77_Area.Decode_I\,
      I90 => \n_0_Area.Decode_I\,
      Imm_Value(0 to 15) => Imm_Value(0 to 15),
      Increment => PC_Incr,
      Jump => Jump,
      MSR(2) => MSR(28),
      MSR(1) => MSR(29),
      MSR(0) => MSR(30),
      MSR_Rst => \MSR_Reg_I/MSR_Rst\,
      New_Value => \MSR_Reg_I/New_Value\,
      O1 => \n_36_Area.Data_Flow_I\,
      O11 => O11,
      O2 => \n_38_Area.Data_Flow_I\,
      O3 => \n_39_Area.Data_Flow_I\,
      O4 => \n_40_Area.Data_Flow_I\,
      O5 => \^alu_result\,
      O6(15) => \Operand_Select_I/imm_Reg\(0),
      O6(14) => \Operand_Select_I/imm_Reg\(1),
      O6(13) => \Operand_Select_I/imm_Reg\(2),
      O6(12) => \Operand_Select_I/imm_Reg\(3),
      O6(11) => \Operand_Select_I/imm_Reg\(4),
      O6(10) => \Operand_Select_I/imm_Reg\(5),
      O6(9) => \Operand_Select_I/imm_Reg\(6),
      O6(8) => \Operand_Select_I/imm_Reg\(7),
      O6(7) => \Operand_Select_I/imm_Reg\(8),
      O6(6) => \Operand_Select_I/imm_Reg\(9),
      O6(5) => \Operand_Select_I/imm_Reg\(10),
      O6(4) => \Operand_Select_I/imm_Reg\(11),
      O6(3) => \Operand_Select_I/imm_Reg\(12),
      O6(2) => \Operand_Select_I/imm_Reg\(13),
      O6(1) => \Operand_Select_I/imm_Reg\(14),
      O6(0) => \Operand_Select_I/imm_Reg\(15),
      Op1_Low(0 to 1) => Op1_Low(0 to 1),
      Op2_Low(0 to 1) => Op2_Low(0 to 1),
      OpSel1_SPR => OpSel1_SPR,
      PC_Write => \PC_Module_I/pc_write_I\,
      Q(1) => Logic_Oper(0),
      Q(0) => Logic_Oper(1),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      Reg_Write => Reg_Write,
      Reg_neg => Reg_neg,
      Reg_zero => Reg_zero,
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Select_Logic => Select_Logic,
      Sext => \n_98_Area.Decode_I\,
      Sext16 => Sext16,
      Sext8 => Sext8,
      Shift_Logic_Res => \Shift_Logic_Module_I/Shift_Logic_Res\,
      Shift_Logic_Result => Shift_Logic_Result(0),
      Shift_Oper => Sign_Extend,
      Shifted => \Shift_Logic_Module_I/msb\,
      Unsigned_Op => Unsigned_Op,
      WEB(0 to 3) => WEB(0 to 3),
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      normal_piperun => \PC_Module_I/normal_piperun\
    );
\Area.Decode_I\: entity work.\microblaze_mcs_0_Decode__parameterized0\
    port map (
      ALU_Carry => ALU_Carry,
      ALU_Op(0 to 1) => ALU_Op(0 to 1),
      BRAM_Addr_B(0) => \^bram_addr_b\(30),
      Buffer_Addr(2) => Buffer_Addr(1),
      Buffer_Addr(1) => Buffer_Addr(2),
      Buffer_Addr(0) => Buffer_Addr(3),
      Byte => Byte,
      Carry_In => Carry_In,
      Clk => Clk,
      Compare_Instr => Compare_Instr,
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      Doublet => Doublet,
      E(0) => Imm_Instr,
      EX_Result(0 to 31) => EX_Result(0 to 31),
      I1 => I1,
      I10 => I5,
      I11 => I6,
      I12 => I7,
      I13 => \n_36_Area.Data_Flow_I\,
      I14 => I8,
      I2 => I2,
      I24 => I24,
      I3 => I3,
      I4 => I4,
      I5 => \^alu_result\,
      I6 => \n_0_No_Debug_Logic.dbg_stop_instr_fetch_reg\,
      I7 => \n_40_Area.Data_Flow_I\,
      I8 => \n_38_Area.Data_Flow_I\,
      I9 => \n_39_Area.Data_Flow_I\,
      IO_Ready => IO_Ready,
      Imm_Value(0 to 15) => Imm_Value(0 to 15),
      Jump => Jump,
      LMB_Ready => LMB_Ready,
      MSR(2) => MSR(28),
      MSR(1) => MSR(29),
      MSR(0) => MSR(30),
      MSR_Rst => \MSR_Reg_I/MSR_Rst\,
      New_Value => \MSR_Reg_I/New_Value\,
      O1 => \n_0_Area.Decode_I\,
      O10 => \n_56_Area.Decode_I\,
      O11 => \n_57_Area.Decode_I\,
      O12 => \n_58_Area.Decode_I\,
      O13 => \n_59_Area.Decode_I\,
      O14 => \n_60_Area.Decode_I\,
      O15 => \n_61_Area.Decode_I\,
      O16 => \n_62_Area.Decode_I\,
      O17 => \n_63_Area.Decode_I\,
      O18 => \n_64_Area.Decode_I\,
      O19 => \n_65_Area.Decode_I\,
      O2 => \^o1\,
      O20 => \n_66_Area.Decode_I\,
      O21 => \n_67_Area.Decode_I\,
      O22 => \n_68_Area.Decode_I\,
      O23 => \n_69_Area.Decode_I\,
      O24 => \n_70_Area.Decode_I\,
      O25 => \n_71_Area.Decode_I\,
      O26 => \n_72_Area.Decode_I\,
      O27 => \n_73_Area.Decode_I\,
      O28 => \n_74_Area.Decode_I\,
      O29 => \n_75_Area.Decode_I\,
      O3 => O2,
      O30 => \n_76_Area.Decode_I\,
      O31 => \n_77_Area.Decode_I\,
      O32 => \n_78_Area.Decode_I\,
      O33 => \n_79_Area.Decode_I\,
      O34 => \n_80_Area.Decode_I\,
      O35 => \n_81_Area.Decode_I\,
      O36 => \n_82_Area.Decode_I\,
      O37 => O3,
      O38 => O4,
      O39 => O5,
      O4 => \n_51_Area.Decode_I\,
      O40 => \n_90_Area.Decode_I\,
      O41 => O6,
      O42 => \n_94_Area.Decode_I\,
      O43 => \n_95_Area.Decode_I\,
      O44 => \n_98_Area.Decode_I\,
      O45 => \n_99_Area.Decode_I\,
      O46 => \n_100_Area.Decode_I\,
      O47 => \n_101_Area.Decode_I\,
      O48 => \n_102_Area.Decode_I\,
      O49 => \n_103_Area.Decode_I\,
      O5 => \n_52_Area.Decode_I\,
      O50 => \n_104_Area.Decode_I\,
      O51 => \n_105_Area.Decode_I\,
      O52 => \n_106_Area.Decode_I\,
      O53 => \n_107_Area.Decode_I\,
      O54 => \n_108_Area.Decode_I\,
      O55 => \n_109_Area.Decode_I\,
      O56 => \n_110_Area.Decode_I\,
      O57 => \n_111_Area.Decode_I\,
      O58 => \n_112_Area.Decode_I\,
      O59 => \n_113_Area.Decode_I\,
      O6(15) => \Operand_Select_I/imm_Reg\(0),
      O6(14) => \Operand_Select_I/imm_Reg\(1),
      O6(13) => \Operand_Select_I/imm_Reg\(2),
      O6(12) => \Operand_Select_I/imm_Reg\(3),
      O6(11) => \Operand_Select_I/imm_Reg\(4),
      O6(10) => \Operand_Select_I/imm_Reg\(5),
      O6(9) => \Operand_Select_I/imm_Reg\(6),
      O6(8) => \Operand_Select_I/imm_Reg\(7),
      O6(7) => \Operand_Select_I/imm_Reg\(8),
      O6(6) => \Operand_Select_I/imm_Reg\(9),
      O6(5) => \Operand_Select_I/imm_Reg\(10),
      O6(4) => \Operand_Select_I/imm_Reg\(11),
      O6(3) => \Operand_Select_I/imm_Reg\(12),
      O6(2) => \Operand_Select_I/imm_Reg\(13),
      O6(1) => \Operand_Select_I/imm_Reg\(14),
      O6(0) => \Operand_Select_I/imm_Reg\(15),
      O60 => \n_114_Area.Decode_I\,
      O61 => \n_115_Area.Decode_I\,
      O62 => \n_116_Area.Decode_I\,
      O63 => \n_117_Area.Decode_I\,
      O64 => \n_118_Area.Decode_I\,
      O65 => \n_119_Area.Decode_I\,
      O66 => \n_120_Area.Decode_I\,
      O67 => \n_121_Area.Decode_I\,
      O68 => \n_122_Area.Decode_I\,
      O69 => \n_123_Area.Decode_I\,
      O7 => \n_53_Area.Decode_I\,
      O70 => \n_124_Area.Decode_I\,
      O71 => \n_125_Area.Decode_I\,
      O72 => \n_126_Area.Decode_I\,
      O73 => \n_127_Area.Decode_I\,
      O74 => \n_128_Area.Decode_I\,
      O75 => \n_129_Area.Decode_I\,
      O76 => O7,
      O77 => O8,
      O78 => \n_132_Area.Decode_I\,
      O79 => \n_133_Area.Decode_I\,
      O8 => \n_54_Area.Decode_I\,
      O80 => \n_134_Area.Decode_I\,
      O81 => O9,
      O82 => \n_136_Area.Decode_I\,
      O83 => \n_137_Area.Decode_I\,
      O84 => \n_138_Area.Decode_I\,
      O85 => O10,
      O86(1) => Result_Sel(0),
      O86(0) => Result_Sel(1),
      O9 => \n_55_Area.Decode_I\,
      Op1_Low(0 to 1) => Op1_Low(0 to 1),
      OpSel1_SPR => OpSel1_SPR,
      PC_Incr => PC_Incr,
      Q(1) => Logic_Oper(0),
      Q(0) => Logic_Oper(1),
      Reg1_Addr(0 to 4) => Reg1_Addr(0 to 4),
      Reg2_Data(0 to 31) => Reg2_Data(0 to 31),
      Reg_Test_Equal => Reg_Test_Equal,
      Reg_Test_Equal_N => Reg_Test_Equal_N,
      Reg_Write => Reg_Write,
      Reg_neg => Reg_neg,
      Reg_zero => Reg_zero,
      Res_Forward1 => Res_Forward1,
      Reset17_out => Reset17_out,
      SWAP_BYTE_Instr => SWAP_BYTE_Instr,
      SWAP_Instr => SWAP_Instr,
      Select_Logic => Select_Logic,
      Sext16 => Sext16,
      Sext8 => Sext8,
      Shift_Logic_Res => \Shift_Logic_Module_I/Shift_Logic_Res\,
      Shift_Logic_Result(0) => Shift_Logic_Result(0),
      Sign_Extend => Sign_Extend,
      Sl_Rdy => Sl_Rdy,
      Unsigned_Op => Unsigned_Op,
      Write_Addr(0 to 4) => Write_Addr(0 to 4),
      lmb_as => lmb_as,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_write0 => lmb_reg_write0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      msb => \Shift_Logic_Module_I/msb\,
      normal_piperun => \PC_Module_I/normal_piperun\,
      pc_write_I => \PC_Module_I/pc_write_I\,
      reset_temp0 => reset_temp0
    );
\No_Debug_Logic.dbg_stop_instr_fetch_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_No_Debug_Logic.dbg_stop_instr_fetch_reg\,
      I1 => Reset17_out,
      O => \n_0_No_Debug_Logic.dbg_stop_instr_fetch_i_1\
    );
\No_Debug_Logic.dbg_stop_instr_fetch_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_No_Debug_Logic.dbg_stop_instr_fetch_i_1\,
      Q => \n_0_No_Debug_Logic.dbg_stop_instr_fetch_reg\,
      R => '0'
    );
reset_temp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => '1',
      D => reset_temp0,
      Q => reset_temp,
      R => '0'
    );
sync_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => '1',
      D => reset_temp,
      Q => Reset17_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_iomodule__parameterized0\ is
  port (
    UART_Tx : out STD_LOGIC;
    IO_Addr_Strobe : out STD_LOGIC;
    IO_Read_Strobe : out STD_LOGIC;
    IO_Write_Strobe : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Extend_Data_Read : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    GPO1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    IO_Address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Byte_Enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IO_Write_Data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    lmb_reg_read0 : in STD_LOGIC;
    lmb_reg_write0 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sel_LSB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Data_Read : in STD_LOGIC;
    I6 : in STD_LOGIC;
    DATA_OUTB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    IO_Ready : in STD_LOGIC;
    BRAM_Addr_B : in STD_LOGIC_VECTOR ( 0 to 31 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Read_Data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GPI2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_iomodule__parameterized0\ : entity is "iomodule";
end \microblaze_mcs_0_iomodule__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_iomodule__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal io_bus_read_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal io_ready_Q : STD_LOGIC;
  signal lmb_reg_read : STD_LOGIC;
  signal lmb_reg_read_Q : STD_LOGIC;
  signal lmb_reg_write : STD_LOGIC;
  signal \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\ : STD_LOGIC;
  signal \n_0_lmb_abus_Q_reg[1]\ : STD_LOGIC;
  signal \n_0_lmb_abus_Q_reg[2]\ : STD_LOGIC;
  signal \n_0_lmb_abus_Q_reg[3]\ : STD_LOGIC;
  signal \n_0_lmb_abus_Q_reg[4]\ : STD_LOGIC;
  signal \n_0_lmb_abus_Q_reg[5]\ : STD_LOGIC;
  signal n_0_uart_tx_write_inferred_i_2 : STD_LOGIC;
  signal p_0_in21_in : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal uart_tx_write : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of uart_tx_write : signal is "SOFT";
  signal write_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Data_Shift_Mux_i_8 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Using_LUT6.RegFile_X1_i_3\ : label is "soft_lutpair17";
  attribute KEEP : string;
  attribute KEEP of \write_data_reg[0]\ : label is "yes";
  attribute KEEP of \write_data_reg[10]\ : label is "yes";
  attribute KEEP of \write_data_reg[11]\ : label is "yes";
  attribute KEEP of \write_data_reg[12]\ : label is "yes";
  attribute KEEP of \write_data_reg[13]\ : label is "yes";
  attribute KEEP of \write_data_reg[14]\ : label is "yes";
  attribute KEEP of \write_data_reg[15]\ : label is "yes";
  attribute KEEP of \write_data_reg[16]\ : label is "yes";
  attribute KEEP of \write_data_reg[17]\ : label is "yes";
  attribute KEEP of \write_data_reg[18]\ : label is "yes";
  attribute KEEP of \write_data_reg[19]\ : label is "yes";
  attribute KEEP of \write_data_reg[1]\ : label is "yes";
  attribute KEEP of \write_data_reg[20]\ : label is "yes";
  attribute KEEP of \write_data_reg[21]\ : label is "yes";
  attribute KEEP of \write_data_reg[22]\ : label is "yes";
  attribute KEEP of \write_data_reg[23]\ : label is "yes";
  attribute KEEP of \write_data_reg[24]\ : label is "yes";
  attribute KEEP of \write_data_reg[25]\ : label is "yes";
  attribute KEEP of \write_data_reg[26]\ : label is "yes";
  attribute KEEP of \write_data_reg[27]\ : label is "yes";
  attribute KEEP of \write_data_reg[28]\ : label is "yes";
  attribute KEEP of \write_data_reg[29]\ : label is "yes";
  attribute KEEP of \write_data_reg[2]\ : label is "yes";
  attribute KEEP of \write_data_reg[30]\ : label is "yes";
  attribute KEEP of \write_data_reg[31]\ : label is "yes";
  attribute KEEP of \write_data_reg[3]\ : label is "yes";
  attribute KEEP of \write_data_reg[4]\ : label is "yes";
  attribute KEEP of \write_data_reg[5]\ : label is "yes";
  attribute KEEP of \write_data_reg[6]\ : label is "yes";
  attribute KEEP of \write_data_reg[7]\ : label is "yes";
  attribute KEEP of \write_data_reg[8]\ : label is "yes";
  attribute KEEP of \write_data_reg[9]\ : label is "yes";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
Data_Shift_Mux_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => lmb_reg_write,
      I1 => io_ready_Q,
      I2 => lmb_reg_read_Q,
      O => \^o3\
    );
IOModule_Core_I1: entity work.microblaze_mcs_0_Iomodule_core
    port map (
      Clk => Clk,
      D(7 downto 0) => write_data(7 downto 0),
      DATA_OUTB(7 downto 0) => DATA_OUTB(7 downto 0),
      Data_Read => Data_Read,
      E(0) => uart_tx_write,
      Extend_Data_Read(5 downto 0) => Extend_Data_Read(5 downto 0),
      GPI1(2 downto 0) => GPI1(2 downto 0),
      GPI2(31 downto 0) => GPI2(31 downto 0),
      GPI3(31 downto 0) => GPI3(31 downto 0),
      GPO1(2 downto 0) => GPO1(2 downto 0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I2 => \^o3\,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O10 => O10,
      O11 => O11,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(5) => p_0_in21_in,
      Q(4) => \n_0_lmb_abus_Q_reg[1]\,
      Q(3) => \n_0_lmb_abus_Q_reg[2]\,
      Q(2) => \n_0_lmb_abus_Q_reg[3]\,
      Q(1) => \n_0_lmb_abus_Q_reg[4]\,
      Q(0) => \n_0_lmb_abus_Q_reg[5]\,
      Sl_Rdy => Sl_Rdy,
      UART_Interrupt => UART_Interrupt,
      UART_Rx => UART_Rx,
      UART_Tx => UART_Tx,
      io_bus_read_data(31 downto 0) => io_bus_read_data(31 downto 0),
      lmb_as => lmb_as,
      lmb_reg_read => lmb_reg_read,
      lmb_reg_write => lmb_reg_write,
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
\Using_IO_Bus.IO_Addr_Strobe_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => p_25_out,
      Q => IO_Addr_Strobe,
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(31),
      Q => IO_Address(0),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(21),
      Q => IO_Address(10),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(20),
      Q => IO_Address(11),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(19),
      Q => IO_Address(12),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(18),
      Q => IO_Address(13),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(17),
      Q => IO_Address(14),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(16),
      Q => IO_Address(15),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(15),
      Q => IO_Address(16),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(14),
      Q => IO_Address(17),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(13),
      Q => IO_Address(18),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(12),
      Q => IO_Address(19),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(30),
      Q => IO_Address(1),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(11),
      Q => IO_Address(20),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(10),
      Q => IO_Address(21),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(9),
      Q => IO_Address(22),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(8),
      Q => IO_Address(23),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(7),
      Q => IO_Address(24),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(6),
      Q => IO_Address(25),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(5),
      Q => IO_Address(26),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(4),
      Q => IO_Address(27),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(3),
      Q => IO_Address(28),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(2),
      Q => IO_Address(29),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(29),
      Q => IO_Address(2),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(1),
      Q => IO_Address(30),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(0),
      Q => IO_Address(31),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(28),
      Q => IO_Address(3),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(27),
      Q => IO_Address(4),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(26),
      Q => IO_Address(5),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(25),
      Q => IO_Address(6),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(24),
      Q => IO_Address(7),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(23),
      Q => IO_Address(8),
      R => I1
    );
\Using_IO_Bus.IO_Address_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => BRAM_Addr_B(22),
      Q => IO_Address(9),
      R => I1
    );
\Using_IO_Bus.IO_Byte_Enable_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => D(0),
      Q => IO_Byte_Enable(0),
      R => I1
    );
\Using_IO_Bus.IO_Byte_Enable_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => D(1),
      Q => IO_Byte_Enable(1),
      R => I1
    );
\Using_IO_Bus.IO_Byte_Enable_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => D(2),
      Q => IO_Byte_Enable(2),
      R => I1
    );
\Using_IO_Bus.IO_Byte_Enable_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => D(3),
      Q => IO_Byte_Enable(3),
      R => I1
    );
\Using_IO_Bus.IO_Read_Strobe_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I2,
      Q => IO_Read_Strobe,
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(0),
      Q => IO_Write_Data(0),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(10),
      Q => IO_Write_Data(10),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(11),
      Q => IO_Write_Data(11),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(12),
      Q => IO_Write_Data(12),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(13),
      Q => IO_Write_Data(13),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(14),
      Q => IO_Write_Data(14),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(15),
      Q => IO_Write_Data(15),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(16),
      Q => IO_Write_Data(16),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(17),
      Q => IO_Write_Data(17),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(18),
      Q => IO_Write_Data(18),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(19),
      Q => IO_Write_Data(19),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(1),
      Q => IO_Write_Data(1),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(20),
      Q => IO_Write_Data(20),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(21),
      Q => IO_Write_Data(21),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(22),
      Q => IO_Write_Data(22),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(23),
      Q => IO_Write_Data(23),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(24),
      Q => IO_Write_Data(24),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(25),
      Q => IO_Write_Data(25),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(26),
      Q => IO_Write_Data(26),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(27),
      Q => IO_Write_Data(27),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(28),
      Q => IO_Write_Data(28),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(29),
      Q => IO_Write_Data(29),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(2),
      Q => IO_Write_Data(2),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(30),
      Q => IO_Write_Data(30),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(31),
      Q => IO_Write_Data(31),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(3),
      Q => IO_Write_Data(3),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(4),
      Q => IO_Write_Data(4),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(5),
      Q => IO_Write_Data(5),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(6),
      Q => IO_Write_Data(6),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(7),
      Q => IO_Write_Data(7),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(8),
      Q => IO_Write_Data(8),
      R => I1
    );
\Using_IO_Bus.IO_Write_Data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => p_25_out,
      D => I15(9),
      Q => IO_Write_Data(9),
      R => I1
    );
\Using_IO_Bus.IO_Write_Strobe_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I3,
      Q => IO_Write_Strobe,
      R => I1
    );
\Using_IO_Bus.io_bus_read_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => IO_Ready,
      I1 => \^o1\,
      O => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(0),
      Q => io_bus_read_data(0),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(10),
      Q => io_bus_read_data(10),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(11),
      Q => io_bus_read_data(11),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(12),
      Q => io_bus_read_data(12),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(13),
      Q => io_bus_read_data(13),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(14),
      Q => io_bus_read_data(14),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(15),
      Q => io_bus_read_data(15),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(16),
      Q => io_bus_read_data(16),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(17),
      Q => io_bus_read_data(17),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(18),
      Q => io_bus_read_data(18),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(19),
      Q => io_bus_read_data(19),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(1),
      Q => io_bus_read_data(1),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(20),
      Q => io_bus_read_data(20),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(21),
      Q => io_bus_read_data(21),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(22),
      Q => io_bus_read_data(22),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(23),
      Q => io_bus_read_data(23),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(24),
      Q => io_bus_read_data(24),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(25),
      Q => io_bus_read_data(25),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(26),
      Q => io_bus_read_data(26),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(27),
      Q => io_bus_read_data(27),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(28),
      Q => io_bus_read_data(28),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(29),
      Q => io_bus_read_data(29),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(2),
      Q => io_bus_read_data(2),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(30),
      Q => io_bus_read_data(30),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(31),
      Q => io_bus_read_data(31),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(3),
      Q => io_bus_read_data(3),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(4),
      Q => io_bus_read_data(4),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(5),
      Q => io_bus_read_data(5),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(6),
      Q => io_bus_read_data(6),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(7),
      Q => io_bus_read_data(7),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(8),
      Q => io_bus_read_data(8),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_bus_read_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => IO_Read_Data(9),
      Q => io_bus_read_data(9),
      R => \n_0_Using_IO_Bus.io_bus_read_data[31]_i_1\
    );
\Using_IO_Bus.io_read_keep_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I4,
      Q => \^o1\,
      R => I1
    );
\Using_IO_Bus.io_ready_Q_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => IO_Ready,
      I1 => \^o2\,
      O => p_24_out
    );
\Using_IO_Bus.io_ready_Q_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => p_24_out,
      Q => io_ready_Q,
      R => '0'
    );
\Using_IO_Bus.lmb_io_select_keep_reg\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I5,
      Q => \^o2\,
      R => '0'
    );
\Using_LUT6.RegFile_X1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
    port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      I2 => lmb_reg_read_Q,
      I3 => io_ready_Q,
      I4 => lmb_reg_write,
      O => O14
    );
\Using_LWX_SWX_instr.reservation_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010101"
    )
    port map (
      I0 => lmb_reg_write,
      I1 => io_ready_Q,
      I2 => lmb_reg_read_Q,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      I5 => OF_PipeRun,
      O => O12
    );
\lmb_abus_Q_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => BRAM_Addr_B(24),
      Q => p_0_in21_in,
      R => '0'
    );
\lmb_abus_Q_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => BRAM_Addr_B(25),
      Q => \n_0_lmb_abus_Q_reg[1]\,
      R => '0'
    );
\lmb_abus_Q_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => BRAM_Addr_B(26),
      Q => \n_0_lmb_abus_Q_reg[2]\,
      R => '0'
    );
\lmb_abus_Q_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => BRAM_Addr_B(27),
      Q => \n_0_lmb_abus_Q_reg[3]\,
      R => '0'
    );
\lmb_abus_Q_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => BRAM_Addr_B(28),
      Q => \n_0_lmb_abus_Q_reg[4]\,
      R => '0'
    );
\lmb_abus_Q_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => BRAM_Addr_B(29),
      Q => \n_0_lmb_abus_Q_reg[5]\,
      R => '0'
    );
lmb_reg_read_Q_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_read,
      Q => lmb_reg_read_Q,
      R => '0'
    );
lmb_reg_read_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_read0,
      Q => lmb_reg_read,
      R => '0'
    );
lmb_reg_write_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => lmb_reg_write0,
      Q => lmb_reg_write,
      R => '0'
    );
uart_tx_write_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => n_0_uart_tx_write_inferred_i_2,
      I1 => p_0_in21_in,
      I2 => lmb_reg_write,
      I3 => \n_0_lmb_abus_Q_reg[2]\,
      I4 => \n_0_lmb_abus_Q_reg[3]\,
      O => uart_tx_write
    );
uart_tx_write_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \n_0_lmb_abus_Q_reg[1]\,
      I1 => \n_0_lmb_abus_Q_reg[4]\,
      I2 => \n_0_lmb_abus_Q_reg[5]\,
      O => n_0_uart_tx_write_inferred_i_2
    );
write_Reg_I_LUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => lmb_reg_write,
      I1 => io_ready_Q,
      I2 => lmb_reg_read_Q,
      I3 => lmb_as,
      I4 => Sl_Rdy,
      O => O13
    );
\write_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(0),
      Q => write_data(0),
      R => '0'
    );
\write_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(10),
      Q => write_data(10),
      R => '0'
    );
\write_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(11),
      Q => write_data(11),
      R => '0'
    );
\write_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(12),
      Q => write_data(12),
      R => '0'
    );
\write_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(13),
      Q => write_data(13),
      R => '0'
    );
\write_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(14),
      Q => write_data(14),
      R => '0'
    );
\write_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(15),
      Q => write_data(15),
      R => '0'
    );
\write_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(16),
      Q => write_data(16),
      R => '0'
    );
\write_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(17),
      Q => write_data(17),
      R => '0'
    );
\write_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(18),
      Q => write_data(18),
      R => '0'
    );
\write_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(19),
      Q => write_data(19),
      R => '0'
    );
\write_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(1),
      Q => write_data(1),
      R => '0'
    );
\write_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(20),
      Q => write_data(20),
      R => '0'
    );
\write_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(21),
      Q => write_data(21),
      R => '0'
    );
\write_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(22),
      Q => write_data(22),
      R => '0'
    );
\write_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(23),
      Q => write_data(23),
      R => '0'
    );
\write_data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(24),
      Q => write_data(24),
      R => '0'
    );
\write_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(25),
      Q => write_data(25),
      R => '0'
    );
\write_data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(26),
      Q => write_data(26),
      R => '0'
    );
\write_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(27),
      Q => write_data(27),
      R => '0'
    );
\write_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(28),
      Q => write_data(28),
      R => '0'
    );
\write_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(29),
      Q => write_data(29),
      R => '0'
    );
\write_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(2),
      Q => write_data(2),
      R => '0'
    );
\write_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(30),
      Q => write_data(30),
      R => '0'
    );
\write_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(31),
      Q => write_data(31),
      R => '0'
    );
\write_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(3),
      Q => write_data(3),
      R => '0'
    );
\write_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(4),
      Q => write_data(4),
      R => '0'
    );
\write_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(5),
      Q => write_data(5),
      R => '0'
    );
\write_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(6),
      Q => write_data(6),
      R => '0'
    );
\write_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(7),
      Q => write_data(7),
      R => '0'
    );
\write_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(8),
      Q => write_data(8),
      R => '0'
    );
\write_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => I15(9),
      Q => write_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0_MicroBlaze is
  port (
    OF_PipeRun : out STD_LOGIC;
    BRAM_Addr_B : out STD_LOGIC_VECTOR ( 0 to 31 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_LSB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_25_out : out STD_LOGIC;
    lmb_reg_read0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    lmb_reg_write0 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 0 to 3 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 10 );
    Clk : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    I1 : in STD_LOGIC;
    LMB_Ready : in STD_LOGIC;
    reset_temp0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Sl_Rdy : in STD_LOGIC;
    lmb_as : in STD_LOGIC;
    IO_Ready : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Extend_Data_Read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Data_Read : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_mcs_0_MicroBlaze : entity is "MicroBlaze";
end microblaze_mcs_0_MicroBlaze;

architecture STRUCTURE of microblaze_mcs_0_MicroBlaze is
begin
MicroBlaze_Core_I: entity work.\microblaze_mcs_0_MicroBlaze_Core__parameterized0\
    port map (
      ADDRA(0 to 10) => ADDRA(0 to 10),
      ALU_Result => BRAM_Addr_B(0),
      BRAM_Addr_B(30) => BRAM_Addr_B(1),
      BRAM_Addr_B(29) => BRAM_Addr_B(2),
      BRAM_Addr_B(28) => BRAM_Addr_B(3),
      BRAM_Addr_B(27) => BRAM_Addr_B(4),
      BRAM_Addr_B(26) => BRAM_Addr_B(5),
      BRAM_Addr_B(25) => BRAM_Addr_B(6),
      BRAM_Addr_B(24) => BRAM_Addr_B(7),
      BRAM_Addr_B(23) => BRAM_Addr_B(8),
      BRAM_Addr_B(22) => BRAM_Addr_B(9),
      BRAM_Addr_B(21) => BRAM_Addr_B(10),
      BRAM_Addr_B(20) => BRAM_Addr_B(11),
      BRAM_Addr_B(19) => BRAM_Addr_B(12),
      BRAM_Addr_B(18) => BRAM_Addr_B(13),
      BRAM_Addr_B(17) => BRAM_Addr_B(14),
      BRAM_Addr_B(16) => BRAM_Addr_B(15),
      BRAM_Addr_B(15) => BRAM_Addr_B(16),
      BRAM_Addr_B(14) => BRAM_Addr_B(17),
      BRAM_Addr_B(13) => BRAM_Addr_B(18),
      BRAM_Addr_B(12) => BRAM_Addr_B(19),
      BRAM_Addr_B(11) => BRAM_Addr_B(20),
      BRAM_Addr_B(10) => BRAM_Addr_B(21),
      BRAM_Addr_B(9) => BRAM_Addr_B(22),
      BRAM_Addr_B(8) => BRAM_Addr_B(23),
      BRAM_Addr_B(7) => BRAM_Addr_B(24),
      BRAM_Addr_B(6) => BRAM_Addr_B(25),
      BRAM_Addr_B(5) => BRAM_Addr_B(26),
      BRAM_Addr_B(4) => BRAM_Addr_B(27),
      BRAM_Addr_B(3) => BRAM_Addr_B(28),
      BRAM_Addr_B(2) => BRAM_Addr_B(29),
      BRAM_Addr_B(1) => BRAM_Addr_B(30),
      BRAM_Addr_B(0) => BRAM_Addr_B(31),
      Clk => Clk,
      D(3 downto 0) => D(3 downto 0),
      DATA_INB(0 to 31) => DATA_INB(0 to 31),
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      Data_Read => Data_Read,
      Extend_Data_Read(15 downto 0) => Extend_Data_Read(15 downto 0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      IO_Ready => IO_Ready,
      LMB_Ready => LMB_Ready,
      O1 => OF_PipeRun,
      O10 => O7,
      O11 => O8,
      O2 => LMB_AddrStrobe,
      O3 => O1,
      O4 => p_25_out,
      O5 => O2,
      O6 => O3,
      O7 => O4,
      O8 => O5,
      O9 => O6,
      Sl_Rdy => Sl_Rdy,
      WEB(0 to 3) => WEB(0 to 3),
      lmb_as => lmb_as,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_write0 => lmb_reg_write0,
      reset_temp0 => reset_temp0,
      sel_LSB(1 downto 0) => sel_LSB(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_mcs_0_microblaze_mcs__parameterized0\ is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IO_Addr_Strobe : out STD_LOGIC;
    IO_Read_Strobe : out STD_LOGIC;
    IO_Write_Strobe : out STD_LOGIC;
    IO_Address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Byte_Enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IO_Write_Data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Read_Data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Ready : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    UART_Tx : out STD_LOGIC;
    UART_Interrupt : out STD_LOGIC;
    FIT1_Interrupt : out STD_LOGIC;
    FIT1_Toggle : out STD_LOGIC;
    FIT2_Interrupt : out STD_LOGIC;
    FIT2_Toggle : out STD_LOGIC;
    FIT3_Interrupt : out STD_LOGIC;
    FIT3_Toggle : out STD_LOGIC;
    FIT4_Interrupt : out STD_LOGIC;
    FIT4_Toggle : out STD_LOGIC;
    PIT1_Enable : in STD_LOGIC;
    PIT1_Interrupt : out STD_LOGIC;
    PIT1_Toggle : out STD_LOGIC;
    PIT2_Enable : in STD_LOGIC;
    PIT2_Interrupt : out STD_LOGIC;
    PIT2_Toggle : out STD_LOGIC;
    PIT3_Enable : in STD_LOGIC;
    PIT3_Interrupt : out STD_LOGIC;
    PIT3_Toggle : out STD_LOGIC;
    PIT4_Enable : in STD_LOGIC;
    PIT4_Interrupt : out STD_LOGIC;
    PIT4_Toggle : out STD_LOGIC;
    GPO1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GPO2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPO3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPO4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GPI1_Interrupt : out STD_LOGIC;
    GPI2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI2_Interrupt : out STD_LOGIC;
    GPI3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI3_Interrupt : out STD_LOGIC;
    GPI4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI4_Interrupt : out STD_LOGIC;
    INTC_Interrupt : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTC_IRQ : out STD_LOGIC;
    Trace_Instruction : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Valid_Instr : out STD_LOGIC;
    Trace_PC : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Reg_Write : out STD_LOGIC;
    Trace_Reg_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_MSR_Reg : out STD_LOGIC_VECTOR ( 0 to 14 );
    Trace_New_Reg_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Jump_Taken : out STD_LOGIC;
    Trace_Delay_Slot : out STD_LOGIC;
    Trace_Data_Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Access : out STD_LOGIC;
    Trace_Data_Read : out STD_LOGIC;
    Trace_Data_Write : out STD_LOGIC;
    Trace_Data_Write_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    Trace_MB_Halted : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is "microblaze_mcs";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is "artix7";
  attribute C_MICROBLAZE_INSTANCE : string;
  attribute C_MICROBLAZE_INSTANCE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is "microblaze_mcs_0";
  attribute C_PATH : string;
  attribute C_PATH of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is "mcs_0/U0";
  attribute C_FREQ : integer;
  attribute C_FREQ of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 100000000;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_MEMSIZE : integer;
  attribute C_MEMSIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 8192;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_JTAG_CHAIN : integer;
  attribute C_JTAG_CHAIN of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 2;
  attribute C_TRACE : integer;
  attribute C_TRACE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_IO_BUS : integer;
  attribute C_USE_IO_BUS of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_USE_UART_RX : integer;
  attribute C_USE_UART_RX of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_USE_UART_TX : integer;
  attribute C_USE_UART_TX of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_UART_BAUDRATE : integer;
  attribute C_UART_BAUDRATE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 115200;
  attribute C_UART_DATA_BITS : integer;
  attribute C_UART_DATA_BITS of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 8;
  attribute C_UART_USE_PARITY : integer;
  attribute C_UART_USE_PARITY of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_UART_ODD_PARITY : integer;
  attribute C_UART_ODD_PARITY of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_UART_RX_INTERRUPT : integer;
  attribute C_UART_RX_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_UART_TX_INTERRUPT : integer;
  attribute C_UART_TX_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_UART_ERROR_INTERRUPT : integer;
  attribute C_UART_ERROR_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_UART_PROG_BAUDRATE : integer;
  attribute C_UART_PROG_BAUDRATE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_FIT1 : integer;
  attribute C_USE_FIT1 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_FIT1_No_CLOCKS : integer;
  attribute C_FIT1_No_CLOCKS of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 6216;
  attribute C_FIT1_INTERRUPT : integer;
  attribute C_FIT1_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_FIT2 : integer;
  attribute C_USE_FIT2 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_FIT2_No_CLOCKS : integer;
  attribute C_FIT2_No_CLOCKS of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 6216;
  attribute C_FIT2_INTERRUPT : integer;
  attribute C_FIT2_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_FIT3 : integer;
  attribute C_USE_FIT3 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_FIT3_No_CLOCKS : integer;
  attribute C_FIT3_No_CLOCKS of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 6216;
  attribute C_FIT3_INTERRUPT : integer;
  attribute C_FIT3_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_FIT4 : integer;
  attribute C_USE_FIT4 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_FIT4_No_CLOCKS : integer;
  attribute C_FIT4_No_CLOCKS of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 6216;
  attribute C_FIT4_INTERRUPT : integer;
  attribute C_FIT4_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_PIT1 : integer;
  attribute C_USE_PIT1 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_PIT1_SIZE : integer;
  attribute C_PIT1_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_PIT1_READABLE : integer;
  attribute C_PIT1_READABLE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_PIT1_PRESCALER : integer;
  attribute C_PIT1_PRESCALER of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_PIT1_INTERRUPT : integer;
  attribute C_PIT1_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_PIT2 : integer;
  attribute C_USE_PIT2 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_PIT2_SIZE : integer;
  attribute C_PIT2_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_PIT2_READABLE : integer;
  attribute C_PIT2_READABLE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_PIT2_PRESCALER : integer;
  attribute C_PIT2_PRESCALER of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_PIT2_INTERRUPT : integer;
  attribute C_PIT2_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_PIT3 : integer;
  attribute C_USE_PIT3 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_PIT3_SIZE : integer;
  attribute C_PIT3_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_PIT3_READABLE : integer;
  attribute C_PIT3_READABLE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_PIT3_PRESCALER : integer;
  attribute C_PIT3_PRESCALER of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_PIT3_INTERRUPT : integer;
  attribute C_PIT3_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_PIT4 : integer;
  attribute C_USE_PIT4 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_PIT4_SIZE : integer;
  attribute C_PIT4_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_PIT4_READABLE : integer;
  attribute C_PIT4_READABLE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_PIT4_PRESCALER : integer;
  attribute C_PIT4_PRESCALER of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_PIT4_INTERRUPT : integer;
  attribute C_PIT4_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_GPO1 : integer;
  attribute C_USE_GPO1 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_GPO1_SIZE : integer;
  attribute C_GPO1_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 3;
  attribute C_GPO1_INIT : integer;
  attribute C_GPO1_INIT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_GPO2 : integer;
  attribute C_USE_GPO2 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_GPO2_SIZE : integer;
  attribute C_GPO2_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_GPO2_INIT : integer;
  attribute C_GPO2_INIT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_GPO3 : integer;
  attribute C_USE_GPO3 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_GPO3_SIZE : integer;
  attribute C_GPO3_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_GPO3_INIT : integer;
  attribute C_GPO3_INIT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_GPO4 : integer;
  attribute C_USE_GPO4 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_GPO4_SIZE : integer;
  attribute C_GPO4_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_GPO4_INIT : integer;
  attribute C_GPO4_INIT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_GPI1 : integer;
  attribute C_USE_GPI1 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_GPI1_SIZE : integer;
  attribute C_GPI1_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 3;
  attribute C_GPI1_INTERRUPT : integer;
  attribute C_GPI1_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_GPI2 : integer;
  attribute C_USE_GPI2 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_GPI2_SIZE : integer;
  attribute C_GPI2_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_GPI2_INTERRUPT : integer;
  attribute C_GPI2_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_GPI3 : integer;
  attribute C_USE_GPI3 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_GPI3_SIZE : integer;
  attribute C_GPI3_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_GPI3_INTERRUPT : integer;
  attribute C_GPI3_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_USE_GPI4 : integer;
  attribute C_USE_GPI4 of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_GPI4_SIZE : integer;
  attribute C_GPI4_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 32;
  attribute C_GPI4_INTERRUPT : integer;
  attribute C_GPI4_INTERRUPT of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_INTC_USE_EXT_INTR : integer;
  attribute C_INTC_USE_EXT_INTR of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 0;
  attribute C_INTC_INTR_SIZE : integer;
  attribute C_INTC_INTR_SIZE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 1;
  attribute C_INTC_LEVEL_EDGE : string;
  attribute C_INTC_LEVEL_EDGE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is "16'b0000000000000000";
  attribute C_INTC_POSITIVE : string;
  attribute C_INTC_POSITIVE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is "16'b1111111111111111";
  attribute C_INTC_ASYNC_INTR : string;
  attribute C_INTC_ASYNC_INTR of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is "16'b1111111111111111";
  attribute C_INTC_NUM_SYNC_FF : integer;
  attribute C_INTC_NUM_SYNC_FF of \microblaze_mcs_0_microblaze_mcs__parameterized0\ : entity is 2;
end \microblaze_mcs_0_microblaze_mcs__parameterized0\;

architecture STRUCTURE of \microblaze_mcs_0_microblaze_mcs__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal BRAM_Addr_A : STD_LOGIC_VECTOR ( 19 to 29 );
  signal BRAM_Addr_B : STD_LOGIC_VECTOR ( 0 to 31 );
  signal BRAM_Din_B : STD_LOGIC_VECTOR ( 0 to 31 );
  signal BRAM_WEN_B : STD_LOGIC_VECTOR ( 0 to 3 );
  signal LMB_AddrStrobe : STD_LOGIC;
  signal LMB_ReadDBus : STD_LOGIC_VECTOR ( 0 to 31 );
  signal LMB_Ready : STD_LOGIC;
  signal M_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MicroBlaze_Core_I/Extend_Data_Read\ : STD_LOGIC_VECTOR ( 16 to 31 );
  signal \MicroBlaze_Core_I/OF_PipeRun\ : STD_LOGIC;
  signal \MicroBlaze_Core_I/reset_temp0\ : STD_LOGIC;
  signal Sl_DBus : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Sl_Rdy : STD_LOGIC;
  signal Sl_Rdy_0 : STD_LOGIC;
  signal lmb_as : STD_LOGIC;
  signal lmb_as_1 : STD_LOGIC;
  signal lmb_reg_read0 : STD_LOGIC;
  signal lmb_reg_write0 : STD_LOGIC;
  signal n_0_LMB_Rst_i_1 : STD_LOGIC;
  signal n_0_LMB_Rst_reg : STD_LOGIC;
  signal n_0_dlmb : STD_LOGIC;
  signal \n_0_reset_vec_reg[1]\ : STD_LOGIC;
  signal \n_0_reset_vec_reg[2]\ : STD_LOGIC;
  signal n_12_dlmb_cntlr : STD_LOGIC;
  signal n_12_iomodule_0 : STD_LOGIC;
  signal n_13_dlmb_cntlr : STD_LOGIC;
  signal n_13_iomodule_0 : STD_LOGIC;
  signal n_14_dlmb_cntlr : STD_LOGIC;
  signal n_14_iomodule_0 : STD_LOGIC;
  signal n_15_dlmb_cntlr : STD_LOGIC;
  signal n_15_iomodule_0 : STD_LOGIC;
  signal n_16_dlmb_cntlr : STD_LOGIC;
  signal n_16_iomodule_0 : STD_LOGIC;
  signal n_17_dlmb_cntlr : STD_LOGIC;
  signal n_17_iomodule_0 : STD_LOGIC;
  signal n_18_dlmb_cntlr : STD_LOGIC;
  signal n_18_iomodule_0 : STD_LOGIC;
  signal n_19_dlmb_cntlr : STD_LOGIC;
  signal n_19_iomodule_0 : STD_LOGIC;
  signal n_1_ilmb : STD_LOGIC;
  signal n_20_dlmb_cntlr : STD_LOGIC;
  signal n_20_iomodule_0 : STD_LOGIC;
  signal n_21_dlmb_cntlr : STD_LOGIC;
  signal n_21_iomodule_0 : STD_LOGIC;
  signal n_22_dlmb_cntlr : STD_LOGIC;
  signal n_22_iomodule_0 : STD_LOGIC;
  signal n_23_dlmb_cntlr : STD_LOGIC;
  signal n_23_iomodule_0 : STD_LOGIC;
  signal n_24_dlmb_cntlr : STD_LOGIC;
  signal n_24_iomodule_0 : STD_LOGIC;
  signal n_25_dlmb_cntlr : STD_LOGIC;
  signal n_25_iomodule_0 : STD_LOGIC;
  signal n_26_dlmb_cntlr : STD_LOGIC;
  signal n_26_iomodule_0 : STD_LOGIC;
  signal n_27_dlmb_cntlr : STD_LOGIC;
  signal n_27_iomodule_0 : STD_LOGIC;
  signal n_28_dlmb_cntlr : STD_LOGIC;
  signal n_28_iomodule_0 : STD_LOGIC;
  signal n_29_dlmb_cntlr : STD_LOGIC;
  signal n_29_iomodule_0 : STD_LOGIC;
  signal n_30_dlmb_cntlr : STD_LOGIC;
  signal n_30_iomodule_0 : STD_LOGIC;
  signal n_31_dlmb_cntlr : STD_LOGIC;
  signal n_31_iomodule_0 : STD_LOGIC;
  signal n_32_dlmb_cntlr : STD_LOGIC;
  signal n_32_iomodule_0 : STD_LOGIC;
  signal n_33_dlmb_cntlr : STD_LOGIC;
  signal n_33_iomodule_0 : STD_LOGIC;
  signal n_34_dlmb_cntlr : STD_LOGIC;
  signal n_34_iomodule_0 : STD_LOGIC;
  signal n_35_iomodule_0 : STD_LOGIC;
  signal n_36_iomodule_0 : STD_LOGIC;
  signal n_38_iomodule_0 : STD_LOGIC;
  signal n_39_iomodule_0 : STD_LOGIC;
  signal n_40_iomodule_0 : STD_LOGIC;
  signal n_41_iomodule_0 : STD_LOGIC;
  signal n_42_iomodule_0 : STD_LOGIC;
  signal n_4_iomodule_0 : STD_LOGIC;
  signal n_5_iomodule_0 : STD_LOGIC;
  signal n_72_microblaze_I : STD_LOGIC;
  signal n_75_microblaze_I : STD_LOGIC;
  signal n_77_microblaze_I : STD_LOGIC;
  signal n_78_microblaze_I : STD_LOGIC;
  signal n_79_microblaze_I : STD_LOGIC;
  signal n_80_microblaze_I : STD_LOGIC;
  signal n_85_microblaze_I : STD_LOGIC;
  signal n_86_microblaze_I : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
begin
  FIT1_Interrupt <= \<const0>\;
  FIT1_Toggle <= \<const0>\;
  FIT2_Interrupt <= \<const0>\;
  FIT2_Toggle <= \<const0>\;
  FIT3_Interrupt <= \<const0>\;
  FIT3_Toggle <= \<const0>\;
  FIT4_Interrupt <= \<const0>\;
  FIT4_Toggle <= \<const0>\;
  GPI1_Interrupt <= \<const0>\;
  GPI2_Interrupt <= \<const0>\;
  GPI3_Interrupt <= \<const0>\;
  GPI4_Interrupt <= \<const0>\;
  GPO2(31) <= \<const0>\;
  GPO2(30) <= \<const0>\;
  GPO2(29) <= \<const0>\;
  GPO2(28) <= \<const0>\;
  GPO2(27) <= \<const0>\;
  GPO2(26) <= \<const0>\;
  GPO2(25) <= \<const0>\;
  GPO2(24) <= \<const0>\;
  GPO2(23) <= \<const0>\;
  GPO2(22) <= \<const0>\;
  GPO2(21) <= \<const0>\;
  GPO2(20) <= \<const0>\;
  GPO2(19) <= \<const0>\;
  GPO2(18) <= \<const0>\;
  GPO2(17) <= \<const0>\;
  GPO2(16) <= \<const0>\;
  GPO2(15) <= \<const0>\;
  GPO2(14) <= \<const0>\;
  GPO2(13) <= \<const0>\;
  GPO2(12) <= \<const0>\;
  GPO2(11) <= \<const0>\;
  GPO2(10) <= \<const0>\;
  GPO2(9) <= \<const0>\;
  GPO2(8) <= \<const0>\;
  GPO2(7) <= \<const0>\;
  GPO2(6) <= \<const0>\;
  GPO2(5) <= \<const0>\;
  GPO2(4) <= \<const0>\;
  GPO2(3) <= \<const0>\;
  GPO2(2) <= \<const0>\;
  GPO2(1) <= \<const0>\;
  GPO2(0) <= \<const0>\;
  GPO3(31) <= \<const0>\;
  GPO3(30) <= \<const0>\;
  GPO3(29) <= \<const0>\;
  GPO3(28) <= \<const0>\;
  GPO3(27) <= \<const0>\;
  GPO3(26) <= \<const0>\;
  GPO3(25) <= \<const0>\;
  GPO3(24) <= \<const0>\;
  GPO3(23) <= \<const0>\;
  GPO3(22) <= \<const0>\;
  GPO3(21) <= \<const0>\;
  GPO3(20) <= \<const0>\;
  GPO3(19) <= \<const0>\;
  GPO3(18) <= \<const0>\;
  GPO3(17) <= \<const0>\;
  GPO3(16) <= \<const0>\;
  GPO3(15) <= \<const0>\;
  GPO3(14) <= \<const0>\;
  GPO3(13) <= \<const0>\;
  GPO3(12) <= \<const0>\;
  GPO3(11) <= \<const0>\;
  GPO3(10) <= \<const0>\;
  GPO3(9) <= \<const0>\;
  GPO3(8) <= \<const0>\;
  GPO3(7) <= \<const0>\;
  GPO3(6) <= \<const0>\;
  GPO3(5) <= \<const0>\;
  GPO3(4) <= \<const0>\;
  GPO3(3) <= \<const0>\;
  GPO3(2) <= \<const0>\;
  GPO3(1) <= \<const0>\;
  GPO3(0) <= \<const0>\;
  GPO4(31) <= \<const0>\;
  GPO4(30) <= \<const0>\;
  GPO4(29) <= \<const0>\;
  GPO4(28) <= \<const0>\;
  GPO4(27) <= \<const0>\;
  GPO4(26) <= \<const0>\;
  GPO4(25) <= \<const0>\;
  GPO4(24) <= \<const0>\;
  GPO4(23) <= \<const0>\;
  GPO4(22) <= \<const0>\;
  GPO4(21) <= \<const0>\;
  GPO4(20) <= \<const0>\;
  GPO4(19) <= \<const0>\;
  GPO4(18) <= \<const0>\;
  GPO4(17) <= \<const0>\;
  GPO4(16) <= \<const0>\;
  GPO4(15) <= \<const0>\;
  GPO4(14) <= \<const0>\;
  GPO4(13) <= \<const0>\;
  GPO4(12) <= \<const0>\;
  GPO4(11) <= \<const0>\;
  GPO4(10) <= \<const0>\;
  GPO4(9) <= \<const0>\;
  GPO4(8) <= \<const0>\;
  GPO4(7) <= \<const0>\;
  GPO4(6) <= \<const0>\;
  GPO4(5) <= \<const0>\;
  GPO4(4) <= \<const0>\;
  GPO4(3) <= \<const0>\;
  GPO4(2) <= \<const0>\;
  GPO4(1) <= \<const0>\;
  GPO4(0) <= \<const0>\;
  INTC_IRQ <= \<const0>\;
  PIT1_Interrupt <= \<const0>\;
  PIT1_Toggle <= \<const0>\;
  PIT2_Interrupt <= \<const0>\;
  PIT2_Toggle <= \<const0>\;
  PIT3_Interrupt <= \<const0>\;
  PIT3_Toggle <= \<const0>\;
  PIT4_Interrupt <= \<const0>\;
  PIT4_Toggle <= \<const0>\;
  Trace_Data_Access <= \<const0>\;
  Trace_Data_Address(0) <= \<const0>\;
  Trace_Data_Address(1) <= \<const0>\;
  Trace_Data_Address(2) <= \<const0>\;
  Trace_Data_Address(3) <= \<const0>\;
  Trace_Data_Address(4) <= \<const0>\;
  Trace_Data_Address(5) <= \<const0>\;
  Trace_Data_Address(6) <= \<const0>\;
  Trace_Data_Address(7) <= \<const0>\;
  Trace_Data_Address(8) <= \<const0>\;
  Trace_Data_Address(9) <= \<const0>\;
  Trace_Data_Address(10) <= \<const0>\;
  Trace_Data_Address(11) <= \<const0>\;
  Trace_Data_Address(12) <= \<const0>\;
  Trace_Data_Address(13) <= \<const0>\;
  Trace_Data_Address(14) <= \<const0>\;
  Trace_Data_Address(15) <= \<const0>\;
  Trace_Data_Address(16) <= \<const0>\;
  Trace_Data_Address(17) <= \<const0>\;
  Trace_Data_Address(18) <= \<const0>\;
  Trace_Data_Address(19) <= \<const0>\;
  Trace_Data_Address(20) <= \<const0>\;
  Trace_Data_Address(21) <= \<const0>\;
  Trace_Data_Address(22) <= \<const0>\;
  Trace_Data_Address(23) <= \<const0>\;
  Trace_Data_Address(24) <= \<const0>\;
  Trace_Data_Address(25) <= \<const0>\;
  Trace_Data_Address(26) <= \<const0>\;
  Trace_Data_Address(27) <= \<const0>\;
  Trace_Data_Address(28) <= \<const0>\;
  Trace_Data_Address(29) <= \<const0>\;
  Trace_Data_Address(30) <= \<const0>\;
  Trace_Data_Address(31) <= \<const0>\;
  Trace_Data_Byte_Enable(0) <= \<const0>\;
  Trace_Data_Byte_Enable(1) <= \<const0>\;
  Trace_Data_Byte_Enable(2) <= \<const0>\;
  Trace_Data_Byte_Enable(3) <= \<const0>\;
  Trace_Data_Read <= \<const0>\;
  Trace_Data_Write <= \<const0>\;
  Trace_Data_Write_Value(0) <= \<const0>\;
  Trace_Data_Write_Value(1) <= \<const0>\;
  Trace_Data_Write_Value(2) <= \<const0>\;
  Trace_Data_Write_Value(3) <= \<const0>\;
  Trace_Data_Write_Value(4) <= \<const0>\;
  Trace_Data_Write_Value(5) <= \<const0>\;
  Trace_Data_Write_Value(6) <= \<const0>\;
  Trace_Data_Write_Value(7) <= \<const0>\;
  Trace_Data_Write_Value(8) <= \<const0>\;
  Trace_Data_Write_Value(9) <= \<const0>\;
  Trace_Data_Write_Value(10) <= \<const0>\;
  Trace_Data_Write_Value(11) <= \<const0>\;
  Trace_Data_Write_Value(12) <= \<const0>\;
  Trace_Data_Write_Value(13) <= \<const0>\;
  Trace_Data_Write_Value(14) <= \<const0>\;
  Trace_Data_Write_Value(15) <= \<const0>\;
  Trace_Data_Write_Value(16) <= \<const0>\;
  Trace_Data_Write_Value(17) <= \<const0>\;
  Trace_Data_Write_Value(18) <= \<const0>\;
  Trace_Data_Write_Value(19) <= \<const0>\;
  Trace_Data_Write_Value(20) <= \<const0>\;
  Trace_Data_Write_Value(21) <= \<const0>\;
  Trace_Data_Write_Value(22) <= \<const0>\;
  Trace_Data_Write_Value(23) <= \<const0>\;
  Trace_Data_Write_Value(24) <= \<const0>\;
  Trace_Data_Write_Value(25) <= \<const0>\;
  Trace_Data_Write_Value(26) <= \<const0>\;
  Trace_Data_Write_Value(27) <= \<const0>\;
  Trace_Data_Write_Value(28) <= \<const0>\;
  Trace_Data_Write_Value(29) <= \<const0>\;
  Trace_Data_Write_Value(30) <= \<const0>\;
  Trace_Data_Write_Value(31) <= \<const0>\;
  Trace_Delay_Slot <= \<const0>\;
  Trace_Instruction(0) <= \<const0>\;
  Trace_Instruction(1) <= \<const0>\;
  Trace_Instruction(2) <= \<const0>\;
  Trace_Instruction(3) <= \<const0>\;
  Trace_Instruction(4) <= \<const0>\;
  Trace_Instruction(5) <= \<const0>\;
  Trace_Instruction(6) <= \<const0>\;
  Trace_Instruction(7) <= \<const0>\;
  Trace_Instruction(8) <= \<const0>\;
  Trace_Instruction(9) <= \<const0>\;
  Trace_Instruction(10) <= \<const0>\;
  Trace_Instruction(11) <= \<const0>\;
  Trace_Instruction(12) <= \<const0>\;
  Trace_Instruction(13) <= \<const0>\;
  Trace_Instruction(14) <= \<const0>\;
  Trace_Instruction(15) <= \<const0>\;
  Trace_Instruction(16) <= \<const0>\;
  Trace_Instruction(17) <= \<const0>\;
  Trace_Instruction(18) <= \<const0>\;
  Trace_Instruction(19) <= \<const0>\;
  Trace_Instruction(20) <= \<const0>\;
  Trace_Instruction(21) <= \<const0>\;
  Trace_Instruction(22) <= \<const0>\;
  Trace_Instruction(23) <= \<const0>\;
  Trace_Instruction(24) <= \<const0>\;
  Trace_Instruction(25) <= \<const0>\;
  Trace_Instruction(26) <= \<const0>\;
  Trace_Instruction(27) <= \<const0>\;
  Trace_Instruction(28) <= \<const0>\;
  Trace_Instruction(29) <= \<const0>\;
  Trace_Instruction(30) <= \<const0>\;
  Trace_Instruction(31) <= \<const0>\;
  Trace_Jump_Taken <= \<const0>\;
  Trace_MB_Halted <= \<const0>\;
  Trace_MSR_Reg(0) <= \<const0>\;
  Trace_MSR_Reg(1) <= \<const0>\;
  Trace_MSR_Reg(2) <= \<const0>\;
  Trace_MSR_Reg(3) <= \<const0>\;
  Trace_MSR_Reg(4) <= \<const0>\;
  Trace_MSR_Reg(5) <= \<const0>\;
  Trace_MSR_Reg(6) <= \<const0>\;
  Trace_MSR_Reg(7) <= \<const0>\;
  Trace_MSR_Reg(8) <= \<const0>\;
  Trace_MSR_Reg(9) <= \<const0>\;
  Trace_MSR_Reg(10) <= \<const0>\;
  Trace_MSR_Reg(11) <= \<const0>\;
  Trace_MSR_Reg(12) <= \<const0>\;
  Trace_MSR_Reg(13) <= \<const0>\;
  Trace_MSR_Reg(14) <= \<const0>\;
  Trace_New_Reg_Value(0) <= \<const0>\;
  Trace_New_Reg_Value(1) <= \<const0>\;
  Trace_New_Reg_Value(2) <= \<const0>\;
  Trace_New_Reg_Value(3) <= \<const0>\;
  Trace_New_Reg_Value(4) <= \<const0>\;
  Trace_New_Reg_Value(5) <= \<const0>\;
  Trace_New_Reg_Value(6) <= \<const0>\;
  Trace_New_Reg_Value(7) <= \<const0>\;
  Trace_New_Reg_Value(8) <= \<const0>\;
  Trace_New_Reg_Value(9) <= \<const0>\;
  Trace_New_Reg_Value(10) <= \<const0>\;
  Trace_New_Reg_Value(11) <= \<const0>\;
  Trace_New_Reg_Value(12) <= \<const0>\;
  Trace_New_Reg_Value(13) <= \<const0>\;
  Trace_New_Reg_Value(14) <= \<const0>\;
  Trace_New_Reg_Value(15) <= \<const0>\;
  Trace_New_Reg_Value(16) <= \<const0>\;
  Trace_New_Reg_Value(17) <= \<const0>\;
  Trace_New_Reg_Value(18) <= \<const0>\;
  Trace_New_Reg_Value(19) <= \<const0>\;
  Trace_New_Reg_Value(20) <= \<const0>\;
  Trace_New_Reg_Value(21) <= \<const0>\;
  Trace_New_Reg_Value(22) <= \<const0>\;
  Trace_New_Reg_Value(23) <= \<const0>\;
  Trace_New_Reg_Value(24) <= \<const0>\;
  Trace_New_Reg_Value(25) <= \<const0>\;
  Trace_New_Reg_Value(26) <= \<const0>\;
  Trace_New_Reg_Value(27) <= \<const0>\;
  Trace_New_Reg_Value(28) <= \<const0>\;
  Trace_New_Reg_Value(29) <= \<const0>\;
  Trace_New_Reg_Value(30) <= \<const0>\;
  Trace_New_Reg_Value(31) <= \<const0>\;
  Trace_PC(0) <= \<const0>\;
  Trace_PC(1) <= \<const0>\;
  Trace_PC(2) <= \<const0>\;
  Trace_PC(3) <= \<const0>\;
  Trace_PC(4) <= \<const0>\;
  Trace_PC(5) <= \<const0>\;
  Trace_PC(6) <= \<const0>\;
  Trace_PC(7) <= \<const0>\;
  Trace_PC(8) <= \<const0>\;
  Trace_PC(9) <= \<const0>\;
  Trace_PC(10) <= \<const0>\;
  Trace_PC(11) <= \<const0>\;
  Trace_PC(12) <= \<const0>\;
  Trace_PC(13) <= \<const0>\;
  Trace_PC(14) <= \<const0>\;
  Trace_PC(15) <= \<const0>\;
  Trace_PC(16) <= \<const0>\;
  Trace_PC(17) <= \<const0>\;
  Trace_PC(18) <= \<const0>\;
  Trace_PC(19) <= \<const0>\;
  Trace_PC(20) <= \<const0>\;
  Trace_PC(21) <= \<const0>\;
  Trace_PC(22) <= \<const0>\;
  Trace_PC(23) <= \<const0>\;
  Trace_PC(24) <= \<const0>\;
  Trace_PC(25) <= \<const0>\;
  Trace_PC(26) <= \<const0>\;
  Trace_PC(27) <= \<const0>\;
  Trace_PC(28) <= \<const0>\;
  Trace_PC(29) <= \<const0>\;
  Trace_PC(30) <= \<const0>\;
  Trace_PC(31) <= \<const0>\;
  Trace_Reg_Addr(0) <= \<const0>\;
  Trace_Reg_Addr(1) <= \<const0>\;
  Trace_Reg_Addr(2) <= \<const0>\;
  Trace_Reg_Addr(3) <= \<const0>\;
  Trace_Reg_Addr(4) <= \<const0>\;
  Trace_Reg_Write <= \<const0>\;
  Trace_Valid_Instr <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
LMB_Rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \n_0_reset_vec_reg[1]\,
      I1 => p_0_in,
      I2 => \n_0_reset_vec_reg[2]\,
      O => n_0_LMB_Rst_i_1
    );
LMB_Rst_reg: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => n_0_LMB_Rst_i_1,
      Q => n_0_LMB_Rst_reg,
      R => \<const0>\
    );
dlmb: entity work.\microblaze_mcs_0_lmb_v10__parameterized2\
    port map (
      Clk => Clk,
      I1 => n_0_LMB_Rst_reg,
      O1 => n_0_dlmb
    );
dlmb_cntlr: entity work.\microblaze_mcs_0_lmb_bram_if_cntlr__parameterized0\
    port map (
      Clk => Clk,
      DATA_OUTB(23) => Sl_DBus(0),
      DATA_OUTB(22) => Sl_DBus(1),
      DATA_OUTB(21) => Sl_DBus(2),
      DATA_OUTB(20) => Sl_DBus(3),
      DATA_OUTB(19) => Sl_DBus(4),
      DATA_OUTB(18) => Sl_DBus(5),
      DATA_OUTB(17) => Sl_DBus(6),
      DATA_OUTB(16) => Sl_DBus(7),
      DATA_OUTB(15) => Sl_DBus(8),
      DATA_OUTB(14) => Sl_DBus(9),
      DATA_OUTB(13) => Sl_DBus(10),
      DATA_OUTB(12) => Sl_DBus(11),
      DATA_OUTB(11) => Sl_DBus(12),
      DATA_OUTB(10) => Sl_DBus(13),
      DATA_OUTB(9) => Sl_DBus(14),
      DATA_OUTB(8) => Sl_DBus(15),
      DATA_OUTB(7) => Sl_DBus(16),
      DATA_OUTB(6) => Sl_DBus(17),
      DATA_OUTB(5) => Sl_DBus(18),
      DATA_OUTB(4) => Sl_DBus(19),
      DATA_OUTB(3) => Sl_DBus(20),
      DATA_OUTB(2) => Sl_DBus(21),
      DATA_OUTB(1) => Sl_DBus(22),
      DATA_OUTB(0) => Sl_DBus(23),
      Data_Read => n_12_dlmb_cntlr,
      Extend_Data_Read(9) => \MicroBlaze_Core_I/Extend_Data_Read\(16),
      Extend_Data_Read(8) => \MicroBlaze_Core_I/Extend_Data_Read\(17),
      Extend_Data_Read(7) => \MicroBlaze_Core_I/Extend_Data_Read\(18),
      Extend_Data_Read(6) => \MicroBlaze_Core_I/Extend_Data_Read\(19),
      Extend_Data_Read(5) => \MicroBlaze_Core_I/Extend_Data_Read\(20),
      Extend_Data_Read(4) => \MicroBlaze_Core_I/Extend_Data_Read\(24),
      Extend_Data_Read(3) => \MicroBlaze_Core_I/Extend_Data_Read\(25),
      Extend_Data_Read(2) => \MicroBlaze_Core_I/Extend_Data_Read\(26),
      Extend_Data_Read(1) => \MicroBlaze_Core_I/Extend_Data_Read\(27),
      Extend_Data_Read(0) => \MicroBlaze_Core_I/Extend_Data_Read\(28),
      I1 => n_85_microblaze_I,
      I10 => n_41_iomodule_0,
      I11 => n_40_iomodule_0,
      I12 => n_39_iomodule_0,
      I13 => n_38_iomodule_0,
      I14 => n_36_iomodule_0,
      I15 => n_35_iomodule_0,
      I16 => n_34_iomodule_0,
      I17 => n_33_iomodule_0,
      I18 => n_32_iomodule_0,
      I19 => n_31_iomodule_0,
      I2 => n_86_microblaze_I,
      I20 => n_30_iomodule_0,
      I21 => n_29_iomodule_0,
      I22 => n_18_iomodule_0,
      I23 => n_19_iomodule_0,
      I24 => n_20_iomodule_0,
      I25 => n_28_iomodule_0,
      I26 => n_27_iomodule_0,
      I27 => n_26_iomodule_0,
      I28 => n_25_iomodule_0,
      I29 => n_24_iomodule_0,
      I3 => n_13_iomodule_0,
      I4 => n_14_iomodule_0,
      I5 => n_15_iomodule_0,
      I6 => n_16_iomodule_0,
      I7 => n_17_iomodule_0,
      I8 => n_42_iomodule_0,
      I9 => n_12_iomodule_0,
      O1 => n_13_dlmb_cntlr,
      O10 => n_22_dlmb_cntlr,
      O11 => n_23_dlmb_cntlr,
      O12 => n_24_dlmb_cntlr,
      O13 => n_25_dlmb_cntlr,
      O14 => n_26_dlmb_cntlr,
      O15 => n_27_dlmb_cntlr,
      O16 => n_28_dlmb_cntlr,
      O17 => n_29_dlmb_cntlr,
      O18 => n_30_dlmb_cntlr,
      O19 => n_31_dlmb_cntlr,
      O2 => n_14_dlmb_cntlr,
      O20 => n_32_dlmb_cntlr,
      O21 => n_33_dlmb_cntlr,
      O22 => n_34_dlmb_cntlr,
      O3 => n_15_dlmb_cntlr,
      O4 => n_16_dlmb_cntlr,
      O5 => n_17_dlmb_cntlr,
      O6 => n_18_dlmb_cntlr,
      O7 => n_19_dlmb_cntlr,
      O8 => n_20_dlmb_cntlr,
      O9 => n_21_dlmb_cntlr,
      Sl_Rdy => Sl_Rdy,
      lmb_as => lmb_as,
      sel_LSB(1 downto 0) => \MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB\(1 downto 0)
    );
ilmb: entity work.\microblaze_mcs_0_lmb_v10__parameterized0\
    port map (
      Clk => Clk,
      I1 => n_0_LMB_Rst_reg,
      O1 => n_1_ilmb,
      reset_temp0 => \MicroBlaze_Core_I/reset_temp0\
    );
ilmb_cntlr: entity work.\microblaze_mcs_0_lmb_bram_if_cntlr__parameterized2\
    port map (
      Clk => Clk,
      I1 => n_80_microblaze_I,
      I2 => n_1_ilmb,
      LMB_Ready => LMB_Ready,
      Sl_Rdy => Sl_Rdy_0,
      lmb_as => lmb_as_1
    );
iomodule_0: entity work.\microblaze_mcs_0_iomodule__parameterized0\
    port map (
      BRAM_Addr_B(0 to 31) => BRAM_Addr_B(0 to 31),
      Clk => Clk,
      D(3) => M_BE(0),
      D(2) => M_BE(1),
      D(1) => M_BE(2),
      D(0) => M_BE(3),
      DATA_OUTB(7) => Sl_DBus(24),
      DATA_OUTB(6) => Sl_DBus(25),
      DATA_OUTB(5) => Sl_DBus(26),
      DATA_OUTB(4) => Sl_DBus(27),
      DATA_OUTB(3) => Sl_DBus(28),
      DATA_OUTB(2) => Sl_DBus(29),
      DATA_OUTB(1) => Sl_DBus(30),
      DATA_OUTB(0) => Sl_DBus(31),
      Data_Read => n_22_dlmb_cntlr,
      Extend_Data_Read(5) => \MicroBlaze_Core_I/Extend_Data_Read\(21),
      Extend_Data_Read(4) => \MicroBlaze_Core_I/Extend_Data_Read\(22),
      Extend_Data_Read(3) => \MicroBlaze_Core_I/Extend_Data_Read\(23),
      Extend_Data_Read(2) => \MicroBlaze_Core_I/Extend_Data_Read\(29),
      Extend_Data_Read(1) => \MicroBlaze_Core_I/Extend_Data_Read\(30),
      Extend_Data_Read(0) => \MicroBlaze_Core_I/Extend_Data_Read\(31),
      GPI1(2 downto 0) => GPI1(2 downto 0),
      GPI2(31 downto 0) => GPI2(31 downto 0),
      GPI3(31 downto 0) => GPI3(31 downto 0),
      GPO1(2 downto 0) => GPO1(2 downto 0),
      I1 => n_0_LMB_Rst_reg,
      I10 => n_31_dlmb_cntlr,
      I11 => n_29_dlmb_cntlr,
      I12 => n_32_dlmb_cntlr,
      I13 => n_30_dlmb_cntlr,
      I14 => n_33_dlmb_cntlr,
      I15(31) => BRAM_Din_B(0),
      I15(30) => BRAM_Din_B(1),
      I15(29) => BRAM_Din_B(2),
      I15(28) => BRAM_Din_B(3),
      I15(27) => BRAM_Din_B(4),
      I15(26) => BRAM_Din_B(5),
      I15(25) => BRAM_Din_B(6),
      I15(24) => BRAM_Din_B(7),
      I15(23) => BRAM_Din_B(8),
      I15(22) => BRAM_Din_B(9),
      I15(21) => BRAM_Din_B(10),
      I15(20) => BRAM_Din_B(11),
      I15(19) => BRAM_Din_B(12),
      I15(18) => BRAM_Din_B(13),
      I15(17) => BRAM_Din_B(14),
      I15(16) => BRAM_Din_B(15),
      I15(15) => BRAM_Din_B(16),
      I15(14) => BRAM_Din_B(17),
      I15(13) => BRAM_Din_B(18),
      I15(12) => BRAM_Din_B(19),
      I15(11) => BRAM_Din_B(20),
      I15(10) => BRAM_Din_B(21),
      I15(9) => BRAM_Din_B(22),
      I15(8) => BRAM_Din_B(23),
      I15(7) => BRAM_Din_B(24),
      I15(6) => BRAM_Din_B(25),
      I15(5) => BRAM_Din_B(26),
      I15(4) => BRAM_Din_B(27),
      I15(3) => BRAM_Din_B(28),
      I15(2) => BRAM_Din_B(29),
      I15(1) => BRAM_Din_B(30),
      I15(0) => BRAM_Din_B(31),
      I2 => n_72_microblaze_I,
      I3 => n_77_microblaze_I,
      I4 => n_78_microblaze_I,
      I5 => n_79_microblaze_I,
      I6 => n_34_dlmb_cntlr,
      I7 => n_23_dlmb_cntlr,
      I8 => n_24_dlmb_cntlr,
      I9 => n_28_dlmb_cntlr,
      IO_Addr_Strobe => IO_Addr_Strobe,
      IO_Address(31 downto 0) => IO_Address(31 downto 0),
      IO_Byte_Enable(3 downto 0) => IO_Byte_Enable(3 downto 0),
      IO_Read_Data(31 downto 0) => IO_Read_Data(31 downto 0),
      IO_Read_Strobe => IO_Read_Strobe,
      IO_Ready => IO_Ready,
      IO_Write_Data(31 downto 0) => IO_Write_Data(31 downto 0),
      IO_Write_Strobe => IO_Write_Strobe,
      O1 => n_4_iomodule_0,
      O10 => n_19_iomodule_0,
      O11 => n_20_iomodule_0,
      O12 => n_21_iomodule_0,
      O13 => n_22_iomodule_0,
      O14 => n_23_iomodule_0,
      O15 => n_24_iomodule_0,
      O16 => n_25_iomodule_0,
      O17 => n_26_iomodule_0,
      O18 => n_27_iomodule_0,
      O19 => n_28_iomodule_0,
      O2 => n_5_iomodule_0,
      O20 => n_29_iomodule_0,
      O21 => n_30_iomodule_0,
      O22 => n_31_iomodule_0,
      O23 => n_32_iomodule_0,
      O24 => n_33_iomodule_0,
      O25 => n_34_iomodule_0,
      O26 => n_35_iomodule_0,
      O27 => n_36_iomodule_0,
      O28 => n_38_iomodule_0,
      O29 => n_39_iomodule_0,
      O3 => n_12_iomodule_0,
      O30 => n_40_iomodule_0,
      O31 => n_41_iomodule_0,
      O32 => n_42_iomodule_0,
      O4 => n_13_iomodule_0,
      O5 => n_14_iomodule_0,
      O6 => n_15_iomodule_0,
      O7 => n_16_iomodule_0,
      O8 => n_17_iomodule_0,
      O9 => n_18_iomodule_0,
      OF_PipeRun => \MicroBlaze_Core_I/OF_PipeRun\,
      Sl_Rdy => Sl_Rdy,
      UART_Interrupt => UART_Interrupt,
      UART_Rx => UART_Rx,
      UART_Tx => UART_Tx,
      lmb_as => lmb_as,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_write0 => lmb_reg_write0,
      p_25_out => p_25_out,
      sel_LSB(1 downto 0) => \MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB\(1 downto 0)
    );
lmb_bram_I: entity work.\microblaze_mcs_0_lmb_bram__parameterized0\
    port map (
      ADDRA(0 to 10) => BRAM_Addr_A(19 to 29),
      ADDRB(0 to 10) => BRAM_Addr_B(19 to 29),
      Clk => Clk,
      DATA_INB(0 to 31) => BRAM_Din_B(0 to 31),
      DATA_OUTA(0 to 31) => LMB_ReadDBus(0 to 31),
      DATA_OUTB(0 to 31) => Sl_DBus(0 to 31),
      ENB => n_75_microblaze_I,
      LMB_AddrStrobe => LMB_AddrStrobe,
      WEB(0 to 3) => BRAM_WEN_B(0 to 3)
    );
microblaze_I: entity work.microblaze_mcs_0_MicroBlaze
    port map (
      ADDRA(0 to 10) => BRAM_Addr_A(19 to 29),
      BRAM_Addr_B(0 to 31) => BRAM_Addr_B(0 to 31),
      Clk => Clk,
      D(3) => M_BE(0),
      D(2) => M_BE(1),
      D(1) => M_BE(2),
      D(0) => M_BE(3),
      DATA_INB(0 to 31) => BRAM_Din_B(0 to 31),
      DATA_OUTA(0 to 31) => LMB_ReadDBus(0 to 31),
      Data_Read => n_22_dlmb_cntlr,
      Extend_Data_Read(15) => \MicroBlaze_Core_I/Extend_Data_Read\(16),
      Extend_Data_Read(14) => \MicroBlaze_Core_I/Extend_Data_Read\(17),
      Extend_Data_Read(13) => \MicroBlaze_Core_I/Extend_Data_Read\(18),
      Extend_Data_Read(12) => \MicroBlaze_Core_I/Extend_Data_Read\(19),
      Extend_Data_Read(11) => \MicroBlaze_Core_I/Extend_Data_Read\(20),
      Extend_Data_Read(10) => \MicroBlaze_Core_I/Extend_Data_Read\(21),
      Extend_Data_Read(9) => \MicroBlaze_Core_I/Extend_Data_Read\(22),
      Extend_Data_Read(8) => \MicroBlaze_Core_I/Extend_Data_Read\(23),
      Extend_Data_Read(7) => \MicroBlaze_Core_I/Extend_Data_Read\(24),
      Extend_Data_Read(6) => \MicroBlaze_Core_I/Extend_Data_Read\(25),
      Extend_Data_Read(5) => \MicroBlaze_Core_I/Extend_Data_Read\(26),
      Extend_Data_Read(4) => \MicroBlaze_Core_I/Extend_Data_Read\(27),
      Extend_Data_Read(3) => \MicroBlaze_Core_I/Extend_Data_Read\(28),
      Extend_Data_Read(2) => \MicroBlaze_Core_I/Extend_Data_Read\(29),
      Extend_Data_Read(1) => \MicroBlaze_Core_I/Extend_Data_Read\(30),
      Extend_Data_Read(0) => \MicroBlaze_Core_I/Extend_Data_Read\(31),
      I1 => n_22_iomodule_0,
      I10 => n_24_dlmb_cntlr,
      I11 => n_12_dlmb_cntlr,
      I12 => n_14_dlmb_cntlr,
      I13 => n_16_dlmb_cntlr,
      I14 => n_18_dlmb_cntlr,
      I15 => n_20_dlmb_cntlr,
      I16 => n_25_dlmb_cntlr,
      I17 => n_26_dlmb_cntlr,
      I18 => n_27_dlmb_cntlr,
      I19 => n_13_dlmb_cntlr,
      I2 => n_23_iomodule_0,
      I20 => n_15_dlmb_cntlr,
      I21 => n_17_dlmb_cntlr,
      I22 => n_19_dlmb_cntlr,
      I23 => n_21_dlmb_cntlr,
      I24 => n_21_iomodule_0,
      I3 => n_34_dlmb_cntlr,
      I4 => n_12_iomodule_0,
      I5 => n_4_iomodule_0,
      I6 => n_0_LMB_Rst_reg,
      I7 => n_5_iomodule_0,
      I8 => n_0_dlmb,
      I9 => n_23_dlmb_cntlr,
      IO_Ready => IO_Ready,
      LMB_AddrStrobe => LMB_AddrStrobe,
      LMB_Ready => LMB_Ready,
      O1 => n_72_microblaze_I,
      O2 => n_75_microblaze_I,
      O3 => n_77_microblaze_I,
      O4 => n_78_microblaze_I,
      O5 => n_79_microblaze_I,
      O6 => n_80_microblaze_I,
      O7 => n_85_microblaze_I,
      O8 => n_86_microblaze_I,
      OF_PipeRun => \MicroBlaze_Core_I/OF_PipeRun\,
      Sl_Rdy => Sl_Rdy_0,
      WEB(0 to 3) => BRAM_WEN_B(0 to 3),
      lmb_as => lmb_as_1,
      lmb_reg_read0 => lmb_reg_read0,
      lmb_reg_write0 => lmb_reg_write0,
      p_25_out => p_25_out,
      reset_temp0 => \MicroBlaze_Core_I/reset_temp0\,
      sel_LSB(1 downto 0) => \MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB\(1 downto 0)
    );
\reset_vec_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => Reset,
      Q => p_0_in,
      R => \<const0>\
    );
\reset_vec_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => p_0_in,
      Q => \n_0_reset_vec_reg[1]\,
      R => \<const0>\
    );
\reset_vec_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => Clk,
      CE => '1',
      D => \n_0_reset_vec_reg[1]\,
      Q => \n_0_reset_vec_reg[2]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_mcs_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    IO_Addr_Strobe : out STD_LOGIC;
    IO_Read_Strobe : out STD_LOGIC;
    IO_Write_Strobe : out STD_LOGIC;
    IO_Address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Byte_Enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IO_Write_Data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Read_Data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IO_Ready : in STD_LOGIC;
    UART_Rx : in STD_LOGIC;
    UART_Tx : out STD_LOGIC;
    GPO1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GPI1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GPI1_Interrupt : out STD_LOGIC;
    GPI2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI2_Interrupt : out STD_LOGIC;
    GPI3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPI3_Interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of microblaze_mcs_0 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of microblaze_mcs_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of microblaze_mcs_0 : entity is "microblaze_mcs,Vivado 2014.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of microblaze_mcs_0 : entity is "microblaze_mcs_0,microblaze_mcs,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of microblaze_mcs_0 : entity is "microblaze_mcs_0,microblaze_mcs,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=microblaze_mcs,x_ipVersion=2.2,x_ipCoreRevision=3,x_ipLanguage=VHDL,x_ipSimLanguage=VHDL,C_FAMILY=artix7,C_MICROBLAZE_INSTANCE=microblaze_mcs_0,C_AVOID_PRIMITIVES=0,C_PATH=mcs_0/U0,C_FREQ=100000000,C_MEMSIZE=8192,C_DEBUG_ENABLED=0,C_JTAG_CHAIN=2,C_TRACE=0,C_USE_IO_BUS=1,C_USE_UART_RX=1,C_USE_UART_TX=1,C_UART_BAUDRATE=115200,C_UART_DATA_BITS=8,C_UART_USE_PARITY=0,C_UART_ODD_PARITY=0,C_UART_RX_INTERRUPT=0,C_UART_TX_INTERRUPT=0,C_UART_ERROR_INTERRUPT=0,C_UART_PROG_BAUDRATE=0,C_USE_FIT1=0,C_FIT1_No_CLOCKS=6216,C_FIT1_INTERRUPT=0,C_USE_FIT2=0,C_FIT2_No_CLOCKS=6216,C_FIT2_INTERRUPT=0,C_USE_FIT3=0,C_FIT3_No_CLOCKS=6216,C_FIT3_INTERRUPT=0,C_USE_FIT4=0,C_FIT4_No_CLOCKS=6216,C_FIT4_INTERRUPT=0,C_USE_PIT1=0,C_PIT1_SIZE=32,C_PIT1_READABLE=1,C_PIT1_PRESCALER=0,C_PIT1_INTERRUPT=0,C_USE_PIT2=0,C_PIT2_SIZE=32,C_PIT2_READABLE=1,C_PIT2_PRESCALER=0,C_PIT2_INTERRUPT=0,C_USE_PIT3=0,C_PIT3_SIZE=32,C_PIT3_READABLE=1,C_PIT3_PRESCALER=0,C_PIT3_INTERRUPT=0,C_USE_PIT4=0,C_PIT4_SIZE=32,C_PIT4_READABLE=1,C_PIT4_PRESCALER=0,C_PIT4_INTERRUPT=0,C_USE_GPO1=1,C_GPO1_SIZE=3,C_GPO1_INIT=0x00000000,C_USE_GPO2=0,C_GPO2_SIZE=32,C_GPO2_INIT=0x00000000,C_USE_GPO3=0,C_GPO3_SIZE=32,C_GPO3_INIT=0x00000000,C_USE_GPO4=0,C_GPO4_SIZE=32,C_GPO4_INIT=0x00000000,C_USE_GPI1=1,C_GPI1_SIZE=3,C_GPI1_INTERRUPT=0,C_USE_GPI2=1,C_GPI2_SIZE=32,C_GPI2_INTERRUPT=0,C_USE_GPI3=1,C_GPI3_SIZE=32,C_GPI3_INTERRUPT=0,C_USE_GPI4=0,C_GPI4_SIZE=32,C_GPI4_INTERRUPT=0,C_INTC_USE_EXT_INTR=0,C_INTC_INTR_SIZE=1,C_INTC_LEVEL_EDGE=0x0000,C_INTC_POSITIVE=0xFFFF,C_INTC_ASYNC_INTR=0xFFFF,C_INTC_NUM_SYNC_FF=2}";
end microblaze_mcs_0;

architecture STRUCTURE of microblaze_mcs_0 is
  signal NLW_U0_FIT1_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT1_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT2_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT2_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT3_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT3_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_FIT4_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPI4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_INTC_IRQ_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT1_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT1_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT2_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT2_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT3_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT3_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT4_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_PIT4_Toggle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Access_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Delay_Slot_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Reg_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Valid_Instr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_UART_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_GPO2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_GPO3_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_GPO4_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Trace_Data_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_Trace_Data_Write_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Instruction_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_MSR_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 14 );
  signal NLW_U0_Trace_New_Reg_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PC_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Reg_Addr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FIT1_INTERRUPT : integer;
  attribute C_FIT1_INTERRUPT of U0 : label is 0;
  attribute C_FIT1_No_CLOCKS : integer;
  attribute C_FIT1_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT2_INTERRUPT : integer;
  attribute C_FIT2_INTERRUPT of U0 : label is 0;
  attribute C_FIT2_No_CLOCKS : integer;
  attribute C_FIT2_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT3_INTERRUPT : integer;
  attribute C_FIT3_INTERRUPT of U0 : label is 0;
  attribute C_FIT3_No_CLOCKS : integer;
  attribute C_FIT3_No_CLOCKS of U0 : label is 6216;
  attribute C_FIT4_INTERRUPT : integer;
  attribute C_FIT4_INTERRUPT of U0 : label is 0;
  attribute C_FIT4_No_CLOCKS : integer;
  attribute C_FIT4_No_CLOCKS of U0 : label is 6216;
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 100000000;
  attribute C_GPI1_INTERRUPT : integer;
  attribute C_GPI1_INTERRUPT of U0 : label is 0;
  attribute C_GPI1_SIZE : integer;
  attribute C_GPI1_SIZE of U0 : label is 3;
  attribute C_GPI2_INTERRUPT : integer;
  attribute C_GPI2_INTERRUPT of U0 : label is 0;
  attribute C_GPI2_SIZE : integer;
  attribute C_GPI2_SIZE of U0 : label is 32;
  attribute C_GPI3_INTERRUPT : integer;
  attribute C_GPI3_INTERRUPT of U0 : label is 0;
  attribute C_GPI3_SIZE : integer;
  attribute C_GPI3_SIZE of U0 : label is 32;
  attribute C_GPI4_INTERRUPT : integer;
  attribute C_GPI4_INTERRUPT of U0 : label is 0;
  attribute C_GPI4_SIZE : integer;
  attribute C_GPI4_SIZE of U0 : label is 32;
  attribute C_GPO1_INIT : integer;
  attribute C_GPO1_INIT of U0 : label is 0;
  attribute C_GPO1_SIZE : integer;
  attribute C_GPO1_SIZE of U0 : label is 3;
  attribute C_GPO2_INIT : integer;
  attribute C_GPO2_INIT of U0 : label is 0;
  attribute C_GPO2_SIZE : integer;
  attribute C_GPO2_SIZE of U0 : label is 32;
  attribute C_GPO3_INIT : integer;
  attribute C_GPO3_INIT of U0 : label is 0;
  attribute C_GPO3_SIZE : integer;
  attribute C_GPO3_SIZE of U0 : label is 32;
  attribute C_GPO4_INIT : integer;
  attribute C_GPO4_INIT of U0 : label is 0;
  attribute C_GPO4_SIZE : integer;
  attribute C_GPO4_SIZE of U0 : label is 32;
  attribute C_INTC_ASYNC_INTR : string;
  attribute C_INTC_ASYNC_INTR of U0 : label is "16'b1111111111111111";
  attribute C_INTC_INTR_SIZE : integer;
  attribute C_INTC_INTR_SIZE of U0 : label is 1;
  attribute C_INTC_LEVEL_EDGE : string;
  attribute C_INTC_LEVEL_EDGE of U0 : label is "16'b0000000000000000";
  attribute C_INTC_NUM_SYNC_FF : integer;
  attribute C_INTC_NUM_SYNC_FF of U0 : label is 2;
  attribute C_INTC_POSITIVE : string;
  attribute C_INTC_POSITIVE of U0 : label is "16'b1111111111111111";
  attribute C_INTC_USE_EXT_INTR : integer;
  attribute C_INTC_USE_EXT_INTR of U0 : label is 0;
  attribute C_JTAG_CHAIN : integer;
  attribute C_JTAG_CHAIN of U0 : label is 2;
  attribute C_MEMSIZE : integer;
  attribute C_MEMSIZE of U0 : label is 8192;
  attribute C_MICROBLAZE_INSTANCE : string;
  attribute C_MICROBLAZE_INSTANCE of U0 : label is "microblaze_mcs_0";
  attribute C_PATH : string;
  attribute C_PATH of U0 : label is "mcs_0/U0";
  attribute C_PIT1_INTERRUPT : integer;
  attribute C_PIT1_INTERRUPT of U0 : label is 0;
  attribute C_PIT1_PRESCALER : integer;
  attribute C_PIT1_PRESCALER of U0 : label is 0;
  attribute C_PIT1_READABLE : integer;
  attribute C_PIT1_READABLE of U0 : label is 1;
  attribute C_PIT1_SIZE : integer;
  attribute C_PIT1_SIZE of U0 : label is 32;
  attribute C_PIT2_INTERRUPT : integer;
  attribute C_PIT2_INTERRUPT of U0 : label is 0;
  attribute C_PIT2_PRESCALER : integer;
  attribute C_PIT2_PRESCALER of U0 : label is 0;
  attribute C_PIT2_READABLE : integer;
  attribute C_PIT2_READABLE of U0 : label is 1;
  attribute C_PIT2_SIZE : integer;
  attribute C_PIT2_SIZE of U0 : label is 32;
  attribute C_PIT3_INTERRUPT : integer;
  attribute C_PIT3_INTERRUPT of U0 : label is 0;
  attribute C_PIT3_PRESCALER : integer;
  attribute C_PIT3_PRESCALER of U0 : label is 0;
  attribute C_PIT3_READABLE : integer;
  attribute C_PIT3_READABLE of U0 : label is 1;
  attribute C_PIT3_SIZE : integer;
  attribute C_PIT3_SIZE of U0 : label is 32;
  attribute C_PIT4_INTERRUPT : integer;
  attribute C_PIT4_INTERRUPT of U0 : label is 0;
  attribute C_PIT4_PRESCALER : integer;
  attribute C_PIT4_PRESCALER of U0 : label is 0;
  attribute C_PIT4_READABLE : integer;
  attribute C_PIT4_READABLE of U0 : label is 1;
  attribute C_PIT4_SIZE : integer;
  attribute C_PIT4_SIZE of U0 : label is 32;
  attribute C_TRACE : integer;
  attribute C_TRACE of U0 : label is 0;
  attribute C_UART_BAUDRATE : integer;
  attribute C_UART_BAUDRATE of U0 : label is 115200;
  attribute C_UART_DATA_BITS : integer;
  attribute C_UART_DATA_BITS of U0 : label is 8;
  attribute C_UART_ERROR_INTERRUPT : integer;
  attribute C_UART_ERROR_INTERRUPT of U0 : label is 0;
  attribute C_UART_ODD_PARITY : integer;
  attribute C_UART_ODD_PARITY of U0 : label is 0;
  attribute C_UART_PROG_BAUDRATE : integer;
  attribute C_UART_PROG_BAUDRATE of U0 : label is 0;
  attribute C_UART_RX_INTERRUPT : integer;
  attribute C_UART_RX_INTERRUPT of U0 : label is 0;
  attribute C_UART_TX_INTERRUPT : integer;
  attribute C_UART_TX_INTERRUPT of U0 : label is 0;
  attribute C_UART_USE_PARITY : integer;
  attribute C_UART_USE_PARITY of U0 : label is 0;
  attribute C_USE_FIT1 : integer;
  attribute C_USE_FIT1 of U0 : label is 0;
  attribute C_USE_FIT2 : integer;
  attribute C_USE_FIT2 of U0 : label is 0;
  attribute C_USE_FIT3 : integer;
  attribute C_USE_FIT3 of U0 : label is 0;
  attribute C_USE_FIT4 : integer;
  attribute C_USE_FIT4 of U0 : label is 0;
  attribute C_USE_GPI1 : integer;
  attribute C_USE_GPI1 of U0 : label is 1;
  attribute C_USE_GPI2 : integer;
  attribute C_USE_GPI2 of U0 : label is 1;
  attribute C_USE_GPI3 : integer;
  attribute C_USE_GPI3 of U0 : label is 1;
  attribute C_USE_GPI4 : integer;
  attribute C_USE_GPI4 of U0 : label is 0;
  attribute C_USE_GPO1 : integer;
  attribute C_USE_GPO1 of U0 : label is 1;
  attribute C_USE_GPO2 : integer;
  attribute C_USE_GPO2 of U0 : label is 0;
  attribute C_USE_GPO3 : integer;
  attribute C_USE_GPO3 of U0 : label is 0;
  attribute C_USE_GPO4 : integer;
  attribute C_USE_GPO4 of U0 : label is 0;
  attribute C_USE_IO_BUS : integer;
  attribute C_USE_IO_BUS of U0 : label is 1;
  attribute C_USE_PIT1 : integer;
  attribute C_USE_PIT1 of U0 : label is 0;
  attribute C_USE_PIT2 : integer;
  attribute C_USE_PIT2 of U0 : label is 0;
  attribute C_USE_PIT3 : integer;
  attribute C_USE_PIT3 of U0 : label is 0;
  attribute C_USE_PIT4 : integer;
  attribute C_USE_PIT4 of U0 : label is 0;
  attribute C_USE_UART_RX : integer;
  attribute C_USE_UART_RX of U0 : label is 1;
  attribute C_USE_UART_TX : integer;
  attribute C_USE_UART_TX of U0 : label is 1;
begin
U0: entity work.\microblaze_mcs_0_microblaze_mcs__parameterized0\
    port map (
      Clk => Clk,
      FIT1_Interrupt => NLW_U0_FIT1_Interrupt_UNCONNECTED,
      FIT1_Toggle => NLW_U0_FIT1_Toggle_UNCONNECTED,
      FIT2_Interrupt => NLW_U0_FIT2_Interrupt_UNCONNECTED,
      FIT2_Toggle => NLW_U0_FIT2_Toggle_UNCONNECTED,
      FIT3_Interrupt => NLW_U0_FIT3_Interrupt_UNCONNECTED,
      FIT3_Toggle => NLW_U0_FIT3_Toggle_UNCONNECTED,
      FIT4_Interrupt => NLW_U0_FIT4_Interrupt_UNCONNECTED,
      FIT4_Toggle => NLW_U0_FIT4_Toggle_UNCONNECTED,
      GPI1(2 downto 0) => GPI1(2 downto 0),
      GPI1_Interrupt => GPI1_Interrupt,
      GPI2(31 downto 0) => GPI2(31 downto 0),
      GPI2_Interrupt => GPI2_Interrupt,
      GPI3(31 downto 0) => GPI3(31 downto 0),
      GPI3_Interrupt => GPI3_Interrupt,
      GPI4(31) => '0',
      GPI4(30) => '0',
      GPI4(29) => '0',
      GPI4(28) => '0',
      GPI4(27) => '0',
      GPI4(26) => '0',
      GPI4(25) => '0',
      GPI4(24) => '0',
      GPI4(23) => '0',
      GPI4(22) => '0',
      GPI4(21) => '0',
      GPI4(20) => '0',
      GPI4(19) => '0',
      GPI4(18) => '0',
      GPI4(17) => '0',
      GPI4(16) => '0',
      GPI4(15) => '0',
      GPI4(14) => '0',
      GPI4(13) => '0',
      GPI4(12) => '0',
      GPI4(11) => '0',
      GPI4(10) => '0',
      GPI4(9) => '0',
      GPI4(8) => '0',
      GPI4(7) => '0',
      GPI4(6) => '0',
      GPI4(5) => '0',
      GPI4(4) => '0',
      GPI4(3) => '0',
      GPI4(2) => '0',
      GPI4(1) => '0',
      GPI4(0) => '0',
      GPI4_Interrupt => NLW_U0_GPI4_Interrupt_UNCONNECTED,
      GPO1(2 downto 0) => GPO1(2 downto 0),
      GPO2(31 downto 0) => NLW_U0_GPO2_UNCONNECTED(31 downto 0),
      GPO3(31 downto 0) => NLW_U0_GPO3_UNCONNECTED(31 downto 0),
      GPO4(31 downto 0) => NLW_U0_GPO4_UNCONNECTED(31 downto 0),
      INTC_IRQ => NLW_U0_INTC_IRQ_UNCONNECTED,
      INTC_Interrupt(0) => '0',
      IO_Addr_Strobe => IO_Addr_Strobe,
      IO_Address(31 downto 0) => IO_Address(31 downto 0),
      IO_Byte_Enable(3 downto 0) => IO_Byte_Enable(3 downto 0),
      IO_Read_Data(31 downto 0) => IO_Read_Data(31 downto 0),
      IO_Read_Strobe => IO_Read_Strobe,
      IO_Ready => IO_Ready,
      IO_Write_Data(31 downto 0) => IO_Write_Data(31 downto 0),
      IO_Write_Strobe => IO_Write_Strobe,
      PIT1_Enable => '0',
      PIT1_Interrupt => NLW_U0_PIT1_Interrupt_UNCONNECTED,
      PIT1_Toggle => NLW_U0_PIT1_Toggle_UNCONNECTED,
      PIT2_Enable => '0',
      PIT2_Interrupt => NLW_U0_PIT2_Interrupt_UNCONNECTED,
      PIT2_Toggle => NLW_U0_PIT2_Toggle_UNCONNECTED,
      PIT3_Enable => '0',
      PIT3_Interrupt => NLW_U0_PIT3_Interrupt_UNCONNECTED,
      PIT3_Toggle => NLW_U0_PIT3_Toggle_UNCONNECTED,
      PIT4_Enable => '0',
      PIT4_Interrupt => NLW_U0_PIT4_Interrupt_UNCONNECTED,
      PIT4_Toggle => NLW_U0_PIT4_Toggle_UNCONNECTED,
      Reset => Reset,
      Trace_Data_Access => NLW_U0_Trace_Data_Access_UNCONNECTED,
      Trace_Data_Address(0 to 31) => NLW_U0_Trace_Data_Address_UNCONNECTED(0 to 31),
      Trace_Data_Byte_Enable(0 to 3) => NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED(0 to 3),
      Trace_Data_Read => NLW_U0_Trace_Data_Read_UNCONNECTED,
      Trace_Data_Write => NLW_U0_Trace_Data_Write_UNCONNECTED,
      Trace_Data_Write_Value(0 to 31) => NLW_U0_Trace_Data_Write_Value_UNCONNECTED(0 to 31),
      Trace_Delay_Slot => NLW_U0_Trace_Delay_Slot_UNCONNECTED,
      Trace_Instruction(0 to 31) => NLW_U0_Trace_Instruction_UNCONNECTED(0 to 31),
      Trace_Jump_Taken => NLW_U0_Trace_Jump_Taken_UNCONNECTED,
      Trace_MB_Halted => NLW_U0_Trace_MB_Halted_UNCONNECTED,
      Trace_MSR_Reg(0 to 14) => NLW_U0_Trace_MSR_Reg_UNCONNECTED(0 to 14),
      Trace_New_Reg_Value(0 to 31) => NLW_U0_Trace_New_Reg_Value_UNCONNECTED(0 to 31),
      Trace_PC(0 to 31) => NLW_U0_Trace_PC_UNCONNECTED(0 to 31),
      Trace_Reg_Addr(0 to 4) => NLW_U0_Trace_Reg_Addr_UNCONNECTED(0 to 4),
      Trace_Reg_Write => NLW_U0_Trace_Reg_Write_UNCONNECTED,
      Trace_Valid_Instr => NLW_U0_Trace_Valid_Instr_UNCONNECTED,
      UART_Interrupt => NLW_U0_UART_Interrupt_UNCONNECTED,
      UART_Rx => UART_Rx,
      UART_Tx => UART_Tx
    );
end STRUCTURE;
