,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - FLOAT,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - FLOAT,Speedup w/ templated loop iteration count (known at compile-time) - FLOAT,Speedup using CPU vectorization - FLOAT,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - DOUBLE,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - DOUBLE,Speedup w/ templated loop iteration count (known at compile-time) - DOUBLE,Speedup using CPU vectorization - DOUBLE,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - HALF,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - HALF,Speedup w/ templated loop iteration count (known at compile-time) - HALF,Speedup using CPU vectorization - HALF,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - All Runs,Speedup w/ templated loop iteration count (known at compile-time) - All Runs,Speedup using half-precision relative to float,Speedup using double-precision relative to float (actually slowdown),
Average Speedup,1.1634,1.4568,1.53874,1.53511,1.46105,1.48824,1.4545,1.44414,1.41331,1.37547,1.3787,1.37858,1.38306,1.38523,0.982474,1.00425,1.09569,1.14849,1.23036,1.28439,1.3277,1.35835,1.3652,1.37183,1.37291,1.37426,1.36732,1.36103,1.4568,1.53511,1.48824,1.10076,1.24746,1.30669,1.3282,1.44227,1.01392,1.23688,1.88574,1.12461,1.54913,1.64727,1.6074,1.49005,1.47954,1.40855,1.38554,1.39619,1.40923,1.40506,1.39314,1.39486,1.39197,1.04163,1.04988,1.13566,1.1806,1.25355,1.3006,1.34209,1.37444,1.37833,1.38062,1.3762,1.372,1.36434,1.35857,1.54913,1.6074,1.47954,1.504,1.40834,1.40056,1.31881,1.46514,1.02281,1.27096,1.24545,1.42258,1.55589,1.54783,1.48152,1.40966,1.36841,1.3016,1.27903,1.24157,1.22415,1.20649,1.1921,1.18694,1.1833,0.953486,0.960808,1.08789,1.14817,1.23124,1.28661,1.33114,1.36483,1.37041,1.37551,1.37605,1.37673,1.36956,1.36343,1.55589,1.48152,1.36841,1.00466,1.01824,1.05568,1.15344,1.21317,1.03846,1.19395,2.81823,1.1634,1.4568,1.53874,1.53511,1.46105,1.48824,1.4545,1.44414,1.41331,1.37547,1.3787,1.37858,1.38306,1.38523,1.36786,1.40572,1.43147,1.4346,1.41282,1.41352,1.393,1.38534,1.38952,1.39523,1.39396,1.38918,1.39015,1.38888,1.39004,1.40001,1.40426,1.40046,1.39203,1.38527,1.37142,1.36447,1.35305,1.34553,1.33744,1.32985,1.32485,1.32036,0.982474,1.00425,1.09569,1.14849,1.23036,1.28439,1.3277,1.35835,1.3652,1.37183,1.37291,1.37426,1.36732,1.36103,1.33974,1.32214,1.32126,1.32093,1.33275,1.3429,1.35472,1.36591,1.3678,1.36919,1.3677,1.36609,1.36263,1.3598,1.34579,1.3332,1.33349,1.33335,1.34032,1.34688,1.35407,1.36092,1.36238,1.36393,1.36438,1.36488,1.36289,1.36101,1.02598,1.23361,1.20702,0.53178,
Median Speedup,1.1634,1.4568,1.70263,1.61343,1.52422,1.57419,1.52422,1.44793,1.37163,1.31184,1.37163,1.37445,1.37726,1.39416,0.982474,1.00425,1.02602,1.1523,1.27859,1.29273,1.30687,1.43073,1.41993,1.42574,1.41993,1.40453,1.38912,1.38638,1.4568,1.61343,1.57419,1.10076,1.27198,1.39416,1.25206,1.41354,1.00563,1.08938,1.84254,1.12461,1.54913,1.84355,1.66567,1.48778,1.45739,1.42699,1.32573,1.42699,1.45419,1.42699,1.39517,1.4155,1.38942,1.04163,1.04988,1.05812,1.18268,1.30724,1.31133,1.31541,1.42561,1.40947,1.40533,1.4012,1.36657,1.33194,1.32889,1.54913,1.66567,1.45739,1.504,1.42236,1.38942,1.36334,1.42699,1.01049,1.08966,1.17053,1.42258,1.55589,1.53169,1.47714,1.42258,1.35258,1.28258,1.22236,1.16213,1.14219,1.12224,1.12163,1.12224,1.12361,0.953486,0.960808,0.96813,1.14858,1.32902,1.33554,1.34206,1.45275,1.41503,1.41825,1.41503,1.39961,1.3842,1.38282,1.55589,1.47714,1.35258,1.00466,1.03182,1.05058,1.12224,1.1361,1.00411,1.06271,3.10197,1.1634,1.4568,1.70263,1.61343,1.52422,1.57419,1.52422,1.44793,1.37163,1.31184,1.37163,1.37445,1.37726,1.39416,1.37726,1.39416,1.41105,1.4123,1.41105,1.4123,1.41105,1.39416,1.41105,1.4123,1.41105,1.39416,1.41105,1.39416,1.41105,1.4123,1.41354,1.4123,1.41105,1.39416,1.37726,1.37445,1.37163,1.36749,1.36334,1.35891,1.35448,1.31853,0.982474,1.00425,1.02602,1.1523,1.27859,1.29273,1.30687,1.43073,1.41993,1.42574,1.41993,1.40453,1.38912,1.38638,1.38365,1.34526,1.30724,1.31133,1.31541,1.34953,1.38365,1.38638,1.38912,1.39516,1.38912,1.38638,1.38365,1.35779,1.33194,1.32889,1.33194,1.33048,1.33194,1.337,1.34206,1.36285,1.38365,1.38638,1.38365,1.38393,1.38365,1.38254,1.00703,1.083,1.0127,0.511484,