# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../Code Examples/counter/counter_top.sv" \
"../../../../../../../Code Examples/counter/tb_counter.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
