#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 17 11:46:51 2020
# Process ID: 4788
# Current directory: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4484 C:\Users\robeg\OneDrive - unb.br\UnB\3 Semestre\trabalho_8\trabalho_8.xpr
# Log file: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/vivado.log
# Journal file: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xinlinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1001.059 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/sumOrSub.vhd} w ]
add_files {{C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/sumOrSub.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Nov 17 12:53:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1001.059 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Nov 17 13:12:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.059 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calculadora' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calculadora_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/sumOrSub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sumOrSub'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/calculadora.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculadora'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '33' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xelab -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xinlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.somador1bit [somador1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.somador4bit [somador4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.sumOrSub [sumorsub_default]
Compiling architecture behavioral of entity xil_defaultlib.transformador [transformador_default]
Compiling architecture behavioral of entity xil_defaultlib.OverFlow [overflow_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificadorBCD [decodificadorbcd_default]
Compiling architecture behavioral of entity xil_defaultlib.clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.calculadora
Built simulation snapshot calculadora_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1001.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '126' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calculadora_behav -key {Behavioral:sim_1:Functional:calculadora} -tclbatch {calculadora.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calculadora.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.059 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calculadora_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:03:28 . Memory (MB): peak = 1001.059 ; gain = 0.000
add_force {/calculadora/bcd_centena} -radix unsigned {10 0ns}
add_force {/calculadora/bcd_milhares} -radix unsigned {3 0ns}
run all
add_force {/calculadora/M} -radix unsigned {1 0ns}
add_force {/calculadora/M} -radix bin {1 0ns}
run all
run all
add_force {/calculadora/bcd_milhares} -radix hex {10 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {3 0ns}
add_force {/calculadora/bcd_milhares} -radix unsigned {10 0ns}
run all
run all
add_force {/calculadora/bcd_milhares} -radix dec {10 0ns}
run all
add_force {/calculadora/bcd_milhares} -radix unsigned {9 0ns}
run all
run all
add_force {/calculadora/bcd_centena} -radix dec {5 0ns}
add_force {/calculadora/bcd_milhares} -radix unsigned {3 0ns}
run all
add_force {/calculadora/bcd_milhares} -radix hex {9 0ns}
add_force {/calculadora/bcd_milhares} -radix unsigned {3 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {3 0ns}
run all
add_force {/calculadora/M} -radix bin {0 0ns}
run all
run all
add_force {/calculadora/M} -radix bin {0 0ns}
add_force {/calculadora/M} -radix bin {1 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1001.059 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calculadora' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.059 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calculadora' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calculadora_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xelab -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xinlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1001.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calculadora_behav -key {Behavioral:sim_1:Functional:calculadora} -tclbatch {calculadora.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calculadora.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.059 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calculadora_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:38 . Memory (MB): peak = 1001.059 ; gain = 0.000
add_force {/calculadora/bcd_milhares} -radix unsigned {3 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {3 0ns}
run all
add_bp {C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/transformador.vhd} 14
add_bp {C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/transformador.vhd} 13
remove_bps -file {C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/transformador.vhd} -line 14
add_force {/calculadora/bcd_milhares} -radix unsigned {9 0ns}
run all
Stopped at time : 1 us : File "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/transformador.vhd" Line 13
run all
Stopped at time : 1 us : File "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/transformador.vhd" Line 13
remove_bps -file {C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/transformador.vhd} -line 13
run all
add_force {/calculadora/bcd_milhares} -radix hex {1 0ns}
add_force {/calculadora/bcd_centena} -radix hex {1 0ns}
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calculadora' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calculadora_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/transformador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transformador'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xelab -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xinlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.somador1bit [somador1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.somador4bit [somador4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.sumOrSub [sumorsub_default]
Compiling architecture behavioral of entity xil_defaultlib.transformador [transformador_default]
Compiling architecture behavioral of entity xil_defaultlib.OverFlow [overflow_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificadorBCD [decodificadorbcd_default]
Compiling architecture behavioral of entity xil_defaultlib.clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.calculadora
Built simulation snapshot calculadora_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calculadora_behav -key {Behavioral:sim_1:Functional:calculadora} -tclbatch {calculadora.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calculadora.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calculadora_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:06 . Memory (MB): peak = 1017.086 ; gain = 0.000
add_force {/calculadora/M} -radix unsigned {1 0ns}
add_force {/calculadora/bcd_milhares} -radix unsigned {-1 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {2 0ns}
run all
add_force {/calculadora/resultadoSoma} -radix dec {-1 0ns}
run all
add_force {/calculadora/bcd_milhares} -radix unsigned {4 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {3 0ns}
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calculadora' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calculadora_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_6/trabalho_6.srcs/sources_1/new/somador1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'somador1bit'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xelab -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xinlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.somador1bit [somador1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.somador4bit [somador4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.sumOrSub [sumorsub_default]
Compiling architecture behavioral of entity xil_defaultlib.transformador [transformador_default]
Compiling architecture behavioral of entity xil_defaultlib.OverFlow [overflow_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificadorBCD [decodificadorbcd_default]
Compiling architecture behavioral of entity xil_defaultlib.clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.calculadora
Built simulation snapshot calculadora_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calculadora_behav -key {Behavioral:sim_1:Functional:calculadora} -tclbatch {calculadora.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calculadora.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calculadora_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:07 . Memory (MB): peak = 1017.086 ; gain = 0.000
add_force {/calculadora/M} -radix unsigned {1 0ns}
add_force {/calculadora/bcd_milhares} -radix hex {4 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {3 0ns}
run all
add_force {/calculadora/M} -radix unsigned {8 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '8': The decimal value '8' is bigger than the object size of 1 bits.
add_force {/calculadora/bcd_milhares} -radix unsigned {8 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {4 0ns}
add_force {/calculadora/M} -radix bin {0 0ns}
run all
run all
add_force {/calculadora/bcd_centena} -radix unsigned {8 0ns}
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calculadora' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calculadora_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.srcs/sources_1/new/calculadora.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculadora'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
"xelab -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xinlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6cd772c563e84198867c04363727ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calculadora_behav xil_defaultlib.calculadora -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.somador1bit [somador1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.somador4bit [somador4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.sumOrSub [sumorsub_default]
Compiling architecture behavioral of entity xil_defaultlib.transformador [transformador_default]
Compiling architecture behavioral of entity xil_defaultlib.OverFlow [overflow_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificadorBCD [decodificadorbcd_default]
Compiling architecture behavioral of entity xil_defaultlib.clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.calculadora
Built simulation snapshot calculadora_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '64' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calculadora_behav -key {Behavioral:sim_1:Functional:calculadora} -tclbatch {calculadora.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calculadora.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.086 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calculadora_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:02:06 . Memory (MB): peak = 1017.086 ; gain = 0.000
add_force {/calculadora/bcd_milhares} -radix unsigned {8 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {8 0ns}
add_force {/calculadora/M} -radix unsigned {0 0ns}
run all
add_force {/calculadora/bcd_centena} -radix unsigned {7 0ns}
run all
add_force {/calculadora/bcd_milhares} -radix dec {-1 0ns}
add_force {/calculadora/bcd_centena} -radix dec {-2 0ns}
run all
add_force {/calculadora/bcd_milhares} -radix dec {-1 0ns}
add_force {/calculadora/bcd_centena} -radix unsigned {-1 0ns}
run all
add_force {/calculadora/M} -radix bin {1 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.086 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Nov 17 14:30:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Nov 17 14:40:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.086 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 17 14:51:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/trabalho_8/trabalho_8.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1456.012 ; gain = 16.371
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 15:00:59 2020...
