<root><simulation><result_generated_time />2023-05-17 19:34:43<layer><layer_spec />{'B': 1, 'K': 24, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2457600<total_data_size_element />{'W': 24576, 'I': 102400, 'O': 2400}<total_data_reuse />{'W': 100, 'I': 24.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_2', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [40, 1, 1], 'O': [160, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 10)]], [[('C', 2), ('K', 8)], []], [], []]<I />[[[('K', 8)], []], [[('C', 2), ('OY', 2)], [('OY', 10)]], [], []]<O />[[[('C', 2)], []], [[('K', 8), ('OY', 2)], [('OY', 10)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('C', 2), ('OX', 2)], [('C', 256), ('OX', 5)], []]<I />[[('K', 3), ('C', 2), ('OX', 2)], [('C', 256), ('OX', 5)], []]<O />[[('K', 3), ('C', 2), ('OX', 2), ('C', 256)], [('OX', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [20.0, 2, 5, 1], 'I': [8.0, 3.0, 1.0, 1.0], 'O': [2.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 196608, 196608], 'I': [32, 1638400, 1638400], 'O': [48, 38400, 38400], 'O_partial': [48, 0, 0], 'O_final': [0, 38400, 38400]}<actual_mem_utilization_individual />{'W': [0.09, 0.01, 0.0], 'I': [0.06, 0.05, 0.0], 'O': [0.09, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.06, 0.0], 'I': [0.06, 0.06, 0.0], 'O': [0.09, 0.06, 0.0]}<effective_mem_size_bit />{'W': [48, 196608, 196608], 'I': [32, 1638400, 1638400], 'O': [48, 7680, 38400], 'O_partial': [48, 0, 0], 'O_final': [0, 7680, 38400]}<total_unit_count />{'W': [320, 16, 1, 1], 'I': [320, 40, 1, 1], 'O': [320, 160, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [40, 40, 1, 1], 'O': [160, 160, 1, 1]}<duplicate_unit_count />{'W': [20.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[245760, 122880], [122880, 24576], [24576, 0]]<I />[[102400, 102400], [102400, 102400], [102400, 0]]<O />[[(1226400, 1228800), (2400, 0)], [(0, 2400), (2400, 0)], [(0, 2400), (0, 0)]]<O_partial />[[(1226400, 1228800), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2400, 0)], [(0, 2400), (2400, 0)], [(0, 2400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[30720, 15360], [1920, 384], [96, 0]]<I />[[12800, 12800], [1600, 1600], [400, 0]]<O />[[(153300, 153600), (300, 0)], [(0, 38), (38, 0)], [(0, 9), (0, 0)]]<O_partial />[([153300, 153600], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [300, 0]), ([0, 38], [38, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />2457600<idle />5406720</mac_count></basic_info><energy><total_energy />5644017.5<mem_energy_breakdown><W />[15.9, 237.8, 127.9]<I />[9.0, 317.1, 532.7]<O />[107.6, 7.4, 12.5]</mem_energy_breakdown><MAC_energy><active_MAC />5372313.6<idle_MAC />270336.0<total />5642649.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2534<utilization_without_data_loading />0.3125<utilization_spatial />0.3125<utilization_temporal_with_data_loading />0.8107<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />18946<latency_cycle_without_data_loading />15360<ideal_computing_cycle />15360<data_loading><load_cycle_total />3586<load_cycle_individual />{'W': [2, 384, 0], 'I': [3, 3200, 0]}<load_cycle_combined />{'W': 384, 'I': 3200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-15359], [-14069, -12790], [-15360, -15360]], 'I': [[-15359], [-15348, -12790], [-15360, -15360]], 'O': [[-15360], [-15355, -15285], [-15285, -15341]]}<mem_stall_cycle_shared />{'W': [[-15359], [-14069, 0], [0, 0]], 'I': [[-15359], [-15348, 0], [0, 0]], 'O': [[-15360], [-15355, -15285], [-15285, -15341]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 196608, 196608], 'I': [32, 1638400, 1638400], 'O': [48, 38400, 38400], 'O_partial': [48, 0, 0], 'O_final': [0, 38400, 38400]}<data_size_each_level_total />{'W': [768, 196608, 196608], 'I': [1280, 1638400, 1638400], 'O': [7680, 38400, 38400]}<loop_cycles_each_level />{'W': [12, 15360, 15360], 'I': [12, 15360, 15360], 'O': [3072, 15360, 15360]}<top_ir_loop_size />{'W': [2, 5, 1], 'I': [1, 1, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [64.0, 12.8], [12.8, 12.8]], 'I': [[8.0, 2.7], [106.7, 106.7], [106.7, 106.7]], 'O': [[8.0, 0.0], [2.5, 2.5], [2.5, 2.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 64.0], [64.0, 12.8]], 'I': [[8.0, 2.7], [106.7, 106.7], [106.7, 106.7]], 'O': [[8.0, 4.0], [640.0, 2.5], [2.5, 2.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [64.0, 12.8], [12.8, 0]], 'I': [[8.0, 2.7], [106.7, 106.7], [106.7, 0]], 'O': [[8.0, 0.0], [2.5, 2.5], [2.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [173.2, 122.0], [119.5, 2.5]], 'I': [[8.0, 2.7], [173.2, 122.0], [119.5, 2.5]], 'O': [[8.0, 0.0], [173.2, 122.0], [119.5, 2.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 15360], [12, 12, 1280], [15360, 15360, 1]], 'I': [[1, 1, 15360], [12, 12, 1280], [15360, 15360, 1]], 'O': [[1, 1, 15360], [3072, 3072, 5], [15360, 15360, 1]]}<trans_time_real />{'W': [[0, 1, 15360], [[1, 12, 1280], [2, 12, 1280]], [[384, 15360, 1], [96, 15360, 1]]], 'I': [[0, 1, 15360], [[0, 12, 1280], [2, 12, 1280]], [[3200, 15360, 1], [800, 15360, 1]]], 'O': [[0, 1, 15360], [[1, 3072, 5], [15, 3072, 5]], [[75, 15360, 1], [19, 15360, 1]]]}<single_stall_cycle />{'W': [[-1], [-11, -10], [-14976, -15264]], 'I': [[-1], [-12, -10], [-12160, -14560]], 'O': [[-1], [-3071, -3057], [-15285, -15341]]}<single_stall_count />{'W': [15359, 1279, 0], 'I': [15359, 1279, 0], 'O': [15360, 5, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [75, 0]}, 1: {'W': [2558, 0], 'I': [2558, 0], 'O': [75, 75]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-15360, -15360], [-15285, -15360]], 1: [[-10244, -15360], [-15285, -15285]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>