
Cadence Voltus(TM) IC Power Integrity Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.12-s092_1, built Wed Aug 14 10:37:24 PDT 2024
Options:	-init scr/ssgnp_0p765v_125c_cworst_CCworst_T.LibGen.tcl -log logs/ssgnp_0p765v_125c_cworst_CCworst_T.LibGen.log 
Date:		Mon Dec  8 10:06:46 2025
Host:		nfdpcsr050 (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (32cores*64cpus*Intel(R) Xeon(R) Platinum 8462Y+ 61440KB)
OS:		Red Hat Enterprise Linux 8.6 (Ootpa)
LSF:		Interactive job 8776909 in cluster "nflsfdpc01" and queue "pd" on 4 cpus with -R " select[OSREL==EE70 || OSREL==EE80] span[hosts=1]".

License:
		[10:06:46.172942] Configured Lic search path (23.02-s005): 5280@noidpclic-lb1:5280@noidpclic02:5280@noidpclic04:5281@noidpclic-lb1:5281@noidpclic02:5281@noidpclic04

		vtsxl	Voltus Power Integrity Solution XL	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
environment variable TMPDIR is '/tmp/ssv_tmpdir_3079508_0d12f475-8d42-47e5-aae1-5b48fc6f857e_jQ9s1g'.
#@ Processing -files option
Sourcing tcl/tk file 'scr/ssgnp_0p765v_125c_cworst_CCworst_T.LibGen.tcl' ...
<CMD> read_lib -lef {/process/tsmcN5/data/stdcell/n5/TSMC/PRTF_Innovus_5nm_014_Cad_V13a/PRTF/PRTF_Innovus_5nm_014_Cad_V13a/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N5_15M_1X1Xb1Xe1Ya1Yb5Y2Yy2Z_UTRDL_M1P34_M2P35_M3P42_M4P42_M5P76_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_H210_SHDMIM.13a.tlef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll_par.lef}
<CMD> set_advanced_pg_library_mode -decap_frequency 1e9
<CMD> set_advanced_pg_library_mode -default_frequency 1e9
<CMD> setenv MODELS_DIR /process/tsmcN5/data/g/PDK/tsmc5g.a.13/models/spectre_v1d2_2p5
<CMD> setenv TSMCPDK_OS_INSTALL_PATH /process/tsmcN5/data/g/PDK/tsmc5g_plus.a.10/eDesigner
<CMD> set_pg_library_mode -celltype stdcells -ground_pins VSS -power_pins {VDD 0.765 VDDL 0.765 VDDS 0.765} -extraction_tech_file /process/tsmcN5/data/g/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/fs_v1d2p4a/rcworst/Tech/rcworst_CCworst_T/qrcTechFile -temperature 125 -spice_subckts {/process/tsmcN5/data/g/PEGASUS/LVS/current/source.added /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lpe_spice/tcbn05_bwph210l6p51cnod_lvl_ulvt_lpe_cworst_CCworst_T_125c.spi /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lpe_spice/tcbn05_bwph210l6p51cnod_lvl_ulvtll_lpe_cworst_CCworst_T_125c.spi /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lpe_spice/tcbn05_bwph210l6p51cnod_lvl_elvt_lpe_cworst_CCworst_T_125c.spi /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lpe_spice/tcbn05_bwph210l6p51cnod_lvl_svt_lpe_cworst_CCworst_T_125c.spi /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lpe_spice/tcbn05_bwph210l6p51cnod_lvl_lvtll_lpe_cworst_CCworst_T_125c.spi /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lpe_spice/tcbn05_bwph210l6p51cnod_lvl_lvt_lpe_cworst_CCworst_T_125c.spi} -spice_corners ir_em -spice_models /process/tsmcN5/data/g/PDK/tsmc5g.a.13/models/spectre_v1d2_2p5/ir_em.scs -filler_cells *FILL* -decap_cells *DCAP* -lef_layermap /projects/TC70_LPDDR6_N5P/libs/map/N5_15M_voltus_lefdef.layermap
<CMD> generate_pg_library -output dbs/ssgnp_0p765v_125c_cworst_CCworst_T
[10:07:11.285435] Periodic Lic check successful
[10:07:11.285504] Feature usage summary:
[10:07:11.285506] Voltus_Power_Integrity_XL
[10:07:11.285512] Voltus_Power_Integrity_AA

(#112) This command "generate_pg_library -output dbs/ssgnp_0p765v_125c_cworst_CCworst_T" required an extra checkout of license vtsaa.
Additional license(s) checked out: 1 'Voltus_Power_Integrity_AA' license(s)
Started PGV Library Generator at 10:07:10 12/08/2025

** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
	Mode: allcells 
	Capacitance: simulation_based 
	Current Distribution: estimation 
	Grid Port Definition: LEF 
	Grid Current Sinks: LEF pin 
	Power Gate: no

