D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1   -part GW2A_18  -package PBGA484  -grade -7    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -gcc_allow_lat_combloops 0 -gcc_convert_lats_to_regs 0 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\synlog\report\gw2a18_test_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  rev_1  -flow mapping  -multisrs  -ovm  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.vm   -autoconstraint  -freq 150.000   J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\synwork\gw2a18_test_prem.srd  -sap  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.sap  -otap  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.tap  -omap  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.map  -devicelib  D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\syntmp\gw2a18_test.plg  -osyn  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.srm  -prjdir  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\  -prjname  gw2a18_test  -log  J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\synlog\gw2a18_test_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2A_18 -package PBGA484 -grade -7 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -gcc_allow_lat_combloops 0 -gcc_convert_lats_to_regs 0 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\gw2a18_test_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -implementation rev_1 -flow mapping -multisrs -ovm ..\gw2a18_test.vm -autoconstraint -freq 150.000 ..\synwork\gw2a18_test_prem.srd -sap ..\gw2a18_test.sap -otap ..\gw2a18_test.tap -omap ..\gw2a18_test.map -devicelib D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v -ologparam gw2a18_test.plg -osyn ..\gw2a18_test.srm -prjdir ..\..\ -prjname gw2a18_test -log ..\synlog\gw2a18_test_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:11
file:..\gw2a18_test.vm|io:o|time:1598250466|size:360989|exec:0|csum:
file:..\synwork\gw2a18_test_prem.srd|io:i|time:1598250456|size:110830|exec:0|csum:5311BBF3B992141E36B8FA86B436E10B
file:..\gw2a18_test.sap|io:o|time:1598250457|size:5091|exec:0|csum:
file:..\gw2a18_test.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\gw2a18_test.map|io:o|time:1598250468|size:28|exec:0|csum:
file:D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1592563594|size:163823|exec:0|csum:4F0C2EB549641D2977B79A01DA3007ED
file:gw2a18_test.plg|io:o|time:1598250468|size:1661|exec:0|csum:
file:..\gw2a18_test.srm|io:o|time:1598250465|size:10805|exec:0|csum:
file:..\synlog\gw2a18_test_fpga_mapper.srr|io:o|time:1598250468|size:162313|exec:0|csum:
file:D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1592563404|size:42764288|exec:1|csum:B83081B4724C5707B76E2F9F0163E251
