|main
clk => clk.IN5
Rx => Rx.IN1
button => button.IN1
o << o.DB_MAX_OUTPUT_PORT_TYPE
ex_1 << Pulse:PL1.PL_out
ex_2 << Pulse:PL2.PL_out
ex_3 << Pulse:PL3.PL_out
ex_4 << Pulse:PL4.PL_out
ex_5 << Pulse:PL5.PL_out
ex_6 << Pulse:PL6.PL_out
ex_7 << Pulse:PL7.PL_out
ex_8 << Pulse:PL8.PL_out


|main|PLL:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|main|PLL:pll_inst|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|main|PLL:pll_inst|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|main|Start:comb_11
st_clk => st_o~reg0.CLK
st_button => LessThan0.IN2
end_flg => st_o.OUTPUTSELECT
PC_start => st_o.OUTPUTSELECT
st_o <= st_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|UART_Rx:comb_12
clk_Rx => UART_clk~reg0.CLK
clk_Rx => cnt[0].CLK
clk_Rx => cnt[1].CLK
clk_Rx => cnt[2].CLK
clk_Rx => cnt[3].CLK
clk_Rx => cnt[4].CLK
clk_Rx => cnt[5].CLK
clk_Rx => cnt[6].CLK
clk_Rx => cnt[7].CLK
clk_Rx => cnt[8].CLK
clk_Rx => cnt[9].CLK
clk_Rx => cnt[10].CLK
clk_Rx => cnt[11].CLK
clk_Rx => cnt[12].CLK
clk_Rx => cnt[13].CLK
clk_Rx => cnt[14].CLK
clk_Rx => cnt[15].CLK
Rx_in => l.OUTPUTSELECT
Rx_in => wr.OUTPUTSELECT
Rx_in => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_clk <= UART_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr <= wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[0] <= wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[1] <= wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[2] <= wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[3] <= wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[4] <= wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[5] <= wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[6] <= wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[7] <= wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|RAM:comb_13
PL1_drt[0] <= PL1_drt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[1] <= PL1_drt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[2] <= PL1_drt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[3] <= PL1_drt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[4] <= PL1_drt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[5] <= PL1_drt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[6] <= PL1_drt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[7] <= PL1_drt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[8] <= PL1_drt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[9] <= PL1_drt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[10] <= PL1_drt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[11] <= PL1_drt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[12] <= PL1_drt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[13] <= PL1_drt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[14] <= PL1_drt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[15] <= PL1_drt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[16] <= PL1_drt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL1_drt[17] <= PL1_drt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[0] <= DL1_del[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[1] <= DL1_del[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[2] <= DL1_del[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[3] <= DL1_del[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[4] <= DL1_del[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[5] <= DL1_del[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[6] <= DL1_del[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[7] <= DL1_del[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[8] <= DL1_del[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[9] <= DL1_del[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[10] <= DL1_del[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[11] <= DL1_del[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[12] <= DL1_del[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[13] <= DL1_del[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[14] <= DL1_del[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[15] <= DL1_del[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL1_del[16] <= DL1_del[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_type_start[0] <= ch1_type_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_type_start[1] <= ch1_type_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_type_start[2] <= ch1_type_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_type_start[3] <= ch1_type_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL1[0] <= Mult_PL1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL1[1] <= Mult_PL1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL1[2] <= Mult_PL1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL1[3] <= Mult_PL1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL1[4] <= Mult_PL1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL1[0] <= Mult_DL1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL1[1] <= Mult_DL1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL1[2] <= Mult_DL1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL1[3] <= Mult_DL1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL1[4] <= Mult_DL1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[0] <= PL2_drt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[1] <= PL2_drt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[2] <= PL2_drt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[3] <= PL2_drt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[4] <= PL2_drt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[5] <= PL2_drt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[6] <= PL2_drt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[7] <= PL2_drt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[8] <= PL2_drt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[9] <= PL2_drt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[10] <= PL2_drt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[11] <= PL2_drt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[12] <= PL2_drt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[13] <= PL2_drt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[14] <= PL2_drt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[15] <= PL2_drt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL2_drt[16] <= PL2_drt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[0] <= DL2_del[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[1] <= DL2_del[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[2] <= DL2_del[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[3] <= DL2_del[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[4] <= DL2_del[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[5] <= DL2_del[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[6] <= DL2_del[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[7] <= DL2_del[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[8] <= DL2_del[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[9] <= DL2_del[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[10] <= DL2_del[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[11] <= DL2_del[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[12] <= DL2_del[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[13] <= DL2_del[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[14] <= DL2_del[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[15] <= DL2_del[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL2_del[16] <= DL2_del[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_type_start[0] <= ch2_type_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_type_start[1] <= ch2_type_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_type_start[2] <= ch2_type_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_type_start[3] <= ch2_type_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL2[0] <= Mult_PL2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL2[1] <= Mult_PL2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL2[2] <= Mult_PL2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL2[3] <= Mult_PL2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL2[4] <= Mult_PL2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL2[0] <= Mult_DL2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL2[1] <= Mult_DL2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL2[2] <= Mult_DL2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL2[3] <= Mult_DL2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL2[4] <= Mult_DL2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[0] <= PL3_drt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[1] <= PL3_drt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[2] <= PL3_drt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[3] <= PL3_drt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[4] <= PL3_drt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[5] <= PL3_drt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[6] <= PL3_drt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[7] <= PL3_drt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[8] <= PL3_drt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[9] <= PL3_drt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[10] <= PL3_drt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[11] <= PL3_drt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[12] <= PL3_drt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[13] <= PL3_drt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[14] <= PL3_drt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[15] <= PL3_drt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL3_drt[16] <= PL3_drt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[0] <= DL3_del[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[1] <= DL3_del[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[2] <= DL3_del[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[3] <= DL3_del[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[4] <= DL3_del[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[5] <= DL3_del[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[6] <= DL3_del[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[7] <= DL3_del[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[8] <= DL3_del[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[9] <= DL3_del[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[10] <= DL3_del[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[11] <= DL3_del[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[12] <= DL3_del[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[13] <= DL3_del[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[14] <= DL3_del[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[15] <= DL3_del[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL3_del[16] <= DL3_del[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3_type_start[0] <= ch3_type_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3_type_start[1] <= ch3_type_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3_type_start[2] <= ch3_type_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3_type_start[3] <= ch3_type_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL3[0] <= Mult_PL3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL3[1] <= Mult_PL3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL3[2] <= Mult_PL3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL3[3] <= Mult_PL3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL3[4] <= Mult_PL3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL3[0] <= Mult_DL3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL3[1] <= Mult_DL3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL3[2] <= Mult_DL3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL3[3] <= Mult_DL3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL3[4] <= Mult_DL3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[0] <= PL4_drt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[1] <= PL4_drt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[2] <= PL4_drt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[3] <= PL4_drt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[4] <= PL4_drt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[5] <= PL4_drt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[6] <= PL4_drt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[7] <= PL4_drt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[8] <= PL4_drt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[9] <= PL4_drt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[10] <= PL4_drt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[11] <= PL4_drt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[12] <= PL4_drt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[13] <= PL4_drt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[14] <= PL4_drt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[15] <= PL4_drt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL4_drt[16] <= PL4_drt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[0] <= DL4_del[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[1] <= DL4_del[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[2] <= DL4_del[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[3] <= DL4_del[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[4] <= DL4_del[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[5] <= DL4_del[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[6] <= DL4_del[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[7] <= DL4_del[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[8] <= DL4_del[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[9] <= DL4_del[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[10] <= DL4_del[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[11] <= DL4_del[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[12] <= DL4_del[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[13] <= DL4_del[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[14] <= DL4_del[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[15] <= DL4_del[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL4_del[16] <= DL4_del[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4_type_start[0] <= ch4_type_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4_type_start[1] <= ch4_type_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4_type_start[2] <= ch4_type_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4_type_start[3] <= ch4_type_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL4[0] <= Mult_PL4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL4[1] <= Mult_PL4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL4[2] <= Mult_PL4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL4[3] <= Mult_PL4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL4[4] <= Mult_PL4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL4[0] <= Mult_DL4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL4[1] <= Mult_DL4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL4[2] <= Mult_DL4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL4[3] <= Mult_DL4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL4[4] <= Mult_DL4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[0] <= PL5_drt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[1] <= PL5_drt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[2] <= PL5_drt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[3] <= PL5_drt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[4] <= PL5_drt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[5] <= PL5_drt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[6] <= PL5_drt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[7] <= PL5_drt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[8] <= PL5_drt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[9] <= PL5_drt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[10] <= PL5_drt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[11] <= PL5_drt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[12] <= PL5_drt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[13] <= PL5_drt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[14] <= PL5_drt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[15] <= PL5_drt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL5_drt[16] <= PL5_drt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[0] <= DL5_del[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[1] <= DL5_del[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[2] <= DL5_del[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[3] <= DL5_del[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[4] <= DL5_del[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[5] <= DL5_del[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[6] <= DL5_del[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[7] <= DL5_del[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[8] <= DL5_del[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[9] <= DL5_del[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[10] <= DL5_del[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[11] <= DL5_del[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[12] <= DL5_del[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[13] <= DL5_del[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[14] <= DL5_del[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[15] <= DL5_del[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL5_del[16] <= DL5_del[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5_type_start[0] <= ch5_type_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5_type_start[1] <= ch5_type_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5_type_start[2] <= ch5_type_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5_type_start[3] <= ch5_type_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL5[0] <= Mult_PL5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL5[1] <= Mult_PL5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL5[2] <= Mult_PL5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL5[3] <= Mult_PL5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL5[4] <= Mult_PL5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL5[0] <= Mult_DL5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL5[1] <= Mult_DL5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL5[2] <= Mult_DL5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL5[3] <= Mult_DL5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL5[4] <= Mult_DL5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[0] <= PL6_drt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[1] <= PL6_drt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[2] <= PL6_drt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[3] <= PL6_drt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[4] <= PL6_drt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[5] <= PL6_drt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[6] <= PL6_drt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[7] <= PL6_drt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[8] <= PL6_drt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[9] <= PL6_drt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[10] <= PL6_drt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[11] <= PL6_drt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[12] <= PL6_drt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[13] <= PL6_drt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[14] <= PL6_drt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[15] <= PL6_drt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL6_drt[16] <= PL6_drt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[0] <= DL6_del[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[1] <= DL6_del[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[2] <= DL6_del[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[3] <= DL6_del[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[4] <= DL6_del[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[5] <= DL6_del[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[6] <= DL6_del[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[7] <= DL6_del[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[8] <= DL6_del[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[9] <= DL6_del[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[10] <= DL6_del[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[11] <= DL6_del[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[12] <= DL6_del[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[13] <= DL6_del[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[14] <= DL6_del[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[15] <= DL6_del[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL6_del[16] <= DL6_del[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch6_type_start[0] <= ch6_type_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch6_type_start[1] <= ch6_type_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch6_type_start[2] <= ch6_type_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch6_type_start[3] <= ch6_type_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL6[0] <= Mult_PL6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL6[1] <= Mult_PL6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL6[2] <= Mult_PL6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL6[3] <= Mult_PL6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL6[4] <= Mult_PL6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL6[0] <= Mult_DL6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL6[1] <= Mult_DL6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL6[2] <= Mult_DL6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL6[3] <= Mult_DL6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL6[4] <= Mult_DL6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[0] <= PL7_drt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[1] <= PL7_drt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[2] <= PL7_drt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[3] <= PL7_drt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[4] <= PL7_drt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[5] <= PL7_drt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[6] <= PL7_drt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[7] <= PL7_drt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[8] <= PL7_drt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[9] <= PL7_drt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[10] <= PL7_drt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[11] <= PL7_drt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[12] <= PL7_drt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[13] <= PL7_drt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[14] <= PL7_drt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[15] <= PL7_drt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL7_drt[16] <= PL7_drt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[0] <= DL7_del[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[1] <= DL7_del[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[2] <= DL7_del[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[3] <= DL7_del[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[4] <= DL7_del[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[5] <= DL7_del[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[6] <= DL7_del[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[7] <= DL7_del[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[8] <= DL7_del[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[9] <= DL7_del[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[10] <= DL7_del[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[11] <= DL7_del[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[12] <= DL7_del[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[13] <= DL7_del[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[14] <= DL7_del[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[15] <= DL7_del[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL7_del[16] <= DL7_del[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch7_type_start[0] <= ch7_type_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch7_type_start[1] <= ch7_type_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch7_type_start[2] <= ch7_type_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch7_type_start[3] <= ch7_type_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL7[0] <= Mult_PL7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL7[1] <= Mult_PL7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL7[2] <= Mult_PL7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL7[3] <= Mult_PL7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL7[4] <= Mult_PL7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL7[0] <= Mult_DL7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL7[1] <= Mult_DL7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL7[2] <= Mult_DL7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL7[3] <= Mult_DL7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL7[4] <= Mult_DL7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[0] <= PL8_drt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[1] <= PL8_drt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[2] <= PL8_drt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[3] <= PL8_drt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[4] <= PL8_drt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[5] <= PL8_drt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[6] <= PL8_drt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[7] <= PL8_drt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[8] <= PL8_drt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[9] <= PL8_drt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[10] <= PL8_drt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[11] <= PL8_drt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[12] <= PL8_drt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[13] <= PL8_drt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[14] <= PL8_drt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[15] <= PL8_drt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL8_drt[16] <= PL8_drt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[0] <= DL8_del[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[1] <= DL8_del[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[2] <= DL8_del[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[3] <= DL8_del[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[4] <= DL8_del[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[5] <= DL8_del[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[6] <= DL8_del[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[7] <= DL8_del[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[8] <= DL8_del[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[9] <= DL8_del[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[10] <= DL8_del[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[11] <= DL8_del[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[12] <= DL8_del[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[13] <= DL8_del[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[14] <= DL8_del[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[15] <= DL8_del[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DL8_del[16] <= DL8_del[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch8_type_start[0] <= ch8_type_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch8_type_start[1] <= ch8_type_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch8_type_start[2] <= ch8_type_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch8_type_start[3] <= ch8_type_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL8[0] <= Mult_PL8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL8[1] <= Mult_PL8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL8[2] <= Mult_PL8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL8[3] <= Mult_PL8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_PL8[4] <= Mult_PL8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL8[0] <= Mult_DL8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL8[1] <= Mult_DL8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL8[2] <= Mult_DL8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL8[3] <= Mult_DL8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mult_DL8[4] <= Mult_DL8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PL9_drt[0] <= <GND>
PL9_drt[1] <= <GND>
PL9_drt[2] <= <GND>
PL9_drt[3] <= <GND>
PL9_drt[4] <= <GND>
PL9_drt[5] <= <GND>
PL9_drt[6] <= <GND>
PL9_drt[7] <= <GND>
PL9_drt[8] <= <GND>
PL9_drt[9] <= <GND>
PL9_drt[10] <= <GND>
PL9_drt[11] <= <GND>
PL9_drt[12] <= <GND>
PL9_drt[13] <= <GND>
PL9_drt[14] <= <GND>
PL9_drt[15] <= <GND>
PL9_drt[16] <= <GND>
DL9_del[0] <= <GND>
DL9_del[1] <= <GND>
DL9_del[2] <= <GND>
DL9_del[3] <= <GND>
DL9_del[4] <= <GND>
DL9_del[5] <= <GND>
DL9_del[6] <= <GND>
DL9_del[7] <= <GND>
DL9_del[8] <= <GND>
DL9_del[9] <= <GND>
DL9_del[10] <= <GND>
DL9_del[11] <= <GND>
DL9_del[12] <= <GND>
DL9_del[13] <= <GND>
DL9_del[14] <= <GND>
DL9_del[15] <= <GND>
DL9_del[16] <= <GND>
ch9_type_start[0] <= <GND>
ch9_type_start[1] <= <GND>
ch9_type_start[2] <= <GND>
ch9_type_start[3] <= <GND>
Mult_PL9[0] <= <GND>
Mult_PL9[1] <= <GND>
Mult_PL9[2] <= <GND>
Mult_PL9[3] <= <GND>
Mult_PL9[4] <= <GND>
Mult_DL9[0] <= <GND>
Mult_DL9[1] <= <GND>
Mult_DL9[2] <= <GND>
Mult_DL9[3] <= <GND>
Mult_DL9[4] <= <GND>
PL10_drt[0] <= <GND>
PL10_drt[1] <= <GND>
PL10_drt[2] <= <GND>
PL10_drt[3] <= <GND>
PL10_drt[4] <= <GND>
PL10_drt[5] <= <GND>
PL10_drt[6] <= <GND>
PL10_drt[7] <= <GND>
PL10_drt[8] <= <GND>
PL10_drt[9] <= <GND>
PL10_drt[10] <= <GND>
PL10_drt[11] <= <GND>
PL10_drt[12] <= <GND>
PL10_drt[13] <= <GND>
PL10_drt[14] <= <GND>
PL10_drt[15] <= <GND>
PL10_drt[16] <= <GND>
DL10_del[0] <= <GND>
DL10_del[1] <= <GND>
DL10_del[2] <= <GND>
DL10_del[3] <= <GND>
DL10_del[4] <= <GND>
DL10_del[5] <= <GND>
DL10_del[6] <= <GND>
DL10_del[7] <= <GND>
DL10_del[8] <= <GND>
DL10_del[9] <= <GND>
DL10_del[10] <= <GND>
DL10_del[11] <= <GND>
DL10_del[12] <= <GND>
DL10_del[13] <= <GND>
DL10_del[14] <= <GND>
DL10_del[15] <= <GND>
DL10_del[16] <= <GND>
ch10_type_start[0] <= <GND>
ch10_type_start[1] <= <GND>
ch10_type_start[2] <= <GND>
ch10_type_start[3] <= <GND>
Mult_PL10[0] <= <GND>
Mult_PL10[1] <= <GND>
Mult_PL10[2] <= <GND>
Mult_PL10[3] <= <GND>
Mult_PL10[4] <= <GND>
Mult_DL10[0] <= <GND>
Mult_DL10[1] <= <GND>
Mult_DL10[2] <= <GND>
Mult_DL10[3] <= <GND>
Mult_DL10[4] <= <GND>
PL11_drt[0] <= <GND>
PL11_drt[1] <= <GND>
PL11_drt[2] <= <GND>
PL11_drt[3] <= <GND>
PL11_drt[4] <= <GND>
PL11_drt[5] <= <GND>
PL11_drt[6] <= <GND>
PL11_drt[7] <= <GND>
PL11_drt[8] <= <GND>
PL11_drt[9] <= <GND>
PL11_drt[10] <= <GND>
PL11_drt[11] <= <GND>
PL11_drt[12] <= <GND>
PL11_drt[13] <= <GND>
PL11_drt[14] <= <GND>
PL11_drt[15] <= <GND>
PL11_drt[16] <= <GND>
DL11_del[0] <= <GND>
DL11_del[1] <= <GND>
DL11_del[2] <= <GND>
DL11_del[3] <= <GND>
DL11_del[4] <= <GND>
DL11_del[5] <= <GND>
DL11_del[6] <= <GND>
DL11_del[7] <= <GND>
DL11_del[8] <= <GND>
DL11_del[9] <= <GND>
DL11_del[10] <= <GND>
DL11_del[11] <= <GND>
DL11_del[12] <= <GND>
DL11_del[13] <= <GND>
DL11_del[14] <= <GND>
DL11_del[15] <= <GND>
DL11_del[16] <= <GND>
ch11_type_start[0] <= <GND>
ch11_type_start[1] <= <GND>
ch11_type_start[2] <= <GND>
ch11_type_start[3] <= <GND>
Mult_PL11[0] <= <GND>
Mult_PL11[1] <= <GND>
Mult_PL11[2] <= <GND>
Mult_PL11[3] <= <GND>
Mult_PL11[4] <= <GND>
Mult_DL11[0] <= <GND>
Mult_DL11[1] <= <GND>
Mult_DL11[2] <= <GND>
Mult_DL11[3] <= <GND>
Mult_DL11[4] <= <GND>
PL12_drt[0] <= <GND>
PL12_drt[1] <= <GND>
PL12_drt[2] <= <GND>
PL12_drt[3] <= <GND>
PL12_drt[4] <= <GND>
PL12_drt[5] <= <GND>
PL12_drt[6] <= <GND>
PL12_drt[7] <= <GND>
PL12_drt[8] <= <GND>
PL12_drt[9] <= <GND>
PL12_drt[10] <= <GND>
PL12_drt[11] <= <GND>
PL12_drt[12] <= <GND>
PL12_drt[13] <= <GND>
PL12_drt[14] <= <GND>
PL12_drt[15] <= <GND>
PL12_drt[16] <= <GND>
DL12_del[0] <= <GND>
DL12_del[1] <= <GND>
DL12_del[2] <= <GND>
DL12_del[3] <= <GND>
DL12_del[4] <= <GND>
DL12_del[5] <= <GND>
DL12_del[6] <= <GND>
DL12_del[7] <= <GND>
DL12_del[8] <= <GND>
DL12_del[9] <= <GND>
DL12_del[10] <= <GND>
DL12_del[11] <= <GND>
DL12_del[12] <= <GND>
DL12_del[13] <= <GND>
DL12_del[14] <= <GND>
DL12_del[15] <= <GND>
DL12_del[16] <= <GND>
ch12_type_start[0] <= <GND>
ch12_type_start[1] <= <GND>
ch12_type_start[2] <= <GND>
ch12_type_start[3] <= <GND>
Mult_PL12[0] <= <GND>
Mult_PL12[1] <= <GND>
Mult_PL12[2] <= <GND>
Mult_PL12[3] <= <GND>
Mult_PL12[4] <= <GND>
Mult_DL12[0] <= <GND>
Mult_DL12[1] <= <GND>
Mult_DL12[2] <= <GND>
Mult_DL12[3] <= <GND>
Mult_DL12[4] <= <GND>
PL13_drt[0] <= <GND>
PL13_drt[1] <= <GND>
PL13_drt[2] <= <GND>
PL13_drt[3] <= <GND>
PL13_drt[4] <= <GND>
PL13_drt[5] <= <GND>
PL13_drt[6] <= <GND>
PL13_drt[7] <= <GND>
PL13_drt[8] <= <GND>
PL13_drt[9] <= <GND>
PL13_drt[10] <= <GND>
PL13_drt[11] <= <GND>
PL13_drt[12] <= <GND>
PL13_drt[13] <= <GND>
PL13_drt[14] <= <GND>
PL13_drt[15] <= <GND>
PL13_drt[16] <= <GND>
DL13_del[0] <= <GND>
DL13_del[1] <= <GND>
DL13_del[2] <= <GND>
DL13_del[3] <= <GND>
DL13_del[4] <= <GND>
DL13_del[5] <= <GND>
DL13_del[6] <= <GND>
DL13_del[7] <= <GND>
DL13_del[8] <= <GND>
DL13_del[9] <= <GND>
DL13_del[10] <= <GND>
DL13_del[11] <= <GND>
DL13_del[12] <= <GND>
DL13_del[13] <= <GND>
DL13_del[14] <= <GND>
DL13_del[15] <= <GND>
DL13_del[16] <= <GND>
ch13_type_start[0] <= <GND>
ch13_type_start[1] <= <GND>
ch13_type_start[2] <= <GND>
ch13_type_start[3] <= <GND>
Mult_PL13[0] <= <GND>
Mult_PL13[1] <= <GND>
Mult_PL13[2] <= <GND>
Mult_PL13[3] <= <GND>
Mult_PL13[4] <= <GND>
Mult_DL13[0] <= <GND>
Mult_DL13[1] <= <GND>
Mult_DL13[2] <= <GND>
Mult_DL13[3] <= <GND>
Mult_DL13[4] <= <GND>
PL14_drt[0] <= <GND>
PL14_drt[1] <= <GND>
PL14_drt[2] <= <GND>
PL14_drt[3] <= <GND>
PL14_drt[4] <= <GND>
PL14_drt[5] <= <GND>
PL14_drt[6] <= <GND>
PL14_drt[7] <= <GND>
PL14_drt[8] <= <GND>
PL14_drt[9] <= <GND>
PL14_drt[10] <= <GND>
PL14_drt[11] <= <GND>
PL14_drt[12] <= <GND>
PL14_drt[13] <= <GND>
PL14_drt[14] <= <GND>
PL14_drt[15] <= <GND>
PL14_drt[16] <= <GND>
DL14_del[0] <= <GND>
DL14_del[1] <= <GND>
DL14_del[2] <= <GND>
DL14_del[3] <= <GND>
DL14_del[4] <= <GND>
DL14_del[5] <= <GND>
DL14_del[6] <= <GND>
DL14_del[7] <= <GND>
DL14_del[8] <= <GND>
DL14_del[9] <= <GND>
DL14_del[10] <= <GND>
DL14_del[11] <= <GND>
DL14_del[12] <= <GND>
DL14_del[13] <= <GND>
DL14_del[14] <= <GND>
DL14_del[15] <= <GND>
DL14_del[16] <= <GND>
ch14_type_start[0] <= <GND>
ch14_type_start[1] <= <GND>
ch14_type_start[2] <= <GND>
ch14_type_start[3] <= <GND>
Mult_PL14[0] <= <GND>
Mult_PL14[1] <= <GND>
Mult_PL14[2] <= <GND>
Mult_PL14[3] <= <GND>
Mult_PL14[4] <= <GND>
Mult_DL14[0] <= <GND>
Mult_DL14[1] <= <GND>
Mult_DL14[2] <= <GND>
Mult_DL14[3] <= <GND>
Mult_DL14[4] <= <GND>
PL15_drt[0] <= <GND>
PL15_drt[1] <= <GND>
PL15_drt[2] <= <GND>
PL15_drt[3] <= <GND>
PL15_drt[4] <= <GND>
PL15_drt[5] <= <GND>
PL15_drt[6] <= <GND>
PL15_drt[7] <= <GND>
PL15_drt[8] <= <GND>
PL15_drt[9] <= <GND>
PL15_drt[10] <= <GND>
PL15_drt[11] <= <GND>
PL15_drt[12] <= <GND>
PL15_drt[13] <= <GND>
PL15_drt[14] <= <GND>
PL15_drt[15] <= <GND>
PL15_drt[16] <= <GND>
DL15_del[0] <= <GND>
DL15_del[1] <= <GND>
DL15_del[2] <= <GND>
DL15_del[3] <= <GND>
DL15_del[4] <= <GND>
DL15_del[5] <= <GND>
DL15_del[6] <= <GND>
DL15_del[7] <= <GND>
DL15_del[8] <= <GND>
DL15_del[9] <= <GND>
DL15_del[10] <= <GND>
DL15_del[11] <= <GND>
DL15_del[12] <= <GND>
DL15_del[13] <= <GND>
DL15_del[14] <= <GND>
DL15_del[15] <= <GND>
DL15_del[16] <= <GND>
ch15_type_start[0] <= <GND>
ch15_type_start[1] <= <GND>
ch15_type_start[2] <= <GND>
ch15_type_start[3] <= <GND>
Mult_PL15[0] <= <GND>
Mult_PL15[1] <= <GND>
Mult_PL15[2] <= <GND>
Mult_PL15[3] <= <GND>
Mult_PL15[4] <= <GND>
Mult_DL15[0] <= <GND>
Mult_DL15[1] <= <GND>
Mult_DL15[2] <= <GND>
Mult_DL15[3] <= <GND>
Mult_DL15[4] <= <GND>
PL16_drt[0] <= <GND>
PL16_drt[1] <= <GND>
PL16_drt[2] <= <GND>
PL16_drt[3] <= <GND>
PL16_drt[4] <= <GND>
PL16_drt[5] <= <GND>
PL16_drt[6] <= <GND>
PL16_drt[7] <= <GND>
PL16_drt[8] <= <GND>
PL16_drt[9] <= <GND>
PL16_drt[10] <= <GND>
PL16_drt[11] <= <GND>
PL16_drt[12] <= <GND>
PL16_drt[13] <= <GND>
PL16_drt[14] <= <GND>
PL16_drt[15] <= <GND>
PL16_drt[16] <= <GND>
DL16_del[0] <= <GND>
DL16_del[1] <= <GND>
DL16_del[2] <= <GND>
DL16_del[3] <= <GND>
DL16_del[4] <= <GND>
DL16_del[5] <= <GND>
DL16_del[6] <= <GND>
DL16_del[7] <= <GND>
DL16_del[8] <= <GND>
DL16_del[9] <= <GND>
DL16_del[10] <= <GND>
DL16_del[11] <= <GND>
DL16_del[12] <= <GND>
DL16_del[13] <= <GND>
DL16_del[14] <= <GND>
DL16_del[15] <= <GND>
DL16_del[16] <= <GND>
ch16_type_start[0] <= <GND>
ch16_type_start[1] <= <GND>
ch16_type_start[2] <= <GND>
ch16_type_start[3] <= <GND>
Mult_PL16[0] <= <GND>
Mult_PL16[1] <= <GND>
Mult_PL16[2] <= <GND>
Mult_PL16[3] <= <GND>
Mult_PL16[4] <= <GND>
Mult_DL16[0] <= <GND>
Mult_DL16[1] <= <GND>
Mult_DL16[2] <= <GND>
Mult_DL16[3] <= <GND>
Mult_DL16[4] <= <GND>
pc_start <= pc_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_RAM => pc_start~reg0.CLK
clk_RAM => ch8_type_start[0]~reg0.CLK
clk_RAM => ch8_type_start[1]~reg0.CLK
clk_RAM => ch8_type_start[2]~reg0.CLK
clk_RAM => ch8_type_start[3]~reg0.CLK
clk_RAM => Mult_DL8[0]~reg0.CLK
clk_RAM => Mult_DL8[1]~reg0.CLK
clk_RAM => Mult_DL8[2]~reg0.CLK
clk_RAM => Mult_DL8[3]~reg0.CLK
clk_RAM => Mult_DL8[4]~reg0.CLK
clk_RAM => DL8_del[0]~reg0.CLK
clk_RAM => DL8_del[1]~reg0.CLK
clk_RAM => DL8_del[2]~reg0.CLK
clk_RAM => DL8_del[3]~reg0.CLK
clk_RAM => DL8_del[4]~reg0.CLK
clk_RAM => DL8_del[5]~reg0.CLK
clk_RAM => DL8_del[6]~reg0.CLK
clk_RAM => DL8_del[7]~reg0.CLK
clk_RAM => DL8_del[8]~reg0.CLK
clk_RAM => DL8_del[9]~reg0.CLK
clk_RAM => DL8_del[10]~reg0.CLK
clk_RAM => DL8_del[11]~reg0.CLK
clk_RAM => DL8_del[12]~reg0.CLK
clk_RAM => DL8_del[13]~reg0.CLK
clk_RAM => DL8_del[14]~reg0.CLK
clk_RAM => DL8_del[15]~reg0.CLK
clk_RAM => DL8_del[16]~reg0.CLK
clk_RAM => Mult_PL8[0]~reg0.CLK
clk_RAM => Mult_PL8[1]~reg0.CLK
clk_RAM => Mult_PL8[2]~reg0.CLK
clk_RAM => Mult_PL8[3]~reg0.CLK
clk_RAM => Mult_PL8[4]~reg0.CLK
clk_RAM => PL8_drt[0]~reg0.CLK
clk_RAM => PL8_drt[1]~reg0.CLK
clk_RAM => PL8_drt[2]~reg0.CLK
clk_RAM => PL8_drt[3]~reg0.CLK
clk_RAM => PL8_drt[4]~reg0.CLK
clk_RAM => PL8_drt[5]~reg0.CLK
clk_RAM => PL8_drt[6]~reg0.CLK
clk_RAM => PL8_drt[7]~reg0.CLK
clk_RAM => PL8_drt[8]~reg0.CLK
clk_RAM => PL8_drt[9]~reg0.CLK
clk_RAM => PL8_drt[10]~reg0.CLK
clk_RAM => PL8_drt[11]~reg0.CLK
clk_RAM => PL8_drt[12]~reg0.CLK
clk_RAM => PL8_drt[13]~reg0.CLK
clk_RAM => PL8_drt[14]~reg0.CLK
clk_RAM => PL8_drt[15]~reg0.CLK
clk_RAM => PL8_drt[16]~reg0.CLK
clk_RAM => ch7_type_start[0]~reg0.CLK
clk_RAM => ch7_type_start[1]~reg0.CLK
clk_RAM => ch7_type_start[2]~reg0.CLK
clk_RAM => ch7_type_start[3]~reg0.CLK
clk_RAM => Mult_DL7[0]~reg0.CLK
clk_RAM => Mult_DL7[1]~reg0.CLK
clk_RAM => Mult_DL7[2]~reg0.CLK
clk_RAM => Mult_DL7[3]~reg0.CLK
clk_RAM => Mult_DL7[4]~reg0.CLK
clk_RAM => DL7_del[0]~reg0.CLK
clk_RAM => DL7_del[1]~reg0.CLK
clk_RAM => DL7_del[2]~reg0.CLK
clk_RAM => DL7_del[3]~reg0.CLK
clk_RAM => DL7_del[4]~reg0.CLK
clk_RAM => DL7_del[5]~reg0.CLK
clk_RAM => DL7_del[6]~reg0.CLK
clk_RAM => DL7_del[7]~reg0.CLK
clk_RAM => DL7_del[8]~reg0.CLK
clk_RAM => DL7_del[9]~reg0.CLK
clk_RAM => DL7_del[10]~reg0.CLK
clk_RAM => DL7_del[11]~reg0.CLK
clk_RAM => DL7_del[12]~reg0.CLK
clk_RAM => DL7_del[13]~reg0.CLK
clk_RAM => DL7_del[14]~reg0.CLK
clk_RAM => DL7_del[15]~reg0.CLK
clk_RAM => DL7_del[16]~reg0.CLK
clk_RAM => Mult_PL7[0]~reg0.CLK
clk_RAM => Mult_PL7[1]~reg0.CLK
clk_RAM => Mult_PL7[2]~reg0.CLK
clk_RAM => Mult_PL7[3]~reg0.CLK
clk_RAM => Mult_PL7[4]~reg0.CLK
clk_RAM => PL7_drt[0]~reg0.CLK
clk_RAM => PL7_drt[1]~reg0.CLK
clk_RAM => PL7_drt[2]~reg0.CLK
clk_RAM => PL7_drt[3]~reg0.CLK
clk_RAM => PL7_drt[4]~reg0.CLK
clk_RAM => PL7_drt[5]~reg0.CLK
clk_RAM => PL7_drt[6]~reg0.CLK
clk_RAM => PL7_drt[7]~reg0.CLK
clk_RAM => PL7_drt[8]~reg0.CLK
clk_RAM => PL7_drt[9]~reg0.CLK
clk_RAM => PL7_drt[10]~reg0.CLK
clk_RAM => PL7_drt[11]~reg0.CLK
clk_RAM => PL7_drt[12]~reg0.CLK
clk_RAM => PL7_drt[13]~reg0.CLK
clk_RAM => PL7_drt[14]~reg0.CLK
clk_RAM => PL7_drt[15]~reg0.CLK
clk_RAM => PL7_drt[16]~reg0.CLK
clk_RAM => ch6_type_start[0]~reg0.CLK
clk_RAM => ch6_type_start[1]~reg0.CLK
clk_RAM => ch6_type_start[2]~reg0.CLK
clk_RAM => ch6_type_start[3]~reg0.CLK
clk_RAM => Mult_DL6[0]~reg0.CLK
clk_RAM => Mult_DL6[1]~reg0.CLK
clk_RAM => Mult_DL6[2]~reg0.CLK
clk_RAM => Mult_DL6[3]~reg0.CLK
clk_RAM => Mult_DL6[4]~reg0.CLK
clk_RAM => DL6_del[0]~reg0.CLK
clk_RAM => DL6_del[1]~reg0.CLK
clk_RAM => DL6_del[2]~reg0.CLK
clk_RAM => DL6_del[3]~reg0.CLK
clk_RAM => DL6_del[4]~reg0.CLK
clk_RAM => DL6_del[5]~reg0.CLK
clk_RAM => DL6_del[6]~reg0.CLK
clk_RAM => DL6_del[7]~reg0.CLK
clk_RAM => DL6_del[8]~reg0.CLK
clk_RAM => DL6_del[9]~reg0.CLK
clk_RAM => DL6_del[10]~reg0.CLK
clk_RAM => DL6_del[11]~reg0.CLK
clk_RAM => DL6_del[12]~reg0.CLK
clk_RAM => DL6_del[13]~reg0.CLK
clk_RAM => DL6_del[14]~reg0.CLK
clk_RAM => DL6_del[15]~reg0.CLK
clk_RAM => DL6_del[16]~reg0.CLK
clk_RAM => Mult_PL6[0]~reg0.CLK
clk_RAM => Mult_PL6[1]~reg0.CLK
clk_RAM => Mult_PL6[2]~reg0.CLK
clk_RAM => Mult_PL6[3]~reg0.CLK
clk_RAM => Mult_PL6[4]~reg0.CLK
clk_RAM => PL6_drt[0]~reg0.CLK
clk_RAM => PL6_drt[1]~reg0.CLK
clk_RAM => PL6_drt[2]~reg0.CLK
clk_RAM => PL6_drt[3]~reg0.CLK
clk_RAM => PL6_drt[4]~reg0.CLK
clk_RAM => PL6_drt[5]~reg0.CLK
clk_RAM => PL6_drt[6]~reg0.CLK
clk_RAM => PL6_drt[7]~reg0.CLK
clk_RAM => PL6_drt[8]~reg0.CLK
clk_RAM => PL6_drt[9]~reg0.CLK
clk_RAM => PL6_drt[10]~reg0.CLK
clk_RAM => PL6_drt[11]~reg0.CLK
clk_RAM => PL6_drt[12]~reg0.CLK
clk_RAM => PL6_drt[13]~reg0.CLK
clk_RAM => PL6_drt[14]~reg0.CLK
clk_RAM => PL6_drt[15]~reg0.CLK
clk_RAM => PL6_drt[16]~reg0.CLK
clk_RAM => ch5_type_start[0]~reg0.CLK
clk_RAM => ch5_type_start[1]~reg0.CLK
clk_RAM => ch5_type_start[2]~reg0.CLK
clk_RAM => ch5_type_start[3]~reg0.CLK
clk_RAM => Mult_DL5[0]~reg0.CLK
clk_RAM => Mult_DL5[1]~reg0.CLK
clk_RAM => Mult_DL5[2]~reg0.CLK
clk_RAM => Mult_DL5[3]~reg0.CLK
clk_RAM => Mult_DL5[4]~reg0.CLK
clk_RAM => DL5_del[0]~reg0.CLK
clk_RAM => DL5_del[1]~reg0.CLK
clk_RAM => DL5_del[2]~reg0.CLK
clk_RAM => DL5_del[3]~reg0.CLK
clk_RAM => DL5_del[4]~reg0.CLK
clk_RAM => DL5_del[5]~reg0.CLK
clk_RAM => DL5_del[6]~reg0.CLK
clk_RAM => DL5_del[7]~reg0.CLK
clk_RAM => DL5_del[8]~reg0.CLK
clk_RAM => DL5_del[9]~reg0.CLK
clk_RAM => DL5_del[10]~reg0.CLK
clk_RAM => DL5_del[11]~reg0.CLK
clk_RAM => DL5_del[12]~reg0.CLK
clk_RAM => DL5_del[13]~reg0.CLK
clk_RAM => DL5_del[14]~reg0.CLK
clk_RAM => DL5_del[15]~reg0.CLK
clk_RAM => DL5_del[16]~reg0.CLK
clk_RAM => Mult_PL5[0]~reg0.CLK
clk_RAM => Mult_PL5[1]~reg0.CLK
clk_RAM => Mult_PL5[2]~reg0.CLK
clk_RAM => Mult_PL5[3]~reg0.CLK
clk_RAM => Mult_PL5[4]~reg0.CLK
clk_RAM => PL5_drt[0]~reg0.CLK
clk_RAM => PL5_drt[1]~reg0.CLK
clk_RAM => PL5_drt[2]~reg0.CLK
clk_RAM => PL5_drt[3]~reg0.CLK
clk_RAM => PL5_drt[4]~reg0.CLK
clk_RAM => PL5_drt[5]~reg0.CLK
clk_RAM => PL5_drt[6]~reg0.CLK
clk_RAM => PL5_drt[7]~reg0.CLK
clk_RAM => PL5_drt[8]~reg0.CLK
clk_RAM => PL5_drt[9]~reg0.CLK
clk_RAM => PL5_drt[10]~reg0.CLK
clk_RAM => PL5_drt[11]~reg0.CLK
clk_RAM => PL5_drt[12]~reg0.CLK
clk_RAM => PL5_drt[13]~reg0.CLK
clk_RAM => PL5_drt[14]~reg0.CLK
clk_RAM => PL5_drt[15]~reg0.CLK
clk_RAM => PL5_drt[16]~reg0.CLK
clk_RAM => ch4_type_start[0]~reg0.CLK
clk_RAM => ch4_type_start[1]~reg0.CLK
clk_RAM => ch4_type_start[2]~reg0.CLK
clk_RAM => ch4_type_start[3]~reg0.CLK
clk_RAM => Mult_DL4[0]~reg0.CLK
clk_RAM => Mult_DL4[1]~reg0.CLK
clk_RAM => Mult_DL4[2]~reg0.CLK
clk_RAM => Mult_DL4[3]~reg0.CLK
clk_RAM => Mult_DL4[4]~reg0.CLK
clk_RAM => DL4_del[0]~reg0.CLK
clk_RAM => DL4_del[1]~reg0.CLK
clk_RAM => DL4_del[2]~reg0.CLK
clk_RAM => DL4_del[3]~reg0.CLK
clk_RAM => DL4_del[4]~reg0.CLK
clk_RAM => DL4_del[5]~reg0.CLK
clk_RAM => DL4_del[6]~reg0.CLK
clk_RAM => DL4_del[7]~reg0.CLK
clk_RAM => DL4_del[8]~reg0.CLK
clk_RAM => DL4_del[9]~reg0.CLK
clk_RAM => DL4_del[10]~reg0.CLK
clk_RAM => DL4_del[11]~reg0.CLK
clk_RAM => DL4_del[12]~reg0.CLK
clk_RAM => DL4_del[13]~reg0.CLK
clk_RAM => DL4_del[14]~reg0.CLK
clk_RAM => DL4_del[15]~reg0.CLK
clk_RAM => DL4_del[16]~reg0.CLK
clk_RAM => Mult_PL4[0]~reg0.CLK
clk_RAM => Mult_PL4[1]~reg0.CLK
clk_RAM => Mult_PL4[2]~reg0.CLK
clk_RAM => Mult_PL4[3]~reg0.CLK
clk_RAM => Mult_PL4[4]~reg0.CLK
clk_RAM => PL4_drt[0]~reg0.CLK
clk_RAM => PL4_drt[1]~reg0.CLK
clk_RAM => PL4_drt[2]~reg0.CLK
clk_RAM => PL4_drt[3]~reg0.CLK
clk_RAM => PL4_drt[4]~reg0.CLK
clk_RAM => PL4_drt[5]~reg0.CLK
clk_RAM => PL4_drt[6]~reg0.CLK
clk_RAM => PL4_drt[7]~reg0.CLK
clk_RAM => PL4_drt[8]~reg0.CLK
clk_RAM => PL4_drt[9]~reg0.CLK
clk_RAM => PL4_drt[10]~reg0.CLK
clk_RAM => PL4_drt[11]~reg0.CLK
clk_RAM => PL4_drt[12]~reg0.CLK
clk_RAM => PL4_drt[13]~reg0.CLK
clk_RAM => PL4_drt[14]~reg0.CLK
clk_RAM => PL4_drt[15]~reg0.CLK
clk_RAM => PL4_drt[16]~reg0.CLK
clk_RAM => ch3_type_start[0]~reg0.CLK
clk_RAM => ch3_type_start[1]~reg0.CLK
clk_RAM => ch3_type_start[2]~reg0.CLK
clk_RAM => ch3_type_start[3]~reg0.CLK
clk_RAM => Mult_DL3[0]~reg0.CLK
clk_RAM => Mult_DL3[1]~reg0.CLK
clk_RAM => Mult_DL3[2]~reg0.CLK
clk_RAM => Mult_DL3[3]~reg0.CLK
clk_RAM => Mult_DL3[4]~reg0.CLK
clk_RAM => DL3_del[0]~reg0.CLK
clk_RAM => DL3_del[1]~reg0.CLK
clk_RAM => DL3_del[2]~reg0.CLK
clk_RAM => DL3_del[3]~reg0.CLK
clk_RAM => DL3_del[4]~reg0.CLK
clk_RAM => DL3_del[5]~reg0.CLK
clk_RAM => DL3_del[6]~reg0.CLK
clk_RAM => DL3_del[7]~reg0.CLK
clk_RAM => DL3_del[8]~reg0.CLK
clk_RAM => DL3_del[9]~reg0.CLK
clk_RAM => DL3_del[10]~reg0.CLK
clk_RAM => DL3_del[11]~reg0.CLK
clk_RAM => DL3_del[12]~reg0.CLK
clk_RAM => DL3_del[13]~reg0.CLK
clk_RAM => DL3_del[14]~reg0.CLK
clk_RAM => DL3_del[15]~reg0.CLK
clk_RAM => DL3_del[16]~reg0.CLK
clk_RAM => Mult_PL3[0]~reg0.CLK
clk_RAM => Mult_PL3[1]~reg0.CLK
clk_RAM => Mult_PL3[2]~reg0.CLK
clk_RAM => Mult_PL3[3]~reg0.CLK
clk_RAM => Mult_PL3[4]~reg0.CLK
clk_RAM => PL3_drt[0]~reg0.CLK
clk_RAM => PL3_drt[1]~reg0.CLK
clk_RAM => PL3_drt[2]~reg0.CLK
clk_RAM => PL3_drt[3]~reg0.CLK
clk_RAM => PL3_drt[4]~reg0.CLK
clk_RAM => PL3_drt[5]~reg0.CLK
clk_RAM => PL3_drt[6]~reg0.CLK
clk_RAM => PL3_drt[7]~reg0.CLK
clk_RAM => PL3_drt[8]~reg0.CLK
clk_RAM => PL3_drt[9]~reg0.CLK
clk_RAM => PL3_drt[10]~reg0.CLK
clk_RAM => PL3_drt[11]~reg0.CLK
clk_RAM => PL3_drt[12]~reg0.CLK
clk_RAM => PL3_drt[13]~reg0.CLK
clk_RAM => PL3_drt[14]~reg0.CLK
clk_RAM => PL3_drt[15]~reg0.CLK
clk_RAM => PL3_drt[16]~reg0.CLK
clk_RAM => ch2_type_start[0]~reg0.CLK
clk_RAM => ch2_type_start[1]~reg0.CLK
clk_RAM => ch2_type_start[2]~reg0.CLK
clk_RAM => ch2_type_start[3]~reg0.CLK
clk_RAM => Mult_DL2[0]~reg0.CLK
clk_RAM => Mult_DL2[1]~reg0.CLK
clk_RAM => Mult_DL2[2]~reg0.CLK
clk_RAM => Mult_DL2[3]~reg0.CLK
clk_RAM => Mult_DL2[4]~reg0.CLK
clk_RAM => DL2_del[0]~reg0.CLK
clk_RAM => DL2_del[1]~reg0.CLK
clk_RAM => DL2_del[2]~reg0.CLK
clk_RAM => DL2_del[3]~reg0.CLK
clk_RAM => DL2_del[4]~reg0.CLK
clk_RAM => DL2_del[5]~reg0.CLK
clk_RAM => DL2_del[6]~reg0.CLK
clk_RAM => DL2_del[7]~reg0.CLK
clk_RAM => DL2_del[8]~reg0.CLK
clk_RAM => DL2_del[9]~reg0.CLK
clk_RAM => DL2_del[10]~reg0.CLK
clk_RAM => DL2_del[11]~reg0.CLK
clk_RAM => DL2_del[12]~reg0.CLK
clk_RAM => DL2_del[13]~reg0.CLK
clk_RAM => DL2_del[14]~reg0.CLK
clk_RAM => DL2_del[15]~reg0.CLK
clk_RAM => DL2_del[16]~reg0.CLK
clk_RAM => Mult_PL2[0]~reg0.CLK
clk_RAM => Mult_PL2[1]~reg0.CLK
clk_RAM => Mult_PL2[2]~reg0.CLK
clk_RAM => Mult_PL2[3]~reg0.CLK
clk_RAM => Mult_PL2[4]~reg0.CLK
clk_RAM => PL2_drt[0]~reg0.CLK
clk_RAM => PL2_drt[1]~reg0.CLK
clk_RAM => PL2_drt[2]~reg0.CLK
clk_RAM => PL2_drt[3]~reg0.CLK
clk_RAM => PL2_drt[4]~reg0.CLK
clk_RAM => PL2_drt[5]~reg0.CLK
clk_RAM => PL2_drt[6]~reg0.CLK
clk_RAM => PL2_drt[7]~reg0.CLK
clk_RAM => PL2_drt[8]~reg0.CLK
clk_RAM => PL2_drt[9]~reg0.CLK
clk_RAM => PL2_drt[10]~reg0.CLK
clk_RAM => PL2_drt[11]~reg0.CLK
clk_RAM => PL2_drt[12]~reg0.CLK
clk_RAM => PL2_drt[13]~reg0.CLK
clk_RAM => PL2_drt[14]~reg0.CLK
clk_RAM => PL2_drt[15]~reg0.CLK
clk_RAM => PL2_drt[16]~reg0.CLK
clk_RAM => ch1_type_start[0]~reg0.CLK
clk_RAM => ch1_type_start[1]~reg0.CLK
clk_RAM => ch1_type_start[2]~reg0.CLK
clk_RAM => ch1_type_start[3]~reg0.CLK
clk_RAM => Mult_DL1[0]~reg0.CLK
clk_RAM => Mult_DL1[1]~reg0.CLK
clk_RAM => Mult_DL1[2]~reg0.CLK
clk_RAM => Mult_DL1[3]~reg0.CLK
clk_RAM => Mult_DL1[4]~reg0.CLK
clk_RAM => DL1_del[0]~reg0.CLK
clk_RAM => DL1_del[1]~reg0.CLK
clk_RAM => DL1_del[2]~reg0.CLK
clk_RAM => DL1_del[3]~reg0.CLK
clk_RAM => DL1_del[4]~reg0.CLK
clk_RAM => DL1_del[5]~reg0.CLK
clk_RAM => DL1_del[6]~reg0.CLK
clk_RAM => DL1_del[7]~reg0.CLK
clk_RAM => DL1_del[8]~reg0.CLK
clk_RAM => DL1_del[9]~reg0.CLK
clk_RAM => DL1_del[10]~reg0.CLK
clk_RAM => DL1_del[11]~reg0.CLK
clk_RAM => DL1_del[12]~reg0.CLK
clk_RAM => DL1_del[13]~reg0.CLK
clk_RAM => DL1_del[14]~reg0.CLK
clk_RAM => DL1_del[15]~reg0.CLK
clk_RAM => DL1_del[16]~reg0.CLK
clk_RAM => Mult_PL1[0]~reg0.CLK
clk_RAM => Mult_PL1[1]~reg0.CLK
clk_RAM => Mult_PL1[2]~reg0.CLK
clk_RAM => Mult_PL1[3]~reg0.CLK
clk_RAM => Mult_PL1[4]~reg0.CLK
clk_RAM => PL1_drt[0]~reg0.CLK
clk_RAM => PL1_drt[1]~reg0.CLK
clk_RAM => PL1_drt[2]~reg0.CLK
clk_RAM => PL1_drt[3]~reg0.CLK
clk_RAM => PL1_drt[4]~reg0.CLK
clk_RAM => PL1_drt[5]~reg0.CLK
clk_RAM => PL1_drt[6]~reg0.CLK
clk_RAM => PL1_drt[7]~reg0.CLK
clk_RAM => PL1_drt[8]~reg0.CLK
clk_RAM => PL1_drt[9]~reg0.CLK
clk_RAM => PL1_drt[10]~reg0.CLK
clk_RAM => PL1_drt[11]~reg0.CLK
clk_RAM => PL1_drt[12]~reg0.CLK
clk_RAM => PL1_drt[13]~reg0.CLK
clk_RAM => PL1_drt[14]~reg0.CLK
clk_RAM => PL1_drt[15]~reg0.CLK
clk_RAM => PL1_drt[16]~reg0.CLK
clk_RAM => PL1_drt[17]~reg0.CLK
clk_RAM => DATA[0][0].CLK
clk_RAM => DATA[0][1].CLK
clk_RAM => DATA[0][2].CLK
clk_RAM => DATA[0][3].CLK
clk_RAM => DATA[0][4].CLK
clk_RAM => DATA[0][5].CLK
clk_RAM => DATA[0][6].CLK
clk_RAM => DATA[0][7].CLK
clk_RAM => DATA[56][0].CLK
clk_RAM => DATA[56][1].CLK
clk_RAM => DATA[56][2].CLK
clk_RAM => DATA[56][3].CLK
clk_RAM => DATA[57][0].CLK
clk_RAM => DATA[57][1].CLK
clk_RAM => DATA[57][2].CLK
clk_RAM => DATA[57][3].CLK
clk_RAM => DATA[57][4].CLK
clk_RAM => DATA[58][0].CLK
clk_RAM => DATA[58][1].CLK
clk_RAM => DATA[58][2].CLK
clk_RAM => DATA[58][3].CLK
clk_RAM => DATA[58][4].CLK
clk_RAM => DATA[58][5].CLK
clk_RAM => DATA[58][6].CLK
clk_RAM => DATA[58][7].CLK
clk_RAM => DATA[59][0].CLK
clk_RAM => DATA[59][1].CLK
clk_RAM => DATA[59][2].CLK
clk_RAM => DATA[59][3].CLK
clk_RAM => DATA[59][4].CLK
clk_RAM => DATA[59][5].CLK
clk_RAM => DATA[59][6].CLK
clk_RAM => DATA[59][7].CLK
clk_RAM => DATA[60][0].CLK
clk_RAM => DATA[60][1].CLK
clk_RAM => DATA[60][2].CLK
clk_RAM => DATA[60][3].CLK
clk_RAM => DATA[60][4].CLK
clk_RAM => DATA[61][0].CLK
clk_RAM => DATA[61][1].CLK
clk_RAM => DATA[61][2].CLK
clk_RAM => DATA[61][3].CLK
clk_RAM => DATA[61][4].CLK
clk_RAM => DATA[61][5].CLK
clk_RAM => DATA[61][6].CLK
clk_RAM => DATA[61][7].CLK
clk_RAM => DATA[62][0].CLK
clk_RAM => DATA[62][1].CLK
clk_RAM => DATA[62][2].CLK
clk_RAM => DATA[62][3].CLK
clk_RAM => DATA[62][4].CLK
clk_RAM => DATA[62][5].CLK
clk_RAM => DATA[62][6].CLK
clk_RAM => DATA[62][7].CLK
clk_RAM => DATA[63][0].CLK
clk_RAM => DATA[63][1].CLK
clk_RAM => DATA[63][2].CLK
clk_RAM => DATA[63][3].CLK
clk_RAM => DATA[64][0].CLK
clk_RAM => DATA[64][1].CLK
clk_RAM => DATA[64][2].CLK
clk_RAM => DATA[64][3].CLK
clk_RAM => DATA[64][4].CLK
clk_RAM => DATA[65][0].CLK
clk_RAM => DATA[65][1].CLK
clk_RAM => DATA[65][2].CLK
clk_RAM => DATA[65][3].CLK
clk_RAM => DATA[65][4].CLK
clk_RAM => DATA[65][5].CLK
clk_RAM => DATA[65][6].CLK
clk_RAM => DATA[65][7].CLK
clk_RAM => DATA[66][0].CLK
clk_RAM => DATA[66][1].CLK
clk_RAM => DATA[66][2].CLK
clk_RAM => DATA[66][3].CLK
clk_RAM => DATA[66][4].CLK
clk_RAM => DATA[66][5].CLK
clk_RAM => DATA[66][6].CLK
clk_RAM => DATA[66][7].CLK
clk_RAM => DATA[67][0].CLK
clk_RAM => DATA[67][1].CLK
clk_RAM => DATA[67][2].CLK
clk_RAM => DATA[67][3].CLK
clk_RAM => DATA[67][4].CLK
clk_RAM => DATA[68][0].CLK
clk_RAM => DATA[68][1].CLK
clk_RAM => DATA[68][2].CLK
clk_RAM => DATA[68][3].CLK
clk_RAM => DATA[68][4].CLK
clk_RAM => DATA[68][5].CLK
clk_RAM => DATA[68][6].CLK
clk_RAM => DATA[68][7].CLK
clk_RAM => DATA[69][0].CLK
clk_RAM => DATA[69][1].CLK
clk_RAM => DATA[69][2].CLK
clk_RAM => DATA[69][3].CLK
clk_RAM => DATA[69][4].CLK
clk_RAM => DATA[69][5].CLK
clk_RAM => DATA[69][6].CLK
clk_RAM => DATA[69][7].CLK
clk_RAM => DATA[70][0].CLK
clk_RAM => DATA[70][1].CLK
clk_RAM => DATA[70][2].CLK
clk_RAM => DATA[70][3].CLK
clk_RAM => DATA[71][0].CLK
clk_RAM => DATA[71][1].CLK
clk_RAM => DATA[71][2].CLK
clk_RAM => DATA[71][3].CLK
clk_RAM => DATA[71][4].CLK
clk_RAM => DATA[72][0].CLK
clk_RAM => DATA[72][1].CLK
clk_RAM => DATA[72][2].CLK
clk_RAM => DATA[72][3].CLK
clk_RAM => DATA[72][4].CLK
clk_RAM => DATA[72][5].CLK
clk_RAM => DATA[72][6].CLK
clk_RAM => DATA[72][7].CLK
clk_RAM => DATA[73][0].CLK
clk_RAM => DATA[73][1].CLK
clk_RAM => DATA[73][2].CLK
clk_RAM => DATA[73][3].CLK
clk_RAM => DATA[73][4].CLK
clk_RAM => DATA[73][5].CLK
clk_RAM => DATA[73][6].CLK
clk_RAM => DATA[73][7].CLK
clk_RAM => DATA[74][0].CLK
clk_RAM => DATA[74][1].CLK
clk_RAM => DATA[74][2].CLK
clk_RAM => DATA[74][3].CLK
clk_RAM => DATA[74][4].CLK
clk_RAM => DATA[75][0].CLK
clk_RAM => DATA[75][1].CLK
clk_RAM => DATA[75][2].CLK
clk_RAM => DATA[75][3].CLK
clk_RAM => DATA[75][4].CLK
clk_RAM => DATA[75][5].CLK
clk_RAM => DATA[75][6].CLK
clk_RAM => DATA[75][7].CLK
clk_RAM => DATA[76][0].CLK
clk_RAM => DATA[76][1].CLK
clk_RAM => DATA[76][2].CLK
clk_RAM => DATA[76][3].CLK
clk_RAM => DATA[76][4].CLK
clk_RAM => DATA[76][5].CLK
clk_RAM => DATA[76][6].CLK
clk_RAM => DATA[76][7].CLK
clk_RAM => DATA[77][0].CLK
clk_RAM => DATA[77][1].CLK
clk_RAM => DATA[77][2].CLK
clk_RAM => DATA[77][3].CLK
clk_RAM => DATA[78][0].CLK
clk_RAM => DATA[78][1].CLK
clk_RAM => DATA[78][2].CLK
clk_RAM => DATA[78][3].CLK
clk_RAM => DATA[78][4].CLK
clk_RAM => DATA[79][0].CLK
clk_RAM => DATA[79][1].CLK
clk_RAM => DATA[79][2].CLK
clk_RAM => DATA[79][3].CLK
clk_RAM => DATA[79][4].CLK
clk_RAM => DATA[79][5].CLK
clk_RAM => DATA[79][6].CLK
clk_RAM => DATA[79][7].CLK
clk_RAM => DATA[80][0].CLK
clk_RAM => DATA[80][1].CLK
clk_RAM => DATA[80][2].CLK
clk_RAM => DATA[80][3].CLK
clk_RAM => DATA[80][4].CLK
clk_RAM => DATA[80][5].CLK
clk_RAM => DATA[80][6].CLK
clk_RAM => DATA[80][7].CLK
clk_RAM => DATA[81][0].CLK
clk_RAM => DATA[81][1].CLK
clk_RAM => DATA[81][2].CLK
clk_RAM => DATA[81][3].CLK
clk_RAM => DATA[81][4].CLK
clk_RAM => DATA[82][0].CLK
clk_RAM => DATA[82][1].CLK
clk_RAM => DATA[82][2].CLK
clk_RAM => DATA[82][3].CLK
clk_RAM => DATA[82][4].CLK
clk_RAM => DATA[82][5].CLK
clk_RAM => DATA[82][6].CLK
clk_RAM => DATA[82][7].CLK
clk_RAM => DATA[83][0].CLK
clk_RAM => DATA[83][1].CLK
clk_RAM => DATA[83][2].CLK
clk_RAM => DATA[83][3].CLK
clk_RAM => DATA[83][4].CLK
clk_RAM => DATA[83][5].CLK
clk_RAM => DATA[83][6].CLK
clk_RAM => DATA[83][7].CLK
clk_RAM => DATA[84][0].CLK
clk_RAM => DATA[84][1].CLK
clk_RAM => DATA[84][2].CLK
clk_RAM => DATA[84][3].CLK
clk_RAM => DATA[85][0].CLK
clk_RAM => DATA[85][1].CLK
clk_RAM => DATA[85][2].CLK
clk_RAM => DATA[85][3].CLK
clk_RAM => DATA[85][4].CLK
clk_RAM => DATA[86][0].CLK
clk_RAM => DATA[86][1].CLK
clk_RAM => DATA[86][2].CLK
clk_RAM => DATA[86][3].CLK
clk_RAM => DATA[86][4].CLK
clk_RAM => DATA[86][5].CLK
clk_RAM => DATA[86][6].CLK
clk_RAM => DATA[86][7].CLK
clk_RAM => DATA[87][0].CLK
clk_RAM => DATA[87][1].CLK
clk_RAM => DATA[87][2].CLK
clk_RAM => DATA[87][3].CLK
clk_RAM => DATA[87][4].CLK
clk_RAM => DATA[87][5].CLK
clk_RAM => DATA[87][6].CLK
clk_RAM => DATA[87][7].CLK
clk_RAM => DATA[88][0].CLK
clk_RAM => DATA[88][1].CLK
clk_RAM => DATA[88][2].CLK
clk_RAM => DATA[88][3].CLK
clk_RAM => DATA[88][4].CLK
clk_RAM => DATA[89][0].CLK
clk_RAM => DATA[89][1].CLK
clk_RAM => DATA[89][2].CLK
clk_RAM => DATA[89][3].CLK
clk_RAM => DATA[89][4].CLK
clk_RAM => DATA[89][5].CLK
clk_RAM => DATA[89][6].CLK
clk_RAM => DATA[89][7].CLK
clk_RAM => DATA[90][0].CLK
clk_RAM => DATA[90][1].CLK
clk_RAM => DATA[90][2].CLK
clk_RAM => DATA[90][3].CLK
clk_RAM => DATA[90][4].CLK
clk_RAM => DATA[90][5].CLK
clk_RAM => DATA[90][6].CLK
clk_RAM => DATA[90][7].CLK
clk_RAM => DATA[91][0].CLK
clk_RAM => DATA[91][1].CLK
clk_RAM => DATA[91][2].CLK
clk_RAM => DATA[91][3].CLK
clk_RAM => DATA[92][0].CLK
clk_RAM => DATA[92][1].CLK
clk_RAM => DATA[92][2].CLK
clk_RAM => DATA[92][3].CLK
clk_RAM => DATA[92][4].CLK
clk_RAM => DATA[93][0].CLK
clk_RAM => DATA[93][1].CLK
clk_RAM => DATA[93][2].CLK
clk_RAM => DATA[93][3].CLK
clk_RAM => DATA[93][4].CLK
clk_RAM => DATA[93][5].CLK
clk_RAM => DATA[93][6].CLK
clk_RAM => DATA[93][7].CLK
clk_RAM => DATA[94][0].CLK
clk_RAM => DATA[94][1].CLK
clk_RAM => DATA[94][2].CLK
clk_RAM => DATA[94][3].CLK
clk_RAM => DATA[94][4].CLK
clk_RAM => DATA[94][5].CLK
clk_RAM => DATA[94][6].CLK
clk_RAM => DATA[94][7].CLK
clk_RAM => DATA[95][0].CLK
clk_RAM => DATA[95][1].CLK
clk_RAM => DATA[95][2].CLK
clk_RAM => DATA[95][3].CLK
clk_RAM => DATA[95][4].CLK
clk_RAM => DATA[96][0].CLK
clk_RAM => DATA[96][1].CLK
clk_RAM => DATA[96][2].CLK
clk_RAM => DATA[96][3].CLK
clk_RAM => DATA[96][4].CLK
clk_RAM => DATA[96][5].CLK
clk_RAM => DATA[96][6].CLK
clk_RAM => DATA[96][7].CLK
clk_RAM => DATA[97][0].CLK
clk_RAM => DATA[97][1].CLK
clk_RAM => DATA[97][2].CLK
clk_RAM => DATA[97][3].CLK
clk_RAM => DATA[97][4].CLK
clk_RAM => DATA[97][5].CLK
clk_RAM => DATA[97][6].CLK
clk_RAM => DATA[97][7].CLK
clk_RAM => DATA[98][0].CLK
clk_RAM => DATA[98][1].CLK
clk_RAM => DATA[98][2].CLK
clk_RAM => DATA[98][3].CLK
clk_RAM => DATA[99][0].CLK
clk_RAM => DATA[99][1].CLK
clk_RAM => DATA[99][2].CLK
clk_RAM => DATA[99][3].CLK
clk_RAM => DATA[99][4].CLK
clk_RAM => DATA[100][0].CLK
clk_RAM => DATA[100][1].CLK
clk_RAM => DATA[100][2].CLK
clk_RAM => DATA[100][3].CLK
clk_RAM => DATA[100][4].CLK
clk_RAM => DATA[100][5].CLK
clk_RAM => DATA[100][6].CLK
clk_RAM => DATA[100][7].CLK
clk_RAM => DATA[101][0].CLK
clk_RAM => DATA[101][1].CLK
clk_RAM => DATA[101][2].CLK
clk_RAM => DATA[101][3].CLK
clk_RAM => DATA[101][4].CLK
clk_RAM => DATA[101][5].CLK
clk_RAM => DATA[101][6].CLK
clk_RAM => DATA[101][7].CLK
clk_RAM => DATA[102][0].CLK
clk_RAM => DATA[102][1].CLK
clk_RAM => DATA[102][2].CLK
clk_RAM => DATA[102][3].CLK
clk_RAM => DATA[102][4].CLK
clk_RAM => DATA[103][0].CLK
clk_RAM => DATA[103][1].CLK
clk_RAM => DATA[103][2].CLK
clk_RAM => DATA[103][3].CLK
clk_RAM => DATA[103][4].CLK
clk_RAM => DATA[103][5].CLK
clk_RAM => DATA[103][6].CLK
clk_RAM => DATA[103][7].CLK
clk_RAM => DATA[104][0].CLK
clk_RAM => DATA[104][1].CLK
clk_RAM => DATA[104][2].CLK
clk_RAM => DATA[104][3].CLK
clk_RAM => DATA[104][4].CLK
clk_RAM => DATA[104][5].CLK
clk_RAM => DATA[104][6].CLK
clk_RAM => DATA[104][7].CLK
clk_RAM => DATA[105][0].CLK
clk_RAM => DATA[105][1].CLK
clk_RAM => DATA[105][2].CLK
clk_RAM => DATA[105][3].CLK
clk_RAM => DATA[106][0].CLK
clk_RAM => DATA[106][1].CLK
clk_RAM => DATA[106][2].CLK
clk_RAM => DATA[106][3].CLK
clk_RAM => DATA[106][4].CLK
clk_RAM => DATA[107][0].CLK
clk_RAM => DATA[107][1].CLK
clk_RAM => DATA[107][2].CLK
clk_RAM => DATA[107][3].CLK
clk_RAM => DATA[107][4].CLK
clk_RAM => DATA[107][5].CLK
clk_RAM => DATA[107][6].CLK
clk_RAM => DATA[107][7].CLK
clk_RAM => DATA[108][0].CLK
clk_RAM => DATA[108][1].CLK
clk_RAM => DATA[108][2].CLK
clk_RAM => DATA[108][3].CLK
clk_RAM => DATA[108][4].CLK
clk_RAM => DATA[108][5].CLK
clk_RAM => DATA[108][6].CLK
clk_RAM => DATA[108][7].CLK
clk_RAM => DATA[109][0].CLK
clk_RAM => DATA[109][1].CLK
clk_RAM => DATA[109][2].CLK
clk_RAM => DATA[109][3].CLK
clk_RAM => DATA[109][4].CLK
clk_RAM => DATA[110][0].CLK
clk_RAM => DATA[110][1].CLK
clk_RAM => DATA[110][2].CLK
clk_RAM => DATA[110][3].CLK
clk_RAM => DATA[110][4].CLK
clk_RAM => DATA[110][5].CLK
clk_RAM => DATA[110][6].CLK
clk_RAM => DATA[110][7].CLK
clk_RAM => DATA[111][0].CLK
clk_RAM => DATA[111][1].CLK
clk_RAM => DATA[111][2].CLK
clk_RAM => DATA[111][3].CLK
clk_RAM => DATA[111][4].CLK
clk_RAM => DATA[111][5].CLK
clk_RAM => DATA[111][6].CLK
clk_RAM => DATA[111][7].CLK
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[0] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[1] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[2] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[3] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[4] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[5] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[6] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
in[7] => DATA.DATAB
w_addr[0] => Decoder0.IN6
w_addr[1] => Decoder0.IN5
w_addr[2] => Decoder0.IN4
w_addr[3] => Decoder0.IN3
w_addr[4] => Decoder0.IN2
w_addr[5] => Decoder0.IN1
w_addr[6] => Decoder0.IN0
w_addr[7] => LessThan0.IN2
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT
write => DATA.OUTPUTSELECT


|main|Pulse:PL1
clk_Pulse => div_clk~reg0.CLK
clk_Pulse => divider[0].CLK
clk_Pulse => divider[1].CLK
clk_Pulse => divider[2].CLK
clk_Pulse => divider[3].CLK
clk_Pulse => divider[4].CLK
clk_Pulse => divider[5].CLK
clk_Pulse => divider[6].CLK
clk_Pulse => divider[7].CLK
clk_Pulse => divider[8].CLK
clk_Pulse => divider[9].CLK
clk_Pulse => divider[10].CLK
clk_Pulse => divider[11].CLK
clk_Pulse => divider[12].CLK
clk_Pulse => divider[13].CLK
clk_Pulse => divider[14].CLK
clk_Pulse => divider[15].CLK
clk_Pulse => divider[16].CLK
clk_Pulse => divider[17].CLK
clk_Pulse => divider[18].CLK
clk_Pulse => divider[19].CLK
clk_Pulse => divider[20].CLK
clk_Pulse => divider[21].CLK
clk_Pulse => divider[22].CLK
clk_Pulse => divider[23].CLK
clk_Pulse => divider[24].CLK
clk_Pulse => divider[25].CLK
clk_Pulse => div_cnt[0].CLK
clk_Pulse => div_cnt[1].CLK
clk_Pulse => div_cnt[2].CLK
clk_Pulse => div_cnt[3].CLK
clk_Pulse => div_cnt[4].CLK
clk_Pulse => div_cnt[5].CLK
clk_Pulse => div_cnt[6].CLK
clk_Pulse => div_cnt[7].CLK
clk_Pulse => div_cnt[8].CLK
clk_Pulse => div_cnt[9].CLK
clk_Pulse => div_cnt[10].CLK
clk_Pulse => div_cnt[11].CLK
clk_Pulse => div_cnt[12].CLK
clk_Pulse => div_cnt[13].CLK
clk_Pulse => div_cnt[14].CLK
clk_Pulse => div_cnt[15].CLK
clk_Pulse => div_cnt[16].CLK
clk_Pulse => div_cnt[17].CLK
clk_Pulse => div_cnt[18].CLK
clk_Pulse => div_cnt[19].CLK
clk_Pulse => div_cnt[20].CLK
clk_Pulse => div_cnt[21].CLK
clk_Pulse => div_cnt[22].CLK
clk_Pulse => div_cnt[23].CLK
clk_Pulse => div_cnt[24].CLK
clk_Pulse => div_cnt[25].CLK
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => launch_DL.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => launch_DL.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
CHTS[0] => Equal3.IN0
CHTS[0] => Equal4.IN3
CHTS[1] => Equal3.IN3
CHTS[1] => Equal4.IN0
CHTS[2] => Equal3.IN2
CHTS[2] => Equal4.IN2
CHTS[3] => Equal3.IN1
CHTS[3] => Equal4.IN1
pl_mlt[0] => Equal0.IN0
pl_mlt[0] => Equal1.IN4
pl_mlt[0] => Equal2.IN1
pl_mlt[1] => Equal0.IN4
pl_mlt[1] => Equal1.IN0
pl_mlt[1] => Equal2.IN0
pl_mlt[2] => Equal0.IN3
pl_mlt[2] => Equal1.IN3
pl_mlt[2] => Equal2.IN4
pl_mlt[3] => Equal0.IN2
pl_mlt[3] => Equal1.IN2
pl_mlt[3] => Equal2.IN3
pl_mlt[4] => Equal0.IN1
pl_mlt[4] => Equal1.IN1
pl_mlt[4] => Equal2.IN2
duration[0] => LessThan1.IN26
duration[1] => LessThan1.IN25
duration[2] => LessThan1.IN24
duration[3] => LessThan1.IN23
duration[4] => LessThan1.IN22
duration[5] => LessThan1.IN21
duration[6] => LessThan1.IN20
duration[7] => LessThan1.IN19
duration[8] => LessThan1.IN18
duration[9] => LessThan1.IN17
duration[10] => LessThan1.IN16
duration[11] => LessThan1.IN15
duration[12] => LessThan1.IN14
duration[13] => LessThan1.IN13
duration[14] => LessThan1.IN12
duration[15] => LessThan1.IN11
duration[16] => LessThan1.IN10
PL_out <= PL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_DL <= launch_DL~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_clk <= div_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Delay:DL1
clk_Delay => div_clk.CLK
clk_Delay => divider[0].CLK
clk_Delay => divider[1].CLK
clk_Delay => divider[2].CLK
clk_Delay => divider[3].CLK
clk_Delay => divider[4].CLK
clk_Delay => divider[5].CLK
clk_Delay => divider[6].CLK
clk_Delay => divider[7].CLK
clk_Delay => divider[8].CLK
clk_Delay => divider[9].CLK
clk_Delay => divider[10].CLK
clk_Delay => divider[11].CLK
clk_Delay => divider[12].CLK
clk_Delay => divider[13].CLK
clk_Delay => divider[14].CLK
clk_Delay => divider[15].CLK
clk_Delay => divider[16].CLK
clk_Delay => divider[17].CLK
clk_Delay => divider[18].CLK
clk_Delay => divider[19].CLK
clk_Delay => divider[20].CLK
clk_Delay => divider[21].CLK
clk_Delay => divider[22].CLK
clk_Delay => divider[23].CLK
clk_Delay => divider[24].CLK
clk_Delay => divider[25].CLK
clk_Delay => div_cnt[0].CLK
clk_Delay => div_cnt[1].CLK
clk_Delay => div_cnt[2].CLK
clk_Delay => div_cnt[3].CLK
clk_Delay => div_cnt[4].CLK
clk_Delay => div_cnt[5].CLK
clk_Delay => div_cnt[6].CLK
clk_Delay => div_cnt[7].CLK
clk_Delay => div_cnt[8].CLK
clk_Delay => div_cnt[9].CLK
clk_Delay => div_cnt[10].CLK
clk_Delay => div_cnt[11].CLK
clk_Delay => div_cnt[12].CLK
clk_Delay => div_cnt[13].CLK
clk_Delay => div_cnt[14].CLK
clk_Delay => div_cnt[15].CLK
clk_Delay => div_cnt[16].CLK
clk_Delay => div_cnt[17].CLK
clk_Delay => div_cnt[18].CLK
clk_Delay => div_cnt[19].CLK
clk_Delay => div_cnt[20].CLK
clk_Delay => div_cnt[21].CLK
clk_Delay => div_cnt[22].CLK
clk_Delay => div_cnt[23].CLK
clk_Delay => div_cnt[24].CLK
clk_Delay => div_cnt[25].CLK
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => launch_PL.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
delay[0] => LessThan1.IN26
delay[1] => LessThan1.IN25
delay[2] => LessThan1.IN24
delay[3] => LessThan1.IN23
delay[4] => LessThan1.IN22
delay[5] => LessThan1.IN21
delay[6] => LessThan1.IN20
delay[7] => LessThan1.IN19
delay[8] => LessThan1.IN18
delay[9] => LessThan1.IN17
delay[10] => LessThan1.IN16
delay[11] => LessThan1.IN15
delay[12] => LessThan1.IN14
delay[13] => LessThan1.IN13
delay[14] => LessThan1.IN12
delay[15] => LessThan1.IN11
delay[16] => LessThan1.IN10
dl_mlt[0] => Equal0.IN0
dl_mlt[0] => Equal1.IN4
dl_mlt[0] => Equal2.IN1
dl_mlt[1] => Equal0.IN4
dl_mlt[1] => Equal1.IN0
dl_mlt[1] => Equal2.IN0
dl_mlt[2] => Equal0.IN3
dl_mlt[2] => Equal1.IN3
dl_mlt[2] => Equal2.IN4
dl_mlt[3] => Equal0.IN2
dl_mlt[3] => Equal1.IN2
dl_mlt[3] => Equal2.IN3
dl_mlt[4] => Equal0.IN1
dl_mlt[4] => Equal1.IN1
dl_mlt[4] => Equal2.IN2
DL_out <= DL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_PL <= launch_PL~reg0.DB_MAX_OUTPUT_PORT_TYPE
End_Flg <= End_Flg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Pulse:PL2
clk_Pulse => div_clk~reg0.CLK
clk_Pulse => divider[0].CLK
clk_Pulse => divider[1].CLK
clk_Pulse => divider[2].CLK
clk_Pulse => divider[3].CLK
clk_Pulse => divider[4].CLK
clk_Pulse => divider[5].CLK
clk_Pulse => divider[6].CLK
clk_Pulse => divider[7].CLK
clk_Pulse => divider[8].CLK
clk_Pulse => divider[9].CLK
clk_Pulse => divider[10].CLK
clk_Pulse => divider[11].CLK
clk_Pulse => divider[12].CLK
clk_Pulse => divider[13].CLK
clk_Pulse => divider[14].CLK
clk_Pulse => divider[15].CLK
clk_Pulse => divider[16].CLK
clk_Pulse => divider[17].CLK
clk_Pulse => divider[18].CLK
clk_Pulse => divider[19].CLK
clk_Pulse => divider[20].CLK
clk_Pulse => divider[21].CLK
clk_Pulse => divider[22].CLK
clk_Pulse => divider[23].CLK
clk_Pulse => divider[24].CLK
clk_Pulse => divider[25].CLK
clk_Pulse => div_cnt[0].CLK
clk_Pulse => div_cnt[1].CLK
clk_Pulse => div_cnt[2].CLK
clk_Pulse => div_cnt[3].CLK
clk_Pulse => div_cnt[4].CLK
clk_Pulse => div_cnt[5].CLK
clk_Pulse => div_cnt[6].CLK
clk_Pulse => div_cnt[7].CLK
clk_Pulse => div_cnt[8].CLK
clk_Pulse => div_cnt[9].CLK
clk_Pulse => div_cnt[10].CLK
clk_Pulse => div_cnt[11].CLK
clk_Pulse => div_cnt[12].CLK
clk_Pulse => div_cnt[13].CLK
clk_Pulse => div_cnt[14].CLK
clk_Pulse => div_cnt[15].CLK
clk_Pulse => div_cnt[16].CLK
clk_Pulse => div_cnt[17].CLK
clk_Pulse => div_cnt[18].CLK
clk_Pulse => div_cnt[19].CLK
clk_Pulse => div_cnt[20].CLK
clk_Pulse => div_cnt[21].CLK
clk_Pulse => div_cnt[22].CLK
clk_Pulse => div_cnt[23].CLK
clk_Pulse => div_cnt[24].CLK
clk_Pulse => div_cnt[25].CLK
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => launch_DL.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => launch_DL.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
CHTS[0] => Equal3.IN0
CHTS[0] => Equal4.IN3
CHTS[1] => Equal3.IN3
CHTS[1] => Equal4.IN0
CHTS[2] => Equal3.IN2
CHTS[2] => Equal4.IN2
CHTS[3] => Equal3.IN1
CHTS[3] => Equal4.IN1
pl_mlt[0] => Equal0.IN0
pl_mlt[0] => Equal1.IN4
pl_mlt[0] => Equal2.IN1
pl_mlt[1] => Equal0.IN4
pl_mlt[1] => Equal1.IN0
pl_mlt[1] => Equal2.IN0
pl_mlt[2] => Equal0.IN3
pl_mlt[2] => Equal1.IN3
pl_mlt[2] => Equal2.IN4
pl_mlt[3] => Equal0.IN2
pl_mlt[3] => Equal1.IN2
pl_mlt[3] => Equal2.IN3
pl_mlt[4] => Equal0.IN1
pl_mlt[4] => Equal1.IN1
pl_mlt[4] => Equal2.IN2
duration[0] => LessThan1.IN26
duration[1] => LessThan1.IN25
duration[2] => LessThan1.IN24
duration[3] => LessThan1.IN23
duration[4] => LessThan1.IN22
duration[5] => LessThan1.IN21
duration[6] => LessThan1.IN20
duration[7] => LessThan1.IN19
duration[8] => LessThan1.IN18
duration[9] => LessThan1.IN17
duration[10] => LessThan1.IN16
duration[11] => LessThan1.IN15
duration[12] => LessThan1.IN14
duration[13] => LessThan1.IN13
duration[14] => LessThan1.IN12
duration[15] => LessThan1.IN11
duration[16] => LessThan1.IN10
PL_out <= PL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_DL <= launch_DL~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_clk <= div_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Delay:DL2
clk_Delay => div_clk.CLK
clk_Delay => divider[0].CLK
clk_Delay => divider[1].CLK
clk_Delay => divider[2].CLK
clk_Delay => divider[3].CLK
clk_Delay => divider[4].CLK
clk_Delay => divider[5].CLK
clk_Delay => divider[6].CLK
clk_Delay => divider[7].CLK
clk_Delay => divider[8].CLK
clk_Delay => divider[9].CLK
clk_Delay => divider[10].CLK
clk_Delay => divider[11].CLK
clk_Delay => divider[12].CLK
clk_Delay => divider[13].CLK
clk_Delay => divider[14].CLK
clk_Delay => divider[15].CLK
clk_Delay => divider[16].CLK
clk_Delay => divider[17].CLK
clk_Delay => divider[18].CLK
clk_Delay => divider[19].CLK
clk_Delay => divider[20].CLK
clk_Delay => divider[21].CLK
clk_Delay => divider[22].CLK
clk_Delay => divider[23].CLK
clk_Delay => divider[24].CLK
clk_Delay => divider[25].CLK
clk_Delay => div_cnt[0].CLK
clk_Delay => div_cnt[1].CLK
clk_Delay => div_cnt[2].CLK
clk_Delay => div_cnt[3].CLK
clk_Delay => div_cnt[4].CLK
clk_Delay => div_cnt[5].CLK
clk_Delay => div_cnt[6].CLK
clk_Delay => div_cnt[7].CLK
clk_Delay => div_cnt[8].CLK
clk_Delay => div_cnt[9].CLK
clk_Delay => div_cnt[10].CLK
clk_Delay => div_cnt[11].CLK
clk_Delay => div_cnt[12].CLK
clk_Delay => div_cnt[13].CLK
clk_Delay => div_cnt[14].CLK
clk_Delay => div_cnt[15].CLK
clk_Delay => div_cnt[16].CLK
clk_Delay => div_cnt[17].CLK
clk_Delay => div_cnt[18].CLK
clk_Delay => div_cnt[19].CLK
clk_Delay => div_cnt[20].CLK
clk_Delay => div_cnt[21].CLK
clk_Delay => div_cnt[22].CLK
clk_Delay => div_cnt[23].CLK
clk_Delay => div_cnt[24].CLK
clk_Delay => div_cnt[25].CLK
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => launch_PL.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
delay[0] => LessThan1.IN26
delay[1] => LessThan1.IN25
delay[2] => LessThan1.IN24
delay[3] => LessThan1.IN23
delay[4] => LessThan1.IN22
delay[5] => LessThan1.IN21
delay[6] => LessThan1.IN20
delay[7] => LessThan1.IN19
delay[8] => LessThan1.IN18
delay[9] => LessThan1.IN17
delay[10] => LessThan1.IN16
delay[11] => LessThan1.IN15
delay[12] => LessThan1.IN14
delay[13] => LessThan1.IN13
delay[14] => LessThan1.IN12
delay[15] => LessThan1.IN11
delay[16] => LessThan1.IN10
dl_mlt[0] => Equal0.IN0
dl_mlt[0] => Equal1.IN4
dl_mlt[0] => Equal2.IN1
dl_mlt[1] => Equal0.IN4
dl_mlt[1] => Equal1.IN0
dl_mlt[1] => Equal2.IN0
dl_mlt[2] => Equal0.IN3
dl_mlt[2] => Equal1.IN3
dl_mlt[2] => Equal2.IN4
dl_mlt[3] => Equal0.IN2
dl_mlt[3] => Equal1.IN2
dl_mlt[3] => Equal2.IN3
dl_mlt[4] => Equal0.IN1
dl_mlt[4] => Equal1.IN1
dl_mlt[4] => Equal2.IN2
DL_out <= DL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_PL <= launch_PL~reg0.DB_MAX_OUTPUT_PORT_TYPE
End_Flg <= End_Flg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Pulse:PL3
clk_Pulse => div_clk~reg0.CLK
clk_Pulse => divider[0].CLK
clk_Pulse => divider[1].CLK
clk_Pulse => divider[2].CLK
clk_Pulse => divider[3].CLK
clk_Pulse => divider[4].CLK
clk_Pulse => divider[5].CLK
clk_Pulse => divider[6].CLK
clk_Pulse => divider[7].CLK
clk_Pulse => divider[8].CLK
clk_Pulse => divider[9].CLK
clk_Pulse => divider[10].CLK
clk_Pulse => divider[11].CLK
clk_Pulse => divider[12].CLK
clk_Pulse => divider[13].CLK
clk_Pulse => divider[14].CLK
clk_Pulse => divider[15].CLK
clk_Pulse => divider[16].CLK
clk_Pulse => divider[17].CLK
clk_Pulse => divider[18].CLK
clk_Pulse => divider[19].CLK
clk_Pulse => divider[20].CLK
clk_Pulse => divider[21].CLK
clk_Pulse => divider[22].CLK
clk_Pulse => divider[23].CLK
clk_Pulse => divider[24].CLK
clk_Pulse => divider[25].CLK
clk_Pulse => div_cnt[0].CLK
clk_Pulse => div_cnt[1].CLK
clk_Pulse => div_cnt[2].CLK
clk_Pulse => div_cnt[3].CLK
clk_Pulse => div_cnt[4].CLK
clk_Pulse => div_cnt[5].CLK
clk_Pulse => div_cnt[6].CLK
clk_Pulse => div_cnt[7].CLK
clk_Pulse => div_cnt[8].CLK
clk_Pulse => div_cnt[9].CLK
clk_Pulse => div_cnt[10].CLK
clk_Pulse => div_cnt[11].CLK
clk_Pulse => div_cnt[12].CLK
clk_Pulse => div_cnt[13].CLK
clk_Pulse => div_cnt[14].CLK
clk_Pulse => div_cnt[15].CLK
clk_Pulse => div_cnt[16].CLK
clk_Pulse => div_cnt[17].CLK
clk_Pulse => div_cnt[18].CLK
clk_Pulse => div_cnt[19].CLK
clk_Pulse => div_cnt[20].CLK
clk_Pulse => div_cnt[21].CLK
clk_Pulse => div_cnt[22].CLK
clk_Pulse => div_cnt[23].CLK
clk_Pulse => div_cnt[24].CLK
clk_Pulse => div_cnt[25].CLK
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => launch_DL.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => launch_DL.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
CHTS[0] => Equal3.IN0
CHTS[0] => Equal4.IN3
CHTS[1] => Equal3.IN3
CHTS[1] => Equal4.IN0
CHTS[2] => Equal3.IN2
CHTS[2] => Equal4.IN2
CHTS[3] => Equal3.IN1
CHTS[3] => Equal4.IN1
pl_mlt[0] => Equal0.IN0
pl_mlt[0] => Equal1.IN4
pl_mlt[0] => Equal2.IN1
pl_mlt[1] => Equal0.IN4
pl_mlt[1] => Equal1.IN0
pl_mlt[1] => Equal2.IN0
pl_mlt[2] => Equal0.IN3
pl_mlt[2] => Equal1.IN3
pl_mlt[2] => Equal2.IN4
pl_mlt[3] => Equal0.IN2
pl_mlt[3] => Equal1.IN2
pl_mlt[3] => Equal2.IN3
pl_mlt[4] => Equal0.IN1
pl_mlt[4] => Equal1.IN1
pl_mlt[4] => Equal2.IN2
duration[0] => LessThan1.IN26
duration[1] => LessThan1.IN25
duration[2] => LessThan1.IN24
duration[3] => LessThan1.IN23
duration[4] => LessThan1.IN22
duration[5] => LessThan1.IN21
duration[6] => LessThan1.IN20
duration[7] => LessThan1.IN19
duration[8] => LessThan1.IN18
duration[9] => LessThan1.IN17
duration[10] => LessThan1.IN16
duration[11] => LessThan1.IN15
duration[12] => LessThan1.IN14
duration[13] => LessThan1.IN13
duration[14] => LessThan1.IN12
duration[15] => LessThan1.IN11
duration[16] => LessThan1.IN10
PL_out <= PL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_DL <= launch_DL~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_clk <= div_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Delay:DL3
clk_Delay => div_clk.CLK
clk_Delay => divider[0].CLK
clk_Delay => divider[1].CLK
clk_Delay => divider[2].CLK
clk_Delay => divider[3].CLK
clk_Delay => divider[4].CLK
clk_Delay => divider[5].CLK
clk_Delay => divider[6].CLK
clk_Delay => divider[7].CLK
clk_Delay => divider[8].CLK
clk_Delay => divider[9].CLK
clk_Delay => divider[10].CLK
clk_Delay => divider[11].CLK
clk_Delay => divider[12].CLK
clk_Delay => divider[13].CLK
clk_Delay => divider[14].CLK
clk_Delay => divider[15].CLK
clk_Delay => divider[16].CLK
clk_Delay => divider[17].CLK
clk_Delay => divider[18].CLK
clk_Delay => divider[19].CLK
clk_Delay => divider[20].CLK
clk_Delay => divider[21].CLK
clk_Delay => divider[22].CLK
clk_Delay => divider[23].CLK
clk_Delay => divider[24].CLK
clk_Delay => divider[25].CLK
clk_Delay => div_cnt[0].CLK
clk_Delay => div_cnt[1].CLK
clk_Delay => div_cnt[2].CLK
clk_Delay => div_cnt[3].CLK
clk_Delay => div_cnt[4].CLK
clk_Delay => div_cnt[5].CLK
clk_Delay => div_cnt[6].CLK
clk_Delay => div_cnt[7].CLK
clk_Delay => div_cnt[8].CLK
clk_Delay => div_cnt[9].CLK
clk_Delay => div_cnt[10].CLK
clk_Delay => div_cnt[11].CLK
clk_Delay => div_cnt[12].CLK
clk_Delay => div_cnt[13].CLK
clk_Delay => div_cnt[14].CLK
clk_Delay => div_cnt[15].CLK
clk_Delay => div_cnt[16].CLK
clk_Delay => div_cnt[17].CLK
clk_Delay => div_cnt[18].CLK
clk_Delay => div_cnt[19].CLK
clk_Delay => div_cnt[20].CLK
clk_Delay => div_cnt[21].CLK
clk_Delay => div_cnt[22].CLK
clk_Delay => div_cnt[23].CLK
clk_Delay => div_cnt[24].CLK
clk_Delay => div_cnt[25].CLK
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => launch_PL.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
delay[0] => LessThan1.IN26
delay[1] => LessThan1.IN25
delay[2] => LessThan1.IN24
delay[3] => LessThan1.IN23
delay[4] => LessThan1.IN22
delay[5] => LessThan1.IN21
delay[6] => LessThan1.IN20
delay[7] => LessThan1.IN19
delay[8] => LessThan1.IN18
delay[9] => LessThan1.IN17
delay[10] => LessThan1.IN16
delay[11] => LessThan1.IN15
delay[12] => LessThan1.IN14
delay[13] => LessThan1.IN13
delay[14] => LessThan1.IN12
delay[15] => LessThan1.IN11
delay[16] => LessThan1.IN10
dl_mlt[0] => Equal0.IN0
dl_mlt[0] => Equal1.IN4
dl_mlt[0] => Equal2.IN1
dl_mlt[1] => Equal0.IN4
dl_mlt[1] => Equal1.IN0
dl_mlt[1] => Equal2.IN0
dl_mlt[2] => Equal0.IN3
dl_mlt[2] => Equal1.IN3
dl_mlt[2] => Equal2.IN4
dl_mlt[3] => Equal0.IN2
dl_mlt[3] => Equal1.IN2
dl_mlt[3] => Equal2.IN3
dl_mlt[4] => Equal0.IN1
dl_mlt[4] => Equal1.IN1
dl_mlt[4] => Equal2.IN2
DL_out <= DL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_PL <= launch_PL~reg0.DB_MAX_OUTPUT_PORT_TYPE
End_Flg <= End_Flg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Pulse:PL4
clk_Pulse => div_clk~reg0.CLK
clk_Pulse => divider[0].CLK
clk_Pulse => divider[1].CLK
clk_Pulse => divider[2].CLK
clk_Pulse => divider[3].CLK
clk_Pulse => divider[4].CLK
clk_Pulse => divider[5].CLK
clk_Pulse => divider[6].CLK
clk_Pulse => divider[7].CLK
clk_Pulse => divider[8].CLK
clk_Pulse => divider[9].CLK
clk_Pulse => divider[10].CLK
clk_Pulse => divider[11].CLK
clk_Pulse => divider[12].CLK
clk_Pulse => divider[13].CLK
clk_Pulse => divider[14].CLK
clk_Pulse => divider[15].CLK
clk_Pulse => divider[16].CLK
clk_Pulse => divider[17].CLK
clk_Pulse => divider[18].CLK
clk_Pulse => divider[19].CLK
clk_Pulse => divider[20].CLK
clk_Pulse => divider[21].CLK
clk_Pulse => divider[22].CLK
clk_Pulse => divider[23].CLK
clk_Pulse => divider[24].CLK
clk_Pulse => divider[25].CLK
clk_Pulse => div_cnt[0].CLK
clk_Pulse => div_cnt[1].CLK
clk_Pulse => div_cnt[2].CLK
clk_Pulse => div_cnt[3].CLK
clk_Pulse => div_cnt[4].CLK
clk_Pulse => div_cnt[5].CLK
clk_Pulse => div_cnt[6].CLK
clk_Pulse => div_cnt[7].CLK
clk_Pulse => div_cnt[8].CLK
clk_Pulse => div_cnt[9].CLK
clk_Pulse => div_cnt[10].CLK
clk_Pulse => div_cnt[11].CLK
clk_Pulse => div_cnt[12].CLK
clk_Pulse => div_cnt[13].CLK
clk_Pulse => div_cnt[14].CLK
clk_Pulse => div_cnt[15].CLK
clk_Pulse => div_cnt[16].CLK
clk_Pulse => div_cnt[17].CLK
clk_Pulse => div_cnt[18].CLK
clk_Pulse => div_cnt[19].CLK
clk_Pulse => div_cnt[20].CLK
clk_Pulse => div_cnt[21].CLK
clk_Pulse => div_cnt[22].CLK
clk_Pulse => div_cnt[23].CLK
clk_Pulse => div_cnt[24].CLK
clk_Pulse => div_cnt[25].CLK
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => launch_DL.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => launch_DL.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
CHTS[0] => Equal3.IN0
CHTS[0] => Equal4.IN3
CHTS[1] => Equal3.IN3
CHTS[1] => Equal4.IN0
CHTS[2] => Equal3.IN2
CHTS[2] => Equal4.IN2
CHTS[3] => Equal3.IN1
CHTS[3] => Equal4.IN1
pl_mlt[0] => Equal0.IN0
pl_mlt[0] => Equal1.IN4
pl_mlt[0] => Equal2.IN1
pl_mlt[1] => Equal0.IN4
pl_mlt[1] => Equal1.IN0
pl_mlt[1] => Equal2.IN0
pl_mlt[2] => Equal0.IN3
pl_mlt[2] => Equal1.IN3
pl_mlt[2] => Equal2.IN4
pl_mlt[3] => Equal0.IN2
pl_mlt[3] => Equal1.IN2
pl_mlt[3] => Equal2.IN3
pl_mlt[4] => Equal0.IN1
pl_mlt[4] => Equal1.IN1
pl_mlt[4] => Equal2.IN2
duration[0] => LessThan1.IN26
duration[1] => LessThan1.IN25
duration[2] => LessThan1.IN24
duration[3] => LessThan1.IN23
duration[4] => LessThan1.IN22
duration[5] => LessThan1.IN21
duration[6] => LessThan1.IN20
duration[7] => LessThan1.IN19
duration[8] => LessThan1.IN18
duration[9] => LessThan1.IN17
duration[10] => LessThan1.IN16
duration[11] => LessThan1.IN15
duration[12] => LessThan1.IN14
duration[13] => LessThan1.IN13
duration[14] => LessThan1.IN12
duration[15] => LessThan1.IN11
duration[16] => LessThan1.IN10
PL_out <= PL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_DL <= launch_DL~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_clk <= div_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Delay:DL4
clk_Delay => div_clk.CLK
clk_Delay => divider[0].CLK
clk_Delay => divider[1].CLK
clk_Delay => divider[2].CLK
clk_Delay => divider[3].CLK
clk_Delay => divider[4].CLK
clk_Delay => divider[5].CLK
clk_Delay => divider[6].CLK
clk_Delay => divider[7].CLK
clk_Delay => divider[8].CLK
clk_Delay => divider[9].CLK
clk_Delay => divider[10].CLK
clk_Delay => divider[11].CLK
clk_Delay => divider[12].CLK
clk_Delay => divider[13].CLK
clk_Delay => divider[14].CLK
clk_Delay => divider[15].CLK
clk_Delay => divider[16].CLK
clk_Delay => divider[17].CLK
clk_Delay => divider[18].CLK
clk_Delay => divider[19].CLK
clk_Delay => divider[20].CLK
clk_Delay => divider[21].CLK
clk_Delay => divider[22].CLK
clk_Delay => divider[23].CLK
clk_Delay => divider[24].CLK
clk_Delay => divider[25].CLK
clk_Delay => div_cnt[0].CLK
clk_Delay => div_cnt[1].CLK
clk_Delay => div_cnt[2].CLK
clk_Delay => div_cnt[3].CLK
clk_Delay => div_cnt[4].CLK
clk_Delay => div_cnt[5].CLK
clk_Delay => div_cnt[6].CLK
clk_Delay => div_cnt[7].CLK
clk_Delay => div_cnt[8].CLK
clk_Delay => div_cnt[9].CLK
clk_Delay => div_cnt[10].CLK
clk_Delay => div_cnt[11].CLK
clk_Delay => div_cnt[12].CLK
clk_Delay => div_cnt[13].CLK
clk_Delay => div_cnt[14].CLK
clk_Delay => div_cnt[15].CLK
clk_Delay => div_cnt[16].CLK
clk_Delay => div_cnt[17].CLK
clk_Delay => div_cnt[18].CLK
clk_Delay => div_cnt[19].CLK
clk_Delay => div_cnt[20].CLK
clk_Delay => div_cnt[21].CLK
clk_Delay => div_cnt[22].CLK
clk_Delay => div_cnt[23].CLK
clk_Delay => div_cnt[24].CLK
clk_Delay => div_cnt[25].CLK
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => launch_PL.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
delay[0] => LessThan1.IN26
delay[1] => LessThan1.IN25
delay[2] => LessThan1.IN24
delay[3] => LessThan1.IN23
delay[4] => LessThan1.IN22
delay[5] => LessThan1.IN21
delay[6] => LessThan1.IN20
delay[7] => LessThan1.IN19
delay[8] => LessThan1.IN18
delay[9] => LessThan1.IN17
delay[10] => LessThan1.IN16
delay[11] => LessThan1.IN15
delay[12] => LessThan1.IN14
delay[13] => LessThan1.IN13
delay[14] => LessThan1.IN12
delay[15] => LessThan1.IN11
delay[16] => LessThan1.IN10
dl_mlt[0] => Equal0.IN0
dl_mlt[0] => Equal1.IN4
dl_mlt[0] => Equal2.IN1
dl_mlt[1] => Equal0.IN4
dl_mlt[1] => Equal1.IN0
dl_mlt[1] => Equal2.IN0
dl_mlt[2] => Equal0.IN3
dl_mlt[2] => Equal1.IN3
dl_mlt[2] => Equal2.IN4
dl_mlt[3] => Equal0.IN2
dl_mlt[3] => Equal1.IN2
dl_mlt[3] => Equal2.IN3
dl_mlt[4] => Equal0.IN1
dl_mlt[4] => Equal1.IN1
dl_mlt[4] => Equal2.IN2
DL_out <= DL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_PL <= launch_PL~reg0.DB_MAX_OUTPUT_PORT_TYPE
End_Flg <= End_Flg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Pulse:PL5
clk_Pulse => div_clk~reg0.CLK
clk_Pulse => divider[0].CLK
clk_Pulse => divider[1].CLK
clk_Pulse => divider[2].CLK
clk_Pulse => divider[3].CLK
clk_Pulse => divider[4].CLK
clk_Pulse => divider[5].CLK
clk_Pulse => divider[6].CLK
clk_Pulse => divider[7].CLK
clk_Pulse => divider[8].CLK
clk_Pulse => divider[9].CLK
clk_Pulse => divider[10].CLK
clk_Pulse => divider[11].CLK
clk_Pulse => divider[12].CLK
clk_Pulse => divider[13].CLK
clk_Pulse => divider[14].CLK
clk_Pulse => divider[15].CLK
clk_Pulse => divider[16].CLK
clk_Pulse => divider[17].CLK
clk_Pulse => divider[18].CLK
clk_Pulse => divider[19].CLK
clk_Pulse => divider[20].CLK
clk_Pulse => divider[21].CLK
clk_Pulse => divider[22].CLK
clk_Pulse => divider[23].CLK
clk_Pulse => divider[24].CLK
clk_Pulse => divider[25].CLK
clk_Pulse => div_cnt[0].CLK
clk_Pulse => div_cnt[1].CLK
clk_Pulse => div_cnt[2].CLK
clk_Pulse => div_cnt[3].CLK
clk_Pulse => div_cnt[4].CLK
clk_Pulse => div_cnt[5].CLK
clk_Pulse => div_cnt[6].CLK
clk_Pulse => div_cnt[7].CLK
clk_Pulse => div_cnt[8].CLK
clk_Pulse => div_cnt[9].CLK
clk_Pulse => div_cnt[10].CLK
clk_Pulse => div_cnt[11].CLK
clk_Pulse => div_cnt[12].CLK
clk_Pulse => div_cnt[13].CLK
clk_Pulse => div_cnt[14].CLK
clk_Pulse => div_cnt[15].CLK
clk_Pulse => div_cnt[16].CLK
clk_Pulse => div_cnt[17].CLK
clk_Pulse => div_cnt[18].CLK
clk_Pulse => div_cnt[19].CLK
clk_Pulse => div_cnt[20].CLK
clk_Pulse => div_cnt[21].CLK
clk_Pulse => div_cnt[22].CLK
clk_Pulse => div_cnt[23].CLK
clk_Pulse => div_cnt[24].CLK
clk_Pulse => div_cnt[25].CLK
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => launch_DL.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => launch_DL.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
CHTS[0] => Equal3.IN0
CHTS[0] => Equal4.IN3
CHTS[1] => Equal3.IN3
CHTS[1] => Equal4.IN0
CHTS[2] => Equal3.IN2
CHTS[2] => Equal4.IN2
CHTS[3] => Equal3.IN1
CHTS[3] => Equal4.IN1
pl_mlt[0] => Equal0.IN0
pl_mlt[0] => Equal1.IN4
pl_mlt[0] => Equal2.IN1
pl_mlt[1] => Equal0.IN4
pl_mlt[1] => Equal1.IN0
pl_mlt[1] => Equal2.IN0
pl_mlt[2] => Equal0.IN3
pl_mlt[2] => Equal1.IN3
pl_mlt[2] => Equal2.IN4
pl_mlt[3] => Equal0.IN2
pl_mlt[3] => Equal1.IN2
pl_mlt[3] => Equal2.IN3
pl_mlt[4] => Equal0.IN1
pl_mlt[4] => Equal1.IN1
pl_mlt[4] => Equal2.IN2
duration[0] => LessThan1.IN26
duration[1] => LessThan1.IN25
duration[2] => LessThan1.IN24
duration[3] => LessThan1.IN23
duration[4] => LessThan1.IN22
duration[5] => LessThan1.IN21
duration[6] => LessThan1.IN20
duration[7] => LessThan1.IN19
duration[8] => LessThan1.IN18
duration[9] => LessThan1.IN17
duration[10] => LessThan1.IN16
duration[11] => LessThan1.IN15
duration[12] => LessThan1.IN14
duration[13] => LessThan1.IN13
duration[14] => LessThan1.IN12
duration[15] => LessThan1.IN11
duration[16] => LessThan1.IN10
PL_out <= PL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_DL <= launch_DL~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_clk <= div_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Delay:DL5
clk_Delay => div_clk.CLK
clk_Delay => divider[0].CLK
clk_Delay => divider[1].CLK
clk_Delay => divider[2].CLK
clk_Delay => divider[3].CLK
clk_Delay => divider[4].CLK
clk_Delay => divider[5].CLK
clk_Delay => divider[6].CLK
clk_Delay => divider[7].CLK
clk_Delay => divider[8].CLK
clk_Delay => divider[9].CLK
clk_Delay => divider[10].CLK
clk_Delay => divider[11].CLK
clk_Delay => divider[12].CLK
clk_Delay => divider[13].CLK
clk_Delay => divider[14].CLK
clk_Delay => divider[15].CLK
clk_Delay => divider[16].CLK
clk_Delay => divider[17].CLK
clk_Delay => divider[18].CLK
clk_Delay => divider[19].CLK
clk_Delay => divider[20].CLK
clk_Delay => divider[21].CLK
clk_Delay => divider[22].CLK
clk_Delay => divider[23].CLK
clk_Delay => divider[24].CLK
clk_Delay => divider[25].CLK
clk_Delay => div_cnt[0].CLK
clk_Delay => div_cnt[1].CLK
clk_Delay => div_cnt[2].CLK
clk_Delay => div_cnt[3].CLK
clk_Delay => div_cnt[4].CLK
clk_Delay => div_cnt[5].CLK
clk_Delay => div_cnt[6].CLK
clk_Delay => div_cnt[7].CLK
clk_Delay => div_cnt[8].CLK
clk_Delay => div_cnt[9].CLK
clk_Delay => div_cnt[10].CLK
clk_Delay => div_cnt[11].CLK
clk_Delay => div_cnt[12].CLK
clk_Delay => div_cnt[13].CLK
clk_Delay => div_cnt[14].CLK
clk_Delay => div_cnt[15].CLK
clk_Delay => div_cnt[16].CLK
clk_Delay => div_cnt[17].CLK
clk_Delay => div_cnt[18].CLK
clk_Delay => div_cnt[19].CLK
clk_Delay => div_cnt[20].CLK
clk_Delay => div_cnt[21].CLK
clk_Delay => div_cnt[22].CLK
clk_Delay => div_cnt[23].CLK
clk_Delay => div_cnt[24].CLK
clk_Delay => div_cnt[25].CLK
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => launch_PL.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
delay[0] => LessThan1.IN26
delay[1] => LessThan1.IN25
delay[2] => LessThan1.IN24
delay[3] => LessThan1.IN23
delay[4] => LessThan1.IN22
delay[5] => LessThan1.IN21
delay[6] => LessThan1.IN20
delay[7] => LessThan1.IN19
delay[8] => LessThan1.IN18
delay[9] => LessThan1.IN17
delay[10] => LessThan1.IN16
delay[11] => LessThan1.IN15
delay[12] => LessThan1.IN14
delay[13] => LessThan1.IN13
delay[14] => LessThan1.IN12
delay[15] => LessThan1.IN11
delay[16] => LessThan1.IN10
dl_mlt[0] => Equal0.IN0
dl_mlt[0] => Equal1.IN4
dl_mlt[0] => Equal2.IN1
dl_mlt[1] => Equal0.IN4
dl_mlt[1] => Equal1.IN0
dl_mlt[1] => Equal2.IN0
dl_mlt[2] => Equal0.IN3
dl_mlt[2] => Equal1.IN3
dl_mlt[2] => Equal2.IN4
dl_mlt[3] => Equal0.IN2
dl_mlt[3] => Equal1.IN2
dl_mlt[3] => Equal2.IN3
dl_mlt[4] => Equal0.IN1
dl_mlt[4] => Equal1.IN1
dl_mlt[4] => Equal2.IN2
DL_out <= DL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_PL <= launch_PL~reg0.DB_MAX_OUTPUT_PORT_TYPE
End_Flg <= End_Flg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Pulse:PL6
clk_Pulse => div_clk~reg0.CLK
clk_Pulse => divider[0].CLK
clk_Pulse => divider[1].CLK
clk_Pulse => divider[2].CLK
clk_Pulse => divider[3].CLK
clk_Pulse => divider[4].CLK
clk_Pulse => divider[5].CLK
clk_Pulse => divider[6].CLK
clk_Pulse => divider[7].CLK
clk_Pulse => divider[8].CLK
clk_Pulse => divider[9].CLK
clk_Pulse => divider[10].CLK
clk_Pulse => divider[11].CLK
clk_Pulse => divider[12].CLK
clk_Pulse => divider[13].CLK
clk_Pulse => divider[14].CLK
clk_Pulse => divider[15].CLK
clk_Pulse => divider[16].CLK
clk_Pulse => divider[17].CLK
clk_Pulse => divider[18].CLK
clk_Pulse => divider[19].CLK
clk_Pulse => divider[20].CLK
clk_Pulse => divider[21].CLK
clk_Pulse => divider[22].CLK
clk_Pulse => divider[23].CLK
clk_Pulse => divider[24].CLK
clk_Pulse => divider[25].CLK
clk_Pulse => div_cnt[0].CLK
clk_Pulse => div_cnt[1].CLK
clk_Pulse => div_cnt[2].CLK
clk_Pulse => div_cnt[3].CLK
clk_Pulse => div_cnt[4].CLK
clk_Pulse => div_cnt[5].CLK
clk_Pulse => div_cnt[6].CLK
clk_Pulse => div_cnt[7].CLK
clk_Pulse => div_cnt[8].CLK
clk_Pulse => div_cnt[9].CLK
clk_Pulse => div_cnt[10].CLK
clk_Pulse => div_cnt[11].CLK
clk_Pulse => div_cnt[12].CLK
clk_Pulse => div_cnt[13].CLK
clk_Pulse => div_cnt[14].CLK
clk_Pulse => div_cnt[15].CLK
clk_Pulse => div_cnt[16].CLK
clk_Pulse => div_cnt[17].CLK
clk_Pulse => div_cnt[18].CLK
clk_Pulse => div_cnt[19].CLK
clk_Pulse => div_cnt[20].CLK
clk_Pulse => div_cnt[21].CLK
clk_Pulse => div_cnt[22].CLK
clk_Pulse => div_cnt[23].CLK
clk_Pulse => div_cnt[24].CLK
clk_Pulse => div_cnt[25].CLK
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => launch_DL.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => launch_DL.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
CHTS[0] => Equal3.IN0
CHTS[0] => Equal4.IN3
CHTS[1] => Equal3.IN3
CHTS[1] => Equal4.IN0
CHTS[2] => Equal3.IN2
CHTS[2] => Equal4.IN2
CHTS[3] => Equal3.IN1
CHTS[3] => Equal4.IN1
pl_mlt[0] => Equal0.IN0
pl_mlt[0] => Equal1.IN4
pl_mlt[0] => Equal2.IN1
pl_mlt[1] => Equal0.IN4
pl_mlt[1] => Equal1.IN0
pl_mlt[1] => Equal2.IN0
pl_mlt[2] => Equal0.IN3
pl_mlt[2] => Equal1.IN3
pl_mlt[2] => Equal2.IN4
pl_mlt[3] => Equal0.IN2
pl_mlt[3] => Equal1.IN2
pl_mlt[3] => Equal2.IN3
pl_mlt[4] => Equal0.IN1
pl_mlt[4] => Equal1.IN1
pl_mlt[4] => Equal2.IN2
duration[0] => LessThan1.IN26
duration[1] => LessThan1.IN25
duration[2] => LessThan1.IN24
duration[3] => LessThan1.IN23
duration[4] => LessThan1.IN22
duration[5] => LessThan1.IN21
duration[6] => LessThan1.IN20
duration[7] => LessThan1.IN19
duration[8] => LessThan1.IN18
duration[9] => LessThan1.IN17
duration[10] => LessThan1.IN16
duration[11] => LessThan1.IN15
duration[12] => LessThan1.IN14
duration[13] => LessThan1.IN13
duration[14] => LessThan1.IN12
duration[15] => LessThan1.IN11
duration[16] => LessThan1.IN10
PL_out <= PL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_DL <= launch_DL~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_clk <= div_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Delay:DL6
clk_Delay => div_clk.CLK
clk_Delay => divider[0].CLK
clk_Delay => divider[1].CLK
clk_Delay => divider[2].CLK
clk_Delay => divider[3].CLK
clk_Delay => divider[4].CLK
clk_Delay => divider[5].CLK
clk_Delay => divider[6].CLK
clk_Delay => divider[7].CLK
clk_Delay => divider[8].CLK
clk_Delay => divider[9].CLK
clk_Delay => divider[10].CLK
clk_Delay => divider[11].CLK
clk_Delay => divider[12].CLK
clk_Delay => divider[13].CLK
clk_Delay => divider[14].CLK
clk_Delay => divider[15].CLK
clk_Delay => divider[16].CLK
clk_Delay => divider[17].CLK
clk_Delay => divider[18].CLK
clk_Delay => divider[19].CLK
clk_Delay => divider[20].CLK
clk_Delay => divider[21].CLK
clk_Delay => divider[22].CLK
clk_Delay => divider[23].CLK
clk_Delay => divider[24].CLK
clk_Delay => divider[25].CLK
clk_Delay => div_cnt[0].CLK
clk_Delay => div_cnt[1].CLK
clk_Delay => div_cnt[2].CLK
clk_Delay => div_cnt[3].CLK
clk_Delay => div_cnt[4].CLK
clk_Delay => div_cnt[5].CLK
clk_Delay => div_cnt[6].CLK
clk_Delay => div_cnt[7].CLK
clk_Delay => div_cnt[8].CLK
clk_Delay => div_cnt[9].CLK
clk_Delay => div_cnt[10].CLK
clk_Delay => div_cnt[11].CLK
clk_Delay => div_cnt[12].CLK
clk_Delay => div_cnt[13].CLK
clk_Delay => div_cnt[14].CLK
clk_Delay => div_cnt[15].CLK
clk_Delay => div_cnt[16].CLK
clk_Delay => div_cnt[17].CLK
clk_Delay => div_cnt[18].CLK
clk_Delay => div_cnt[19].CLK
clk_Delay => div_cnt[20].CLK
clk_Delay => div_cnt[21].CLK
clk_Delay => div_cnt[22].CLK
clk_Delay => div_cnt[23].CLK
clk_Delay => div_cnt[24].CLK
clk_Delay => div_cnt[25].CLK
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => launch_PL.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
delay[0] => LessThan1.IN26
delay[1] => LessThan1.IN25
delay[2] => LessThan1.IN24
delay[3] => LessThan1.IN23
delay[4] => LessThan1.IN22
delay[5] => LessThan1.IN21
delay[6] => LessThan1.IN20
delay[7] => LessThan1.IN19
delay[8] => LessThan1.IN18
delay[9] => LessThan1.IN17
delay[10] => LessThan1.IN16
delay[11] => LessThan1.IN15
delay[12] => LessThan1.IN14
delay[13] => LessThan1.IN13
delay[14] => LessThan1.IN12
delay[15] => LessThan1.IN11
delay[16] => LessThan1.IN10
dl_mlt[0] => Equal0.IN0
dl_mlt[0] => Equal1.IN4
dl_mlt[0] => Equal2.IN1
dl_mlt[1] => Equal0.IN4
dl_mlt[1] => Equal1.IN0
dl_mlt[1] => Equal2.IN0
dl_mlt[2] => Equal0.IN3
dl_mlt[2] => Equal1.IN3
dl_mlt[2] => Equal2.IN4
dl_mlt[3] => Equal0.IN2
dl_mlt[3] => Equal1.IN2
dl_mlt[3] => Equal2.IN3
dl_mlt[4] => Equal0.IN1
dl_mlt[4] => Equal1.IN1
dl_mlt[4] => Equal2.IN2
DL_out <= DL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_PL <= launch_PL~reg0.DB_MAX_OUTPUT_PORT_TYPE
End_Flg <= End_Flg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Pulse:PL7
clk_Pulse => div_clk~reg0.CLK
clk_Pulse => divider[0].CLK
clk_Pulse => divider[1].CLK
clk_Pulse => divider[2].CLK
clk_Pulse => divider[3].CLK
clk_Pulse => divider[4].CLK
clk_Pulse => divider[5].CLK
clk_Pulse => divider[6].CLK
clk_Pulse => divider[7].CLK
clk_Pulse => divider[8].CLK
clk_Pulse => divider[9].CLK
clk_Pulse => divider[10].CLK
clk_Pulse => divider[11].CLK
clk_Pulse => divider[12].CLK
clk_Pulse => divider[13].CLK
clk_Pulse => divider[14].CLK
clk_Pulse => divider[15].CLK
clk_Pulse => divider[16].CLK
clk_Pulse => divider[17].CLK
clk_Pulse => divider[18].CLK
clk_Pulse => divider[19].CLK
clk_Pulse => divider[20].CLK
clk_Pulse => divider[21].CLK
clk_Pulse => divider[22].CLK
clk_Pulse => divider[23].CLK
clk_Pulse => divider[24].CLK
clk_Pulse => divider[25].CLK
clk_Pulse => div_cnt[0].CLK
clk_Pulse => div_cnt[1].CLK
clk_Pulse => div_cnt[2].CLK
clk_Pulse => div_cnt[3].CLK
clk_Pulse => div_cnt[4].CLK
clk_Pulse => div_cnt[5].CLK
clk_Pulse => div_cnt[6].CLK
clk_Pulse => div_cnt[7].CLK
clk_Pulse => div_cnt[8].CLK
clk_Pulse => div_cnt[9].CLK
clk_Pulse => div_cnt[10].CLK
clk_Pulse => div_cnt[11].CLK
clk_Pulse => div_cnt[12].CLK
clk_Pulse => div_cnt[13].CLK
clk_Pulse => div_cnt[14].CLK
clk_Pulse => div_cnt[15].CLK
clk_Pulse => div_cnt[16].CLK
clk_Pulse => div_cnt[17].CLK
clk_Pulse => div_cnt[18].CLK
clk_Pulse => div_cnt[19].CLK
clk_Pulse => div_cnt[20].CLK
clk_Pulse => div_cnt[21].CLK
clk_Pulse => div_cnt[22].CLK
clk_Pulse => div_cnt[23].CLK
clk_Pulse => div_cnt[24].CLK
clk_Pulse => div_cnt[25].CLK
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => launch_DL.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => launch_DL.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
CHTS[0] => Equal3.IN0
CHTS[0] => Equal4.IN3
CHTS[1] => Equal3.IN3
CHTS[1] => Equal4.IN0
CHTS[2] => Equal3.IN2
CHTS[2] => Equal4.IN2
CHTS[3] => Equal3.IN1
CHTS[3] => Equal4.IN1
pl_mlt[0] => Equal0.IN0
pl_mlt[0] => Equal1.IN4
pl_mlt[0] => Equal2.IN1
pl_mlt[1] => Equal0.IN4
pl_mlt[1] => Equal1.IN0
pl_mlt[1] => Equal2.IN0
pl_mlt[2] => Equal0.IN3
pl_mlt[2] => Equal1.IN3
pl_mlt[2] => Equal2.IN4
pl_mlt[3] => Equal0.IN2
pl_mlt[3] => Equal1.IN2
pl_mlt[3] => Equal2.IN3
pl_mlt[4] => Equal0.IN1
pl_mlt[4] => Equal1.IN1
pl_mlt[4] => Equal2.IN2
duration[0] => LessThan1.IN26
duration[1] => LessThan1.IN25
duration[2] => LessThan1.IN24
duration[3] => LessThan1.IN23
duration[4] => LessThan1.IN22
duration[5] => LessThan1.IN21
duration[6] => LessThan1.IN20
duration[7] => LessThan1.IN19
duration[8] => LessThan1.IN18
duration[9] => LessThan1.IN17
duration[10] => LessThan1.IN16
duration[11] => LessThan1.IN15
duration[12] => LessThan1.IN14
duration[13] => LessThan1.IN13
duration[14] => LessThan1.IN12
duration[15] => LessThan1.IN11
duration[16] => LessThan1.IN10
PL_out <= PL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_DL <= launch_DL~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_clk <= div_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Delay:DL7
clk_Delay => div_clk.CLK
clk_Delay => divider[0].CLK
clk_Delay => divider[1].CLK
clk_Delay => divider[2].CLK
clk_Delay => divider[3].CLK
clk_Delay => divider[4].CLK
clk_Delay => divider[5].CLK
clk_Delay => divider[6].CLK
clk_Delay => divider[7].CLK
clk_Delay => divider[8].CLK
clk_Delay => divider[9].CLK
clk_Delay => divider[10].CLK
clk_Delay => divider[11].CLK
clk_Delay => divider[12].CLK
clk_Delay => divider[13].CLK
clk_Delay => divider[14].CLK
clk_Delay => divider[15].CLK
clk_Delay => divider[16].CLK
clk_Delay => divider[17].CLK
clk_Delay => divider[18].CLK
clk_Delay => divider[19].CLK
clk_Delay => divider[20].CLK
clk_Delay => divider[21].CLK
clk_Delay => divider[22].CLK
clk_Delay => divider[23].CLK
clk_Delay => divider[24].CLK
clk_Delay => divider[25].CLK
clk_Delay => div_cnt[0].CLK
clk_Delay => div_cnt[1].CLK
clk_Delay => div_cnt[2].CLK
clk_Delay => div_cnt[3].CLK
clk_Delay => div_cnt[4].CLK
clk_Delay => div_cnt[5].CLK
clk_Delay => div_cnt[6].CLK
clk_Delay => div_cnt[7].CLK
clk_Delay => div_cnt[8].CLK
clk_Delay => div_cnt[9].CLK
clk_Delay => div_cnt[10].CLK
clk_Delay => div_cnt[11].CLK
clk_Delay => div_cnt[12].CLK
clk_Delay => div_cnt[13].CLK
clk_Delay => div_cnt[14].CLK
clk_Delay => div_cnt[15].CLK
clk_Delay => div_cnt[16].CLK
clk_Delay => div_cnt[17].CLK
clk_Delay => div_cnt[18].CLK
clk_Delay => div_cnt[19].CLK
clk_Delay => div_cnt[20].CLK
clk_Delay => div_cnt[21].CLK
clk_Delay => div_cnt[22].CLK
clk_Delay => div_cnt[23].CLK
clk_Delay => div_cnt[24].CLK
clk_Delay => div_cnt[25].CLK
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => launch_PL.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
delay[0] => LessThan1.IN26
delay[1] => LessThan1.IN25
delay[2] => LessThan1.IN24
delay[3] => LessThan1.IN23
delay[4] => LessThan1.IN22
delay[5] => LessThan1.IN21
delay[6] => LessThan1.IN20
delay[7] => LessThan1.IN19
delay[8] => LessThan1.IN18
delay[9] => LessThan1.IN17
delay[10] => LessThan1.IN16
delay[11] => LessThan1.IN15
delay[12] => LessThan1.IN14
delay[13] => LessThan1.IN13
delay[14] => LessThan1.IN12
delay[15] => LessThan1.IN11
delay[16] => LessThan1.IN10
dl_mlt[0] => Equal0.IN0
dl_mlt[0] => Equal1.IN4
dl_mlt[0] => Equal2.IN1
dl_mlt[1] => Equal0.IN4
dl_mlt[1] => Equal1.IN0
dl_mlt[1] => Equal2.IN0
dl_mlt[2] => Equal0.IN3
dl_mlt[2] => Equal1.IN3
dl_mlt[2] => Equal2.IN4
dl_mlt[3] => Equal0.IN2
dl_mlt[3] => Equal1.IN2
dl_mlt[3] => Equal2.IN3
dl_mlt[4] => Equal0.IN1
dl_mlt[4] => Equal1.IN1
dl_mlt[4] => Equal2.IN2
DL_out <= DL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_PL <= launch_PL~reg0.DB_MAX_OUTPUT_PORT_TYPE
End_Flg <= End_Flg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Pulse:PL8
clk_Pulse => div_clk~reg0.CLK
clk_Pulse => divider[0].CLK
clk_Pulse => divider[1].CLK
clk_Pulse => divider[2].CLK
clk_Pulse => divider[3].CLK
clk_Pulse => divider[4].CLK
clk_Pulse => divider[5].CLK
clk_Pulse => divider[6].CLK
clk_Pulse => divider[7].CLK
clk_Pulse => divider[8].CLK
clk_Pulse => divider[9].CLK
clk_Pulse => divider[10].CLK
clk_Pulse => divider[11].CLK
clk_Pulse => divider[12].CLK
clk_Pulse => divider[13].CLK
clk_Pulse => divider[14].CLK
clk_Pulse => divider[15].CLK
clk_Pulse => divider[16].CLK
clk_Pulse => divider[17].CLK
clk_Pulse => divider[18].CLK
clk_Pulse => divider[19].CLK
clk_Pulse => divider[20].CLK
clk_Pulse => divider[21].CLK
clk_Pulse => divider[22].CLK
clk_Pulse => divider[23].CLK
clk_Pulse => divider[24].CLK
clk_Pulse => divider[25].CLK
clk_Pulse => div_cnt[0].CLK
clk_Pulse => div_cnt[1].CLK
clk_Pulse => div_cnt[2].CLK
clk_Pulse => div_cnt[3].CLK
clk_Pulse => div_cnt[4].CLK
clk_Pulse => div_cnt[5].CLK
clk_Pulse => div_cnt[6].CLK
clk_Pulse => div_cnt[7].CLK
clk_Pulse => div_cnt[8].CLK
clk_Pulse => div_cnt[9].CLK
clk_Pulse => div_cnt[10].CLK
clk_Pulse => div_cnt[11].CLK
clk_Pulse => div_cnt[12].CLK
clk_Pulse => div_cnt[13].CLK
clk_Pulse => div_cnt[14].CLK
clk_Pulse => div_cnt[15].CLK
clk_Pulse => div_cnt[16].CLK
clk_Pulse => div_cnt[17].CLK
clk_Pulse => div_cnt[18].CLK
clk_Pulse => div_cnt[19].CLK
clk_Pulse => div_cnt[20].CLK
clk_Pulse => div_cnt[21].CLK
clk_Pulse => div_cnt[22].CLK
clk_Pulse => div_cnt[23].CLK
clk_Pulse => div_cnt[24].CLK
clk_Pulse => div_cnt[25].CLK
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => cnt1.OUTPUTSELECT
PL_start => launch_DL.OUTPUTSELECT
PL_start => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => cnt1.OUTPUTSELECT
PL_launch => launch_DL.OUTPUTSELECT
PL_launch => PL_out.OUTPUTSELECT
CHTS[0] => Equal3.IN0
CHTS[0] => Equal4.IN3
CHTS[1] => Equal3.IN3
CHTS[1] => Equal4.IN0
CHTS[2] => Equal3.IN2
CHTS[2] => Equal4.IN2
CHTS[3] => Equal3.IN1
CHTS[3] => Equal4.IN1
pl_mlt[0] => Equal0.IN0
pl_mlt[0] => Equal1.IN4
pl_mlt[0] => Equal2.IN1
pl_mlt[1] => Equal0.IN4
pl_mlt[1] => Equal1.IN0
pl_mlt[1] => Equal2.IN0
pl_mlt[2] => Equal0.IN3
pl_mlt[2] => Equal1.IN3
pl_mlt[2] => Equal2.IN4
pl_mlt[3] => Equal0.IN2
pl_mlt[3] => Equal1.IN2
pl_mlt[3] => Equal2.IN3
pl_mlt[4] => Equal0.IN1
pl_mlt[4] => Equal1.IN1
pl_mlt[4] => Equal2.IN2
duration[0] => LessThan1.IN26
duration[1] => LessThan1.IN25
duration[2] => LessThan1.IN24
duration[3] => LessThan1.IN23
duration[4] => LessThan1.IN22
duration[5] => LessThan1.IN21
duration[6] => LessThan1.IN20
duration[7] => LessThan1.IN19
duration[8] => LessThan1.IN18
duration[9] => LessThan1.IN17
duration[10] => LessThan1.IN16
duration[11] => LessThan1.IN15
duration[12] => LessThan1.IN14
duration[13] => LessThan1.IN13
duration[14] => LessThan1.IN12
duration[15] => LessThan1.IN11
duration[16] => LessThan1.IN10
PL_out <= PL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_DL <= launch_DL~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_clk <= div_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Delay:DL8
clk_Delay => div_clk.CLK
clk_Delay => divider[0].CLK
clk_Delay => divider[1].CLK
clk_Delay => divider[2].CLK
clk_Delay => divider[3].CLK
clk_Delay => divider[4].CLK
clk_Delay => divider[5].CLK
clk_Delay => divider[6].CLK
clk_Delay => divider[7].CLK
clk_Delay => divider[8].CLK
clk_Delay => divider[9].CLK
clk_Delay => divider[10].CLK
clk_Delay => divider[11].CLK
clk_Delay => divider[12].CLK
clk_Delay => divider[13].CLK
clk_Delay => divider[14].CLK
clk_Delay => divider[15].CLK
clk_Delay => divider[16].CLK
clk_Delay => divider[17].CLK
clk_Delay => divider[18].CLK
clk_Delay => divider[19].CLK
clk_Delay => divider[20].CLK
clk_Delay => divider[21].CLK
clk_Delay => divider[22].CLK
clk_Delay => divider[23].CLK
clk_Delay => divider[24].CLK
clk_Delay => divider[25].CLK
clk_Delay => div_cnt[0].CLK
clk_Delay => div_cnt[1].CLK
clk_Delay => div_cnt[2].CLK
clk_Delay => div_cnt[3].CLK
clk_Delay => div_cnt[4].CLK
clk_Delay => div_cnt[5].CLK
clk_Delay => div_cnt[6].CLK
clk_Delay => div_cnt[7].CLK
clk_Delay => div_cnt[8].CLK
clk_Delay => div_cnt[9].CLK
clk_Delay => div_cnt[10].CLK
clk_Delay => div_cnt[11].CLK
clk_Delay => div_cnt[12].CLK
clk_Delay => div_cnt[13].CLK
clk_Delay => div_cnt[14].CLK
clk_Delay => div_cnt[15].CLK
clk_Delay => div_cnt[16].CLK
clk_Delay => div_cnt[17].CLK
clk_Delay => div_cnt[18].CLK
clk_Delay => div_cnt[19].CLK
clk_Delay => div_cnt[20].CLK
clk_Delay => div_cnt[21].CLK
clk_Delay => div_cnt[22].CLK
clk_Delay => div_cnt[23].CLK
clk_Delay => div_cnt[24].CLK
clk_Delay => div_cnt[25].CLK
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => cnt1.OUTPUTSELECT
DL_launch => launch_PL.OUTPUTSELECT
DL_launch => DL_out.OUTPUTSELECT
delay[0] => LessThan1.IN26
delay[1] => LessThan1.IN25
delay[2] => LessThan1.IN24
delay[3] => LessThan1.IN23
delay[4] => LessThan1.IN22
delay[5] => LessThan1.IN21
delay[6] => LessThan1.IN20
delay[7] => LessThan1.IN19
delay[8] => LessThan1.IN18
delay[9] => LessThan1.IN17
delay[10] => LessThan1.IN16
delay[11] => LessThan1.IN15
delay[12] => LessThan1.IN14
delay[13] => LessThan1.IN13
delay[14] => LessThan1.IN12
delay[15] => LessThan1.IN11
delay[16] => LessThan1.IN10
dl_mlt[0] => Equal0.IN0
dl_mlt[0] => Equal1.IN4
dl_mlt[0] => Equal2.IN1
dl_mlt[1] => Equal0.IN4
dl_mlt[1] => Equal1.IN0
dl_mlt[1] => Equal2.IN0
dl_mlt[2] => Equal0.IN3
dl_mlt[2] => Equal1.IN3
dl_mlt[2] => Equal2.IN4
dl_mlt[3] => Equal0.IN2
dl_mlt[3] => Equal1.IN2
dl_mlt[3] => Equal2.IN3
dl_mlt[4] => Equal0.IN1
dl_mlt[4] => Equal1.IN1
dl_mlt[4] => Equal2.IN2
DL_out <= DL_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
launch_PL <= launch_PL~reg0.DB_MAX_OUTPUT_PORT_TYPE
End_Flg <= End_Flg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|DLST:ST1
clk_dlst => dout~reg0.CLK
clk_dlst => cnt1[0].CLK
clk_dlst => cnt1[1].CLK
clk_dlst => cnt1[2].CLK
clk_dlst => cnt1[3].CLK
clk_dlst => cnt1[4].CLK
clk_dlst => cnt1[5].CLK
clk_dlst => cnt1[6].CLK
clk_dlst => cnt1[7].CLK
clk_dlst => cnt1[8].CLK
clk_dlst => cnt1[9].CLK
clk_dlst => cnt1[10].CLK
clk_dlst => cnt1[11].CLK
clk_dlst => cnt1[12].CLK
clk_dlst => cnt1[13].CLK
clk_dlst => cnt1[14].CLK
clk_dlst => cnt1[15].CLK
clk_dlst => cnt1[16].CLK
clk_dlst => cnt1[17].CLK
clk_dlst => cnt1[18].CLK
clk_dlst => cnt1[19].CLK
clk_dlst => cnt1[20].CLK
clk_dlst => cnt1[21].CLK
clk_dlst => cnt1[22].CLK
clk_dlst => cnt1[23].CLK
clk_dlst => cnt1[24].CLK
clk_dlst => cnt1[25].CLK
clk_dlst => cnt1[26].CLK
clk_dlst => cnt1[27].CLK
clk_dlst => cnt1[28].CLK
clk_dlst => cnt1[29].CLK
clk_dlst => cnt1[30].CLK
clk_dlst => cnt1[31].CLK
clk_dlst => cnt1[32].CLK
clk_dlst => cnt1[33].CLK
clk_dlst => cnt1[34].CLK
clk_dlst => fld.CLK
din => fld.OUTPUTSELECT
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


