Loading plugins phase: Elapsed time ==> 1s.008ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW.cyprj -d CY8C4247LQI-BL483 -s C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.728ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.084ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SAHW.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW.cyprj -dcpsoc3 SAHW.v -verilog
======================================================================

======================================================================
Compiling:  SAHW.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW.cyprj -dcpsoc3 SAHW.v -verilog
======================================================================

======================================================================
Compiling:  SAHW.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW.cyprj -dcpsoc3 -verilog SAHW.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Feb 06 22:56:06 2020


======================================================================
Compiling:  SAHW.v
Program  :   vpp
Options  :    -yv2 -q10 SAHW.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Feb 06 22:56:06 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SAHW.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SAHW.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW.cyprj -dcpsoc3 -verilog SAHW.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Feb 06 22:56:06 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\codegentemp\SAHW.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\codegentemp\SAHW.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SAHW.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW.cyprj -dcpsoc3 -verilog SAHW.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Feb 06 22:56:07 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\codegentemp\SAHW.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\codegentemp\SAHW.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1
	\BLE:Net_55\
	\SERIAL:BUART:reset_sr\
	Net_32
	Net_33
	\SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_27
	\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:xeq\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:xlt\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:xlte\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:xgt\
	\SERIAL:BUART:sRX:MODULE_5:g1:a0:xgte\
	\SERIAL:BUART:sRX:MODULE_5:lt\
	\SERIAL:BUART:sRX:MODULE_5:eq\
	\SERIAL:BUART:sRX:MODULE_5:gt\
	\SERIAL:BUART:sRX:MODULE_5:gte\
	\SERIAL:BUART:sRX:MODULE_5:lte\


Deleted 29 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SERIAL:BUART:HalfDuplexSend\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:FinalParityType_1\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:FinalParityType_0\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:FinalAddrMode_2\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:FinalAddrMode_1\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:FinalAddrMode_0\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:tx_ctrl_mark\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing zero to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:tx_status_6\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:tx_status_5\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:tx_status_4\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:rx_count7_bit8_wire\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \SERIAL:BUART:sRX:s23Poll:MODIN2_1\ to \SERIAL:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \SERIAL:BUART:sRX:s23Poll:MODIN2_0\ to \SERIAL:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \SERIAL:BUART:sRX:s23Poll:MODIN3_1\ to \SERIAL:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \SERIAL:BUART:sRX:s23Poll:MODIN3_0\ to \SERIAL:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:rx_status_1\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__LED_BLUE_net_0 to one
Aliasing tmpOE__LED_RED_net_0 to one
Aliasing tmpOE__LED_GREEN_net_0 to one
Aliasing \SERIAL:BUART:reset_reg\\D\ to \SERIAL:BUART:tx_hd_send_break\
Aliasing \SERIAL:BUART:rx_break_status\\D\ to \SERIAL:BUART:tx_hd_send_break\
Removing Lhs of wire \SERIAL:Net_61\[10] = \SERIAL:Net_9\[9]
Removing Lhs of wire \SERIAL:BUART:HalfDuplexSend\[16] = \SERIAL:BUART:tx_hd_send_break\[15]
Removing Lhs of wire \SERIAL:BUART:FinalParityType_1\[17] = \SERIAL:BUART:tx_hd_send_break\[15]
Removing Lhs of wire \SERIAL:BUART:FinalParityType_0\[18] = \SERIAL:BUART:tx_hd_send_break\[15]
Removing Lhs of wire \SERIAL:BUART:FinalAddrMode_2\[19] = \SERIAL:BUART:tx_hd_send_break\[15]
Removing Lhs of wire \SERIAL:BUART:FinalAddrMode_1\[20] = \SERIAL:BUART:tx_hd_send_break\[15]
Removing Lhs of wire \SERIAL:BUART:FinalAddrMode_0\[21] = \SERIAL:BUART:tx_hd_send_break\[15]
Removing Lhs of wire \SERIAL:BUART:tx_ctrl_mark\[22] = \SERIAL:BUART:tx_hd_send_break\[15]
Removing Rhs of wire \SERIAL:BUART:tx_bitclk_enable_pre\[34] = \SERIAL:BUART:tx_bitclk_dp\[71]
Removing Rhs of wire zero[35] = \SERIAL:BUART:tx_hd_send_break\[15]
Removing Lhs of wire \SERIAL:BUART:tx_counter_tc\[81] = \SERIAL:BUART:tx_counter_dp\[72]
Removing Lhs of wire \SERIAL:BUART:tx_status_6\[82] = zero[35]
Removing Lhs of wire \SERIAL:BUART:tx_status_5\[83] = zero[35]
Removing Lhs of wire \SERIAL:BUART:tx_status_4\[84] = zero[35]
Removing Lhs of wire \SERIAL:BUART:tx_status_1\[86] = \SERIAL:BUART:tx_fifo_empty\[49]
Removing Lhs of wire \SERIAL:BUART:tx_status_3\[88] = \SERIAL:BUART:tx_fifo_notfull\[48]
Removing Lhs of wire \SERIAL:BUART:rx_count7_bit8_wire\[148] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[156] = \SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[167]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[158] = \SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[168]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[159] = \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[184]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[160] = \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[198]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[161] = \SERIAL:BUART:sRX:s23Poll:MODIN1_1\[162]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODIN1_1\[162] = \SERIAL:BUART:pollcount_1\[154]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[163] = \SERIAL:BUART:sRX:s23Poll:MODIN1_0\[164]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODIN1_0\[164] = \SERIAL:BUART:pollcount_0\[157]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[170] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[171] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[172] = \SERIAL:BUART:pollcount_1\[154]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODIN2_1\[173] = \SERIAL:BUART:pollcount_1\[154]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[174] = \SERIAL:BUART:pollcount_0\[157]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODIN2_0\[175] = \SERIAL:BUART:pollcount_0\[157]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[176] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[177] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[178] = \SERIAL:BUART:pollcount_1\[154]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[179] = \SERIAL:BUART:pollcount_0\[157]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[180] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[181] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[186] = \SERIAL:BUART:pollcount_1\[154]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODIN3_1\[187] = \SERIAL:BUART:pollcount_1\[154]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[188] = \SERIAL:BUART:pollcount_0\[157]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODIN3_0\[189] = \SERIAL:BUART:pollcount_0\[157]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[190] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[191] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[192] = \SERIAL:BUART:pollcount_1\[154]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[193] = \SERIAL:BUART:pollcount_0\[157]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[194] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[195] = zero[35]
Removing Lhs of wire \SERIAL:BUART:rx_status_1\[202] = zero[35]
Removing Rhs of wire \SERIAL:BUART:rx_status_2\[203] = \SERIAL:BUART:rx_parity_error_status\[204]
Removing Rhs of wire \SERIAL:BUART:rx_status_3\[205] = \SERIAL:BUART:rx_stop_bit_error\[206]
Removing Lhs of wire \SERIAL:BUART:sRX:cmp_vv_vv_MODGEN_4\[216] = \SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_0\[265]
Removing Lhs of wire \SERIAL:BUART:sRX:cmp_vv_vv_MODGEN_5\[220] = \SERIAL:BUART:sRX:MODULE_5:g1:a0:xneq\[287]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_6\[221] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_5\[222] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_4\[223] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_3\[224] = \SERIAL:BUART:sRX:MODIN4_6\[225]
Removing Lhs of wire \SERIAL:BUART:sRX:MODIN4_6\[225] = \SERIAL:BUART:rx_count_6\[143]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_2\[226] = \SERIAL:BUART:sRX:MODIN4_5\[227]
Removing Lhs of wire \SERIAL:BUART:sRX:MODIN4_5\[227] = \SERIAL:BUART:rx_count_5\[144]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_1\[228] = \SERIAL:BUART:sRX:MODIN4_4\[229]
Removing Lhs of wire \SERIAL:BUART:sRX:MODIN4_4\[229] = \SERIAL:BUART:rx_count_4\[145]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newa_0\[230] = \SERIAL:BUART:sRX:MODIN4_3\[231]
Removing Lhs of wire \SERIAL:BUART:sRX:MODIN4_3\[231] = \SERIAL:BUART:rx_count_3\[146]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_6\[232] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_5\[233] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_4\[234] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_3\[235] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_2\[236] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_1\[237] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:newb_0\[238] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:dataa_6\[239] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:dataa_5\[240] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:dataa_4\[241] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:dataa_3\[242] = \SERIAL:BUART:rx_count_6\[143]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:dataa_2\[243] = \SERIAL:BUART:rx_count_5\[144]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:dataa_1\[244] = \SERIAL:BUART:rx_count_4\[145]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:dataa_0\[245] = \SERIAL:BUART:rx_count_3\[146]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:datab_6\[246] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:datab_5\[247] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:datab_4\[248] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:datab_3\[249] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:datab_2\[250] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:datab_1\[251] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_4:g2:a0:datab_0\[252] = zero[35]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:newa_0\[267] = \SERIAL:BUART:rx_postpoll\[102]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:newb_0\[268] = \SERIAL:BUART:rx_parity_bit\[219]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:dataa_0\[269] = \SERIAL:BUART:rx_postpoll\[102]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:datab_0\[270] = \SERIAL:BUART:rx_parity_bit\[219]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[271] = \SERIAL:BUART:rx_postpoll\[102]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[272] = \SERIAL:BUART:rx_parity_bit\[219]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[274] = one[12]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[275] = \SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[273]
Removing Lhs of wire \SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[276] = \SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[273]
Removing Lhs of wire tmpOE__Rx_1_net_0[298] = one[12]
Removing Lhs of wire tmpOE__Tx_1_net_0[303] = one[12]
Removing Lhs of wire tmpOE__LED_BLUE_net_0[309] = one[12]
Removing Lhs of wire tmpOE__LED_RED_net_0[315] = one[12]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[321] = one[12]
Removing Lhs of wire \SERIAL:BUART:reset_reg\\D\[326] = zero[35]
Removing Lhs of wire \SERIAL:BUART:rx_bitclk\\D\[341] = \SERIAL:BUART:rx_bitclk_pre\[137]
Removing Lhs of wire \SERIAL:BUART:rx_parity_error_pre\\D\[350] = \SERIAL:BUART:rx_parity_error_pre\[214]
Removing Lhs of wire \SERIAL:BUART:rx_break_status\\D\[351] = zero[35]

------------------------------------------------------
Aliased 0 equations, 102 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:rx_addressmatch\' (cost = 0):
\SERIAL:BUART:rx_addressmatch\ <= (\SERIAL:BUART:rx_addressmatch2\
	OR \SERIAL:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\SERIAL:BUART:rx_bitclk_pre\' (cost = 1):
\SERIAL:BUART:rx_bitclk_pre\ <= ((not \SERIAL:BUART:rx_count_2\ and not \SERIAL:BUART:rx_count_1\ and not \SERIAL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SERIAL:BUART:rx_bitclk_pre16x\' (cost = 0):
\SERIAL:BUART:rx_bitclk_pre16x\ <= ((not \SERIAL:BUART:rx_count_2\ and \SERIAL:BUART:rx_count_1\ and \SERIAL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SERIAL:BUART:rx_poll_bit1\' (cost = 1):
\SERIAL:BUART:rx_poll_bit1\ <= ((not \SERIAL:BUART:rx_count_2\ and not \SERIAL:BUART:rx_count_1\ and \SERIAL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SERIAL:BUART:rx_poll_bit2\' (cost = 1):
\SERIAL:BUART:rx_poll_bit2\ <= ((not \SERIAL:BUART:rx_count_2\ and not \SERIAL:BUART:rx_count_1\ and not \SERIAL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SERIAL:BUART:pollingrange\' (cost = 4):
\SERIAL:BUART:pollingrange\ <= ((not \SERIAL:BUART:rx_count_2\ and not \SERIAL:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SERIAL:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \SERIAL:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\SERIAL:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \SERIAL:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\SERIAL:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \SERIAL:BUART:rx_count_6\ and not \SERIAL:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\SERIAL:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \SERIAL:BUART:rx_count_6\ and not \SERIAL:BUART:rx_count_4\)
	OR (not \SERIAL:BUART:rx_count_6\ and not \SERIAL:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\SERIAL:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\SERIAL:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \SERIAL:BUART:rx_count_6\ and not \SERIAL:BUART:rx_count_4\)
	OR (not \SERIAL:BUART:rx_count_6\ and not \SERIAL:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\SERIAL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \SERIAL:BUART:pollcount_1\ and not \SERIAL:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\SERIAL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \SERIAL:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\SERIAL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \SERIAL:BUART:pollcount_0\ and \SERIAL:BUART:pollcount_1\)
	OR (not \SERIAL:BUART:pollcount_1\ and \SERIAL:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\SERIAL:BUART:rx_postpoll\' (cost = 72):
\SERIAL:BUART:rx_postpoll\ <= (\SERIAL:BUART:pollcount_1\
	OR (Net_31 and \SERIAL:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \SERIAL:BUART:pollcount_1\ and not Net_31 and not \SERIAL:BUART:rx_parity_bit\)
	OR (not \SERIAL:BUART:pollcount_1\ and not \SERIAL:BUART:pollcount_0\ and not \SERIAL:BUART:rx_parity_bit\)
	OR (\SERIAL:BUART:pollcount_1\ and \SERIAL:BUART:rx_parity_bit\)
	OR (Net_31 and \SERIAL:BUART:pollcount_0\ and \SERIAL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\SERIAL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \SERIAL:BUART:pollcount_1\ and not Net_31 and not \SERIAL:BUART:rx_parity_bit\)
	OR (not \SERIAL:BUART:pollcount_1\ and not \SERIAL:BUART:pollcount_0\ and not \SERIAL:BUART:rx_parity_bit\)
	OR (\SERIAL:BUART:pollcount_1\ and \SERIAL:BUART:rx_parity_bit\)
	OR (Net_31 and \SERIAL:BUART:pollcount_0\ and \SERIAL:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SERIAL:BUART:rx_status_0\ to zero
Aliasing \SERIAL:BUART:rx_status_6\ to zero
Aliasing \SERIAL:BUART:rx_markspace_status\\D\ to zero
Aliasing \SERIAL:BUART:rx_parity_error_status\\D\ to zero
Aliasing \SERIAL:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \SERIAL:BUART:rx_bitclk_enable\[101] = \SERIAL:BUART:rx_bitclk\[149]
Removing Lhs of wire \SERIAL:BUART:rx_status_0\[200] = zero[35]
Removing Lhs of wire \SERIAL:BUART:rx_status_6\[209] = zero[35]
Removing Lhs of wire \SERIAL:BUART:tx_ctrl_mark_last\\D\[333] = \SERIAL:BUART:tx_ctrl_mark_last\[92]
Removing Lhs of wire \SERIAL:BUART:rx_markspace_status\\D\[345] = zero[35]
Removing Lhs of wire \SERIAL:BUART:rx_parity_error_status\\D\[346] = zero[35]
Removing Lhs of wire \SERIAL:BUART:rx_addr_match_status\\D\[348] = zero[35]
Removing Lhs of wire \SERIAL:BUART:rx_markspace_pre\\D\[349] = \SERIAL:BUART:rx_markspace_pre\[213]
Removing Lhs of wire \SERIAL:BUART:rx_parity_bit\\D\[354] = \SERIAL:BUART:rx_parity_bit\[219]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\SERIAL:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \SERIAL:BUART:rx_parity_bit\ and Net_31 and \SERIAL:BUART:pollcount_0\)
	OR (not \SERIAL:BUART:pollcount_1\ and not \SERIAL:BUART:pollcount_0\ and \SERIAL:BUART:rx_parity_bit\)
	OR (not \SERIAL:BUART:pollcount_1\ and not Net_31 and \SERIAL:BUART:rx_parity_bit\)
	OR (not \SERIAL:BUART:rx_parity_bit\ and \SERIAL:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW.cyprj" -dcpsoc3 SAHW.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.943ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 06 February 2020 22:56:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW.cyprj -d CY8C4247LQI-BL483 SAHW.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SERIAL:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \SERIAL:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \SERIAL:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \SERIAL:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SERIAL:BUART:rx_break_status\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SERIAL_IntClock'. Fanout=1, Signal=\SERIAL:Net_9_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SERIAL:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \SERIAL:BUART:rx_parity_bit\, Duplicate of \SERIAL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SERIAL:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:rx_parity_bit\ (fanout=0)

    Removing \SERIAL:BUART:rx_address_detected\, Duplicate of \SERIAL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SERIAL:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:rx_address_detected\ (fanout=0)

    Removing \SERIAL:BUART:rx_parity_error_pre\, Duplicate of \SERIAL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SERIAL:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \SERIAL:BUART:rx_markspace_pre\, Duplicate of \SERIAL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SERIAL:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:rx_markspace_pre\ (fanout=0)

    Removing \SERIAL:BUART:rx_state_1\, Duplicate of \SERIAL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SERIAL:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:rx_state_1\ (fanout=8)

    Removing \SERIAL:BUART:tx_parity_bit\, Duplicate of \SERIAL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SERIAL:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:tx_parity_bit\ (fanout=0)

    Removing \SERIAL:BUART:tx_mark\, Duplicate of \SERIAL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SERIAL:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_31 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_26 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_BLUE(0)__PA ,
            pad => LED_BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_26, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:txn\
        );
        Output = Net_26 (fanout=1)

    MacroCell: Name=\SERIAL:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\
            + !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_state_2\
        );
        Output = \SERIAL:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * 
              \SERIAL:BUART:tx_fifo_empty\ * \SERIAL:BUART:tx_state_2\
        );
        Output = \SERIAL:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:tx_fifo_notfull\
        );
        Output = \SERIAL:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\
        );
        Output = \SERIAL:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SERIAL:BUART:pollcount_1\
            + Net_31 * \SERIAL:BUART:pollcount_0\
        );
        Output = \SERIAL:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERIAL:BUART:rx_load_fifo\ * \SERIAL:BUART:rx_fifofull\
        );
        Output = \SERIAL:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERIAL:BUART:rx_fifonotempty\ * 
              \SERIAL:BUART:rx_state_stop1_reg\
        );
        Output = \SERIAL:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \SERIAL:BUART:txn\ * \SERIAL:BUART:tx_state_1\ * 
              !\SERIAL:BUART:tx_bitclk\
            + \SERIAL:BUART:txn\ * \SERIAL:BUART:tx_state_2\
            + !\SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_shift_out\ * !\SERIAL:BUART:tx_state_2\
            + !\SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_state_2\ * !\SERIAL:BUART:tx_bitclk\
            + \SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_shift_out\ * !\SERIAL:BUART:tx_state_2\ * 
              !\SERIAL:BUART:tx_counter_dp\ * \SERIAL:BUART:tx_bitclk\
        );
        Output = \SERIAL:BUART:txn\ (fanout=2)

    MacroCell: Name=\SERIAL:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * \SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_2\ * 
              \SERIAL:BUART:tx_counter_dp\ * \SERIAL:BUART:tx_bitclk\
            + \SERIAL:BUART:tx_state_0\ * !\SERIAL:BUART:tx_state_2\ * 
              \SERIAL:BUART:tx_bitclk\
        );
        Output = \SERIAL:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\SERIAL:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * 
              !\SERIAL:BUART:tx_fifo_empty\
            + !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_fifo_empty\ * !\SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * 
              \SERIAL:BUART:tx_fifo_empty\ * \SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_0\ * !\SERIAL:BUART:tx_state_2\ * 
              \SERIAL:BUART:tx_bitclk\
        );
        Output = \SERIAL:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\SERIAL:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * \SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * \SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_state_2\ * \SERIAL:BUART:tx_bitclk\
            + \SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_2\ * 
              \SERIAL:BUART:tx_counter_dp\ * \SERIAL:BUART:tx_bitclk\
        );
        Output = \SERIAL:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\SERIAL:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_state_2\
            + !\SERIAL:BUART:tx_bitclk_enable_pre\
        );
        Output = \SERIAL:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\SERIAL:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\SERIAL:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * !\SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\ * !\SERIAL:BUART:pollcount_1\ * 
              !Net_31
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * !\SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\ * !\SERIAL:BUART:pollcount_1\ * 
              !\SERIAL:BUART:pollcount_0\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_5\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_4\
        );
        Output = \SERIAL:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\SERIAL:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\ * 
              !\SERIAL:BUART:rx_state_2\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_5\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_4\
        );
        Output = \SERIAL:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\SERIAL:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_5\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_4\
        );
        Output = \SERIAL:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\SERIAL:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_2\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !Net_31 * \SERIAL:BUART:rx_last\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_5\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_4\
        );
        Output = \SERIAL:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\SERIAL:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              !\SERIAL:BUART:rx_count_0\
        );
        Output = \SERIAL:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\SERIAL:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_state_3\ * \SERIAL:BUART:rx_state_2\
        );
        Output = \SERIAL:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              !\SERIAL:BUART:pollcount_1\ * Net_31 * 
              \SERIAL:BUART:pollcount_0\
            + !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              \SERIAL:BUART:pollcount_1\ * !Net_31
            + !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              \SERIAL:BUART:pollcount_1\ * !\SERIAL:BUART:pollcount_0\
        );
        Output = \SERIAL:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\SERIAL:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              !Net_31 * \SERIAL:BUART:pollcount_0\
            + !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              Net_31 * !\SERIAL:BUART:pollcount_0\
        );
        Output = \SERIAL:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\SERIAL:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\ * !\SERIAL:BUART:pollcount_1\ * 
              !Net_31
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\ * !\SERIAL:BUART:pollcount_1\ * 
              !\SERIAL:BUART:pollcount_0\
        );
        Output = \SERIAL:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\SERIAL:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \SERIAL:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SERIAL:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \SERIAL:Net_9_digital\ ,
            cs_addr_2 => \SERIAL:BUART:tx_state_1\ ,
            cs_addr_1 => \SERIAL:BUART:tx_state_0\ ,
            cs_addr_0 => \SERIAL:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \SERIAL:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \SERIAL:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \SERIAL:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SERIAL:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \SERIAL:Net_9_digital\ ,
            cs_addr_0 => \SERIAL:BUART:counter_load_not\ ,
            ce0_reg => \SERIAL:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \SERIAL:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SERIAL:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \SERIAL:Net_9_digital\ ,
            cs_addr_2 => \SERIAL:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \SERIAL:BUART:rx_state_0\ ,
            cs_addr_0 => \SERIAL:BUART:rx_bitclk_enable\ ,
            route_si => \SERIAL:BUART:rx_postpoll\ ,
            f0_load => \SERIAL:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \SERIAL:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \SERIAL:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SERIAL:BUART:sTX:TxSts\
        PORT MAP (
            clock => \SERIAL:Net_9_digital\ ,
            status_3 => \SERIAL:BUART:tx_fifo_notfull\ ,
            status_2 => \SERIAL:BUART:tx_status_2\ ,
            status_1 => \SERIAL:BUART:tx_fifo_empty\ ,
            status_0 => \SERIAL:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SERIAL:BUART:sRX:RxSts\
        PORT MAP (
            clock => \SERIAL:Net_9_digital\ ,
            status_5 => \SERIAL:BUART:rx_status_5\ ,
            status_4 => \SERIAL:BUART:rx_status_4\ ,
            status_3 => \SERIAL:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SERIAL:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \SERIAL:Net_9_digital\ ,
            load => \SERIAL:BUART:rx_counter_load\ ,
            count_6 => \SERIAL:BUART:rx_count_6\ ,
            count_5 => \SERIAL:BUART:rx_count_5\ ,
            count_4 => \SERIAL:BUART:rx_count_4\ ,
            count_3 => \SERIAL:BUART:rx_count_3\ ,
            count_2 => \SERIAL:BUART:rx_count_2\ ,
            count_1 => \SERIAL:BUART:rx_count_1\ ,
            count_0 => \SERIAL:BUART:rx_count_0\ ,
            tc => \SERIAL:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    9 :   29 :   38 : 23.68 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :    8 :   32 : 75.00 %
  Unique P-terms              :   44 :   20 :   64 : 68.75 %
  Total P-terms               :   53 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.639ms
Tech Mapping phase: Elapsed time ==> 0s.739ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Rx_1(0)                             : [IOP=(1)][IoId=(4)]                
Tx_1(0)                             : [IOP=(1)][IoId=(5)]                
LED_BLUE(0)                         : [IOP=(3)][IoId=(7)]                
LED_RED(0)                          : [IOP=(2)][IoId=(6)]                
LED_GREEN(0)                        : [IOP=(3)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\BLE:cy_m0s8_ble\                   : BLE_[FFB(BLE,0)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2890979s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.794ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0016783 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.25
                   Pterms :            6.13
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.50 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SERIAL:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \SERIAL:BUART:txn\ * \SERIAL:BUART:tx_state_1\ * 
              !\SERIAL:BUART:tx_bitclk\
            + \SERIAL:BUART:txn\ * \SERIAL:BUART:tx_state_2\
            + !\SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_shift_out\ * !\SERIAL:BUART:tx_state_2\
            + !\SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_state_2\ * !\SERIAL:BUART:tx_bitclk\
            + \SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_shift_out\ * !\SERIAL:BUART:tx_state_2\ * 
              !\SERIAL:BUART:tx_counter_dp\ * \SERIAL:BUART:tx_bitclk\
        );
        Output = \SERIAL:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SERIAL:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * \SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_2\ * 
              \SERIAL:BUART:tx_counter_dp\ * \SERIAL:BUART:tx_bitclk\
            + \SERIAL:BUART:tx_state_0\ * !\SERIAL:BUART:tx_state_2\ * 
              \SERIAL:BUART:tx_bitclk\
        );
        Output = \SERIAL:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SERIAL:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * \SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * \SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_state_2\ * \SERIAL:BUART:tx_bitclk\
            + \SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_2\ * 
              \SERIAL:BUART:tx_counter_dp\ * \SERIAL:BUART:tx_bitclk\
        );
        Output = \SERIAL:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SERIAL:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\
            + !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_state_2\
        );
        Output = \SERIAL:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SERIAL:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_state_2\
            + !\SERIAL:BUART:tx_bitclk_enable_pre\
        );
        Output = \SERIAL:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SERIAL:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \SERIAL:Net_9_digital\ ,
        cs_addr_0 => \SERIAL:BUART:counter_load_not\ ,
        ce0_reg => \SERIAL:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \SERIAL:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SERIAL:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERIAL:BUART:rx_fifonotempty\ * 
              \SERIAL:BUART:rx_state_stop1_reg\
        );
        Output = \SERIAL:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SERIAL:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERIAL:BUART:rx_load_fifo\ * \SERIAL:BUART:rx_fifofull\
        );
        Output = \SERIAL:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SERIAL:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SERIAL:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_26, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:txn\
        );
        Output = Net_26 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SERIAL:BUART:sRX:RxSts\
    PORT MAP (
        clock => \SERIAL:Net_9_digital\ ,
        status_5 => \SERIAL:BUART:rx_status_5\ ,
        status_4 => \SERIAL:BUART:rx_status_4\ ,
        status_3 => \SERIAL:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SERIAL:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * 
              !\SERIAL:BUART:tx_fifo_empty\
            + !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              !\SERIAL:BUART:tx_fifo_empty\ * !\SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_1\ * \SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * 
              \SERIAL:BUART:tx_fifo_empty\ * \SERIAL:BUART:tx_state_2\
            + \SERIAL:BUART:tx_state_0\ * !\SERIAL:BUART:tx_state_2\ * 
              \SERIAL:BUART:tx_bitclk\
        );
        Output = \SERIAL:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SERIAL:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:tx_state_1\ * !\SERIAL:BUART:tx_state_0\ * 
              \SERIAL:BUART:tx_bitclk_enable_pre\ * 
              \SERIAL:BUART:tx_fifo_empty\ * \SERIAL:BUART:tx_state_2\
        );
        Output = \SERIAL:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SERIAL:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              !\SERIAL:BUART:pollcount_1\ * Net_31 * 
              \SERIAL:BUART:pollcount_0\
            + !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              \SERIAL:BUART:pollcount_1\ * !Net_31
            + !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              \SERIAL:BUART:pollcount_1\ * !\SERIAL:BUART:pollcount_0\
        );
        Output = \SERIAL:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SERIAL:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              !Net_31 * \SERIAL:BUART:pollcount_0\
            + !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              Net_31 * !\SERIAL:BUART:pollcount_0\
        );
        Output = \SERIAL:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SERIAL:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SERIAL:BUART:pollcount_1\
            + Net_31 * \SERIAL:BUART:pollcount_0\
        );
        Output = \SERIAL:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SERIAL:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:rx_count_2\ * !\SERIAL:BUART:rx_count_1\ * 
              !\SERIAL:BUART:rx_count_0\
        );
        Output = \SERIAL:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SERIAL:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:tx_fifo_notfull\
        );
        Output = \SERIAL:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SERIAL:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \SERIAL:Net_9_digital\ ,
        cs_addr_2 => \SERIAL:BUART:tx_state_1\ ,
        cs_addr_1 => \SERIAL:BUART:tx_state_0\ ,
        cs_addr_0 => \SERIAL:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \SERIAL:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \SERIAL:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \SERIAL:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SERIAL:BUART:sTX:TxSts\
    PORT MAP (
        clock => \SERIAL:Net_9_digital\ ,
        status_3 => \SERIAL:BUART:tx_fifo_notfull\ ,
        status_2 => \SERIAL:BUART:tx_status_2\ ,
        status_1 => \SERIAL:BUART:tx_fifo_empty\ ,
        status_0 => \SERIAL:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SERIAL:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * !\SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\ * !\SERIAL:BUART:pollcount_1\ * 
              !Net_31
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * !\SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\ * !\SERIAL:BUART:pollcount_1\ * 
              !\SERIAL:BUART:pollcount_0\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_5\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_4\
        );
        Output = \SERIAL:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SERIAL:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\ * 
              !\SERIAL:BUART:rx_state_2\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_5\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_4\
        );
        Output = \SERIAL:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SERIAL:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_5\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_4\
        );
        Output = \SERIAL:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SERIAL:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\ * !\SERIAL:BUART:pollcount_1\ * 
              !Net_31
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\ * 
              \SERIAL:BUART:rx_state_2\ * !\SERIAL:BUART:pollcount_1\ * 
              !\SERIAL:BUART:pollcount_0\
        );
        Output = \SERIAL:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SERIAL:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_3\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_bitclk_enable\ * \SERIAL:BUART:rx_state_2\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !Net_31 * \SERIAL:BUART:rx_last\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_5\
            + !\SERIAL:BUART:tx_ctrl_mark_last\ * \SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\ * 
              !\SERIAL:BUART:rx_count_6\ * !\SERIAL:BUART:rx_count_4\
        );
        Output = \SERIAL:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SERIAL:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              !\SERIAL:BUART:rx_state_3\ * !\SERIAL:BUART:rx_state_2\
        );
        Output = \SERIAL:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SERIAL:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SERIAL:BUART:tx_ctrl_mark_last\ * !\SERIAL:BUART:rx_state_0\ * 
              \SERIAL:BUART:rx_state_3\ * \SERIAL:BUART:rx_state_2\
        );
        Output = \SERIAL:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SERIAL:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SERIAL:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \SERIAL:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SERIAL:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \SERIAL:Net_9_digital\ ,
        cs_addr_2 => \SERIAL:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \SERIAL:BUART:rx_state_0\ ,
        cs_addr_0 => \SERIAL:BUART:rx_bitclk_enable\ ,
        route_si => \SERIAL:BUART:rx_postpoll\ ,
        f0_load => \SERIAL:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \SERIAL:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \SERIAL:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SERIAL:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \SERIAL:Net_9_digital\ ,
        load => \SERIAL:BUART:rx_counter_load\ ,
        count_6 => \SERIAL:BUART:rx_count_6\ ,
        count_5 => \SERIAL:BUART:rx_count_5\ ,
        count_4 => \SERIAL:BUART:rx_count_4\ ,
        count_3 => \SERIAL:BUART:rx_count_3\ ,
        count_2 => \SERIAL:BUART:rx_count_2\ ,
        count_1 => \SERIAL:BUART:rx_count_1\ ,
        count_0 => \SERIAL:BUART:rx_count_0\ ,
        tc => \SERIAL:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_31 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_26 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_BLUE(0)__PA ,
        pad => LED_BLUE(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \SERIAL:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_2 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |      Rx_1(0) | FB(Net_31)
     |   5 |     * |      NONE |         CMOS_OUT |      Tx_1(0) | In(Net_26)
-----+-----+-------+-----------+------------------+--------------+------------
   2 |   6 |     * |      NONE |      RES_PULL_UP |   LED_RED(0) | 
-----+-----+-------+-----------+------------------+--------------+------------
   3 |   6 |     * |      NONE |      RES_PULL_UP | LED_GREEN(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |  LED_BLUE(0) | 
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.128ms
Digital Placement phase: Elapsed time ==> 2s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/3/128k/route_arch-rrg.cydata" --vh2-path "SAHW_r.vh2" --pcf-path "SAHW.pco" --des-name "SAHW" --dsf-path "SAHW.dsf" --sdc-path "SAHW.sdc" --lib-path "SAHW_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.603ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: SAHW_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFClk ) to clock ( SERIAL_IntClock ). (File=C:\Users\20004719\OneDrive - PXL\PXL\Onderzoek\sahwd\PSOC_workspace\Workspace01\SAHW.cydsn\SAHW_timing.html)
Timing report is in SAHW_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.973ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.496ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.272ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.273ms
API generation phase: Elapsed time ==> 3s.289ms
Dependency generation phase: Elapsed time ==> 0s.053ms
Cleanup phase: Elapsed time ==> 0s.002ms
