2晶圓層次之離子敏感型場效電晶體效能分析與流體注入式應用
“On-Wafer Performance Analysis for ISFET Sensor and Its Flow Injection-Type Applications”
計畫編號：NSC 95-2221-E-033-074
執行期間：95 年 8 月 1 日 至 96 年 7 月 31 日
主持人： 中原大學電子工程系 鍾文耀 教授
一、中文摘要
本研究主要針對離子敏感型場效應電晶體進
行感測器在晶圓層次的特性分析，核心項目含
臨界電壓變異量探討、離子感測器應用於動態
流體注入式系統分析(Flow Injection Analysis,
FIA)之特性研究，包含流體速率對感測器靈敏
度的影響、流體速率對非理想效應因子如時漂
與溫漂之影響，再將所得到的相關數據進行統
計與交叉分析，以得到ISFET最佳化之操作條
件並觀察在何種流速與溶液溫度會有最大的
靈敏度。本研究使用HP-4155半導體參數分析
儀量測ISFET晶圓上的參考鋁閘FET元件之臨
界電壓分佈，並且設計一數位電路以補償實際
之ISFET的準位誤差，改善了輸出電壓準位差
達97.3%。為了使得離子檢測系統能有更低功
率消耗，提出了一個以臨界電壓萃取器為架構
的 ISFET 讀 出 電 路 ， 其 消 耗 功 率 只 有
280.5uW，我們也使用差動減法電路與臨界電
壓萃取器以補償ISFET溫度效應，補償後的溫
度係數只有0.02mV/℃。本研究亦已研發出一
高電源拒斥比(Power Supply Rejection Ratio,
PSRR)之偏壓電路，電路模擬結果顯示，當操
作頻率高至1MHz，仍有70dB 以上之電路效
能，適用於動態流體注入式系統離子敏感型場
效應電晶體訊號讀出電路。
英文摘要
The purpose of this research is to do the
on-wafer performance analysis for ISFET
sensors. The study focuses on the variation of
threshold voltage and flow injection analysis
(FIA) of ISFET sensors. The FIA system with
two different ISFET structures has been
investigated by using performance parameters
such as sensitivity, uniformity, response time of
pH sensing. We used the HP-4155
Semiconductor Parameter Analyzer to extract
MOSFET threshold voltage and design a digital
circuitry to calibrate the inaccuracy of dc voltage
level. The deviation error of voltage level
calibrated from 87.9mV to 2.4mV, it improves
the inaccuracy of voltage level up to 97.3%. A
threshold-voltage-extractor circuitry has been
developed to reduce the power consumption of
the ISFET readout circuit. Its power
consumption has been simulated only 280.05uW.
We also developed temperature compensation
circuitry by using the subtraction circuit and VT
extractor. The temperature coefficient of ISFET
readout circuit with temperature compensation is
0.02mV/℃. In addition, we also designed a
high power supply rejection ratio (PSRR)
voltage reference which can be used in ISFET
sensor array and flow-through cell signal readout
circuits. Based on HSPICE simulation and
TSMC 0.35um SPICE models, the proposed
circuitry built by pre-regulator and VGS-reference,
the PSRR can be improved up to 92dB at DC,
and 70dB at 1MHz.
二、計畫的緣由與目的
近年來，離子感測場效電晶體元件已被多
元地應用在許多領域。包括生物醫學、牛乳、
酒類、食物及環境污染監控[1]。離子感測場
效電晶體過去之應用，主要在單顆或成對元件
4ISFET 靈敏度會受溫度的影響而改變
[2]，由本計畫之研究實驗發現液體流速的變化
也會改變 ISFET 的靈敏度，離子感測電晶體置
於較高的液體流速環境中會有較高的靈敏
度，如圖 3 所示。
圖 3 ISFET 靈敏度與液體流速
ISFET 在動態環境時漂效應
文獻記載 ISFET 具有非理想之時漂效應
[3]，本計畫進行靜態溶液與動態溶液的 ISFET
時漂效應實驗比較，量測結果如圖 4 所示，置
於靜態溶液的 ISFET(a)其時漂效應從量測到
穩定約為 200 分鐘，時漂量為-0.26mV/min，
較 ISFET 置於動態溶液(b)量測到穩定時間
短，動態溶液穩定時間為 280 分鐘。ISFET 另
外也存在有慢響應的特性，靜態溶液中 ISFET
的慢響應時間發生在量測後 650 分鐘，較動態
溶液中的 ISFET 慢響應時間 250 分鐘長。綜合
以上的實驗數據得到以下的結論：
1. 動態溶液中的 ISFET 時漂時間較靜態溶
液中的 ISFET 長，原因在於感測膜上的水化合
物動態溶液中生長不穩定且速度慢，因此要達
到穩定時間需較長的時間。
2. 動態溶液中的 ISFET 慢響應發時間較靜
態溶液中的 ISFET 時間短，原因推測液體流動
可加速 ISFET 感測膜與氫離子的反應時間，因
而使得慢響應特性提早發生。
圖 4 時漂效應比較 (a)ISEFT 在靜態溶液中
(b)ISFET 在流速 1ml/min 的待測溶液
ISFET 在動態環境中的溫度效應
圖 5為 ISFET在動態溶液中與溶液溫度變
化之反應，溶液溫度分別在 15℃、25℃、35℃
則輸出電壓分別有 3 個不同的準位，其中溫度
係數(TCF)會隨著流速的增加而減少，圖 6 為
ISFET 溫度係數(TCF)與流速之關係圖。
圖 5 ISFET 動態溶液中之溫度效應
圖 6 ISFET 動態溶液中之溫度效應變化量
6圖 9 陣列式 ISFET 電壓輸出
感測器陣列電壓準位不同，但各感測器對
酸鹼溶液有相同的靈敏度。針對此特性，本計
畫設計一如圖 10 所示準位誤差校正機制，使
用 CVCC(constant voltage constant current)讀出
電路與 FPGA 實現如圖 11 所示之校正電路，
如表 3 與圖 12 所示之量測結果：ISFET 在 pH4
之測試環境，經過補償機制校正後電壓準位誤
差由 87.9mV 降低到 2.4mV，改善了 97.3％。
圖 10 陣列準位補償機制
圖 11 陣列準位誤差補償電路
表 3 準位誤差校正結果
Testing Condition:
pH = 4
Before
Calibration(V)
After
Calibration(V)
Sensor1 -0.10007 1.03874
Sensor2 -0.11022 1.03862
Sensor3 -0.16998 1.0399
Sensor4 -0.09118 1.03772
Sensor5 -0.08208 1.03779
Sensor6 -0.13897 1.04012
圖 12 準位校正量測結果
低功率 ISFET 讀出電路設計
ISFET 的檢測機制為藉由臨界電壓的改
變而檢測離子濃度的變化，臨界電壓萃取器
[5,6]輸出電壓為 MOSFET 的臨界電壓。本計
畫參考此電路的特性提出如圖 13 以臨界電壓
萃取電路為架構的 ISFET 讀出電路，功率消耗
為 280.5uW、溫度係數為-4.01mV/℃、靈敏度
為 54mV/pH 如圖 14 所示。
圖 13 臨界電壓萃取式 ISFET 讀出電路
8圖 20 ISFET 溫度補償 (a)補償前 (b)補償後
寬頻與高電源拒斥比之偏壓電路設計
為設計穩定之參考電位提供流體單元
(Flow cell)使用，我們已研發出一高電源拒斥
比(Power Supply Rejection Ratio, PSRR)之偏壓
電路 [7]，如圖 21(a)之電路，其結構包含
Pre-regulator與VGS-Reference兩子電路，經
HSPICE 模擬，在N/PMOS 快(Fast)、慢(Slow)
與典型 (Typical) 五種組合之模型參數變化
下，高至1MHz，仍有60dB 以上之PSRR，如
圖21 (b)所示。而在TSMC0.35um_CMOS下線
晶片量測結果：於2KHz之操作頻率，仍具有
高於60dB電源拒斥比，此穩壓積體電路適用於
動態與抗干擾之生醫訊號讀取處理。
圖 21(a) 寬頻與高電源拒斥比之偏壓電路
四、結論與討論
本年度計劃已完成 ISFET/FIA雛形系的開
發，針對 ISFET 在動態溶液的基礎特性做研
究，完成 ISFET 晶圓層次的元件特性分析，瞭
解 ISFET 準位誤差的原因與設計出準位誤差
較正電路。具體之電路設計，包括 (1)一低功
率的 ISFET 讀出電路與溫度效應補償電路，(2)
寬頻與高電源拒斥比之偏壓電路設計，並透過
CIC 下線，相關之研究成果含國際研討會二篇
[7, 8]，IEDMS 與 EDSSC 2007 研討會 2 篇
[9,10](投稿中)。
圖 21 (b)HSPICE 模擬結果
10 100 1k 10k 100k 1M
-80
-70
-60
-50
-40
-30
-20
-10
Before
After
P
S
R
R
(d
B
)
Frequency (Hz)
圖 21(c) 偏壓電路 PSRR 實際量測結果
五、致謝
感謝國科會及國家晶片中心在經費及晶
片製作下線技術支援，波蘭科學院生醫所與電
子技術所在 ISFET 晶圓提供及技術協助。
六、參考文獻
[1]P. Bergveld, “Development, Operation and 
Application of the Ion-Sensitive Field-Effect
Transistor as a Tool for Electrophysiology,” 
VGS - Reference
Pre-regulator +
VGS - Reference
RDCD
ms1
ms2
ms3
ms4
ms5
1
2
VDD
3
4
5
m4
m2
m 11
m8m7
m 9
m13m12
m6
m5m3 C P
6
7
9
8
VDD
m1
出席國際會議報告- APCCAS2006                     鍾文耀                   第 1 頁 
國科會補助出席國際會議報告 
          95年  12  月 17 日 
報告人姓名 鍾文耀 服務機構及職稱 中原大學電子工程學系    
教授 
會議期間及地點 
自民國 95年 12 月 04 日 
至 民國 95年 12 月 07 日 
新加波 
核定補助文號  NSC 95-2221-E-033-074 
會議名稱 
中文 : 2006 IEEE亞太電路暨系統國際會議 
英文 : 2006 IEEE Asia Pacific Conference on Circuits and Systems 
發表論文題目 
中文 : 適用於植入式元件之寬範圍與高電源拒斥比之 CMOS電壓參考電路 
英文 : A Wide-Range and High PSRR CMOS Voltage Reference for Implantable 
Devices 
 
一、參加會議經過 
 
職於十二月四日早上搭乘長榮班機，從桃園國際機場第二航站起飛，
直達新加坡國際機場，再轉機場巴士，到達下榻之新加坡佳樂麗酒店
(Gallery Hotel)。回程時，於十二月七日搭乘下午一點十五分的長榮班機，
從新加坡直飛桃園國際機場。 
本次 2006 IEEE 亞太電路暨系統國際會議(2006 IEEE Asia Pacific 
Conference on Circuits and Systems)，期間自十二月四日到七日共四天，於
新加坡國敦河畔大酒店(Grand Copthorne Waterfront Hotel)舉行。此國際會
議除了傳統之電路與系統主題：如濾波器、影像與渾沌信號處理(Chaotic 
Signal Processing)、H.264之 VLSI實現、為處理器與系統晶片低功率設計
技術、設計最佳化外，特色主題也包含了生物醫學積體電路(Biomedical 
Integrated Circuits) 議程。此議程總共接受七篇與醫學電子與生物技術相關
之口頭論文發表。發表內容涵蓋 ENG,EMG,心率感測(Heart-Rate)放大器電
路、植入式多感測器微系統諧振器與刺激器電路、及本篇適用於植入式元
件之寬範圍與高電源拒斥比之 CMOS電壓參考電路設計。本研究團隊過去
在醫用積體電路與離子感測電晶體與陣列讀出電路設計有長時間的耕
PDF created with pdfFactory trial version www.pdffactory.com
出席國際會議報告- APCCAS2006                     鍾文耀                   第 3 頁 
Applications研究群即是 Dr. Pak Kwong Chan所負責，如圖一所示，此積
體電路與系統中心有很好之設備與環境，而且在研究成果之晶片下線製作
也選擇台積電而非就近之 Chartered Semiconductor Manufacturing公司，令
人好奇! 
  
 
圖二所示為生物醫學工程研究中心，此中心進行多項核心技術研究，包括
Biosensor Technology, Telemedical Biosensing, Bio-Rapid Prototyping and 
Tooling, & Implant Design等。此中心也與美國西雅圖華盛頓大學醫學院合
作，且提供空間與設備供華盛頓大學研究人員駐校就地研究，令人佩服。
南洋大學創校於 1955 年，比中原大學早一年成立，而中原生物醫學工程
系有近三十年之歷史，上述內容是可好好思考於中原大學校內之生物科技
系、化學系、醫工系與電子系進行跨領域之研究整合，這日趨重要的生物
醫學研究領域，或許會是中原的另一個機會。 
 
圖一 南洋理工大學積
體電路與系統中心 
圖二 生物醫學工程研
究中心 
PDF created with pdfFactory trial version www.pdffactory.com
1-4244-0387-1/06/$20.00 ©2006 IEEE                       APCCAS 2006 
A Wide-Range and High PSRR CMOS Voltage 
Reference for Implantable Device 
 
1Wen-Yaw Chung   1,2Chiung-Cheng Chuang  
1Department of Electronic Engineering 
Chung-Yuan Christian University 
Chung-Li, Tao-Yuan, Taiwan, 32023 
eldanny@cycu.edu.tw 
1Ji-Ting Chen  
2Department of Biomedical Engineering  
  Chung-Yuan Christian University  
Chung-Li, Tao-Yuan, Taiwan, 32023 
cheng965@cycu.edu.tw
 
 
Abstract—this paper presents a design of a high power supply 
rejection ratio (PSRR) voltage reference used in an implantable 
device. The coupling ripple noise from the power supply in 
implantable device can be reduced by a modified design of wide-
bandwidth PSRR VGS voltage reference with negative feedback 
schemes. The circuit has been verified by using TSMC 0.35um 
mixed-signal 2P4M poly-cide 3.3/5V models. The simulation 
results show the proposed circuit improves PSRR up to 80dB at 1 
MHz and only consumes 23.6uW at 3V power supply. The circuit 
not only maintains the same performance as the conventional 
Vgs-reference but also is suitable for high input power supply. 
Keywords—PSRR, voltage reference 
I.  INTRODUCTION 
The science and technology for implantable device such as 
micro-stimulator has been emphasized and improved in recent 
years. The microstimulator has been developed from device 
with power supply wired externally to device with internal 
battery. Regarding to the manner of the power supply, all 
systems are mainly categorized in two types: internal pulse 
generator (IPG) and radio frequency (RF). IPG is powered by 
internal long-life battery. RF is powered by external coil and 
energy transferred through mutual inductance with internal coil. 
As to the coupling method of RF system, it provides energy, 
timing clock and data into the device underneath the patient’s 
skin by magnetic field. By adopting suitable carrier frequency, 
the penetrated internal depth of stimulus can be increasing [1]. 
Dealing with the process of coupling energy, the transmission 
may use amplitude-shift-keying (ASK) [1] [2] or frequency-
shift-keying (FSK) [3] to transmit digital data codes. However, 
in the RF system either ASK or FSK, both of them need extra 
components (e.g. rectifier and regulator) to transform energy to 
stabilize voltage source. In the rectifier part, a parallel capacitor 
was adopted to cancel the ripple noise, and store energy for 
other components used in implantable device internally. Large 
capacitor can be used for canceling the ripple noise obviously. 
However, large capacitor is area consumed, especially for the 
chip design of implantable system. The voltage reference 
generates stable voltage in order to reduce the coupling noise 
from rectifier to other circuitry with the negative feedback 
scheme, and then the usage of the capacitor for rippling can be 
decreasing. Therefore this paper aims at a new version of stable 
voltage reference design for the RF-coupling-type implantable 
device. 
II. CORE VOLTAGE REFERENCE 
Figure 1 shows the adopted VGS-reference circuitry [4]. 
This is a kind of self-bias voltage reference. Typically an 
additional start–up circuit is required for achieving the 
adequate operating point. The voltage reference is built by VGS1 
and VGS2. The expression of DC analysis is described as 
follows： 
 
 (a) (b) 
Figure 1. (a) Core voltage reference (b) small-signal equivalent model 
(Arrows mean the neglected terms in fast analysis) 
 
             1 2= +Ref GS GSV V V  (1) 
And 1/ 2[2 / (1 )]= + × × +GS TH D DSV V I Vβ λ  (2) 
According to [4], we assume that the long channel devices are 
used, and then the voltage reference can be approximated as 
the equation (3) 
 
 ( )1 22 1/ 1/β β= + × +Ref TH RV V I  (3) 
IR means the current flow through the resistance, and  β1 and 
β2 is gain factor of M1 and M2 respectively.  To operate the 
circuit in a lower current level, the product term of IR and gain 
factors will be smaller, so only the threshold voltage, VTH 
affects VREF. Besides, the core circuit also maintains the 
performance suitable for high power supply input range. Even 
the wide-range variation of the power supply, the reference 
has been proved to be stable to an acceptable constant voltage.  
 According to the Kirchhoff current law (KCL) and 
neglecting body effect. We can obtain the following equation 
for VGS-reference at node V1 and node Vref： 
483
         
than before. In other words, we can add small capacitor to gain 
more stable voltage for high frequency PSRR application and 
its simulation result as shown in fig.4. 
The wide-range PSRR of the proposed VGS-reference has 
been only affected by the zero, which is contributed from pre-
regulator. In table.1, this circuit demonstrates better PSRR at 
1MHz. Comparing to [5], the circuit can perform wider PSRR 
range to suppress the ripple noise from the RF coupling in 
micro-stimulator. 
 
Figure 3. The PSRR under TT FF SS FS SF situation at Node (4) 
 
 
Figure 4.  PSRR performance at node (8) and node (4) under Typical 
NMOS/Typical PMOS Case 
 In order to investigate the circuit performance with wide-
range power supply variation. The circuit has been tested by 
using 3Vdc, 4Vdc, and 5Vdc with ripple Vpp=1V in transient 
simulation shown as fig.5. We can obverse more detail output 
voltage ripple in fig. 6. The results show that the output 
reference point can still be constant and survive at high input 
voltage more than nearly 80dB (@1MHz) in AC analysis as 
shown in fig.7. For low frequency operation, the PSRR of 
92dB and power consumption of 23.6uW can be achieved at 
3V power supply. The circuit will be fabricated and verified by 
using TSMC 0.35um mixed-signal 2P4M poly-cide 3.3/5V 
CMOS technology and through the assistance from the 
National Chip Implementation Center (CIC), Taiwan. 
 
Table 1 Performance comparison  
 
 Year Process Power 
PSRR 
@DC 
PSRR 
@100kHz
PSRR
@1MHz
[4] 2002
CMOS 
1.6u 
92uW 
@3V 
60dB 60dB 60dB 
[5] 2003
CMOS 
0.18u 
25uW 149dB <80dB 30dB 
This 
work
2006
CMOS 
0.35u 
23.6uW 
@3V 
92dB@TT 91dB 80dB 
VI. CONCLUSION  
 A stable and low power voltage reference circuitry used 
for implantable devices was designed by using the SPICE 
model parameters of TSMC 0.35 um mixed-signal 2P4M 
poly-cide 3.3/5V CMOS technology. By combining the 
properties of pre-regulator and VGS-reference, the PSRR can 
have a significant increasing up to 92dB at DC, 80dB at 1MHz. 
The proposed design is not only suitable for implantable 
micro-device realization in order to reduce the ripple noise 
from the RF coupling but also proper for other biosensor 
interface system applications such as ISFET sensor array and 
flow-through cell signal readout circuits by using 0.35um high 
voltage and mixed-mode process in future works. 
 
 
 
Figure 5. Transient simulation various power supply tests for node (Na) under 
TT Case. 
 
485






