Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun May 24 17:04:37 2020
| Host         : DESKTOP-VOJKLN0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arty_scr1_top_timing_summary_routed.rpt -pb arty_scr1_top_timing_summary_routed.pb -rpx arty_scr1_top_timing_summary_routed.rpx
| Design       : arty_scr1_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.390       -3.113                     16                21261        0.017        0.000                      0                21213        2.633        0.000                       0                  8554  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
JTAG_TCK                                                                                    {0.000 50.000}     100.000         10.000          
JTAG_TCK_VIRT                                                                               {0.000 50.000}     100.000         10.000          
OSC_100                                                                                     {0.000 5.000}      10.000          100.000         
  SYS_CLK                                                                                   {0.000 12.500}     25.000          40.000          
  clkfbout_sys_pll_clk_wiz_0_0                                                              {0.000 25.000}     50.000          20.000          
SYS_CLK_VIRT                                                                                {0.000 12.500}     25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTAG_TCK                                                                                         45.835        0.000                      0                  176        0.106        0.000                      0                  176       49.500        0.000                       0                   103  
OSC_100                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  SYS_CLK                                                                                        -0.390       -3.113                     16                17844        0.017        0.000                      0                17796       11.250        0.000                       0                  7966  
  clkfbout_sys_pll_clk_wiz_0_0                                                                                                                                                                                                                2.633        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.986        0.000                      0                  926        0.066        0.000                      0                  926       15.250        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_TCK_VIRT  JTAG_TCK            93.011        0.000                      0                   24        4.135        0.000                      0                   24  
JTAG_TCK       JTAG_TCK_VIRT       30.402        0.000                      0                    1       60.564        0.000                      0                    1  
SYS_CLK_VIRT   SYS_CLK             11.771        0.000                      0                    1        5.888        0.000                      0                    1  
SYS_CLK        SYS_CLK_VIRT        10.946        0.000                      0                   17        3.955        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         41.873        0.000                      0                  102        5.200        0.000                      0                  102  
**async_default**                                                                           SYS_CLK                                                                                     SYS_CLK                                                                                          14.388        0.000                      0                 2093        0.409        0.000                      0                 2093  
**async_default**                                                                           SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          15.395        0.000                      0                    2        4.197        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.224        0.000                      0                  100        0.353        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       45.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.835ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.882ns  (logic 0.772ns (19.888%)  route 3.110ns (80.112%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 105.050 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.103    57.195    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/tap_ir_reg_reg[4][3]
    SLICE_X54Y113        LUT5 (Prop_lut5_I4_O)        0.124    57.319 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.466    57.784    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.124    57.908 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.541    59.449    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X41Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.603   105.050    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X41Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/C
                         clock pessimism              0.475   105.525    
                         clock uncertainty           -0.035   105.489    
    SLICE_X41Y115        FDCE (Setup_fdce_C_CE)      -0.205   105.284    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                 45.835    

Slack (MET) :             45.835ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.882ns  (logic 0.772ns (19.888%)  route 3.110ns (80.112%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 105.050 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.103    57.195    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/tap_ir_reg_reg[4][3]
    SLICE_X54Y113        LUT5 (Prop_lut5_I4_O)        0.124    57.319 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.466    57.784    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.124    57.908 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.541    59.449    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X41Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.603   105.050    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X41Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/C
                         clock pessimism              0.475   105.525    
                         clock uncertainty           -0.035   105.489    
    SLICE_X41Y115        FDCE (Setup_fdce_C_CE)      -0.205   105.284    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                 45.835    

Slack (MET) :             45.835ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.882ns  (logic 0.772ns (19.888%)  route 3.110ns (80.112%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 105.050 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.103    57.195    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/tap_ir_reg_reg[4][3]
    SLICE_X54Y113        LUT5 (Prop_lut5_I4_O)        0.124    57.319 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.466    57.784    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.124    57.908 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.541    59.449    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X41Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.603   105.050    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X41Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]/C
                         clock pessimism              0.475   105.525    
                         clock uncertainty           -0.035   105.489    
    SLICE_X41Y115        FDCE (Setup_fdce_C_CE)      -0.205   105.284    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                 45.835    

Slack (MET) :             45.974ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.742ns  (logic 0.772ns (20.631%)  route 2.970ns (79.369%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.103    57.195    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/tap_ir_reg_reg[4][3]
    SLICE_X54Y113        LUT5 (Prop_lut5_I4_O)        0.124    57.319 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.466    57.784    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.124    57.908 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.401    59.310    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X41Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.602   105.049    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X41Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
                         clock pessimism              0.475   105.524    
                         clock uncertainty           -0.035   105.488    
    SLICE_X41Y116        FDCE (Setup_fdce_C_CE)      -0.205   105.283    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        105.283    
                         arrival time                         -59.310    
  -------------------------------------------------------------------
                         slack                                 45.974    

Slack (MET) :             45.974ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.742ns  (logic 0.772ns (20.631%)  route 2.970ns (79.369%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.103    57.195    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/tap_ir_reg_reg[4][3]
    SLICE_X54Y113        LUT5 (Prop_lut5_I4_O)        0.124    57.319 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.466    57.784    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.124    57.908 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.401    59.310    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X41Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.602   105.049    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X41Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism              0.475   105.524    
                         clock uncertainty           -0.035   105.488    
    SLICE_X41Y116        FDCE (Setup_fdce_C_CE)      -0.205   105.283    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        105.283    
                         arrival time                         -59.310    
  -------------------------------------------------------------------
                         slack                                 45.974    

Slack (MET) :             45.974ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.742ns  (logic 0.772ns (20.631%)  route 2.970ns (79.369%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.103    57.195    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/tap_ir_reg_reg[4][3]
    SLICE_X54Y113        LUT5 (Prop_lut5_I4_O)        0.124    57.319 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.466    57.784    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.124    57.908 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.401    59.310    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X41Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.602   105.049    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X41Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
                         clock pessimism              0.475   105.524    
                         clock uncertainty           -0.035   105.488    
    SLICE_X41Y116        FDCE (Setup_fdce_C_CE)      -0.205   105.283    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        105.283    
                         arrival time                         -59.310    
  -------------------------------------------------------------------
                         slack                                 45.974    

Slack (MET) :             45.974ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.742ns  (logic 0.772ns (20.631%)  route 2.970ns (79.369%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.103    57.195    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/tap_ir_reg_reg[4][3]
    SLICE_X54Y113        LUT5 (Prop_lut5_I4_O)        0.124    57.319 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.466    57.784    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.124    57.908 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.401    59.310    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X41Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.602   105.049    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X41Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
                         clock pessimism              0.475   105.524    
                         clock uncertainty           -0.035   105.488    
    SLICE_X41Y116        FDCE (Setup_fdce_C_CE)      -0.205   105.283    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        105.283    
                         arrival time                         -59.310    
  -------------------------------------------------------------------
                         slack                                 45.974    

Slack (MET) :             45.978ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.741ns  (logic 0.707ns (18.900%)  route 3.034ns (81.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 105.052 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y114        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDPE (Prop_fdpe_C_Q)         0.459    56.027 r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          0.880    56.907    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X55Y114        LUT5 (Prop_lut5_I3_O)        0.124    57.031 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.433    57.464    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y114        LUT4 (Prop_lut4_I2_O)        0.124    57.588 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.720    59.308    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X53Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.605   105.052    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X53Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/C
                         clock pessimism              0.475   105.527    
                         clock uncertainty           -0.035   105.491    
    SLICE_X53Y116        FDCE (Setup_fdce_C_CE)      -0.205   105.286    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        105.286    
                         arrival time                         -59.308    
  -------------------------------------------------------------------
                         slack                                 45.978    

Slack (MET) :             45.978ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.741ns  (logic 0.707ns (18.900%)  route 3.034ns (81.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 105.052 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y114        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDPE (Prop_fdpe_C_Q)         0.459    56.027 r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          0.880    56.907    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X55Y114        LUT5 (Prop_lut5_I3_O)        0.124    57.031 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.433    57.464    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y114        LUT4 (Prop_lut4_I2_O)        0.124    57.588 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.720    59.308    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X53Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.605   105.052    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X53Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[5]/C
                         clock pessimism              0.475   105.527    
                         clock uncertainty           -0.035   105.491    
    SLICE_X53Y116        FDCE (Setup_fdce_C_CE)      -0.205   105.286    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        105.286    
                         arrival time                         -59.308    
  -------------------------------------------------------------------
                         slack                                 45.978    

Slack (MET) :             45.978ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.741ns  (logic 0.707ns (18.900%)  route 3.034ns (81.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 105.052 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y114        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDPE (Prop_fdpe_C_Q)         0.459    56.027 r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          0.880    56.907    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X55Y114        LUT5 (Prop_lut5_I3_O)        0.124    57.031 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.433    57.464    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y114        LUT4 (Prop_lut4_I2_O)        0.124    57.588 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.720    59.308    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X53Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.605   105.052    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X53Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/C
                         clock pessimism              0.475   105.527    
                         clock uncertainty           -0.035   105.491    
    SLICE_X53Y116        FDCE (Setup_fdce_C_CE)      -0.205   105.286    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        105.286    
                         arrival time                         -59.308    
  -------------------------------------------------------------------
                         slack                                 45.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.639     1.836    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X53Y117        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDCE (Prop_fdce_C_Q)         0.141     1.977 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[30]/Q
                         net (fo=1, routed)           0.054     2.031    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[30]
    SLICE_X52Y117        LUT3 (Prop_lut3_I2_O)        0.045     2.076 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.076    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[29]
    SLICE_X52Y117        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.911     2.447    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y117        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/C
                         clock pessimism             -0.598     1.849    
    SLICE_X52Y117        FDCE (Hold_fdce_C_D)         0.121     1.970    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.141     1.980 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.074     2.054    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[4]
    SLICE_X56Y113        LUT5 (Prop_lut5_I2_O)        0.045     2.099 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000     2.099    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism             -0.598     1.852    
    SLICE_X56Y113        FDCE (Hold_fdce_C_D)         0.121     1.973    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.638     1.835    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X53Y118        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDCE (Prop_fdce_C_Q)         0.141     1.976 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.091     2.067    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[16]
    SLICE_X52Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.112 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.112    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[15]
    SLICE_X52Y118        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.910     2.446    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y118        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[15]/C
                         clock pessimism             -0.598     1.848    
    SLICE_X52Y118        FDCE (Hold_fdce_C_D)         0.121     1.969    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/Q
                         net (fo=8, routed)           0.072     2.076    i_scr1/i_core_top/i_tapc/p_3_in
    SLICE_X57Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.121 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.121    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism             -0.598     1.852    
    SLICE_X57Y113        FDCE (Hold_fdce_C_D)         0.092     1.944    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.638     1.835    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y119        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDCE (Prop_fdce_C_Q)         0.164     1.999 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/Q
                         net (fo=1, routed)           0.108     2.107    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[20]
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.152 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     2.152    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[19]
    SLICE_X54Y118        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.910     2.446    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y118        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/C
                         clock pessimism             -0.596     1.850    
    SLICE_X54Y118        FDCE (Hold_fdce_C_D)         0.121     1.971    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.639     1.836    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y118        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDCE (Prop_fdce_C_Q)         0.164     2.000 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/Q
                         net (fo=1, routed)           0.082     2.082    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[11]
    SLICE_X55Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.127 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.127    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[10]
    SLICE_X55Y118        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.910     2.446    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y118        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/C
                         clock pessimism             -0.597     1.849    
    SLICE_X55Y118        FDCE (Hold_fdce_C_D)         0.091     1.940    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.094     2.097    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg_n_0_[1]
    SLICE_X55Y115        LUT3 (Prop_lut3_I1_O)        0.045     2.142 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.142    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[0]_i_1_n_0
    SLICE_X55Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.913     2.449    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/C
                         clock pessimism             -0.597     1.852    
    SLICE_X55Y115        FDCE (Hold_fdce_C_D)         0.091     1.943    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.819%)  route 0.129ns (38.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.164     2.005 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.129     2.134    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[1]
    SLICE_X56Y110        LUT4 (Prop_lut4_I1_O)        0.045     2.179 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1/O
                         net (fo=1, routed)           0.000     2.179    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1_n_0
    SLICE_X56Y110        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y110        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism             -0.596     1.857    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.121     1.978    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.141     1.980 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.161     2.141    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[4]
    SLICE_X56Y113        LUT4 (Prop_lut4_I1_O)        0.045     2.186 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.186    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1_n_0
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism             -0.598     1.852    
    SLICE_X56Y113        FDCE (Hold_fdce_C_D)         0.121     1.973    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.091%)  route 0.164ns (46.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.141     1.980 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/Q
                         net (fo=3, routed)           0.164     2.145    i_scr1/i_core_top/i_tapc/tap_ir_next
    SLICE_X56Y112        LUT5 (Prop_lut5_I4_O)        0.045     2.190 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.190    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_0
    SLICE_X56Y112        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y112        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism             -0.596     1.855    
    SLICE_X56Y112        FDCE (Hold_fdce_C_D)         0.121     1.976    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_TCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { JD[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  JD_IBUF_BUFG[3]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y111  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y113  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y112  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X56Y112  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y109  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y110  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y109  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y111  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y111  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y116  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y116  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y116  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y116  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y116  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y116  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y116  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y116  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y115  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y115  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  OSC_100
  To Clock:  OSC_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :           16  Failing Endpoints,  Worst Slack       -0.390ns,  Total Violation       -3.113ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.948ns  (logic 7.352ns (29.469%)  route 17.596ns (70.531%))
  Logic Levels:           42  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=7 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.631    20.768    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.124    20.892 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.408    21.300    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.124    21.424 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_13/O
                         net (fo=1, routed)           0.466    21.890    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_13_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_6/O
                         net (fo=1, routed)           0.575    22.589    i_system/ahblite_axi_bridge_0/U0/AHB_IF/set_hready
    SLICE_X53Y86         LUT5 (Prop_lut5_I2_O)        0.124    22.713 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2/O
                         net (fo=1, routed)           0.000    22.713    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_n_0
    SLICE_X53Y86         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.434    22.964    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X53Y86         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/C
                         clock pessimism             -0.496    22.468    
                         clock uncertainty           -0.173    22.295    
    SLICE_X53Y86         FDSE (Setup_fdse_C_D)        0.029    22.324    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                         -22.713    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.644ns  (logic 7.352ns (29.832%)  route 17.292ns (70.168%))
  Logic Levels:           42  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.623    20.760    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.124    20.884 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.340    21.224    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y85         LUT6 (Prop_lut6_I3_O)        0.124    21.348 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.319    21.667    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.124    21.791 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.161    21.952    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.076 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.333    22.410    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X50Y85         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.434    22.964    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X50Y85         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/C
                         clock pessimism             -0.496    22.468    
                         clock uncertainty           -0.173    22.295    
    SLICE_X50Y85         FDSE (Setup_fdse_C_CE)      -0.169    22.126    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                         -22.410    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.644ns  (logic 7.352ns (29.832%)  route 17.292ns (70.168%))
  Logic Levels:           42  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.623    20.760    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.124    20.884 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.340    21.224    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y85         LUT6 (Prop_lut6_I3_O)        0.124    21.348 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.319    21.667    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.124    21.791 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.161    21.952    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.076 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.333    22.410    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X50Y85         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.434    22.964    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X50Y85         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/C
                         clock pessimism             -0.496    22.468    
                         clock uncertainty           -0.173    22.295    
    SLICE_X50Y85         FDRE (Setup_fdre_C_CE)      -0.169    22.126    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                         -22.410    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.595ns  (logic 7.228ns (29.388%)  route 17.367ns (70.612%))
  Logic Levels:           41  (CARRY4=12 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 f  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.631    20.768    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.124    20.892 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.617    21.509    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/nonseq_detected
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124    21.633 r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_AWVALID_i_i_3/O
                         net (fo=8, routed)           0.201    21.834    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg_0
    SLICE_X57Y84         LUT3 (Prop_lut3_I0_O)        0.124    21.958 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.403    22.361    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/E[0]
    SLICE_X56Y84         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.434    22.964    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X56Y84         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/C
                         clock pessimism             -0.496    22.468    
                         clock uncertainty           -0.173    22.295    
    SLICE_X56Y84         FDRE (Setup_fdre_C_CE)      -0.169    22.126    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                         -22.361    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.222ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.546ns  (logic 7.228ns (29.447%)  route 17.318ns (70.553%))
  Logic Levels:           41  (CARRY4=12 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 f  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.631    20.768    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.124    20.892 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.617    21.509    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/nonseq_detected
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124    21.633 r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_AWVALID_i_i_3/O
                         net (fo=8, routed)           0.201    21.834    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg_0
    SLICE_X57Y84         LUT3 (Prop_lut3_I0_O)        0.124    21.958 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.353    22.311    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/E[0]
    SLICE_X57Y83         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.433    22.963    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X57Y83         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism             -0.496    22.467    
                         clock uncertainty           -0.173    22.294    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205    22.089    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -22.311    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (VIOLATED) :        -0.222ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.546ns  (logic 7.228ns (29.447%)  route 17.318ns (70.553%))
  Logic Levels:           41  (CARRY4=12 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 f  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.631    20.768    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.124    20.892 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.617    21.509    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/nonseq_detected
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124    21.633 r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_AWVALID_i_i_3/O
                         net (fo=8, routed)           0.201    21.834    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg_0
    SLICE_X57Y84         LUT3 (Prop_lut3_I0_O)        0.124    21.958 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.353    22.311    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/E[0]
    SLICE_X57Y83         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.433    22.963    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X57Y83         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[1]/C
                         clock pessimism             -0.496    22.467    
                         clock uncertainty           -0.173    22.294    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205    22.089    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -22.311    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.547ns  (logic 7.228ns (29.446%)  route 17.319ns (70.554%))
  Logic Levels:           41  (CARRY4=12 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 f  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.631    20.768    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.124    20.892 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.617    21.509    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/nonseq_detected
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124    21.633 r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_AWVALID_i_i_3/O
                         net (fo=8, routed)           0.201    21.834    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg_0
    SLICE_X57Y84         LUT3 (Prop_lut3_I0_O)        0.124    21.958 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.354    22.312    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/E[0]
    SLICE_X57Y85         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.435    22.965    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X57Y85         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/C
                         clock pessimism             -0.496    22.469    
                         clock uncertainty           -0.173    22.296    
    SLICE_X57Y85         FDRE (Setup_fdre_C_CE)      -0.205    22.091    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                         -22.312    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.547ns  (logic 7.228ns (29.446%)  route 17.319ns (70.554%))
  Logic Levels:           41  (CARRY4=12 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 f  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.631    20.768    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.124    20.892 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.617    21.509    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/nonseq_detected
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124    21.633 r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_AWVALID_i_i_3/O
                         net (fo=8, routed)           0.201    21.834    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg_0
    SLICE_X57Y84         LUT3 (Prop_lut3_I0_O)        0.124    21.958 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.354    22.312    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/E[0]
    SLICE_X57Y85         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.435    22.965    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X57Y85         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/C
                         clock pessimism             -0.496    22.469    
                         clock uncertainty           -0.173    22.296    
    SLICE_X57Y85         FDRE (Setup_fdre_C_CE)      -0.205    22.091    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                         -22.312    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.721ns  (logic 7.352ns (29.740%)  route 17.369ns (70.260%))
  Logic Levels:           42  (CARRY4=12 LUT2=1 LUT3=4 LUT4=1 LUT5=7 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 f  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.623    20.760    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.124    20.884 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.340    21.224    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y85         LUT6 (Prop_lut6_I3_O)        0.124    21.348 f  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.736    22.084    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/FSM_onehot_ctl_sm_cs_reg[5]
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.208 f  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_i_2/O
                         net (fo=1, routed)           0.154    22.363    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_i_2_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124    22.487 r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_i_1/O
                         net (fo=1, routed)           0.000    22.487    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.432    22.962    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/s_ahb_hclk
    SLICE_X55Y83         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg/C
                         clock pessimism             -0.496    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.029    22.322    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -22.487    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.512ns  (logic 7.352ns (29.993%)  route 17.160ns (70.007%))
  Logic Levels:           42  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.739    -2.235    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X19Y102        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.779 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=86, routed)          0.811    -0.967    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2tdu_i_mon[vd]
    SLICE_X17Y102        LUT3 (Prop_lut3_I0_O)        0.124    -0.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_20/O
                         net (fo=226, routed)         1.657     0.814    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.124     0.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13/O
                         net (fo=1, routed)           0.658     1.596    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_13_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.720 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/csr_mscratch[0]_i_5/O
                         net (fo=1, routed)           0.635     2.355    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mprf_int_reg[1][0]
    SLICE_X13Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.801     3.281    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]_3
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.405 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[1]_i_2/O
                         net (fo=16, routed)          0.349     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_33
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7/O
                         net (fo=3, routed)           0.645     4.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.647    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_19_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.179 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.179    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.407    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_18_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_14_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.635    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_20_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.749    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_76_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.863    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_46_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.977    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_30_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.248 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.416     6.663    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.373     7.036 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61/O
                         net (fo=6, routed)           0.820     7.856    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_61_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=32, routed)          0.954     8.935    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_8
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=23, routed)          0.565     9.624    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[ialu_cmd][1]_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.748 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30/O
                         net (fo=1, routed)           0.723    10.472    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_30_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21/O
                         net (fo=1, routed)           0.000    10.596    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].tdata2_reg[1][3][0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.128 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.128    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2_reg[1][10]_0[0]
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.242    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_5/CO[2]
                         net (fo=1, routed)           0.584    12.054    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_0_out
    SLICE_X28Y91         LUT5 (Prop_lut5_I2_O)        0.313    12.367 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4/O
                         net (fo=3, routed)           0.315    12.681    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124    12.805 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_2/O
                         net (fo=2, routed)           0.444    13.249    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[1]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.373 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.449    13.823    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.947 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.185    14.131    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.255 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.319    14.575    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.699    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.911 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.537    15.448    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/exu_rdy
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.299    15.747 r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/wfi_run_start_i_2/O
                         net (fo=54, routed)          0.774    16.521    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.124    16.645 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4/O
                         net (fo=2, routed)           1.087    17.731    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.855 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][21]_i_1/O
                         net (fo=2, routed)           0.507    18.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr][31][19]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.486 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=2, routed)           0.818    19.304    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.428 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=5, routed)           0.300    19.729    i_scr1/i_imem_ahb/port_sel
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.853 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.161    20.013    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X45Y88         LUT4 (Prop_lut4_I3_O)        0.124    20.137 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.623    20.760    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.124    20.884 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.340    21.224    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X51Y85         LUT6 (Prop_lut6_I3_O)        0.124    21.348 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.319    21.667    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.124    21.791 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.161    21.952    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.076 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.202    22.278    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.434    22.964    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X52Y85         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/C
                         clock pessimism             -0.496    22.468    
                         clock uncertainty           -0.173    22.295    
    SLICE_X52Y85         FDRE (Setup_fdre_C_CE)      -0.169    22.126    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                         -22.278    
  -------------------------------------------------------------------
                         slack                                 -0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.568    -0.527    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X8Y43          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[45]/Q
                         net (fo=1, routed)           0.170    -0.209    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[45]
    RAMB36_X0Y8          RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.879    -0.255    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y8          RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.215    -0.470    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.243    -0.227    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.703%)  route 0.214ns (60.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.556    -0.539    i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X33Y29         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[10]/Q
                         net (fo=1, routed)           0.214    -0.184    i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3[10]
    SLICE_X36Y29         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.823    -0.311    i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X36Y29         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[10]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.072    -0.205    i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[10]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_axi_rd_resp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.561    -0.534    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X32Y34         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_axi_rd_resp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_axi_rd_resp_reg[0]/Q
                         net (fo=1, routed)           0.226    -0.168    i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_data_in_i[2]
    SLICE_X37Y32         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.826    -0.308    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X37Y32         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.070    -0.204    i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.592%)  route 0.206ns (59.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.565    -0.530    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y44         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[21]/Q
                         net (fo=1, routed)           0.206    -0.183    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][7]
    SLICE_X35Y45         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.833    -0.301    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X35Y45         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[21]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.047    -0.220    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[21]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.871%)  route 0.193ns (60.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.564    -0.531    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X37Y41         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/Q
                         net (fo=1, routed)           0.193    -0.210    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][38]
    SLICE_X31Y43         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.834    -0.300    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X31Y43         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[60]/C
                         clock pessimism              0.034    -0.266    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.017    -0.249    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[60]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.552%)  route 0.188ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.551    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X35Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=2, routed)           0.188    -0.229    i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_wire[8]
    SLICE_X36Y26         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.819    -0.315    i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X36Y26         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_i_reg[8]/C
                         clock pessimism              0.034    -0.281    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.013    -0.268    i_system/jtag_axi_0/inst/jtag_axi_engine_u/s_do_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.164%)  route 0.270ns (67.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.565    -0.530    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X37Y43         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[4]/Q
                         net (fo=4, routed)           0.270    -0.132    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/DIB
    SLICE_X34Y47         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.834    -0.300    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/WCLK
    SLICE_X34Y47         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.034    -0.266    
    SLICE_X34Y47         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093    -0.173    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.338%)  route 0.217ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.565    -0.530    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y44         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[35]/Q
                         net (fo=1, routed)           0.217    -0.172    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][13]
    SLICE_X34Y46         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.833    -0.301    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X34Y46         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[35]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.052    -0.215    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[35]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.659%)  route 0.244ns (63.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.565    -0.530    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y45         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[43]/Q
                         net (fo=1, routed)           0.244    -0.146    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][21]
    SLICE_X33Y48         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.835    -0.299    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X33Y48         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[43]/C
                         clock pessimism              0.034    -0.265    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.075    -0.190    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[43]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.866%)  route 0.219ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.566    -0.529    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X9Y39          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[58]/Q
                         net (fo=1, routed)           0.219    -0.182    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[58]
    RAMB36_X0Y8          RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.879    -0.255    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y8          RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.215    -0.470    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.243    -0.227    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y16    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y15    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y15    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y14    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y13    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y16    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y15    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y14    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y44    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y44    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y44    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y44    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll_clk_wiz_0_0
  To Clock:  clkfbout_sys_pll_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  i_sys_pll/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 1.630ns (23.338%)  route 5.354ns (76.662%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.902    10.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.340    36.358    
                         clock uncertainty           -0.035    36.323    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.031    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.354    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                 25.986    

Slack (MET) :             26.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.630ns (23.614%)  route 5.273ns (76.386%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.820    10.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.124    10.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.364    36.383    
                         clock uncertainty           -0.035    36.348    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    36.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.377    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                 26.091    

Slack (MET) :             26.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 1.630ns (23.618%)  route 5.272ns (76.382%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.819    10.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.364    36.383    
                         clock uncertainty           -0.035    36.348    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.031    36.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.379    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                 26.094    

Slack (MET) :             26.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.630ns (24.172%)  route 5.113ns (75.828%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.661    10.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.340    36.358    
                         clock uncertainty           -0.035    36.323    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.029    36.352    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.352    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 26.225    

Slack (MET) :             26.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 1.630ns (24.211%)  route 5.102ns (75.789%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.650     9.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.340    36.358    
                         clock uncertainty           -0.035    36.323    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.031    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.354    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 26.238    

Slack (MET) :             26.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 1.630ns (24.827%)  route 4.935ns (75.173%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.483     9.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.439    36.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.326    36.343    
                         clock uncertainty           -0.035    36.308    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)        0.077    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 26.436    

Slack (MET) :             26.511ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.630ns (25.228%)  route 4.831ns (74.772%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.379     9.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.340    36.358    
                         clock uncertainty           -0.035    36.323    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.032    36.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.355    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 26.511    

Slack (MET) :             26.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.630ns (25.449%)  route 4.775ns (74.551%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.323     9.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.342    36.361    
                         clock uncertainty           -0.035    36.326    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)        0.031    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                 26.569    

Slack (MET) :             26.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.630ns (25.756%)  route 4.699ns (74.244%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.419     3.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.623     6.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.829     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.246     9.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.342    36.361    
                         clock uncertainty           -0.035    36.326    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)        0.029    36.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.355    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 26.643    

Slack (MET) :             27.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.952ns (20.516%)  route 3.688ns (79.484%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 36.014 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.471     5.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I3_O)        0.124     5.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.195     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.580     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.628     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.436    36.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.340    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.429    35.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.890    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 27.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.252%)  route 0.248ns (63.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/Q
                         net (fo=2, routed)           0.248     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]
    SLICE_X38Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                         clock pessimism             -0.114     1.534    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.059     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.763%)  route 0.270ns (59.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/Q
                         net (fo=3, routed)           0.270     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[8]
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                         clock pessimism             -0.114     1.532    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.555     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     1.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/Q
                         net (fo=5, routed)           0.277     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_reg[7]
    SLICE_X37Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.827     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X37Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.114     1.533    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.070     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.581%)  route 0.279ns (66.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.555     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           0.279     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_reg[2]
    SLICE_X40Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X40Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.114     1.532    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.066     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.550     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.128     1.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X34Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.816     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.362     1.274    
    SLICE_X34Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.550     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141     1.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X30Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.816     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.362     1.274    
    SLICE_X30Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.942%)  route 0.300ns (68.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.555     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     1.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.300     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_1_in1_in
    SLICE_X38Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.821     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X38Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.114     1.527    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.059     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.556     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.377     1.267    
    SLICE_X49Y21         FDCE (Hold_fdce_C_D)         0.075     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.056     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.827     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.377     1.270    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.075     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDCE (Prop_fdce_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.378     1.268    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.075     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X44Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       93.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.011ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.512ns (23.095%)  route 1.703ns (76.905%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 101.837 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.703     8.759    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[1]
    SLICE_X51Y116        LUT3 (Prop_lut3_I0_O)        0.056     8.815 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.000     8.815    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0_n_0
    SLICE_X51Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.640   101.837    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X51Y116        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000   101.837    
                         clock uncertainty           -0.025   101.812    
    SLICE_X51Y116        FDCE (Setup_fdce_C_D)        0.014   101.826    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        101.826    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                 93.011    

Slack (MET) :             93.045ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.512ns (23.212%)  route 1.692ns (76.788%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 101.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.692     8.748    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X54Y115        LUT3 (Prop_lut3_I1_O)        0.056     8.804 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     8.804    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2_n_0
    SLICE_X54Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642   101.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y115        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/C
                         clock pessimism              0.000   101.839    
                         clock uncertainty           -0.025   101.814    
    SLICE_X54Y115        FDCE (Setup_fdce_C_D)        0.035   101.849    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.849    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 93.045    

Slack (MET) :             93.139ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.510ns (24.406%)  route 1.578ns (75.594%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 101.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.578     8.632    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X57Y113        LUT3 (Prop_lut3_I0_O)        0.056     8.688 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.688    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1_n_0
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642   101.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000   101.839    
                         clock uncertainty           -0.025   101.814    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)        0.013   101.827    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        101.827    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 93.139    

Slack (MET) :             93.139ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.510ns (24.394%)  route 1.579ns (75.606%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 101.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.579     8.633    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X57Y113        LUT3 (Prop_lut3_I0_O)        0.056     8.689 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.689    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642   101.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000   101.839    
                         clock uncertainty           -0.025   101.814    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)        0.014   101.828    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.828    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 93.139    

Slack (MET) :             93.139ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.510ns (24.394%)  route 1.579ns (75.606%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 101.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.579     8.633    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X57Y113        LUT3 (Prop_lut3_I0_O)        0.056     8.689 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.689    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1_n_0
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642   101.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000   101.839    
                         clock uncertainty           -0.025   101.814    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)        0.014   101.828    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        101.828    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 93.139    

Slack (MET) :             93.140ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.510ns (24.406%)  route 1.578ns (75.594%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 101.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.578     8.632    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X57Y113        LUT2 (Prop_lut2_I0_O)        0.056     8.688 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.688    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1_n_0
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642   101.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000   101.839    
                         clock uncertainty           -0.025   101.814    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)        0.014   101.828    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.828    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 93.140    

Slack (MET) :             93.165ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.512ns (24.823%)  route 1.549ns (75.177%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 101.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.549     8.605    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X53Y117        LUT3 (Prop_lut3_I0_O)        0.056     8.661 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     8.661    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[31]
    SLICE_X53Y117        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.639   101.836    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X53Y117        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000   101.836    
                         clock uncertainty           -0.025   101.811    
    SLICE_X53Y117        FDCE (Setup_fdce_C_D)        0.014   101.825    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        101.825    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                 93.165    

Slack (MET) :             93.204ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.510ns (24.903%)  route 1.537ns (75.097%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 101.840 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.537     8.590    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.056     8.646 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.646    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1_n_0
    SLICE_X56Y112        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.643   101.840    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y112        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism              0.000   101.840    
                         clock uncertainty           -0.025   101.815    
    SLICE_X56Y112        FDCE (Setup_fdce_C_D)        0.035   101.850    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        101.850    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                 93.204    

Slack (MET) :             93.255ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.510ns (25.556%)  route 1.484ns (74.444%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 101.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.484     8.538    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y113        LUT5 (Prop_lut5_I0_O)        0.056     8.594 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000     8.594    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642   101.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000   101.839    
                         clock uncertainty           -0.025   101.814    
    SLICE_X56Y113        FDCE (Setup_fdce_C_D)        0.035   101.849    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                        101.849    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                 93.255    

Slack (MET) :             93.259ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.510ns (25.621%)  route 1.479ns (74.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 101.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.479     8.533    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y113        LUT2 (Prop_lut2_I1_O)        0.056     8.589 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.589    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1_n_0
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642   101.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                         clock pessimism              0.000   101.839    
                         clock uncertainty           -0.025   101.814    
    SLICE_X56Y113        FDCE (Setup_fdce_C_D)        0.034   101.848    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        101.848    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                 93.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.135ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.527ns (44.112%)  route 1.935ns (55.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.935     9.962    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y110        LUT3 (Prop_lut3_I0_O)        0.100    10.062 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    10.062    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_0
    SLICE_X56Y110        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y110        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.330     5.927    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          10.062    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.331ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.527ns (41.752%)  route 2.130ns (58.248%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.130    10.158    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.100    10.258 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_i_1/O
                         net (fo=1, routed)           0.000    10.258    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift0
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y111        FDCE (Hold_fdce_C_D)         0.331     5.927    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          10.258    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.333ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.527ns (41.706%)  route 2.134ns (58.294%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.134    10.162    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y111        LUT2 (Prop_lut2_I1_O)        0.100    10.262 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.262    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1_n_0
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y111        FDCE (Hold_fdce_C_D)         0.333     5.929    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.929    
                         arrival time                          10.262    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.455ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.527ns (40.347%)  route 2.258ns (59.653%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.258    10.285    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y109        LUT3 (Prop_lut3_I0_O)        0.100    10.385 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    10.385    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1_n_0
    SLICE_X56Y109        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y109        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y109        FDCE (Hold_fdce_C_D)         0.333     5.930    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.930    
                         arrival time                          10.385    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.460ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.527ns (40.326%)  route 2.260ns (59.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.260    10.287    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.100    10.387 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.387    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1_n_0
    SLICE_X56Y109        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y109        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y109        FDCE (Hold_fdce_C_D)         0.330     5.927    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          10.387    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.500ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.527ns (39.910%)  route 2.299ns (60.090%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.299    10.326    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y113        LUT4 (Prop_lut4_I0_O)        0.100    10.426 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.426    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1_n_0
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.734     5.569    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism              0.000     5.569    
                         clock uncertainty            0.025     5.594    
    SLICE_X56Y113        FDCE (Hold_fdce_C_D)         0.333     5.927    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          10.426    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.566ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.527ns (39.231%)  route 2.365ns (60.769%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.365    10.393    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y111        LUT4 (Prop_lut4_I0_O)        0.100    10.493 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.493    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1_n_0
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y111        FDCE (Hold_fdce_C_D)         0.331     5.927    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          10.493    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.569ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.527ns (39.211%)  route 2.367ns (60.789%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.367    10.395    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y111        LUT3 (Prop_lut3_I0_O)        0.100    10.495 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.495    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1_n_0
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y111        FDCE (Hold_fdce_C_D)         0.330     5.926    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.926    
                         arrival time                          10.495    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.602ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.527ns (38.877%)  route 2.401ns (61.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.401    10.428    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y112        LUT3 (Prop_lut3_I0_O)        0.100    10.528 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.528    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1_n_0
    SLICE_X56Y112        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.735     5.570    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y112        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism              0.000     5.570    
                         clock uncertainty            0.025     5.595    
    SLICE_X56Y112        FDPE (Hold_fdpe_C_D)         0.331     5.926    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.926    
                         arrival time                          10.528    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.651ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.529ns (38.475%)  route 2.445ns (61.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           2.445    10.474    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[1]
    SLICE_X54Y113        LUT6 (Prop_lut6_I0_O)        0.100    10.574 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.574    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1_n_0
    SLICE_X54Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733     5.568    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X54Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000     5.568    
                         clock uncertainty            0.025     5.593    
    SLICE_X54Y113        FDCE (Hold_fdce_C_D)         0.330     5.923    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.923    
                         arrival time                          10.574    
  -------------------------------------------------------------------
                         slack                                  4.651    





---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       30.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       60.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.402ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (JTAG_TCK_VIRT rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        7.405ns  (logic 4.015ns (54.218%)  route 3.390ns (45.782%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.459    56.027 r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/Q
                         net (fo=1, routed)           3.390    59.417    JD_OBUF[4]
    E2                   OBUFT (Prop_obuft_I_O)       3.556    62.973 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    62.973    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -6.600    93.375    
  -------------------------------------------------------------------
                         required time                         93.375    
                         arrival time                         -62.973    
  -------------------------------------------------------------------
                         slack                                 30.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.564ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            -50.000ns  (JTAG_TCK_VIRT rise@0.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.148ns  (logic 0.970ns (45.153%)  route 1.178ns (54.847%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.841ns = ( 51.841 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644    51.841    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y110        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDPE (Prop_fdpe_C_Q)         0.146    51.987 r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           1.178    53.165    JD_TRI[4]
    E2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824    53.989 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    53.989    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -6.600    -6.575    
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          53.989    
  -------------------------------------------------------------------
                         slack                                 60.564    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.771ns  (required time - arrival time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.663ns (22.387%)  route 5.765ns (77.613%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 23.047 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         1.539     4.839 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           5.228    10.066    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.190 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.537    10.727    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X61Y36         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.516    23.047    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X61Y36         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    23.047    
                         clock uncertainty           -0.482    22.565    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)       -0.067    22.498    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         22.498    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 11.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.888ns  (arrival time - required time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.351ns (12.244%)  route 2.516ns (87.756%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         0.306     3.606 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           2.318     5.924    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.045     5.969 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.198     6.167    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X61Y36         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.861    -0.273    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X61Y36         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    -0.273    
                         clock uncertainty            0.482     0.209    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.070     0.279    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           6.167    
  -------------------------------------------------------------------
                         slack                                  5.888    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       10.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.946ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.625ns  (logic 4.188ns (33.171%)  route 8.437ns (66.829%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.621    -2.353    clk_riscv
    SLICE_X64Y61         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.835 f  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.938     2.103    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     2.227 r  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.500     6.726    LED_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         3.546    10.272 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.272    LED[6]
    T9                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 10.946    

Slack (MET) :             12.421ns  (required time - arrival time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        11.213ns  (logic 4.331ns (38.628%)  route 6.882ns (61.372%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.558    -2.416    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X57Y50         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/Q
                         net (fo=17, routed)          1.491    -0.469    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/mcr_reg[4][0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I2_O)        0.150    -0.319 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           5.391     5.072    FTDI_RXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.725     8.797 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000     8.797    FTDI_RXD
    D10                                                               r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                 12.421    

Slack (MET) :             17.516ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 4.133ns (68.279%)  route 1.920ns (31.721%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.624    -2.350    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y53         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.931 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.920    -0.011    lopt_8
    G6                   OBUF (Prop_obuf_I_O)         3.714     3.702 r  LEDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.702    LEDR[0]
    G6                                                                r  LEDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 17.516    

Slack (MET) :             17.562ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 4.002ns (66.629%)  route 2.004ns (33.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.624    -2.350    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.004     0.110    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         3.546     3.656 r  LEDB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.656    LEDB[1]
    G4                                                                r  LEDB[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                 17.562    

Slack (MET) :             17.595ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 4.063ns (68.018%)  route 1.910ns (31.982%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.624    -2.350    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y54         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.832 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.910     0.078    lopt
    E1                   OBUF (Prop_obuf_I_O)         3.545     3.623 r  LEDB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.623    LEDB[0]
    E1                                                                r  LEDB[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 17.595    

Slack (MET) :             17.622ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 3.963ns (66.660%)  route 1.982ns (33.340%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.624    -2.350    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y52         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.982     0.088    LED_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         3.507     3.596 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.596    LED[5]
    J5                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                 17.622    

Slack (MET) :             17.666ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 4.046ns (68.561%)  route 1.855ns (31.439%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.624    -2.350    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.832 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.855     0.024    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         3.528     3.552 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.552    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 17.666    

Slack (MET) :             17.666ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 3.991ns (67.629%)  route 1.910ns (32.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.624    -2.350    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.910     0.017    lopt_4
    F6                   OBUF (Prop_obuf_I_O)         3.535     3.552 r  LEDG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.552    LEDG[0]
    F6                                                                r  LEDG[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 17.666    

Slack (MET) :             17.723ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 3.997ns (68.390%)  route 1.847ns (31.610%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.624    -2.350    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y54         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.847    -0.046    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         3.541     3.495 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.495    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                 17.723    

Slack (MET) :             17.735ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 3.981ns (68.254%)  route 1.852ns (31.746%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.624    -2.350    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y52         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.852    -0.042    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.525     3.483 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.483    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 17.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.955ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 1.360ns (82.901%)  route 0.281ns (17.099%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.281    -0.083    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         1.219     1.137 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.137    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.999ns  (arrival time - required time)
  Source:                 heartbeat_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 1.381ns (82.292%)  route 0.297ns (17.708%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.598    -0.497    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  heartbeat_reg/Q
                         net (fo=2, routed)           0.297    -0.059    LED_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.181 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.181    LED[7]
    T10                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.002ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.364ns (80.807%)  route 0.324ns (19.193%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y53         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.324    -0.039    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         1.223     1.184 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.184    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.008ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 1.368ns (80.716%)  route 0.327ns (19.284%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y53         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.327    -0.036    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         1.227     1.190 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.190    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.027ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.385ns (80.852%)  route 0.328ns (19.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328    -0.012    lopt_10
    J3                   OBUF (Prop_obuf_I_O)         1.221     1.209 r  LEDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.209    LEDR[2]
    J3                                                                r  LEDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.050ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 1.366ns (78.681%)  route 0.370ns (21.319%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y53         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.370     0.007    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         1.225     1.232 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.232    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.063ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 1.372ns (78.467%)  route 0.377ns (21.533%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.377     0.013    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     1.245 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.245    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.096ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.367ns (76.725%)  route 0.415ns (23.275%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y52         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.415     0.052    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         1.226     1.278 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.278    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.099ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 1.383ns (77.457%)  route 0.402ns (22.543%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y54         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.402     0.039    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         1.242     1.281 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.281    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.114ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 1.377ns (76.481%)  route 0.423ns (23.519%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.591    -0.504    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.423     0.060    lopt_4
    F6                   OBUF (Prop_obuf_I_O)         1.236     1.297 r  LEDG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.297    LEDG[0]
    F6                                                                r  LEDG[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  4.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       41.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.873ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.604ns (26.063%)  route 4.551ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.715    12.755    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X55Y114        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X55Y114        FDCE (Recov_fdce_C_CLR)     -0.402    54.628    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         54.628    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                 41.873    

Slack (MET) :             41.919ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.604ns (26.063%)  route 4.551ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.715    12.755    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X55Y114        FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y114        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X55Y114        FDPE (Recov_fdpe_C_PRE)     -0.356    54.674    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.674    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                 41.919    

Slack (MET) :             41.961ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.604ns (26.063%)  route 4.551ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.715    12.755    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y114        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X54Y114        FDCE (Recov_fdce_C_CLR)     -0.314    54.716    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         54.716    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                 41.961    

Slack (MET) :             41.961ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.604ns (26.063%)  route 4.551ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.715    12.755    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y114        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X54Y114        FDCE (Recov_fdce_C_CLR)     -0.314    54.716    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         54.716    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                 41.961    

Slack (MET) :             41.961ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.604ns (26.063%)  route 4.551ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.715    12.755    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y114        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y114        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X54Y114        FDCE (Recov_fdce_C_CLR)     -0.314    54.716    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         54.716    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                 41.961    

Slack (MET) :             42.028ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.604ns (26.739%)  route 4.395ns (73.261%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.559    12.599    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X55Y113        FDCE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X55Y113        FDCE (Recov_fdce_C_CLR)     -0.402    54.628    i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg
  -------------------------------------------------------------------
                         required time                         54.628    
                         arrival time                         -12.599    
  -------------------------------------------------------------------
                         slack                                 42.028    

Slack (MET) :             42.028ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.604ns (26.739%)  route 4.395ns (73.261%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.559    12.599    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X55Y113        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X55Y113        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X55Y113        FDCE (Recov_fdce_C_CLR)     -0.402    54.628    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.628    
                         arrival time                         -12.599    
  -------------------------------------------------------------------
                         slack                                 42.028    

Slack (MET) :             42.463ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.604ns (28.820%)  route 3.962ns (71.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 55.056 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.126    12.166    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X57Y112        FDCE                                         f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.609    55.056    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y112        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.056    
                         clock uncertainty           -0.025    55.031    
    SLICE_X57Y112        FDCE (Recov_fdce_C_CLR)     -0.402    54.629    i_scr1/i_core_top/i_tapc/trst_n_int_reg
  -------------------------------------------------------------------
                         required time                         54.629    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 42.463    

Slack (MET) :             42.564ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 1.604ns (28.881%)  route 3.950ns (71.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.114    12.154    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X54Y110        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X54Y110        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X54Y110        FDCE (Recov_fdce_C_CLR)     -0.314    54.719    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.719    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                 42.564    

Slack (MET) :             42.815ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.604ns (30.485%)  route 3.658ns (69.515%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.822    11.862    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X57Y110        FDPE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y110        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X57Y110        FDPE (Recov_fdpe_C_PRE)     -0.356    54.677    i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg
  -------------------------------------------------------------------
                         required time                         54.677    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                 42.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.200ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.510ns (38.929%)  route 2.368ns (61.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.819    10.478    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X63Y98         FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.627     5.461    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X63Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/C
                         clock pessimism              0.000     5.461    
                         clock uncertainty            0.025     5.486    
    SLICE_X63Y98         FDCE (Remov_fdce_C_CLR)     -0.208     5.278    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg
  -------------------------------------------------------------------
                         required time                         -5.278    
                         arrival time                          10.478    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.762ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.510ns (32.792%)  route 3.094ns (67.208%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.545    11.204    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y110        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y110        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.155     5.442    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                          11.204    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.510ns (32.792%)  route 3.094ns (67.208%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.545    11.204    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y110        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y110        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.155     5.442    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                          11.204    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.885ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.510ns (31.936%)  route 3.217ns (68.064%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.668    11.327    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y109        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y109        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y109        FDCE (Remov_fdce_C_CLR)     -0.155     5.442    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                          11.327    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.885ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.510ns (31.936%)  route 3.217ns (68.064%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.668    11.327    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y109        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y109        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y109        FDCE (Remov_fdce_C_CLR)     -0.155     5.442    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                          11.327    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.888ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.510ns (31.923%)  route 3.219ns (68.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.670    11.329    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y111        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y111        FDCE (Remov_fdce_C_CLR)     -0.155     5.441    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                          11.329    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.888ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.510ns (31.923%)  route 3.219ns (68.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.670    11.329    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y111        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y111        FDCE (Remov_fdce_C_CLR)     -0.155     5.441    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                          11.329    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.888ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.510ns (31.923%)  route 3.219ns (68.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.670    11.329    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y111        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y111        FDCE (Remov_fdce_C_CLR)     -0.155     5.441    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                          11.329    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.888ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.510ns (31.923%)  route 3.219ns (68.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.670    11.329    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y111        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y111        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y111        FDCE (Remov_fdce_C_CLR)     -0.155     5.441    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                          11.329    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             6.022ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.510ns (31.052%)  route 3.352ns (68.948%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.803    11.462    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y112        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.735     5.570    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y112        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000     5.570    
                         clock uncertainty            0.025     5.595    
    SLICE_X56Y112        FDCE (Remov_fdce_C_CLR)     -0.155     5.440    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.440    
                         arrival time                          11.462    
  -------------------------------------------------------------------
                         slack                                  6.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       14.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[53]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.081ns  (logic 0.642ns (6.368%)  route 9.439ns (93.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 22.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          2.349     0.448    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X24Y105        LUT1 (Prop_lut1_I0_O)        0.124     0.572 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[1][31]_i_3/O
                         net (fo=123, routed)         7.090     7.662    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X50Y89         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.437    22.967    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X50Y89         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[53]/C
                         clock pessimism             -0.425    22.542    
                         clock uncertainty           -0.173    22.369    
    SLICE_X50Y89         FDCE (Recov_fdce_C_CLR)     -0.319    22.050    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[53]
  -------------------------------------------------------------------
                         required time                         22.050    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.616ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[50]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 0.642ns (6.516%)  route 9.210ns (93.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 22.966 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          2.349     0.448    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X24Y105        LUT1 (Prop_lut1_I0_O)        0.124     0.572 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[1][31]_i_3/O
                         net (fo=123, routed)         6.861     7.433    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X50Y88         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.436    22.966    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X50Y88         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[50]/C
                         clock pessimism             -0.425    22.541    
                         clock uncertainty           -0.173    22.368    
    SLICE_X50Y88         FDCE (Recov_fdce_C_CLR)     -0.319    22.049    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[50]
  -------------------------------------------------------------------
                         required time                         22.049    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 14.616    

Slack (MET) :             14.801ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[23][23]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 0.642ns (6.632%)  route 9.039ns (93.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.472     1.571    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.124     1.695 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][29]_i_1/O
                         net (fo=123, routed)         5.566     7.262    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/reset_n_lucky_ff_reg_4
    SLICE_X32Y104        FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[23][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.606    23.137    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X32Y104        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[23][23]/C
                         clock pessimism             -0.496    22.640    
                         clock uncertainty           -0.173    22.467    
    SLICE_X32Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.062    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[23][23]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 14.801    

Slack (MET) :             14.915ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[45]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 0.642ns (6.721%)  route 8.910ns (93.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          2.349     0.448    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X24Y105        LUT1 (Prop_lut1_I0_O)        0.124     0.572 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[1][31]_i_3/O
                         net (fo=123, routed)         6.562     7.133    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X50Y87         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.435    22.965    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X50Y87         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[45]/C
                         clock pessimism             -0.425    22.540    
                         clock uncertainty           -0.173    22.367    
    SLICE_X50Y87         FDCE (Recov_fdce_C_CLR)     -0.319    22.048    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[45]
  -------------------------------------------------------------------
                         required time                         22.048    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 14.915    

Slack (MET) :             14.915ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[48]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 0.642ns (6.721%)  route 8.910ns (93.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          2.349     0.448    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X24Y105        LUT1 (Prop_lut1_I0_O)        0.124     0.572 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[1][31]_i_3/O
                         net (fo=123, routed)         6.562     7.133    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X50Y87         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.435    22.965    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X50Y87         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[48]/C
                         clock pessimism             -0.425    22.540    
                         clock uncertainty           -0.173    22.367    
    SLICE_X50Y87         FDCE (Recov_fdce_C_CLR)     -0.319    22.048    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi_reg[48]
  -------------------------------------------------------------------
                         required time                         22.048    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 14.915    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[27][23]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.642ns (6.799%)  route 8.800ns (93.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.472     1.571    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.124     1.695 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][29]_i_1/O
                         net (fo=123, routed)         5.328     7.023    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/reset_n_lucky_ff_reg_4
    SLICE_X32Y105        FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[27][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.606    23.137    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X32Y105        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[27][23]/C
                         clock pessimism             -0.496    22.640    
                         clock uncertainty           -0.173    22.467    
    SLICE_X32Y105        FDCE (Recov_fdce_C_CLR)     -0.405    22.062    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[27][23]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.058ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[24][23]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 0.642ns (6.813%)  route 8.781ns (93.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.472     1.571    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.124     1.695 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][29]_i_1/O
                         net (fo=123, routed)         5.309     7.004    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/reset_n_lucky_ff_reg_4
    SLICE_X31Y106        FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[24][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.606    23.137    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X31Y106        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[24][23]/C
                         clock pessimism             -0.496    22.640    
                         clock uncertainty           -0.173    22.467    
    SLICE_X31Y106        FDCE (Recov_fdce_C_CLR)     -0.405    22.062    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[24][23]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                 15.058    

Slack (MET) :             15.088ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[37]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 0.642ns (6.899%)  route 8.664ns (93.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          5.115     3.214    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.338 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_instret_hi[40]_i_2/O
                         net (fo=123, routed)         3.549     6.887    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg_5
    SLICE_X55Y85         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.434    22.964    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X55Y85         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[37]/C
                         clock pessimism             -0.411    22.553    
                         clock uncertainty           -0.173    22.380    
    SLICE_X55Y85         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[37]
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 15.088    

Slack (MET) :             15.088ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[38]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 0.642ns (6.899%)  route 8.664ns (93.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          5.115     3.214    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.338 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_instret_hi[40]_i_2/O
                         net (fo=123, routed)         3.549     6.887    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg_5
    SLICE_X55Y85         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.434    22.964    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X55Y85         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[38]/C
                         clock pessimism             -0.411    22.553    
                         clock uncertainty           -0.173    22.380    
    SLICE_X55Y85         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[38]
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 15.088    

Slack (MET) :             15.088ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[39]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 0.642ns (6.899%)  route 8.664ns (93.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.555    -2.419    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y90         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          5.115     3.214    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.338 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_instret_hi[40]_i_2/O
                         net (fo=123, routed)         3.549     6.887    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg_5
    SLICE_X55Y85         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.434    22.964    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X55Y85         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[39]/C
                         clock pessimism             -0.411    22.553    
                         clock uncertainty           -0.173    22.380    
    SLICE_X55Y85         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi_reg[39]
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 15.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.558    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDPE (Prop_fdpe_C_Q)         0.141    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.189    -0.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.825    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X49Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X49Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.585%)  route 0.198ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.558    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDPE (Prop_fdpe_C_Q)         0.141    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X49Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.827    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X49Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X49Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.585%)  route 0.198ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.558    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDPE (Prop_fdpe_C_Q)         0.141    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X49Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.827    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X49Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X49Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.585%)  route 0.198ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.558    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDPE (Prop_fdpe_C_Q)         0.141    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.827    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X49Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X49Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.585%)  route 0.198ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.558    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDPE (Prop_fdpe_C_Q)         0.141    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.827    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X49Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X49Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.585%)  route 0.198ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.558    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDPE (Prop_fdpe_C_Q)         0.141    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.827    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X49Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X49Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.656%)  route 0.197ns (58.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.560    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.197    -0.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X43Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.827    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X43Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.216%)  route 0.176ns (51.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.552    -0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDPE (Prop_fdpe_C_Q)         0.164    -0.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X33Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.818    -0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.214    -0.530    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.216%)  route 0.176ns (51.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.552    -0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDPE (Prop_fdpe_C_Q)         0.164    -0.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X33Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.818    -0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.214    -0.530    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.216%)  route 0.176ns (51.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.552    -0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDPE (Prop_fdpe_C_Q)         0.164    -0.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X33Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.818    -0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.214    -0.530    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       15.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.395ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.638ns (46.295%)  route 1.900ns (53.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 23.033 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.001     5.814    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.938 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.899     6.837    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y61         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.503    23.033    clk_riscv
    SLICE_X64Y61         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    23.033    
                         clock uncertainty           -0.482    22.551    
    SLICE_X64Y61         FDCE (Recov_fdce_C_CLR)     -0.319    22.232    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         22.232    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                 15.395    

Slack (MET) :             15.395ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.638ns (46.295%)  route 1.900ns (53.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 23.033 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.001     5.814    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.938 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.899     6.837    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y61         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        1.503    23.033    clk_riscv
    SLICE_X64Y61         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    23.033    
                         clock uncertainty           -0.482    22.551    
    SLICE_X64Y61         FDCE (Recov_fdce_C_CLR)     -0.319    22.232    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         22.232    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                 15.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.197ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.326ns (31.422%)  route 0.712ns (68.578%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.375     3.956    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.045     4.001 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.337     4.338    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y61         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.860    -0.274    clk_riscv
    SLICE_X64Y61         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    -0.274    
                         clock uncertainty            0.482     0.208    
    SLICE_X64Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.141    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.326ns (31.422%)  route 0.712ns (68.578%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.375     3.956    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.045     4.001 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.337     4.338    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y61         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7964, routed)        0.860    -0.274    clk_riscv
    SLICE_X64Y61         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    -0.274    
                         clock uncertainty            0.482     0.208    
    SLICE_X64Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.141    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  4.197    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.828ns (24.504%)  route 2.551ns (75.496%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     6.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y20         FDCE (Recov_fdce_C_CLR)     -0.319    35.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 29.224    

Slack (MET) :             29.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.828ns (24.504%)  route 2.551ns (75.496%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     6.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y20         FDCE (Recov_fdce_C_CLR)     -0.319    35.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 29.224    

Slack (MET) :             29.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.828ns (24.504%)  route 2.551ns (75.496%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     6.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y20         FDCE (Recov_fdce_C_CLR)     -0.319    35.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 29.224    

Slack (MET) :             29.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.828ns (24.504%)  route 2.551ns (75.496%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     6.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y20         FDCE (Recov_fdce_C_CLR)     -0.319    35.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 29.224    

Slack (MET) :             29.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.551%)  route 2.413ns (74.449%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.361    35.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.942    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                 29.320    

Slack (MET) :             29.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.551%)  route 2.413ns (74.449%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.361    35.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.942    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                 29.320    

Slack (MET) :             29.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.551%)  route 2.413ns (74.449%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.319    35.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                 29.362    

Slack (MET) :             29.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.551%)  route 2.413ns (74.449%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.319    35.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                 29.362    

Slack (MET) :             29.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.551%)  route 2.413ns (74.449%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.319    35.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                 29.362    

Slack (MET) :             29.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.828ns (25.551%)  route 2.413ns (74.449%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     5.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.319    35.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                 29.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.785%)  route 0.135ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X50Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.364     1.281    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.785%)  route 0.135ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X50Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.364     1.281    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.785%)  route 0.135ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X50Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.364     1.281    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.785%)  route 0.135ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X50Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.364     1.281    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.785%)  route 0.135ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X50Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.364     1.281    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.785%)  route 0.135ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X50Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.364     1.281    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.288%)  route 0.185ns (56.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.551     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.185     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X30Y23         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.817     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X30Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.362     1.275    
    SLICE_X30Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.288%)  route 0.185ns (56.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.551     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.185     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X30Y23         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.817     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X30Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.362     1.275    
    SLICE_X30Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.490%)  route 0.189ns (53.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X50Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.364     1.280    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.490%)  route 0.189ns (53.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X50Y22         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X50Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.364     1.280    
    SLICE_X50Y22         FDPE (Remov_fdpe_C_PRE)     -0.071     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.412    





