#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ab9df1f830 .scope module, "processor" "processor" 2 406;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "finalOut"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "INS"
v0x55ab9df42330_0 .net "DATA_ADDR", 7 0, v0x55ab9df12770_0;  1 drivers
v0x55ab9df42420_0 .net "IMMEDIATE", 7 0, v0x55ab9df13700_0;  1 drivers
o0x7f15551b6078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ab9df42510_0 .net "INS", 31 0, o0x7f15551b6078;  0 drivers
v0x55ab9df425e0_0 .net "INaddr", 7 0, v0x55ab9df15370_0;  1 drivers
v0x55ab9df426d0_0 .net "OUT", 7 0, L_0x55ab9df46ff0;  1 drivers
v0x55ab9df42830_0 .net "OUT1", 7 0, v0x55ab9df40e60_0;  1 drivers
v0x55ab9df428f0_0 .net "OUT1addr", 7 0, v0x55ab9df3e6a0_0;  1 drivers
v0x55ab9df42a00_0 .net "OUT2", 7 0, v0x55ab9df40f40_0;  1 drivers
v0x55ab9df42b10_0 .net "OUT2addr", 7 0, v0x55ab9df3e780_0;  1 drivers
v0x55ab9df42bd0_0 .net "RESULT", 7 0, L_0x55ab9df47240;  1 drivers
v0x55ab9df42ce0_0 .net "SELECT", 2 0, v0x55ab9df3e860_0;  1 drivers
v0x55ab9df42df0_0 .net "addSubMUX", 0 0, v0x55ab9df3eb80_0;  1 drivers
v0x55ab9df42ee0_0 .net "addSubMUXout", 7 0, v0x55ab9df41500_0;  1 drivers
o0x7f15551b6168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ab9df42ff0_0 .net "busy_wait", 0 0, o0x7f15551b6168;  0 drivers
o0x7f15551b6828 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ab9df430e0_0 .net "clk", 0 0, o0x7f15551b6828;  0 drivers
v0x55ab9df43180_0 .net "finalOut", 7 0, v0x55ab9df3f300_0;  1 drivers
v0x55ab9df43270_0 .net "imValueMUX", 0 0, v0x55ab9df3ea00_0;  1 drivers
v0x55ab9df43360_0 .net "immediateValue", 7 0, v0x55ab9df41bf0_0;  1 drivers
v0x55ab9df43470_0 .net "read", 0 0, v0x55ab9df3eac0_0;  1 drivers
o0x7f15551b6528 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55ab9df43510_0 .net "read_data", 7 0, o0x7f15551b6528;  0 drivers
o0x7f15551b6e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ab9df435b0_0 .net "rst", 0 0, o0x7f15551b6e28;  0 drivers
v0x55ab9df43650_0 .net "write", 0 0, v0x55ab9df3ec40_0;  1 drivers
v0x55ab9df436f0_0 .net "writeRegMux", 0 0, v0x55ab9df3ed00_0;  1 drivers
S_0x55ab9df0a950 .scope module, "CU" "ControlUnit" 2 423, 2 125 0, S_0x55ab9df1f830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INS"
    .port_info 1 /OUTPUT 8 "OUT1addr"
    .port_info 2 /OUTPUT 8 "OUT2addr"
    .port_info 3 /OUTPUT 8 "IN_ADDR"
    .port_info 4 /OUTPUT 8 "IMMEDIATE"
    .port_info 5 /OUTPUT 3 "SELECT"
    .port_info 6 /OUTPUT 1 "twosCompMux"
    .port_info 7 /OUTPUT 1 "imValueMux"
    .port_info 8 /OUTPUT 1 "writeRegMux"
    .port_info 9 /OUTPUT 1 "read"
    .port_info 10 /OUTPUT 1 "write"
    .port_info 11 /OUTPUT 8 "DATA_ADDR"
    .port_info 12 /INPUT 1 "busy_wait"
v0x55ab9df12770_0 .var "DATA_ADDR", 7 0;
v0x55ab9df13700_0 .var "IMMEDIATE", 7 0;
v0x55ab9df152d0_0 .net "INS", 31 0, o0x7f15551b6078;  alias, 0 drivers
v0x55ab9df15370_0 .var "IN_ADDR", 7 0;
v0x55ab9df3e6a0_0 .var "OUT1addr", 7 0;
v0x55ab9df3e780_0 .var "OUT2addr", 7 0;
v0x55ab9df3e860_0 .var "SELECT", 2 0;
v0x55ab9df3e940_0 .net "busy_wait", 0 0, o0x7f15551b6168;  alias, 0 drivers
v0x55ab9df3ea00_0 .var "imValueMux", 0 0;
v0x55ab9df3eac0_0 .var "read", 0 0;
v0x55ab9df3eb80_0 .var "twosCompMux", 0 0;
v0x55ab9df3ec40_0 .var "write", 0 0;
v0x55ab9df3ed00_0 .var "writeRegMux", 0 0;
E_0x55ab9deb0910 .event edge, v0x55ab9df152d0_0;
S_0x55ab9df3ef60 .scope module, "datamux" "MUX" 2 432, 2 101 0, S_0x55ab9df1f830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55ab9df3f120_0 .net "IN1", 7 0, L_0x55ab9df47240;  alias, 1 drivers
v0x55ab9df3f220_0 .net "IN2", 7 0, o0x7f15551b6528;  alias, 0 drivers
v0x55ab9df3f300_0 .var "OUT", 7 0;
v0x55ab9df3f3c0_0 .net "SELECT", 0 0, v0x55ab9df3ed00_0;  alias, 1 drivers
E_0x55ab9deb0db0 .event edge, v0x55ab9df3ed00_0, v0x55ab9df3f220_0, v0x55ab9df3f120_0;
S_0x55ab9df3f4c0 .scope module, "myAlu" "ALU" 2 434, 2 1 0, S_0x55ab9df1f830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "SELECT"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x55ab9df47090 .functor BUFZ 8, v0x55ab9df41bf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55ab9df47120 .functor BUFZ 8, v0x55ab9df40f40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55ab9df47240 .functor BUFZ 8, v0x55ab9df3fc30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55ab9df3f690_0 .net "DATA1", 7 0, v0x55ab9df41bf0_0;  alias, 1 drivers
v0x55ab9df3f790_0 .net "DATA2", 7 0, v0x55ab9df40f40_0;  alias, 1 drivers
v0x55ab9df3f870_0 .net "RESULT", 7 0, L_0x55ab9df47240;  alias, 1 drivers
v0x55ab9df3f970_0 .net "SELECT", 2 0, v0x55ab9df3e860_0;  alias, 1 drivers
v0x55ab9df3fa40_0 .net "operand1", 7 0, L_0x55ab9df47090;  1 drivers
v0x55ab9df3fb50_0 .net "operand2", 7 0, L_0x55ab9df47120;  1 drivers
v0x55ab9df3fc30_0 .var "out", 7 0;
E_0x55ab9deb0f00 .event edge, v0x55ab9df3fb50_0, v0x55ab9df3fa40_0, v0x55ab9df3e860_0;
S_0x55ab9df3fd90 .scope module, "regFile" "regfile" 2 426, 2 31 0, S_0x55ab9df1f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "INaddr"
    .port_info 2 /INPUT 8 "IN"
    .port_info 3 /INPUT 8 "OUT1addr"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /INPUT 8 "OUT2addr"
    .port_info 6 /OUTPUT 8 "OUT2"
    .port_info 7 /INPUT 1 "busy_wait"
v0x55ab9df400e0_0 .net "IN", 7 0, v0x55ab9df3f300_0;  alias, 1 drivers
v0x55ab9df401c0_0 .net "INaddr", 7 0, v0x55ab9df15370_0;  alias, 1 drivers
v0x55ab9df40290_0 .net "OUT1", 7 0, v0x55ab9df40e60_0;  alias, 1 drivers
v0x55ab9df40360_0 .net "OUT1addr", 7 0, v0x55ab9df3e6a0_0;  alias, 1 drivers
v0x55ab9df40450_0 .net "OUT2", 7 0, v0x55ab9df40f40_0;  alias, 1 drivers
v0x55ab9df40540_0 .net "OUT2addr", 7 0, v0x55ab9df3e780_0;  alias, 1 drivers
v0x55ab9df40610_0 .net "busy_wait", 0 0, o0x7f15551b6168;  alias, 0 drivers
v0x55ab9df406e0_0 .net "clk", 0 0, o0x7f15551b6828;  alias, 0 drivers
v0x55ab9df40780_0 .var "reg1", 7 0;
v0x55ab9df40840_0 .var "reg2", 7 0;
v0x55ab9df40920_0 .var "reg3", 7 0;
v0x55ab9df40a00_0 .var "reg4", 7 0;
v0x55ab9df40ae0_0 .var "reg5", 7 0;
v0x55ab9df40bc0_0 .var "reg6", 7 0;
v0x55ab9df40ca0_0 .var "reg7", 7 0;
v0x55ab9df40d80_0 .var "reg8", 7 0;
v0x55ab9df40e60_0 .var "res1", 7 0;
v0x55ab9df40f40_0 .var "res2", 7 0;
E_0x55ab9deb11e0 .event posedge, v0x55ab9df406e0_0;
E_0x55ab9df1f5c0 .event negedge, v0x55ab9df406e0_0;
S_0x55ab9df41120 .scope module, "source1mux" "MUX" 2 430, 2 101 0, S_0x55ab9df1f830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55ab9df41330_0 .net "IN1", 7 0, v0x55ab9df40e60_0;  alias, 1 drivers
v0x55ab9df41440_0 .net "IN2", 7 0, L_0x55ab9df46ff0;  alias, 1 drivers
v0x55ab9df41500_0 .var "OUT", 7 0;
v0x55ab9df415f0_0 .net "SELECT", 0 0, v0x55ab9df3eb80_0;  alias, 1 drivers
E_0x55ab9df1f600 .event edge, v0x55ab9df3eb80_0, v0x55ab9df41440_0, v0x55ab9df40290_0;
S_0x55ab9df41750 .scope module, "source2mux" "MUX" 2 431, 2 101 0, S_0x55ab9df1f830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55ab9df41a10_0 .net "IN1", 7 0, v0x55ab9df13700_0;  alias, 1 drivers
v0x55ab9df41b20_0 .net "IN2", 7 0, v0x55ab9df41500_0;  alias, 1 drivers
v0x55ab9df41bf0_0 .var "OUT", 7 0;
v0x55ab9df41cf0_0 .net "SELECT", 0 0, v0x55ab9df3ea00_0;  alias, 1 drivers
E_0x55ab9df41990 .event edge, v0x55ab9df3ea00_0, v0x55ab9df41500_0, v0x55ab9df13700_0;
S_0x55ab9df41e10 .scope module, "twosComp" "TwosComp" 2 428, 2 117 0, S_0x55ab9df1f830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT"
v0x55ab9df42040_0 .net "IN", 7 0, v0x55ab9df40e60_0;  alias, 1 drivers
v0x55ab9df42170_0 .net "OUT", 7 0, L_0x55ab9df46ff0;  alias, 1 drivers
L_0x7f155516d018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ab9df42230_0 .net *"_s0", 7 0, L_0x7f155516d018;  1 drivers
L_0x55ab9df46ff0 .arith/sub 8, L_0x7f155516d018, v0x55ab9df40e60_0;
S_0x55ab9df097d0 .scope module, "testCache" "testCache" 2 446;
 .timescale 0 0;
v0x55ab9df46380_0 .var "DATA_ADDR", 7 0;
v0x55ab9df46490_0 .net "address_mem", 6 0, v0x55ab9df444a0_0;  1 drivers
v0x55ab9df46530_0 .net "busy_wait", 0 0, v0x55ab9df45d10_0;  1 drivers
v0x55ab9df46620_0 .var "clk", 0 0;
v0x55ab9df46710_0 .var "read", 0 0;
v0x55ab9df46800_0 .net "read_data", 7 0, v0x55ab9df44b30_0;  1 drivers
v0x55ab9df468a0_0 .net "read_data_mem", 15 0, v0x55ab9df46080_0;  1 drivers
v0x55ab9df46990_0 .net "read_mem", 0 0, v0x55ab9df44cf0_0;  1 drivers
v0x55ab9df46a80_0 .var "rst", 0 0;
v0x55ab9df46bb0_0 .var "write", 0 0;
v0x55ab9df46c50_0 .var "write_data", 7 0;
v0x55ab9df46cf0_0 .net "write_data_mem", 15 0, v0x55ab9df45520_0;  1 drivers
v0x55ab9df46de0_0 .net "write_mem", 0 0, v0x55ab9df45600_0;  1 drivers
S_0x55ab9df43840 .scope module, "cacheMem" "cache" 2 457, 2 239 0, S_0x55ab9df097d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /INPUT 1 "busy_wait"
    .port_info 8 /OUTPUT 1 "read_mem"
    .port_info 9 /OUTPUT 1 "write_mem"
    .port_info 10 /OUTPUT 7 "address_mem"
    .port_info 11 /OUTPUT 16 "write_data_mem"
    .port_info 12 /INPUT 16 "read_data_mem"
v0x55ab9df443c0_0 .net "address", 7 0, v0x55ab9df46380_0;  1 drivers
v0x55ab9df444a0_0 .var "address_mem", 6 0;
v0x55ab9df44580_0 .net "busy_wait", 0 0, v0x55ab9df45d10_0;  alias, 1 drivers
v0x55ab9df44620_0 .var "cacheRow", 21 0;
v0x55ab9df44700_0 .net "clk", 0 0, v0x55ab9df46620_0;  1 drivers
v0x55ab9df44810_0 .var "hit", 0 0;
v0x55ab9df448d0_0 .var/i "i", 31 0;
v0x55ab9df449b0 .array "memory_array", 0 7, 21 0;
v0x55ab9df44a70_0 .net "read", 0 0, v0x55ab9df46710_0;  1 drivers
v0x55ab9df44b30_0 .var "read_data", 7 0;
v0x55ab9df44c10_0 .net "read_data_mem", 15 0, v0x55ab9df46080_0;  alias, 1 drivers
v0x55ab9df44cf0_0 .var "read_mem", 0 0;
v0x55ab9df44db0_0 .net "requiredBlock", 7 0, L_0x55ab9df475a0;  1 drivers
v0x55ab9df44e70_0 .net "rst", 0 0, v0x55ab9df46a80_0;  1 drivers
v0x55ab9df44f10_0 .net "tag1", 3 0, L_0x55ab9df472e0;  1 drivers
v0x55ab9df44ff0_0 .net "tag2", 3 0, L_0x55ab9df473e0;  1 drivers
v0x55ab9df450d0_0 .var "temp", 21 0;
v0x55ab9df452c0_0 .net "validBit", 0 0, L_0x55ab9df474b0;  1 drivers
v0x55ab9df45380_0 .net "write", 0 0, v0x55ab9df46bb0_0;  1 drivers
v0x55ab9df45440_0 .net "write_data", 7 0, v0x55ab9df46c50_0;  1 drivers
v0x55ab9df45520_0 .var "write_data_mem", 15 0;
v0x55ab9df45600_0 .var "write_mem", 0 0;
E_0x55ab9df43be0/0 .event edge, v0x55ab9df44620_0, v0x55ab9df44260_0, v0x55ab9df452c0_0, v0x55ab9df44810_0;
E_0x55ab9df43be0/1 .event edge, v0x55ab9df44c10_0, v0x55ab9df44580_0, v0x55ab9df44f10_0, v0x55ab9df443c0_0;
E_0x55ab9df43be0/2 .event edge, v0x55ab9df45380_0, v0x55ab9df44a70_0;
E_0x55ab9df43be0 .event/or E_0x55ab9df43be0/0, E_0x55ab9df43be0/1, E_0x55ab9df43be0/2;
E_0x55ab9df43ca0 .event posedge, v0x55ab9df44e70_0;
L_0x55ab9df472e0 .part v0x55ab9df44620_0, 16, 4;
L_0x55ab9df473e0 .part v0x55ab9df46380_0, 4, 4;
L_0x55ab9df474b0 .part v0x55ab9df44620_0, 21, 1;
L_0x55ab9df47660 .part v0x55ab9df44620_0, 0, 16;
L_0x55ab9df47730 .part v0x55ab9df46380_0, 0, 1;
S_0x55ab9df43d00 .scope module, "fetch" "fetchBlock" 2 275, 2 386 0, S_0x55ab9df43840;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "offset"
    .port_info 2 /OUTPUT 8 "out"
L_0x55ab9df475a0 .functor BUFZ 8, v0x55ab9df43fe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55ab9df43fe0_0 .var "block", 7 0;
v0x55ab9df440e0_0 .net "data", 15 0, L_0x55ab9df47660;  1 drivers
v0x55ab9df441c0_0 .net "offset", 0 0, L_0x55ab9df47730;  1 drivers
v0x55ab9df44260_0 .net "out", 7 0, L_0x55ab9df475a0;  alias, 1 drivers
E_0x55ab9df43f60 .event edge, v0x55ab9df441c0_0, v0x55ab9df440e0_0;
S_0x55ab9df458d0 .scope module, "mem" "data_mem" 2 458, 2 182 0, S_0x55ab9df097d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 7 "address"
    .port_info 5 /INPUT 16 "write_data"
    .port_info 6 /OUTPUT 16 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
v0x55ab9df45c30_0 .net "address", 6 0, v0x55ab9df444a0_0;  alias, 1 drivers
v0x55ab9df45d10_0 .var "busy_wait", 0 0;
v0x55ab9df45db0_0 .net "clk", 0 0, v0x55ab9df46620_0;  alias, 1 drivers
v0x55ab9df45e50_0 .var/i "i", 31 0;
v0x55ab9df45ef0 .array "memory_array", 0 255, 15 0;
v0x55ab9df45fe0_0 .net "read", 0 0, v0x55ab9df44cf0_0;  alias, 1 drivers
v0x55ab9df46080_0 .var "read_data", 15 0;
v0x55ab9df46120_0 .net "rst", 0 0, v0x55ab9df46a80_0;  alias, 1 drivers
v0x55ab9df461c0_0 .net "write", 0 0, v0x55ab9df45600_0;  alias, 1 drivers
v0x55ab9df46260_0 .net "write_data", 15 0, v0x55ab9df45520_0;  alias, 1 drivers
E_0x55ab9df45b90/0 .event edge, v0x55ab9df45520_0, v0x55ab9df444a0_0, v0x55ab9df45600_0, v0x55ab9df44cf0_0;
E_0x55ab9df45b90/1 .event edge, v0x55ab9df44e70_0;
E_0x55ab9df45b90 .event/or E_0x55ab9df45b90/0, E_0x55ab9df45b90/1;
E_0x55ab9df45bd0 .event posedge, v0x55ab9df44700_0;
    .scope S_0x55ab9df0a950;
T_0 ;
    %wait E_0x55ab9deb0910;
    %load/vec4 v0x55ab9df3e940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55ab9df152d0_0;
    %parti/s 3, 24, 6;
    %assign/vec4 v0x55ab9df3e860_0, 0;
    %load/vec4 v0x55ab9df152d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55ab9df13700_0, 0;
    %load/vec4 v0x55ab9df152d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55ab9df3e6a0_0, 0;
    %load/vec4 v0x55ab9df152d0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55ab9df3e780_0, 0;
    %load/vec4 v0x55ab9df152d0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55ab9df15370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ab9df3eb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ab9df3ea00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ab9df3ed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ab9df3eac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ab9df3ec40_0, 0;
    %load/vec4 v0x55ab9df152d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55ab9df12770_0, 0;
    %load/vec4 v0x55ab9df152d0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ab9df3ea00_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ab9df3eb80_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ab9df3eac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ab9df3ed00_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ab9df3ec40_0, 0;
    %load/vec4 v0x55ab9df152d0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55ab9df12770_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ab9df3fd90;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ab9df40780_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x55ab9df3fd90;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ab9df40840_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55ab9df3fd90;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ab9df40920_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55ab9df3fd90;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ab9df40a00_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x55ab9df3fd90;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ab9df40ae0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x55ab9df3fd90;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ab9df40bc0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x55ab9df3fd90;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ab9df40ca0_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x55ab9df3fd90;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ab9df40d80_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x55ab9df3fd90;
T_9 ;
    %wait E_0x55ab9df1f5c0;
    %load/vec4 v0x55ab9df40610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55ab9df401c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x55ab9df400e0_0;
    %store/vec4 v0x55ab9df40780_0, 0, 8;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x55ab9df400e0_0;
    %store/vec4 v0x55ab9df40840_0, 0, 8;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x55ab9df400e0_0;
    %store/vec4 v0x55ab9df40920_0, 0, 8;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x55ab9df400e0_0;
    %store/vec4 v0x55ab9df40a00_0, 0, 8;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x55ab9df400e0_0;
    %store/vec4 v0x55ab9df40ae0_0, 0, 8;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x55ab9df400e0_0;
    %store/vec4 v0x55ab9df40bc0_0, 0, 8;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x55ab9df400e0_0;
    %store/vec4 v0x55ab9df40ca0_0, 0, 8;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x55ab9df400e0_0;
    %store/vec4 v0x55ab9df40d80_0, 0, 8;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ab9df3fd90;
T_10 ;
    %wait E_0x55ab9deb11e0;
    %load/vec4 v0x55ab9df40360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x55ab9df40780_0;
    %store/vec4 v0x55ab9df40e60_0, 0, 8;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x55ab9df40840_0;
    %store/vec4 v0x55ab9df40e60_0, 0, 8;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x55ab9df40920_0;
    %store/vec4 v0x55ab9df40e60_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x55ab9df40a00_0;
    %store/vec4 v0x55ab9df40e60_0, 0, 8;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x55ab9df40ae0_0;
    %store/vec4 v0x55ab9df40e60_0, 0, 8;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x55ab9df40bc0_0;
    %store/vec4 v0x55ab9df40e60_0, 0, 8;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x55ab9df40ca0_0;
    %store/vec4 v0x55ab9df40e60_0, 0, 8;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x55ab9df40d80_0;
    %store/vec4 v0x55ab9df40e60_0, 0, 8;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55ab9df40540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.9 ;
    %load/vec4 v0x55ab9df40780_0;
    %store/vec4 v0x55ab9df40f40_0, 0, 8;
    %jmp T_10.17;
T_10.10 ;
    %load/vec4 v0x55ab9df40840_0;
    %store/vec4 v0x55ab9df40f40_0, 0, 8;
    %jmp T_10.17;
T_10.11 ;
    %load/vec4 v0x55ab9df40920_0;
    %store/vec4 v0x55ab9df40f40_0, 0, 8;
    %jmp T_10.17;
T_10.12 ;
    %load/vec4 v0x55ab9df40a00_0;
    %store/vec4 v0x55ab9df40f40_0, 0, 8;
    %jmp T_10.17;
T_10.13 ;
    %load/vec4 v0x55ab9df40ae0_0;
    %store/vec4 v0x55ab9df40f40_0, 0, 8;
    %jmp T_10.17;
T_10.14 ;
    %load/vec4 v0x55ab9df40bc0_0;
    %store/vec4 v0x55ab9df40f40_0, 0, 8;
    %jmp T_10.17;
T_10.15 ;
    %load/vec4 v0x55ab9df40ca0_0;
    %store/vec4 v0x55ab9df40f40_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55ab9df40d80_0;
    %store/vec4 v0x55ab9df40f40_0, 0, 8;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ab9df41120;
T_11 ;
    %wait E_0x55ab9df1f600;
    %load/vec4 v0x55ab9df415f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x55ab9df41330_0;
    %assign/vec4 v0x55ab9df41500_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x55ab9df41440_0;
    %assign/vec4 v0x55ab9df41500_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55ab9df41750;
T_12 ;
    %wait E_0x55ab9df41990;
    %load/vec4 v0x55ab9df41cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x55ab9df41a10_0;
    %assign/vec4 v0x55ab9df41bf0_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x55ab9df41b20_0;
    %assign/vec4 v0x55ab9df41bf0_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55ab9df3ef60;
T_13 ;
    %wait E_0x55ab9deb0db0;
    %load/vec4 v0x55ab9df3f3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x55ab9df3f120_0;
    %assign/vec4 v0x55ab9df3f300_0, 0;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x55ab9df3f220_0;
    %assign/vec4 v0x55ab9df3f300_0, 0;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55ab9df3f4c0;
T_14 ;
    %wait E_0x55ab9deb0f00;
    %load/vec4 v0x55ab9df3f970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x55ab9df3fa40_0;
    %store/vec4 v0x55ab9df3fc30_0, 0, 8;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x55ab9df3fa40_0;
    %load/vec4 v0x55ab9df3fb50_0;
    %add;
    %store/vec4 v0x55ab9df3fc30_0, 0, 8;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x55ab9df3fa40_0;
    %load/vec4 v0x55ab9df3fb50_0;
    %and;
    %store/vec4 v0x55ab9df3fc30_0, 0, 8;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x55ab9df3fa40_0;
    %load/vec4 v0x55ab9df3fb50_0;
    %or;
    %store/vec4 v0x55ab9df3fc30_0, 0, 8;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x55ab9df3fa40_0;
    %store/vec4 v0x55ab9df3fc30_0, 0, 8;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x55ab9df3fa40_0;
    %store/vec4 v0x55ab9df3fc30_0, 0, 8;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55ab9df43d00;
T_15 ;
    %wait E_0x55ab9df43f60;
    %load/vec4 v0x55ab9df441c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55ab9df440e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55ab9df43fe0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55ab9df440e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55ab9df43fe0_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55ab9df43840;
T_16 ;
    %wait E_0x55ab9df43ca0;
    %load/vec4 v0x55ab9df44e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ab9df448d0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55ab9df448d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 3101955, 0, 22;
    %ix/getv/s 3, v0x55ab9df448d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab9df449b0, 0, 4;
    %load/vec4 v0x55ab9df448d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ab9df448d0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55ab9df43840;
T_17 ;
    %wait E_0x55ab9df43be0;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ab9df449b0, 4;
    %store/vec4 v0x55ab9df44620_0, 0, 22;
    %load/vec4 v0x55ab9df44f10_0;
    %load/vec4 v0x55ab9df44ff0_0;
    %xor;
    %nor/r;
    %load/vec4 v0x55ab9df452c0_0;
    %and;
    %store/vec4 v0x55ab9df44810_0, 0, 1;
    %load/vec4 v0x55ab9df45380_0;
    %load/vec4 v0x55ab9df44a70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55ab9df44810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x55ab9df44620_0;
    %store/vec4 v0x55ab9df450d0_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df450d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df450d0_0, 4, 1;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x55ab9df45440_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df450d0_0, 4, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55ab9df45440_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df450d0_0, 4, 8;
T_17.5 ;
    %load/vec4 v0x55ab9df450d0_0;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55ab9df449b0, 4, 0;
T_17.2 ;
    %load/vec4 v0x55ab9df44810_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x55ab9df44620_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 7, 1, 2;
    %store/vec4 v0x55ab9df444a0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df45600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab9df44cf0_0, 0, 1;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df44620_0, 4, 4;
    %load/vec4 v0x55ab9df44580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.10, 4;
    %load/vec4 v0x55ab9df44c10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df44620_0, 4, 16;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %load/vec4 v0x55ab9df45440_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df44620_0, 4, 8;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x55ab9df45440_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df44620_0, 4, 8;
T_17.13 ;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df44620_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df44620_0, 4, 1;
    %load/vec4 v0x55ab9df44620_0;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55ab9df449b0, 4, 0;
T_17.10 ;
T_17.8 ;
    %load/vec4 v0x55ab9df44620_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.14, 4;
T_17.14 ;
T_17.6 ;
T_17.0 ;
    %load/vec4 v0x55ab9df45380_0;
    %nor/r;
    %load/vec4 v0x55ab9df44a70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0x55ab9df44810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.18, 4;
    %load/vec4 v0x55ab9df44db0_0;
    %cassign/vec4 v0x55ab9df44b30_0;
    %cassign/link v0x55ab9df44b30_0, v0x55ab9df44db0_0;
T_17.18 ;
    %load/vec4 v0x55ab9df44810_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.20, 4;
    %load/vec4 v0x55ab9df44620_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.22, 4;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 7, 1, 2;
    %store/vec4 v0x55ab9df444a0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab9df44cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df45600_0, 0, 1;
    %load/vec4 v0x55ab9df44580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.25, 8;
T_17.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.25, 8;
 ; End of false expr.
    %blend;
T_17.25;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df450d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df450d0_0, 4, 1;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df450d0_0, 4, 4;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df44620_0, 4, 4;
    %load/vec4 v0x55ab9df44f10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df44620_0, 4, 4;
    %load/vec4 v0x55ab9df44c10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ab9df450d0_0, 4, 16;
    %load/vec4 v0x55ab9df450d0_0;
    %load/vec4 v0x55ab9df443c0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55ab9df449b0, 4, 0;
T_17.22 ;
    %load/vec4 v0x55ab9df44620_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.26, 4;
T_17.26 ;
T_17.20 ;
T_17.16 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55ab9df458d0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df45d10_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55ab9df458d0;
T_19 ;
    %wait E_0x55ab9df43ca0;
    %load/vec4 v0x55ab9df46120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ab9df45e50_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x55ab9df45e50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55ab9df45e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab9df45ef0, 0, 4;
    %load/vec4 v0x55ab9df45e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ab9df45e50_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55ab9df458d0;
T_20 ;
    %wait E_0x55ab9df45b90;
    %load/vec4 v0x55ab9df461c0_0;
    %load/vec4 v0x55ab9df45fe0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 2 213 "$display", "writing block in memory block=%b", v0x55ab9df46260_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab9df45d10_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_20.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.3, 5;
    %jmp/1 T_20.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ab9df45bd0;
    %jmp T_20.2;
T_20.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55ab9df46260_0;
    %load/vec4 v0x55ab9df45c30_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55ab9df45ef0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df45d10_0, 0, 1;
T_20.0 ;
    %load/vec4 v0x55ab9df461c0_0;
    %nor/r;
    %load/vec4 v0x55ab9df45fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ab9df45d10_0, 0;
    %pushi/vec4 100, 0, 32;
T_20.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.7, 5;
    %jmp/1 T_20.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ab9df45bd0;
    %jmp T_20.6;
T_20.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55ab9df45c30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55ab9df45ef0, 4;
    %store/vec4 v0x55ab9df46080_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ab9df45d10_0, 0;
T_20.4 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55ab9df097d0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df46620_0, 0, 1;
T_21.0 ;
    %delay 10, 0;
    %load/vec4 v0x55ab9df46620_0;
    %inv;
    %store/vec4 v0x55ab9df46620_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x55ab9df097d0;
T_22 ;
    %vpi_call 2 466 "$display", "***********************************************************************" {0 0 0};
    %vpi_call 2 467 "$display", "for testing purpose cache and data memory are  populated with dummy data" {0 0 0};
    %vpi_call 2 468 "$display", "\012all blocks in cache will initially have 01010101 00000011" {0 0 0};
    %vpi_call 2 469 "$display", "\012all blocks in memory will initially have 00000000 00000000\012" {0 0 0};
    %vpi_call 2 470 "$display", "offset 0 is considered as least significant 8 bits [7:0] and offset 1 [15:18]\012" {0 0 0};
    %vpi_call 2 471 "$display", "***********************************************************************\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df46a80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab9df46a80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df46a80_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x55ab9df46380_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab9df46710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df46bb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 481 "$display", "After 1 CC\011%b at offset %b | should be a hit |busywait= %b\012", v0x55ab9df46800_0, &PV<v0x55ab9df46380_0, 0, 1>, v0x55ab9df46530_0 {0 0 0};
    %pushi/vec4 241, 0, 8;
    %store/vec4 v0x55ab9df46380_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 484 "$display", "After 1 CC\011%b at offset %b | should be a hit |busywait= %b\012", v0x55ab9df46800_0, &PV<v0x55ab9df46380_0, 0, 1>, v0x55ab9df46530_0 {0 0 0};
    %pushi/vec4 232, 0, 8;
    %store/vec4 v0x55ab9df46380_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 488 "$display", "After 1 CC\011%b | should be a miss |busywait= %b\012", v0x55ab9df46800_0, v0x55ab9df46530_0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 490 "$display", "After 100 CC\011%b | should be 00000000 (content in memory is fetched)|busywait= %b\012", v0x55ab9df46800_0, v0x55ab9df46530_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 492 "$display", "After 1 CC %b | should be a hit (check the same address for a read again) |busywait= %b\012", v0x55ab9df46800_0, v0x55ab9df46530_0 {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55ab9df46380_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df46710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab9df46bb0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55ab9df46c50_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 498 "$display", "test for a hit in write with dirty bit=0" {0 0 0};
    %vpi_call 2 499 "$display", "After 1 CC      %b | should be a hit |busywait= %b\012", v0x55ab9df46800_0, v0x55ab9df46530_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab9df46710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df46bb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 503 "$display", "After 1 CC\011%b | should be a hit (check the written data again) |busywait= %b\012", v0x55ab9df46800_0, v0x55ab9df46530_0 {0 0 0};
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x55ab9df46380_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55ab9df46c50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ab9df46710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ab9df46bb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 509 "$display", "test for a miss in write with dirty bit=0 " {0 0 0};
    %vpi_call 2 510 "$display", "still not written to memory busy wait should be=1" {0 0 0};
    %vpi_call 2 511 "$display", "After 1 CC\011%b | should be a written only in cache  |busywait= %b\012", v0x55ab9df46800_0, v0x55ab9df46530_0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 513 "$display", "after write back to memory busy wait should be=0" {0 0 0};
    %vpi_call 2 514 "$display", "After 1 CC\011%b | should be a written both cache and memory   |busywait= %b\012", v0x55ab9df46800_0, v0x55ab9df46530_0 {0 0 0};
    %vpi_call 2 515 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor(Group4).v";
