

================================================================
== Vitis HLS Report for 'set3DFloatArray'
================================================================
* Date:           Fri Dec 22 04:15:26 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2608|     2608|  26.080 us|  26.080 us|  2608|  2608|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |     2606|     2606|        16|          1|          1|  2592|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 19 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.14>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i12 0, void %.lr.ph11, i12 %add_ln8, void %.split3" [../src/hls/cnn.cpp:8]   --->   Operation 20 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.lr.ph11, i4 %select_ln8, void %.split3" [../src/hls/cnn.cpp:8]   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %.lr.ph11, i10 %select_ln10_15, void %.split3" [../src/hls/cnn.cpp:10]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void %.lr.ph11, i4 %select_ln10_14, void %.split3" [../src/hls/cnn.cpp:10]   --->   Operation 23 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %.split3" [../src/hls/cnn.cpp:12]   --->   Operation 24 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.96ns)   --->   "%add_ln8 = add i12 %indvar_flatten17, i12 1" [../src/hls/cnn.cpp:8]   --->   Operation 25 'add' 'add_ln8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i, i8 0" [../src/hls/cnn.cpp:8]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %i, i5 0" [../src/hls/cnn.cpp:8]   --->   Operation 27 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1" [../src/hls/cnn.cpp:8]   --->   Operation 28 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.96ns)   --->   "%mul7 = add i12 %p_shl, i12 %p_shl1_cast" [../src/hls/cnn.cpp:8]   --->   Operation 29 'add' 'mul7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp_eq  i12 %indvar_flatten17, i12 2592" [../src/hls/cnn.cpp:8]   --->   Operation 32 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 33 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i10 %indvar_flatten, i10 288" [../src/hls/cnn.cpp:10]   --->   Operation 34 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.45ns)   --->   "%ii_mid27 = select i1 %icmp_ln10, i4 0, i4 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 35 'select' 'ii_mid27' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%add_ln8_3 = add i4 %i, i4 1" [../src/hls/cnn.cpp:8]   --->   Operation 36 'add' 'add_ln8_3' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %add_ln8_3, i8 0" [../src/hls/cnn.cpp:8]   --->   Operation 37 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln8_3, i5 0" [../src/hls/cnn.cpp:8]   --->   Operation 38 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i9 %p_shl1_mid1" [../src/hls/cnn.cpp:8]   --->   Operation 39 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.96ns)   --->   "%mul7_mid1 = add i12 %p_shl_mid1, i12 %p_shl1_cast_mid1" [../src/hls/cnn.cpp:8]   --->   Operation 40 'add' 'mul7_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.43ns)   --->   "%mul7_mid2 = select i1 %icmp_ln10, i12 %mul7_mid1, i12 %mul7" [../src/hls/cnn.cpp:10]   --->   Operation 41 'select' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_13)   --->   "%zext_ln12_mid214 = select i1 %icmp_ln10, i9 0, i9 %tmp" [../src/hls/cnn.cpp:10]   --->   Operation 42 'select' 'zext_ln12_mid214' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_mid216)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 43 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 44 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln12_mid216 = and i1 %icmp_ln12, i1 %not_exitcond_flatten" [../src/hls/cnn.cpp:12]   --->   Operation 45 'and' 'icmp_ln12_mid216' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.45ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i4 %add_ln8_3, i4 %i" [../src/hls/cnn.cpp:8]   --->   Operation 46 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.86ns)   --->   "%add_ln10 = add i4 %ii_mid27, i4 1" [../src/hls/cnn.cpp:10]   --->   Operation 47 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %icmp_ln12_mid216, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 48 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 49 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_13)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 50 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln10_13 = select i1 %icmp_ln12_mid216, i9 %p_mid1, i9 %zext_ln12_mid214" [../src/hls/cnn.cpp:10]   --->   Operation 51 'select' 'select_ln10_13' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%select_ln10_13_cast = zext i9 %select_ln10_13" [../src/hls/cnn.cpp:10]   --->   Operation 52 'zext' 'select_ln10_13_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.45ns)   --->   "%select_ln10_14 = select i1 %icmp_ln12_mid216, i4 %add_ln10, i4 %ii_mid27" [../src/hls/cnn.cpp:10]   --->   Operation 53 'select' 'select_ln10_14' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 54 'zext' 'iii_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_2 = add i12 %iii_cast, i12 %mul7_mid2" [../src/hls/cnn.cpp:14]   --->   Operation 55 'add' 'add_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 56 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln14 = add i12 %add_ln14_2, i12 %select_ln10_13_cast" [../src/hls/cnn.cpp:14]   --->   Operation 56 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 57 [16/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 57 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.86ns)   --->   "%icmp_ln14 = icmp_ult  i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 58 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %branch1, void %branch0" [../src/hls/cnn.cpp:14]   --->   Operation 59 'br' 'br_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 60 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.93ns)   --->   "%add_ln10_3 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:10]   --->   Operation 61 'add' 'add_ln10_3' <Predicate = (!icmp_ln8)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.47ns)   --->   "%select_ln10_15 = select i1 %icmp_ln10, i10 1, i10 %add_ln10_3" [../src/hls/cnn.cpp:10]   --->   Operation 62 'select' 'select_ln10_15' <Predicate = (!icmp_ln8)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.48>
ST_3 : Operation 64 [15/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 64 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 65 [14/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 65 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 66 [13/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 66 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.48>
ST_6 : Operation 67 [12/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 67 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.48>
ST_7 : Operation 68 [11/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 68 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.48>
ST_8 : Operation 69 [10/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 69 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.48>
ST_9 : Operation 70 [9/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 70 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.48>
ST_10 : Operation 71 [8/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 71 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.48>
ST_11 : Operation 72 [7/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 72 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.48>
ST_12 : Operation 73 [6/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 73 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.48>
ST_13 : Operation 74 [5/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 74 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.48>
ST_14 : Operation 75 [4/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 75 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.48>
ST_15 : Operation 76 [3/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 76 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.48>
ST_16 : Operation 77 [2/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 77 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.83>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2592, i64 2592, i64 2592"   --->   Operation 79 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:12]   --->   Operation 83 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 84 [1/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1296" [../src/hls/cnn.cpp:14]   --->   Operation 84 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i12 %urem_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 85 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 86 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%array1_addr = getelementptr i32 %array1, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 87 'getelementptr' 'array1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array1_addr" [../src/hls/cnn.cpp:14]   --->   Operation 88 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split3" [../src/hls/cnn.cpp:14]   --->   Operation 89 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 90 'store' 'store_ln14' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split3" [../src/hls/cnn.cpp:14]   --->   Operation 91 'br' 'br_ln14' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 92 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten17', ../src/hls/cnn.cpp:8) with incoming values : ('add_ln8', ../src/hls/cnn.cpp:8) [5]  (0.489 ns)

 <State 2>: 5.14ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:10) with incoming values : ('select_ln10_15', ../src/hls/cnn.cpp:10) [7]  (0 ns)
	'icmp' operation ('icmp_ln10', ../src/hls/cnn.cpp:10) [22]  (0.859 ns)
	'select' operation ('ii_mid27', ../src/hls/cnn.cpp:10) [23]  (0.45 ns)
	'add' operation ('add_ln10', ../src/hls/cnn.cpp:10) [36]  (0.868 ns)
	'select' operation ('select_ln10_13', ../src/hls/cnn.cpp:10) [41]  (0.458 ns)
	'add' operation ('add_ln14', ../src/hls/cnn.cpp:14) [48]  (1.03 ns)
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 3>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 4>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 5>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 6>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 7>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 8>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 10>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 12>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 13>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 14>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 15>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 16>: 1.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)

 <State 17>: 2.83ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [49]  (1.48 ns)
	'getelementptr' operation ('array1_addr', ../src/hls/cnn.cpp:14) [52]  (0 ns)
	'store' operation ('store_ln14', ../src/hls/cnn.cpp:14) of constant 0 on array 'array1' [56]  (1.35 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
