Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 11 01:05:33 2021
| Host         : DESKTOP-TBUDORJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Regs_ALU_Top_control_sets_placed.rpt
| Design       : Regs_ALU_Top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             121 |           54 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          418 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+
|            Clock Signal            |            Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+
|  RA1/ALU_ABF1/ALU1/C32_reg_i_2_n_0 |                                     |                        |                1 |              1 |         1.00 |
|  DISP1/Fdiv1/CLK                   |                                     | RA1/ALU_ABF1/ABF1/rst_ |                1 |              3 |         3.00 |
|  clk_100M_IBUF_BUFG                |                                     | RA1/ALU_ABF1/ABF1/rst_ |                5 |             18 |         3.60 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[8][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |               18 |             32 |         1.78 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[12][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |                9 |             32 |         3.56 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[26][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |                8 |             32 |         4.00 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[23][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               19 |             32 |         1.68 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[22][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               18 |             32 |         1.78 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[25][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               15 |             32 |         2.13 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[28][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               13 |             32 |         2.46 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[2][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |               17 |             32 |         1.88 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[5][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |                9 |             32 |         3.56 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[10][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               11 |             32 |         2.91 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[16][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               12 |             32 |         2.67 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[18][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               12 |             32 |         2.67 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[24][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |                7 |             32 |         4.57 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[14][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               11 |             32 |         2.91 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[19][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               13 |             32 |         2.46 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[21][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |                9 |             32 |         3.56 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[27][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               10 |             32 |         3.20 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[20][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               12 |             32 |         2.67 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[31][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               20 |             32 |         1.60 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[17][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |                8 |             32 |         4.00 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[11][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               13 |             32 |         2.46 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[13][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               14 |             32 |         2.29 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[4][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |               12 |             32 |         2.67 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[6][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |               19 |             32 |         1.68 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[15][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               11 |             32 |         2.91 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[7][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |               22 |             32 |         1.45 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[9][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |               20 |             32 |         1.60 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[3][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |               13 |             32 |         2.46 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[29][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               12 |             32 |         2.67 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[1][31]_i_1_n_0  | RA1/ALU_ABF1/ABF1/rst_ |               13 |             32 |         2.46 |
|  clk_WB_IBUF_BUFG                  | RA1/Regs1/REG_Files[30][31]_i_1_n_0 | RA1/ALU_ABF1/ABF1/rst_ |               18 |             32 |         1.78 |
|  clk_F_IBUF_BUFG                   |                                     | RA1/ALU_ABF1/ABF1/rst_ |               25 |             36 |         1.44 |
|  clk_RR_IBUF_BUFG                  |                                     | RA1/ALU_ABF1/ABF1/rst_ |               23 |             64 |         2.78 |
+------------------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+


