// Seed: 1821755691
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input wand id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input supply0 id_11,
    output wor id_12
);
  assign id_6 = -1 ? 1 || id_9 : 1'b0;
  assign module_1.id_6 = 0;
endmodule
module module_0 (
    output wand id_0
    , id_11,
    output logic id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output tri1 module_1
);
  wire id_12;
  generate
    always @(negedge -1) id_1 = id_8;
  endgenerate
  wire  id_13;
  logic id_14;
  ;
  logic [7:0] id_15;
  assign id_15[1] = 1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_0,
      id_8,
      id_4,
      id_8,
      id_0,
      id_4,
      id_3,
      id_2,
      id_4,
      id_2,
      id_0
  );
endmodule
