#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu May 10 12:15:25 2018
# Process ID: 7876
# Current directory: C:/Users/ghchen/Desktop/lab5/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7480 C:\Users\ghchen\Desktop\lab5\project_2\project_2.xpr
# Log file: C:/Users/ghchen/Desktop/lab5/project_2/vivado.log
# Journal file: C:/Users/ghchen/Desktop/lab5/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ghchen/Desktop/lab5/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ghchen/Desktop/project_2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Users/ghchen/Desktop/lab5/project_2/project_2.cache/ip', nor could it be found using path 'C:/Users/ghchen/Desktop/project_2/project_2.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topgun' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/lab5/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj topgun_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/ringcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/playershit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module playershit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/random.v:31]
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/random.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/edgeD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/fuckingdisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fuckingdisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/StateoftheUnion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateoftheUnion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/LEDshifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDshifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/fuckingTIME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fuckingTIME
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/fuckingTIME.v:42]
ERROR: [VRFC 10-1040] module fuckingTIME ignored due to previous errors [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/new/fuckingTIME.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ghchen/Desktop/lab5/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ghchen/Desktop/lab5/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
import_files -force -norecurse C:/Users/ghchen/Downloads/lab5_clks.v
