{"vcs1":{"timestamp_begin":1730969695.386004325, "rt":1.85, "ut":0.67, "st":0.27}}
{"vcselab":{"timestamp_begin":1730969697.327037325, "rt":1.03, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1730969698.440767908, "rt":0.39, "ut":0.18, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730969694.507123518}
{"VCS_COMP_START_TIME": 1730969694.507123518}
{"VCS_COMP_END_TIME": 1730969700.592081164}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331312}}
{"stitch_vcselab": {"peak_mem": 215124}}
