-- generated by newgenasym Wed Dec 14 16:43:01 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cdclvc1102pw is
    port (    
	\1g\:      INOUT  STD_LOGIC;    
	CLKIN:     INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC;    
	Y0:        INOUT  STD_LOGIC;    
	Y1:        INOUT  STD_LOGIC);
end cdclvc1102pw;
