
---------- Begin Simulation Statistics ----------
final_tick                               1949538947500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107320                       # Simulator instruction rate (inst/s)
host_mem_usage                                4708812                       # Number of bytes of host memory used
host_op_rate                                   213135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13976.89                       # Real time elapsed on the host
host_tick_rate                               60918503                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2978968013                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.851451                       # Number of seconds simulated
sim_ticks                                851451107000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    78                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14745412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29460713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    163773887                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       217128                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     10962294                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    148600601                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     70946679                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    163773887                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     92827208                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       190266351                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        19910879                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      8889608                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         688081622                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        426436948                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     11521227                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          130886021                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      71647786                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    326898347                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      996981525                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1295517931                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.769562                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.083413                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1088619002     84.03%     84.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     37584592      2.90%     86.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     15431148      1.19%     88.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     33886075      2.62%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     18702708      1.44%     92.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     10633703      0.82%     93.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7375649      0.57%     93.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11637268      0.90%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     71647786      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1295517931                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1876816                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13094114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         992433043                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             146304457                       # Number of loads committed
system.switch_cpus.commit.membars                 560                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      4430607      0.44%      0.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    800857666     80.33%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       641434      0.06%     80.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1361277      0.14%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5444      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           46      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        38154      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           46      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           23      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    145465116     14.59%     95.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     42354052      4.25%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       839341      0.08%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       988318      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    996981524                       # Class of committed instruction
system.switch_cpus.commit.refs              189646827                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             996981524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.405804                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.405804                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     862688914                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1429133481                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        259963696                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         181671612                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       11805129                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      32395705                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           185061414                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3465867                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            58450239                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                208495                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           190266351                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         105007390                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            1046356926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       6231988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       192202                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              749686011                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       645849                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles         5982                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles      3594208                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        23610258                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                636                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.111731                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    285924130                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     90857558                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.440240                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1348525062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.113455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.570796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1102460321     81.75%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12601684      0.93%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         23032169      1.71%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         15297617      1.13%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         13883908      1.03%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         18558492      1.38%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18460434      1.37%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15971072      1.18%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        128259365      9.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1348525062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           5900831                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          5429064                       # number of floating regfile writes
system.switch_cpus.idleCycles               354377152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     14351768                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        148799802                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.717633                       # Inst execution rate
system.switch_cpus.iew.exec_refs            244065367                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           58413086                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       538110584                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     204709684                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        72135                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       829792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     67575992                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1328829851                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     185652281                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     19578820                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1222059042                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        4110490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      24060451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       11805129                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      30029479                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       309103                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     18483918                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        60410                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        62551                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        26511                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     58405209                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     24233621                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        62551                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     11916486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2435282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1415574295                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1206218626                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.616168                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         872231161                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.708331                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1213607736                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1793334683                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       992568935                       # number of integer regfile writes
system.switch_cpus.ipc                       0.293616                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.293616                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10630864      0.86%      0.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     978250142     78.79%     79.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       686611      0.06%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1629742      0.13%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        17027      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            6      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            5      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           19      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         1729      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       154174      0.01%     79.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         3746      0.00%     79.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        85475      0.01%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        38611      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         5880      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    184324152     14.85%     94.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     54650245      4.40%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5710423      0.46%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      5449012      0.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1241637864                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        13350932                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     24881647                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     10601741                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     24242604                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            30607300                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024651                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        26619331     86.97%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         974836      3.18%     90.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1133808      3.70%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1583998      5.18%     99.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       295327      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1248263368                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3840324822                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1195616885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1636492473                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1328548714                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1241637864                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       281137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    331848180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      2798381                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       272126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    382148355                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1348525062                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.920738                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.877041                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1000155808     74.17%     74.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     61457589      4.56%     78.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     77553958      5.75%     84.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     53136525      3.94%     88.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     44692062      3.31%     91.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     32436850      2.41%     94.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     38536991      2.86%     96.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     30953892      2.30%     99.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      9601387      0.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1348525062                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.729130                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           105611482                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1660323                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      8319687                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5822177                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    204709684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     67575992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       542869964                       # number of misc regfile reads
system.switch_cpus.numCycles               1702902214                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       747416003                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1196710614                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents       42616245                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        272888634                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       40510031                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       6505251                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3549727289                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1394436218                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1627315740                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         197057968                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       26439828                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       11805129                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     118725927                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        430604908                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      7968743                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2108791299                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       631396                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2944                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         148079652                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         3399                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2544698189                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2701237862                       # The number of ROB writes
system.switch_cpus.timesIdled                 5127169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       909101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       153989                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     22932245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3018180                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     45932567                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3172169                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14249611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1037689                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13680914                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14099                       # Transaction distribution
system.membus.trans_dist::ReadExReq            478400                       # Transaction distribution
system.membus.trans_dist::ReadExResp           478400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14249611                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     44188724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     44188724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44188724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1009004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1009004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1009004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14742110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14742110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14742110                       # Request fanout histogram
system.membus.reqLayer2.occupancy         37192888506                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        78324491250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1949538947500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21889136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4041894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      8434493                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27362295                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           50944                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          50944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1075404                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1075404                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8481950                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13407186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     25344017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     43549658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68893675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1079172288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1119154880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2198327168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16975975                       # Total snoops (count)
system.tol2bus.snoopTraffic                  69892160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39937083                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.106048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320177                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35855813     89.78%     89.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3927281      9.83%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 153989      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39937083                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34405189583                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21754155384                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       12738700885                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      4341166                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      3839580                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8180746                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      4341166                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      3839580                       # number of overall hits
system.l2.overall_hits::total                 8180746                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      4086408                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     10643010                       # number of demand (read+write) misses
system.l2.demand_misses::total               14729418                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      4086408                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     10643010                       # number of overall misses
system.l2.overall_misses::total              14729418                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 345773434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 881523568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1227297002000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 345773434000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 881523568000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1227297002000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      8427574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     14482590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22910164                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      8427574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     14482590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22910164                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.484885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.734883                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.642921                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.484885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.734883                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.642921                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84615.494586                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82826.528210                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83322.844256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84615.494586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82826.528210                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83322.844256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1037689                       # number of writebacks
system.l2.writebacks::total                   1037689                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst         1177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1190                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst         1177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1190                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst      4085231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     10642997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14728228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      4085231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10642997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14728228                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 304861835087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 775093237005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1079955072092                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 304861835087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 775093237005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1079955072092                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.484746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.734882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.642869                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.484746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.734882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.642869                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74625.360252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72826.595460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73325.526471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74625.360252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72826.595460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73325.526471                       # average overall mshr miss latency
system.l2.replacements                       16921599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3004205                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3004205                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3004205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3004205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8373489                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8373489                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8373489                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8373489                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       797545                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        797545                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data        37062                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                37062                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data        13882                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13882                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     73498500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     73498500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data        50944                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            50944                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.272495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.272495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  5294.518081                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5294.518081                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data        13882                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13882                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data    275119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    275119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.272495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.272495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19818.397925                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19818.397925                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       596787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                596787                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       478617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              478617                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  38001855500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38001855500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1075404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1075404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.445058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79399.301529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79399.301529                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       478617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         478617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  33215685500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33215685500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.445058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69399.301529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69399.301529                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      4341166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4341166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      4086408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4086408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 345773434000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 345773434000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      8427574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8427574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.484885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.484885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84615.494586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84615.494586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst         1177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      4085231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4085231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 304861835087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 304861835087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.484746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.484746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74625.360252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74625.360252                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3242793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3242793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     10164393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10164393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 843521712500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 843521712500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     13407186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13407186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.758130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.758130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82987.908132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82987.908132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10164380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10164380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 741877551505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 741877551505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.758129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.758129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72987.978756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72987.978756                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    44889688                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16921599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.652804                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     110.862377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.033099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   257.183091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   655.919644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.108264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.251155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.640547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          848                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 382517319                       # Number of tag accesses
system.l2.tags.data_accesses                382517319                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    261454784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    681137920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          942592704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    261454784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     261454784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66412096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66412096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      4085231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data     10642780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14728011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1037689                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1037689                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    307069639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    799973028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1107042667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    307069639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        307069639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77998719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77998719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77998719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    307069639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    799973028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1185041386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    999773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   4082952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  10351819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002613239750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        60845                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        60845                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            29032388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             940164                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14728011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1037689                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14728011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1037689                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 293240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37916                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            884781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            953671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            639568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            913716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            843120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            732481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1043646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            559592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1367250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1014640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           763892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           954368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           722316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           931409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1285948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           824373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             66550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            63422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            52946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66532                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 203595259250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                72173855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            474247215500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14104.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32854.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10209806                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  549165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14728011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1037689                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8587794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3888634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1590256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  331658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   31738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  55430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  61369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  61312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  61319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  61556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  61611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  61892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  61684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  61060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4675554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.270943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.191348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.109899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2096925     44.85%     44.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1295571     27.71%     72.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       476532     10.19%     82.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       286063      6.12%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       153627      3.29%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        93722      2.00%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        68166      1.46%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36624      0.78%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168324      3.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4675554                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        60845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     237.235960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    131.446199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    791.381806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        59628     98.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          224      0.37%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          173      0.28%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095          100      0.16%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           99      0.16%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143          232      0.38%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          184      0.30%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191          123      0.20%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           27      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           18      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335           10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         60845                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        60845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.431227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.409911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.861139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47673     78.35%     78.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1897      3.12%     81.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9701     15.94%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1378      2.26%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              178      0.29%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         60845                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              923825344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18767360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                63984512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               942592704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66412096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1085.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1107.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  851450908500                       # Total gap between requests
system.mem_ctrls.avgGap                      54006.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    261308928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    662516416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     63984512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 306898336.089661061764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 778102712.596508502960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75147605.627577155828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      4085231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     10642780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1037689                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst 136512747750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 337734467750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20781458308750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33416.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31733.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20026673.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17664988320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9389163960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         56150359440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2196868320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     67212727920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     370840020390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14670842400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       538124970750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        632.009244                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  34948521000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28431780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 788070806000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15718495800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8354563470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46913905500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3021868440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     67212727920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     373267707960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12626464320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       527115733410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.079274                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29607710250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28431780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 793411616750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1098087840500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   851451107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1200245442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     94922936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1295168378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1200245442                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     94922936                       # number of overall hits
system.cpu.icache.overall_hits::total      1295168378                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     13944786                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     10083570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       24028356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     13944786                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     10083570                       # number of overall misses
system.cpu.icache.overall_misses::total      24028356                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 487863665118                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 487863665118                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 487863665118                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 487863665118                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1214190228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    105006506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1319196734                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1214190228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    105006506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1319196734                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.096028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018214                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.096028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018214                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 48382.037822                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20303.663934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 48382.037822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20303.663934                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      2952112                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             88700                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.281984                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     22379024                       # number of writebacks
system.cpu.icache.writebacks::total          22379024                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst      1601620                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1601620                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst      1601620                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1601620                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      8481950                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      8481950                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      8481950                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      8481950                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 404721858775                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 404721858775                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 404721858775                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 404721858775                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.080775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006430                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.080775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006430                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 47715.661938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47715.661938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 47715.661938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47715.661938                       # average overall mshr miss latency
system.cpu.icache.replacements               22379024                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1200245442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     94922936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1295168378                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     13944786                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     10083570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      24028356                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 487863665118                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 487863665118                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1214190228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    105006506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1319196734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.096028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018214                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 48382.037822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20303.663934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst      1601620                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1601620                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      8481950                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      8481950                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 404721858775                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 404721858775                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.080775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 47715.661938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47715.661938                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.674925                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1317579900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          22426481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.751076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   144.230809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   111.444117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.563402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.435329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2660820204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2660820204                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    357769779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    177160556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        534930335                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    358031274                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    178313615                       # number of overall hits
system.cpu.dcache.overall_hits::total       536344889                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27067162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     30555955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57623117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27092273                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     30600863                       # number of overall misses
system.cpu.dcache.overall_misses::total      57693136                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1983947717293                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1983947717293                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1983947717293                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1983947717293                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    384836941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    207716511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    592553452                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    385123547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    208914478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    594038025                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.070334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.147104                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.097245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.070347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.146476                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.097120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64928.349230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34429.718845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64833.064260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34387.933381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     42016517                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       867826                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            570907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9181                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.596080                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.524126                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10043951                       # number of writebacks
system.cpu.dcache.writebacks::total          10043951                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     16040989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16040989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     16040989                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16040989                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     14514966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14514966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     14529301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14529301                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 945815665303                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 945815665303                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 946800897803                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 946800897803                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.069879                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.069547                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024459                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65161.411009                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65161.411009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65164.931045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65164.931045                       # average overall mshr miss latency
system.cpu.dcache.replacements               41574607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    265106270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    134940005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       400046275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     24507699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     29411433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      53919132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1934787329000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1934787329000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    289613969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    164351438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    453965407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.084622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.178955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.118774                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65783.511092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35883.131965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     16017885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16017885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     13393548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13393548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 898343657500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 898343657500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.081493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67072.866540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67072.866540                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     92663509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     42220551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      134884060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2559463                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1144522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3703985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  49160388293                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49160388293                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     95222972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     43365073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026879                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42952.768311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13272.296808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        23104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1121418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1121418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  47472007803                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47472007803                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.025860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42332.125758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42332.125758                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       261495                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1153059                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1414554                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        25111                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        44908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        70019                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       286606                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1197967                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1484573                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087615                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.037487                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.047164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        14335                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        14335                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    985232500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    985232500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.011966                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009656                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 68729.159400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68729.159400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1949538947500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999085                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           577954235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41574607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.901616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.195240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.803845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.436734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1229650913                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1229650913                       # Number of data accesses

---------- End Simulation Statistics   ----------
