<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="drcss.xsl"?>
<drcreport>
  <header>NewDDRInterface</header>
  <drc>
    <status>C:\Microchip\Libero_SoC_v2022.3\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface ID width mismatch</message>
    <detail> There is an ID width mismatch between AXI4_Interconnect_0:AXI4mslave0:SLAVE0_AWID[0-4] and DDR4_Cntrl_0:AXI4slave0:axi0_awid[0-3] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/NewDDRInterface/pins/AXI4_Interconnect_0:AXI4mslave0</crossprobe>
  </drc>
</drcreport>
