// Seed: 1338624382
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(posedge id_2 == id_3(id_3)) 1 & (id_2))
  else $signed(0);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
