// Seed: 2126799003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5,
    input wor id_6,
    output tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    input wor id_11,
    input tri1 id_12,
    output wand id_13,
    output wire id_14,
    output tri1 id_15
);
  wire id_17, id_18, id_19;
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_17, id_19, id_20
  );
endmodule
