// Seed: 3611658212
module module_0 (
    output uwire id_0
);
  assign id_0 = id_2;
endmodule
module module_0 (
    output wand id_0,
    input  tri  id_1
    , id_3
);
  id_5(
      .id_0(id_0), .id_1(1), .id_2((id_6 || id_3)), .id_3(id_1), .id_4(1'h0 == !id_0)
  );
  assign id_6 = id_4++ >= ~id_1;
  wire module_1;
  module_0(
      id_0
  ); id_7 :
  assert property (@(posedge 1 - {id_7, 1}) id_1 < id_7++)
  else $display(1 | 1'd0 == 1);
endmodule
