<body style=max-width:80ch;margin:auto>
<h1 class="entry-title" style="margin-bottom:15px;">The AArch64 processor (aka arm64), part 25: The ARM64EC ABI</h1>  <!-- .entry-meta -->

<p>I mentioned that Windows has a second ABI for AArch64 named ARM64EC. The “EC” stands for “Emulation Compatible”, and its purpose is to <a href="https://blogs.windows.com/windowsdeveloper/2021/06/28/announcing-arm64ec-building-native-and-interoperable-apps-for-windows-11-on-arm/"> make it easier for ARM64 and x86-64 code to coexist within a single process</a>.</p>
<p>The idea here is that you have a program written for x86-64, and you’re porting it to 64-bit ARM, but you can’t or don’t want to do a complete port. You might not be able to do a complete port because some of the libraries you’re using are available only for x86-64 and x86-32. And you may not want to do a complete port because the performance of the x86-64 emulator on 64-bit ARM systems is good enough for most of your usage scenarios, but there are a few performance-critical functions that you want to recompile as 64-bit ARM to avoid the emulation overhead. Or maybe your program has a plug-in model, and you want to be able to load plug-ins that were written for x86-64. Those plug-ins will run under emulation, but the rest of your program runs natively as AArch64.</p>
<p>What you do is you port some of your program to 64-bit ARM and leave the rest in x86-64. The x86-64 parts run in the emulator, and the AArch64 parts run natively.</p>
<p>The design of ARM64EC aligns the AArch64 conventions to match the x86-64 conventions, in order to minimize the mismatch at the architecture boundaries.</p>
<p>One way to reduce the mismatch is to assign each AArch64 register a buddy x86-64 register. The AArch64 register uses its buddy’s slot in the <code>CONTEXT</code> structure, so that an x86-64 <code>CONTEXT</code> can be used to hold either an x86-64 context or an AArch64 context.</p>
<table border="1" cellpadding="3" cellspacing="0" class="cp3" style="border-collapse: collapse;">
<tbody>
<tr>
<th>AArch64</th>
<th>x86-64</th>
<th>Notes</th>
</tr>
<tr>
<td><var>x0</var></td>
<td><var>rcx</var></td>
<td>Function parameter 1</td>
</tr>
<tr>
<td><var>x1</var></td>
<td><var>rdx</var></td>
<td>Function parameter 2</td>
</tr>
<tr>
<td><var>x2</var></td>
<td><var>r8</var></td>
<td>Function parameter 3</td>
</tr>
<tr>
<td><var>x3</var></td>
<td><var>r9</var></td>
<td>Function parameter 4</td>
</tr>
<tr>
<td><var>x4</var></td>
<td><var>r10</var></td>
<td> </td>
</tr>
<tr>
<td><var>x5</var></td>
<td><var>r11</var></td>
<td> </td>
</tr>
<tr>
<td><var>x6</var></td>
<td><var>fp(1)</var></td>
<td>Bottom 64 bits of fp(1)</td>
</tr>
<tr>
<td><var>x7</var></td>
<td><var>fp(2)</var></td>
<td>Bottom 64 bits of fp(2)</td>
</tr>
<tr>
<td><var>x8</var></td>
<td><var>rax</var></td>
<td>Return value</td>
</tr>
<tr>
<td><var>x9</var></td>
<td><var>fp(3)</var></td>
<td>Bottom 64 bits of fp(3)</td>
</tr>
<tr>
<td><var>x10</var></td>
<td><var>fp(4)</var></td>
<td>Bottom 64 bits of fp(4)</td>
</tr>
<tr>
<td><var>x11</var></td>
<td><var>fp(5)</var></td>
<td>Bottom 64 bits of fp(5)</td>
</tr>
<tr>
<td><var>x12</var></td>
<td><var>fp(6)</var></td>
<td>Bottom 64 bits of fp(6)</td>
</tr>
<tr>
<td><var>x13</var></td>
<td> </td>
<td>Off-limits</td>
</tr>
<tr>
<td><var>x14</var></td>
<td> </td>
<td>Off-limits</td>
</tr>
<tr>
<td><var>x15</var></td>
<td><var>fp(7)</var></td>
<td>Bottom 64 bits of fp(7)</td>
</tr>
<tr>
<td><var>x16</var></td>
<td><var>fp(0..3)</var></td>
<td>High 16 bits of fp(0) to f(3)</td>
</tr>
<tr>
<td><var>x17</var></td>
<td><var>fp(4..7)</var></td>
<td>High 16 bits of fp(4) to f(7)</td>
</tr>
<tr>
<td><var>x18</var></td>
<td> </td>
<td>TEB</td>
</tr>
<tr>
<td><var>x19</var></td>
<td><var>r12</var></td>
<td> </td>
</tr>
<tr>
<td><var>x20</var></td>
<td><var>r13</var></td>
<td> </td>
</tr>
<tr>
<td><var>x21</var></td>
<td><var>r14</var></td>
<td> </td>
</tr>
<tr>
<td><var>x22</var></td>
<td><var>r15</var></td>
<td> </td>
</tr>
<tr>
<td><var>x23</var></td>
<td> </td>
<td>Off-limits</td>
</tr>
<tr>
<td><var>x24</var></td>
<td> </td>
<td>Off-limits</td>
</tr>
<tr>
<td><var>x25</var></td>
<td><var>rsi</var></td>
<td> </td>
</tr>
<tr>
<td><var>x26</var></td>
<td><var>rdi</var></td>
<td> </td>
</tr>
<tr>
<td><var>x27</var></td>
<td><var>rbx</var></td>
<td> </td>
</tr>
<tr>
<td><var>x28</var></td>
<td> </td>
<td>Off-limits</td>
</tr>
<tr>
<td><var>fp</var></td>
<td><var>rbp</var></td>
<td> </td>
</tr>
<tr>
<td><var>lr</var></td>
<td><var>fp(0)</var></td>
<td>Bottom 64 bits of fp(0)</td>
</tr>
<tr>
<td><var>sp</var></td>
<td><var>rsp</var></td>
<td> </td>
</tr>
<tr>
<td><var>pc</var></td>
<td><var>rip</var></td>
<td> </td>
</tr>
<tr>
<td>Flags</td>
<td>Flags</td>
<td> </td>
</tr>
<tr>
<td><var>v0</var>..<var>v15</var></td>
<td><var>xmm0</var>..<var>xmm15</var></td>
<td> </td>
</tr>
<tr>
<td><var>v16</var>..<var>v31</var></td>
<td> </td>
<td>Off-limits</td>
</tr>
</tbody>
</table>
<p>There are some sneaky tricks happening here.</p>
<p>The classic 8087 floating point registers are 80-bit values, so they end up split into chunks. The lower-order 64 bits map to the buddy AArch64 register, and the upper 16 bits are gathered in groups of four to form a 64-bit value that gets stored in a helper register.</p>
<p>The AArch64 integer register mappings are chosen so that they have the same register preservation policies as their x86-64 buddies. For example, <var>x19</var> is a preserved register in the classic ARM calling convention, and its buddy <var>r12</var> is a preserved register in the x86-64 calling convention.</p>
<p>There are a few extra AArch64 registers that do not have an x86-64 buddy. These registers are off-limits to ARM64EC code. Do not use them, because their values are not preserved across context switches or asynchronous exceptions. (There’s nowhere to save them!)</p>
<p>Notice that the classic AArch64 calling convention uses <var>r0</var> to hold both the first integer parameter as well as the return value, whereas x86-64 uses different registers for those two purposes. This means that the match is imperfect, and we’ll have to do some extra work later to get the return values to line up.</p>
<p>Okay, so that aligns the registers. The next rule is that ARM64EC follows x86-64 data alignment rules. This makes structures binary-compatible between the two.</p>
<p>A third rule is that when an ARM64EC function calls an x86-64 function or vice versa, the call goes through a “thunk” that manages the last bit of mismatch between the two architectures. For example, the exit thunk for returning from x86-64 code to AArch64 code will move <var>r8</var> (buddy to <var>rax</var>) to <var>r0</var>, so that the return value is in a place that AArch64 code expects.</p>
<p>That’s the whirlwind tour of ARM64EC. There’s a lot more, but those are the parts you will notice when you’re debugging compiler-generated code. For even more details about ARM64EC, you can read <a href="https://docs.microsoft.com/en-us/windows/arm/arm64ec-abi"> Understanding Arm64EC ABI and assembly code</a> on docs.microsoft.com.</p>
<p><b>Bonus chatter</b>: When you compile your code as ARM64EC, <a href="https://techcommunity.microsoft.com/t5/windows-kernel-internals-blog/getting-to-know-arm64ec-defines-and-intrinsic-functions/ba-p/2957235" title="Getting to Know ARM64EC: #Defines and Intrinsic Functions"> the architecture preprocessor symbols will say that you are compiling for x86-64</a>. There’s a reason for this. See the linked article for the answer.</p>
<p><b>Bonus reading</b>: <a href="https://devblogs.microsoft.com/cppblog/official-support-for-arm64ec-is-here/" title="Official Support for Arm64EC is Here "> Arc64EC is now officially supported by the Microsoft Visual C++ compiler</a>.</p>


</body>