
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.68

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
     3    3.84    0.01    0.08    0.08 v counter_reg[0]$_SDFFE_PN1P_/Q (DFF_X1)
                                         count[0] (net)
                  0.01    0.00    0.08 v _46_/A1 (NAND2_X1)
     1    3.42    0.01    0.02    0.10 ^ _46_/ZN (NAND2_X1)
                                         _16_ (net)
                  0.01    0.00    0.10 ^ _47_/B2 (OAI21_X2)
     1    1.37    0.01    0.01    0.12 v _47_/ZN (OAI21_X2)
                                         _01_ (net)
                  0.01    0.00    0.12 v counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.44    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v _38_/A (BUF_X4)
     3   13.24    0.01    0.02    0.22 v _38_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 v _39_/A (INV_X4)
     8   14.68    0.01    0.02    0.24 ^ _39_/ZN (INV_X4)
                                         _10_ (net)
                  0.01    0.00    0.24 ^ _63_/A2 (NAND3_X1)
     1    2.96    0.01    0.02    0.26 v _63_/ZN (NAND3_X1)
                                         _27_ (net)
                  0.01    0.00    0.26 v _65_/A (OAI21_X2)
     1    1.34    0.01    0.02    0.29 ^ _65_/ZN (OAI21_X2)
                                         _07_ (net)
                  0.01    0.00    0.29 ^ counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.29   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.44    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v _38_/A (BUF_X4)
     3   13.24    0.01    0.02    0.22 v _38_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 v _39_/A (INV_X4)
     8   14.68    0.01    0.02    0.24 ^ _39_/ZN (INV_X4)
                                         _10_ (net)
                  0.01    0.00    0.24 ^ _63_/A2 (NAND3_X1)
     1    2.96    0.01    0.02    0.26 v _63_/ZN (NAND3_X1)
                                         _27_ (net)
                  0.01    0.00    0.26 v _65_/A (OAI21_X2)
     1    1.34    0.01    0.02    0.29 ^ _65_/ZN (OAI21_X2)
                                         _07_ (net)
                  0.01    0.00    0.29 ^ counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.29   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.34e-05   1.24e-06   6.16e-07   5.53e-05  81.4%
Combinational          5.17e-06   6.27e-06   1.18e-06   1.26e-05  18.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.86e-05   7.51e-06   1.79e-06   6.79e-05 100.0%
                          86.3%      11.1%       2.6%
