
DreamTeam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e84  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08007014  08007014  00008014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007070  08007070  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007070  08007070  00008070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007078  08007078  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007078  08007078  00008078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800707c  0800707c  0000807c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08007080  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009064  2**0
                  CONTENTS
 10 .bss          0000039c  20000064  20000064  00009064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000400  20000400  00009064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e86a  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f72  00000000  00000000  000178fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e28  00000000  00000000  00019870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b1a  00000000  00000000  0001a698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000226f0  00000000  00000000  0001b1b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001026e  00000000  00000000  0003d8a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d86d7  00000000  00000000  0004db10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001261e7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004204  00000000  00000000  0012622c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a1  00000000  00000000  0012a430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006ffc 	.word	0x08006ffc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08006ffc 	.word	0x08006ffc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_uldivmod>:
 800088c:	b953      	cbnz	r3, 80008a4 <__aeabi_uldivmod+0x18>
 800088e:	b94a      	cbnz	r2, 80008a4 <__aeabi_uldivmod+0x18>
 8000890:	2900      	cmp	r1, #0
 8000892:	bf08      	it	eq
 8000894:	2800      	cmpeq	r0, #0
 8000896:	bf1c      	itt	ne
 8000898:	f04f 31ff 	movne.w	r1, #4294967295
 800089c:	f04f 30ff 	movne.w	r0, #4294967295
 80008a0:	f000 b988 	b.w	8000bb4 <__aeabi_idiv0>
 80008a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008ac:	f000 f806 	bl	80008bc <__udivmoddi4>
 80008b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b8:	b004      	add	sp, #16
 80008ba:	4770      	bx	lr

080008bc <__udivmoddi4>:
 80008bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008c0:	9d08      	ldr	r5, [sp, #32]
 80008c2:	468e      	mov	lr, r1
 80008c4:	4604      	mov	r4, r0
 80008c6:	4688      	mov	r8, r1
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d14a      	bne.n	8000962 <__udivmoddi4+0xa6>
 80008cc:	428a      	cmp	r2, r1
 80008ce:	4617      	mov	r7, r2
 80008d0:	d962      	bls.n	8000998 <__udivmoddi4+0xdc>
 80008d2:	fab2 f682 	clz	r6, r2
 80008d6:	b14e      	cbz	r6, 80008ec <__udivmoddi4+0x30>
 80008d8:	f1c6 0320 	rsb	r3, r6, #32
 80008dc:	fa01 f806 	lsl.w	r8, r1, r6
 80008e0:	fa20 f303 	lsr.w	r3, r0, r3
 80008e4:	40b7      	lsls	r7, r6
 80008e6:	ea43 0808 	orr.w	r8, r3, r8
 80008ea:	40b4      	lsls	r4, r6
 80008ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008f0:	fa1f fc87 	uxth.w	ip, r7
 80008f4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008f8:	0c23      	lsrs	r3, r4, #16
 80008fa:	fb0e 8811 	mls	r8, lr, r1, r8
 80008fe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000902:	fb01 f20c 	mul.w	r2, r1, ip
 8000906:	429a      	cmp	r2, r3
 8000908:	d909      	bls.n	800091e <__udivmoddi4+0x62>
 800090a:	18fb      	adds	r3, r7, r3
 800090c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000910:	f080 80ea 	bcs.w	8000ae8 <__udivmoddi4+0x22c>
 8000914:	429a      	cmp	r2, r3
 8000916:	f240 80e7 	bls.w	8000ae8 <__udivmoddi4+0x22c>
 800091a:	3902      	subs	r1, #2
 800091c:	443b      	add	r3, r7
 800091e:	1a9a      	subs	r2, r3, r2
 8000920:	b2a3      	uxth	r3, r4
 8000922:	fbb2 f0fe 	udiv	r0, r2, lr
 8000926:	fb0e 2210 	mls	r2, lr, r0, r2
 800092a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800092e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000932:	459c      	cmp	ip, r3
 8000934:	d909      	bls.n	800094a <__udivmoddi4+0x8e>
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	f100 32ff 	add.w	r2, r0, #4294967295
 800093c:	f080 80d6 	bcs.w	8000aec <__udivmoddi4+0x230>
 8000940:	459c      	cmp	ip, r3
 8000942:	f240 80d3 	bls.w	8000aec <__udivmoddi4+0x230>
 8000946:	443b      	add	r3, r7
 8000948:	3802      	subs	r0, #2
 800094a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800094e:	eba3 030c 	sub.w	r3, r3, ip
 8000952:	2100      	movs	r1, #0
 8000954:	b11d      	cbz	r5, 800095e <__udivmoddi4+0xa2>
 8000956:	40f3      	lsrs	r3, r6
 8000958:	2200      	movs	r2, #0
 800095a:	e9c5 3200 	strd	r3, r2, [r5]
 800095e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000962:	428b      	cmp	r3, r1
 8000964:	d905      	bls.n	8000972 <__udivmoddi4+0xb6>
 8000966:	b10d      	cbz	r5, 800096c <__udivmoddi4+0xb0>
 8000968:	e9c5 0100 	strd	r0, r1, [r5]
 800096c:	2100      	movs	r1, #0
 800096e:	4608      	mov	r0, r1
 8000970:	e7f5      	b.n	800095e <__udivmoddi4+0xa2>
 8000972:	fab3 f183 	clz	r1, r3
 8000976:	2900      	cmp	r1, #0
 8000978:	d146      	bne.n	8000a08 <__udivmoddi4+0x14c>
 800097a:	4573      	cmp	r3, lr
 800097c:	d302      	bcc.n	8000984 <__udivmoddi4+0xc8>
 800097e:	4282      	cmp	r2, r0
 8000980:	f200 8105 	bhi.w	8000b8e <__udivmoddi4+0x2d2>
 8000984:	1a84      	subs	r4, r0, r2
 8000986:	eb6e 0203 	sbc.w	r2, lr, r3
 800098a:	2001      	movs	r0, #1
 800098c:	4690      	mov	r8, r2
 800098e:	2d00      	cmp	r5, #0
 8000990:	d0e5      	beq.n	800095e <__udivmoddi4+0xa2>
 8000992:	e9c5 4800 	strd	r4, r8, [r5]
 8000996:	e7e2      	b.n	800095e <__udivmoddi4+0xa2>
 8000998:	2a00      	cmp	r2, #0
 800099a:	f000 8090 	beq.w	8000abe <__udivmoddi4+0x202>
 800099e:	fab2 f682 	clz	r6, r2
 80009a2:	2e00      	cmp	r6, #0
 80009a4:	f040 80a4 	bne.w	8000af0 <__udivmoddi4+0x234>
 80009a8:	1a8a      	subs	r2, r1, r2
 80009aa:	0c03      	lsrs	r3, r0, #16
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	b280      	uxth	r0, r0
 80009b2:	b2bc      	uxth	r4, r7
 80009b4:	2101      	movs	r1, #1
 80009b6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009ba:	fb0e 221c 	mls	r2, lr, ip, r2
 80009be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009c2:	fb04 f20c 	mul.w	r2, r4, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d907      	bls.n	80009da <__udivmoddi4+0x11e>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009d0:	d202      	bcs.n	80009d8 <__udivmoddi4+0x11c>
 80009d2:	429a      	cmp	r2, r3
 80009d4:	f200 80e0 	bhi.w	8000b98 <__udivmoddi4+0x2dc>
 80009d8:	46c4      	mov	ip, r8
 80009da:	1a9b      	subs	r3, r3, r2
 80009dc:	fbb3 f2fe 	udiv	r2, r3, lr
 80009e0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009e4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009e8:	fb02 f404 	mul.w	r4, r2, r4
 80009ec:	429c      	cmp	r4, r3
 80009ee:	d907      	bls.n	8000a00 <__udivmoddi4+0x144>
 80009f0:	18fb      	adds	r3, r7, r3
 80009f2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009f6:	d202      	bcs.n	80009fe <__udivmoddi4+0x142>
 80009f8:	429c      	cmp	r4, r3
 80009fa:	f200 80ca 	bhi.w	8000b92 <__udivmoddi4+0x2d6>
 80009fe:	4602      	mov	r2, r0
 8000a00:	1b1b      	subs	r3, r3, r4
 8000a02:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a06:	e7a5      	b.n	8000954 <__udivmoddi4+0x98>
 8000a08:	f1c1 0620 	rsb	r6, r1, #32
 8000a0c:	408b      	lsls	r3, r1
 8000a0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a12:	431f      	orrs	r7, r3
 8000a14:	fa0e f401 	lsl.w	r4, lr, r1
 8000a18:	fa20 f306 	lsr.w	r3, r0, r6
 8000a1c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a20:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a24:	4323      	orrs	r3, r4
 8000a26:	fa00 f801 	lsl.w	r8, r0, r1
 8000a2a:	fa1f fc87 	uxth.w	ip, r7
 8000a2e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a32:	0c1c      	lsrs	r4, r3, #16
 8000a34:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a38:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a3c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a40:	45a6      	cmp	lr, r4
 8000a42:	fa02 f201 	lsl.w	r2, r2, r1
 8000a46:	d909      	bls.n	8000a5c <__udivmoddi4+0x1a0>
 8000a48:	193c      	adds	r4, r7, r4
 8000a4a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a4e:	f080 809c 	bcs.w	8000b8a <__udivmoddi4+0x2ce>
 8000a52:	45a6      	cmp	lr, r4
 8000a54:	f240 8099 	bls.w	8000b8a <__udivmoddi4+0x2ce>
 8000a58:	3802      	subs	r0, #2
 8000a5a:	443c      	add	r4, r7
 8000a5c:	eba4 040e 	sub.w	r4, r4, lr
 8000a60:	fa1f fe83 	uxth.w	lr, r3
 8000a64:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a68:	fb09 4413 	mls	r4, r9, r3, r4
 8000a6c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a70:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a74:	45a4      	cmp	ip, r4
 8000a76:	d908      	bls.n	8000a8a <__udivmoddi4+0x1ce>
 8000a78:	193c      	adds	r4, r7, r4
 8000a7a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a7e:	f080 8082 	bcs.w	8000b86 <__udivmoddi4+0x2ca>
 8000a82:	45a4      	cmp	ip, r4
 8000a84:	d97f      	bls.n	8000b86 <__udivmoddi4+0x2ca>
 8000a86:	3b02      	subs	r3, #2
 8000a88:	443c      	add	r4, r7
 8000a8a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a8e:	eba4 040c 	sub.w	r4, r4, ip
 8000a92:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a96:	4564      	cmp	r4, ip
 8000a98:	4673      	mov	r3, lr
 8000a9a:	46e1      	mov	r9, ip
 8000a9c:	d362      	bcc.n	8000b64 <__udivmoddi4+0x2a8>
 8000a9e:	d05f      	beq.n	8000b60 <__udivmoddi4+0x2a4>
 8000aa0:	b15d      	cbz	r5, 8000aba <__udivmoddi4+0x1fe>
 8000aa2:	ebb8 0203 	subs.w	r2, r8, r3
 8000aa6:	eb64 0409 	sbc.w	r4, r4, r9
 8000aaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000aae:	fa22 f301 	lsr.w	r3, r2, r1
 8000ab2:	431e      	orrs	r6, r3
 8000ab4:	40cc      	lsrs	r4, r1
 8000ab6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aba:	2100      	movs	r1, #0
 8000abc:	e74f      	b.n	800095e <__udivmoddi4+0xa2>
 8000abe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ac2:	0c01      	lsrs	r1, r0, #16
 8000ac4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ac8:	b280      	uxth	r0, r0
 8000aca:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4638      	mov	r0, r7
 8000ad2:	463c      	mov	r4, r7
 8000ad4:	46b8      	mov	r8, r7
 8000ad6:	46be      	mov	lr, r7
 8000ad8:	2620      	movs	r6, #32
 8000ada:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ade:	eba2 0208 	sub.w	r2, r2, r8
 8000ae2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ae6:	e766      	b.n	80009b6 <__udivmoddi4+0xfa>
 8000ae8:	4601      	mov	r1, r0
 8000aea:	e718      	b.n	800091e <__udivmoddi4+0x62>
 8000aec:	4610      	mov	r0, r2
 8000aee:	e72c      	b.n	800094a <__udivmoddi4+0x8e>
 8000af0:	f1c6 0220 	rsb	r2, r6, #32
 8000af4:	fa2e f302 	lsr.w	r3, lr, r2
 8000af8:	40b7      	lsls	r7, r6
 8000afa:	40b1      	lsls	r1, r6
 8000afc:	fa20 f202 	lsr.w	r2, r0, r2
 8000b00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b04:	430a      	orrs	r2, r1
 8000b06:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b0a:	b2bc      	uxth	r4, r7
 8000b0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b10:	0c11      	lsrs	r1, r2, #16
 8000b12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b16:	fb08 f904 	mul.w	r9, r8, r4
 8000b1a:	40b0      	lsls	r0, r6
 8000b1c:	4589      	cmp	r9, r1
 8000b1e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b22:	b280      	uxth	r0, r0
 8000b24:	d93e      	bls.n	8000ba4 <__udivmoddi4+0x2e8>
 8000b26:	1879      	adds	r1, r7, r1
 8000b28:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b2c:	d201      	bcs.n	8000b32 <__udivmoddi4+0x276>
 8000b2e:	4589      	cmp	r9, r1
 8000b30:	d81f      	bhi.n	8000b72 <__udivmoddi4+0x2b6>
 8000b32:	eba1 0109 	sub.w	r1, r1, r9
 8000b36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b3a:	fb09 f804 	mul.w	r8, r9, r4
 8000b3e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b42:	b292      	uxth	r2, r2
 8000b44:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b48:	4542      	cmp	r2, r8
 8000b4a:	d229      	bcs.n	8000ba0 <__udivmoddi4+0x2e4>
 8000b4c:	18ba      	adds	r2, r7, r2
 8000b4e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b52:	d2c4      	bcs.n	8000ade <__udivmoddi4+0x222>
 8000b54:	4542      	cmp	r2, r8
 8000b56:	d2c2      	bcs.n	8000ade <__udivmoddi4+0x222>
 8000b58:	f1a9 0102 	sub.w	r1, r9, #2
 8000b5c:	443a      	add	r2, r7
 8000b5e:	e7be      	b.n	8000ade <__udivmoddi4+0x222>
 8000b60:	45f0      	cmp	r8, lr
 8000b62:	d29d      	bcs.n	8000aa0 <__udivmoddi4+0x1e4>
 8000b64:	ebbe 0302 	subs.w	r3, lr, r2
 8000b68:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b6c:	3801      	subs	r0, #1
 8000b6e:	46e1      	mov	r9, ip
 8000b70:	e796      	b.n	8000aa0 <__udivmoddi4+0x1e4>
 8000b72:	eba7 0909 	sub.w	r9, r7, r9
 8000b76:	4449      	add	r1, r9
 8000b78:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b7c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b80:	fb09 f804 	mul.w	r8, r9, r4
 8000b84:	e7db      	b.n	8000b3e <__udivmoddi4+0x282>
 8000b86:	4673      	mov	r3, lr
 8000b88:	e77f      	b.n	8000a8a <__udivmoddi4+0x1ce>
 8000b8a:	4650      	mov	r0, sl
 8000b8c:	e766      	b.n	8000a5c <__udivmoddi4+0x1a0>
 8000b8e:	4608      	mov	r0, r1
 8000b90:	e6fd      	b.n	800098e <__udivmoddi4+0xd2>
 8000b92:	443b      	add	r3, r7
 8000b94:	3a02      	subs	r2, #2
 8000b96:	e733      	b.n	8000a00 <__udivmoddi4+0x144>
 8000b98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b9c:	443b      	add	r3, r7
 8000b9e:	e71c      	b.n	80009da <__udivmoddi4+0x11e>
 8000ba0:	4649      	mov	r1, r9
 8000ba2:	e79c      	b.n	8000ade <__udivmoddi4+0x222>
 8000ba4:	eba1 0109 	sub.w	r1, r1, r9
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bae:	fb09 f804 	mul.w	r8, r9, r4
 8000bb2:	e7c4      	b.n	8000b3e <__udivmoddi4+0x282>

08000bb4 <__aeabi_idiv0>:
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bbc:	f001 feb0 	bl	8002920 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000bc0:	f000 f94e 	bl	8000e60 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000bc4:	f000 fae2 	bl	800118c <MX_GPIO_Init>
	MX_DMA_Init();
 8000bc8:	f000 fac0 	bl	800114c <MX_DMA_Init>
	MX_ADC1_Init();
 8000bcc:	f000 f9b2 	bl	8000f34 <MX_ADC1_Init>
	MX_TIM3_Init();
 8000bd0:	f000 fa10 	bl	8000ff4 <MX_TIM3_Init>
	MX_UART5_Init();
 8000bd4:	f000 fa90 	bl	80010f8 <MX_UART5_Init>
	/* USER CODE BEGIN 2 */

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) dma_buffer, 64);
 8000bd8:	2240      	movs	r2, #64	@ 0x40
 8000bda:	4992      	ldr	r1, [pc, #584]	@ (8000e24 <main+0x26c>)
 8000bdc:	4892      	ldr	r0, [pc, #584]	@ (8000e28 <main+0x270>)
 8000bde:	f001 ff79 	bl	8002ad4 <HAL_ADC_Start_DMA>

	peso[15] = 0;  //inicialización de pesos
 8000be2:	4b92      	ldr	r3, [pc, #584]	@ (8000e2c <main+0x274>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	73da      	strb	r2, [r3, #15]
	peso[11] = peso[14] = 1;
 8000be8:	4b90      	ldr	r3, [pc, #576]	@ (8000e2c <main+0x274>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	739a      	strb	r2, [r3, #14]
 8000bee:	4b8f      	ldr	r3, [pc, #572]	@ (8000e2c <main+0x274>)
 8000bf0:	7b9a      	ldrb	r2, [r3, #14]
 8000bf2:	4b8e      	ldr	r3, [pc, #568]	@ (8000e2c <main+0x274>)
 8000bf4:	72da      	strb	r2, [r3, #11]
	peso[7] = peso[10] = peso[13] = 2;
 8000bf6:	4b8d      	ldr	r3, [pc, #564]	@ (8000e2c <main+0x274>)
 8000bf8:	2202      	movs	r2, #2
 8000bfa:	735a      	strb	r2, [r3, #13]
 8000bfc:	4b8b      	ldr	r3, [pc, #556]	@ (8000e2c <main+0x274>)
 8000bfe:	7b5a      	ldrb	r2, [r3, #13]
 8000c00:	4b8a      	ldr	r3, [pc, #552]	@ (8000e2c <main+0x274>)
 8000c02:	729a      	strb	r2, [r3, #10]
 8000c04:	4b89      	ldr	r3, [pc, #548]	@ (8000e2c <main+0x274>)
 8000c06:	7a9a      	ldrb	r2, [r3, #10]
 8000c08:	4b88      	ldr	r3, [pc, #544]	@ (8000e2c <main+0x274>)
 8000c0a:	71da      	strb	r2, [r3, #7]
	peso[3] = peso[6] = peso[9] = peso[12] = 3;
 8000c0c:	4b87      	ldr	r3, [pc, #540]	@ (8000e2c <main+0x274>)
 8000c0e:	2203      	movs	r2, #3
 8000c10:	731a      	strb	r2, [r3, #12]
 8000c12:	4b86      	ldr	r3, [pc, #536]	@ (8000e2c <main+0x274>)
 8000c14:	7b1a      	ldrb	r2, [r3, #12]
 8000c16:	4b85      	ldr	r3, [pc, #532]	@ (8000e2c <main+0x274>)
 8000c18:	725a      	strb	r2, [r3, #9]
 8000c1a:	4b84      	ldr	r3, [pc, #528]	@ (8000e2c <main+0x274>)
 8000c1c:	7a5a      	ldrb	r2, [r3, #9]
 8000c1e:	4b83      	ldr	r3, [pc, #524]	@ (8000e2c <main+0x274>)
 8000c20:	719a      	strb	r2, [r3, #6]
 8000c22:	4b82      	ldr	r3, [pc, #520]	@ (8000e2c <main+0x274>)
 8000c24:	799a      	ldrb	r2, [r3, #6]
 8000c26:	4b81      	ldr	r3, [pc, #516]	@ (8000e2c <main+0x274>)
 8000c28:	70da      	strb	r2, [r3, #3]
	peso[2] = peso[5] = peso[8] = 4;
 8000c2a:	4b80      	ldr	r3, [pc, #512]	@ (8000e2c <main+0x274>)
 8000c2c:	2204      	movs	r2, #4
 8000c2e:	721a      	strb	r2, [r3, #8]
 8000c30:	4b7e      	ldr	r3, [pc, #504]	@ (8000e2c <main+0x274>)
 8000c32:	7a1a      	ldrb	r2, [r3, #8]
 8000c34:	4b7d      	ldr	r3, [pc, #500]	@ (8000e2c <main+0x274>)
 8000c36:	715a      	strb	r2, [r3, #5]
 8000c38:	4b7c      	ldr	r3, [pc, #496]	@ (8000e2c <main+0x274>)
 8000c3a:	795a      	ldrb	r2, [r3, #5]
 8000c3c:	4b7b      	ldr	r3, [pc, #492]	@ (8000e2c <main+0x274>)
 8000c3e:	709a      	strb	r2, [r3, #2]
	peso[1] = peso[4] = 5;
 8000c40:	4b7a      	ldr	r3, [pc, #488]	@ (8000e2c <main+0x274>)
 8000c42:	2205      	movs	r2, #5
 8000c44:	711a      	strb	r2, [r3, #4]
 8000c46:	4b79      	ldr	r3, [pc, #484]	@ (8000e2c <main+0x274>)
 8000c48:	791a      	ldrb	r2, [r3, #4]
 8000c4a:	4b78      	ldr	r3, [pc, #480]	@ (8000e2c <main+0x274>)
 8000c4c:	705a      	strb	r2, [r3, #1]
	peso[0] = 6;
 8000c4e:	4b77      	ldr	r3, [pc, #476]	@ (8000e2c <main+0x274>)
 8000c50:	2206      	movs	r2, #6
 8000c52:	701a      	strb	r2, [r3, #0]

	//paredes de cada casilla (8=pared en norte, 4=pared en este, 2=pared en sur, 1=pared en oeste)
	pared[0] = 6; //se suma sur y este
 8000c54:	4b76      	ldr	r3, [pc, #472]	@ (8000e30 <main+0x278>)
 8000c56:	2206      	movs	r2, #6
 8000c58:	701a      	strb	r2, [r3, #0]
	pared[1] = pared[2] = 2; //solo sur
 8000c5a:	4b75      	ldr	r3, [pc, #468]	@ (8000e30 <main+0x278>)
 8000c5c:	2202      	movs	r2, #2
 8000c5e:	709a      	strb	r2, [r3, #2]
 8000c60:	4b73      	ldr	r3, [pc, #460]	@ (8000e30 <main+0x278>)
 8000c62:	789a      	ldrb	r2, [r3, #2]
 8000c64:	4b72      	ldr	r3, [pc, #456]	@ (8000e30 <main+0x278>)
 8000c66:	705a      	strb	r2, [r3, #1]
	pared[3] = 3;  //se suma sur y oeste
 8000c68:	4b71      	ldr	r3, [pc, #452]	@ (8000e30 <main+0x278>)
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	70da      	strb	r2, [r3, #3]
	pared[7] = pared[11] = 1; // solo oeste
 8000c6e:	4b70      	ldr	r3, [pc, #448]	@ (8000e30 <main+0x278>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	72da      	strb	r2, [r3, #11]
 8000c74:	4b6e      	ldr	r3, [pc, #440]	@ (8000e30 <main+0x278>)
 8000c76:	7ada      	ldrb	r2, [r3, #11]
 8000c78:	4b6d      	ldr	r3, [pc, #436]	@ (8000e30 <main+0x278>)
 8000c7a:	71da      	strb	r2, [r3, #7]
	pared[15] = 9;  //se suma norte y oeste
 8000c7c:	4b6c      	ldr	r3, [pc, #432]	@ (8000e30 <main+0x278>)
 8000c7e:	2209      	movs	r2, #9
 8000c80:	73da      	strb	r2, [r3, #15]
	pared[14] = pared[13] = 8; //solo norte
 8000c82:	4b6b      	ldr	r3, [pc, #428]	@ (8000e30 <main+0x278>)
 8000c84:	2208      	movs	r2, #8
 8000c86:	735a      	strb	r2, [r3, #13]
 8000c88:	4b69      	ldr	r3, [pc, #420]	@ (8000e30 <main+0x278>)
 8000c8a:	7b5a      	ldrb	r2, [r3, #13]
 8000c8c:	4b68      	ldr	r3, [pc, #416]	@ (8000e30 <main+0x278>)
 8000c8e:	739a      	strb	r2, [r3, #14]
	pared[12] = 12; //se suma mprte y este
 8000c90:	4b67      	ldr	r3, [pc, #412]	@ (8000e30 <main+0x278>)
 8000c92:	220c      	movs	r2, #12
 8000c94:	731a      	strb	r2, [r3, #12]
	pared[4] = pared[8] = 4; //solo este
 8000c96:	4b66      	ldr	r3, [pc, #408]	@ (8000e30 <main+0x278>)
 8000c98:	2204      	movs	r2, #4
 8000c9a:	721a      	strb	r2, [r3, #8]
 8000c9c:	4b64      	ldr	r3, [pc, #400]	@ (8000e30 <main+0x278>)
 8000c9e:	7a1a      	ldrb	r2, [r3, #8]
 8000ca0:	4b63      	ldr	r3, [pc, #396]	@ (8000e30 <main+0x278>)
 8000ca2:	711a      	strb	r2, [r3, #4]
	pared[5] = pared[6] = pared[9] = pared[10] = 0;
 8000ca4:	4b62      	ldr	r3, [pc, #392]	@ (8000e30 <main+0x278>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	729a      	strb	r2, [r3, #10]
 8000caa:	4b61      	ldr	r3, [pc, #388]	@ (8000e30 <main+0x278>)
 8000cac:	7a9a      	ldrb	r2, [r3, #10]
 8000cae:	4b60      	ldr	r3, [pc, #384]	@ (8000e30 <main+0x278>)
 8000cb0:	725a      	strb	r2, [r3, #9]
 8000cb2:	4b5f      	ldr	r3, [pc, #380]	@ (8000e30 <main+0x278>)
 8000cb4:	7a5a      	ldrb	r2, [r3, #9]
 8000cb6:	4b5e      	ldr	r3, [pc, #376]	@ (8000e30 <main+0x278>)
 8000cb8:	719a      	strb	r2, [r3, #6]
 8000cba:	4b5d      	ldr	r3, [pc, #372]	@ (8000e30 <main+0x278>)
 8000cbc:	799a      	ldrb	r2, [r3, #6]
 8000cbe:	4b5c      	ldr	r3, [pc, #368]	@ (8000e30 <main+0x278>)
 8000cc0:	715a      	strb	r2, [r3, #5]



	HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET); // INICIALIZACION EN AVANZAR
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cc8:	485a      	ldr	r0, [pc, #360]	@ (8000e34 <main+0x27c>)
 8000cca:	f003 f989 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_SET);
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cd4:	4857      	ldr	r0, [pc, #348]	@ (8000e34 <main+0x27c>)
 8000cd6:	f003 f983 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce0:	4854      	ldr	r0, [pc, #336]	@ (8000e34 <main+0x27c>)
 8000ce2:	f003 f97d 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_SET);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cec:	4851      	ldr	r0, [pc, #324]	@ (8000e34 <main+0x27c>)
 8000cee:	f003 f977 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // Inicio de la modulación PWM, rueda izquierda
 8000cf2:	2108      	movs	r1, #8
 8000cf4:	4850      	ldr	r0, [pc, #320]	@ (8000e38 <main+0x280>)
 8000cf6:	f003 fee5 	bl	8004ac4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Inicio de la modulación PWM, rueda derecha
 8000cfa:	210c      	movs	r1, #12
 8000cfc:	484e      	ldr	r0, [pc, #312]	@ (8000e38 <main+0x280>)
 8000cfe:	f003 fee1 	bl	8004ac4 <HAL_TIM_PWM_Start>
	TIM3->CCR3 = v_media_izq; // rueda a velocidad media (condigurable)
 8000d02:	4b4e      	ldr	r3, [pc, #312]	@ (8000e3c <main+0x284>)
 8000d04:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000d08:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = v_media_der; // rueda a velocidad media
 8000d0a:	4b4c      	ldr	r3, [pc, #304]	@ (8000e3c <main+0x284>)
 8000d0c:	f248 42d0 	movw	r2, #34000	@ 0x84d0
 8000d10:	641a      	str	r2, [r3, #64]	@ 0x40

	HAL_GPIO_WritePin(led_verde_GPIO_Port, led_verde_Pin, GPIO_PIN_RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d18:	4849      	ldr	r0, [pc, #292]	@ (8000e40 <main+0x288>)
 8000d1a:	f003 f961 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_naranja_GPIO_Port, led_naranja_Pin, GPIO_PIN_RESET);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d24:	4846      	ldr	r0, [pc, #280]	@ (8000e40 <main+0x288>)
 8000d26:	f003 f95b 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_rojo_GPIO_Port, led_rojo_Pin, GPIO_PIN_RESET);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d30:	4843      	ldr	r0, [pc, #268]	@ (8000e40 <main+0x288>)
 8000d32:	f003 f955 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_azul_GPIO_Port, led_azul_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d3c:	4840      	ldr	r0, [pc, #256]	@ (8000e40 <main+0x288>)
 8000d3e:	f003 f94f 	bl	8003fe0 <HAL_GPIO_WritePin>

	prueba = 6; //Aca se elige que programa queremos que se realice
 8000d42:	4b40      	ldr	r3, [pc, #256]	@ (8000e44 <main+0x28c>)
 8000d44:	2206      	movs	r2, #6
 8000d46:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		switch (prueba) {
 8000d48:	4b3e      	ldr	r3, [pc, #248]	@ (8000e44 <main+0x28c>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b0c      	cmp	r3, #12
 8000d4e:	d8fb      	bhi.n	8000d48 <main+0x190>
 8000d50:	a201      	add	r2, pc, #4	@ (adr r2, 8000d58 <main+0x1a0>)
 8000d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d56:	bf00      	nop
 8000d58:	08000d8d 	.word	0x08000d8d
 8000d5c:	08000d49 	.word	0x08000d49
 8000d60:	08000d49 	.word	0x08000d49
 8000d64:	08000d49 	.word	0x08000d49
 8000d68:	08000d93 	.word	0x08000d93
 8000d6c:	08000d99 	.word	0x08000d99
 8000d70:	08000d9f 	.word	0x08000d9f
 8000d74:	08000d49 	.word	0x08000d49
 8000d78:	08000d49 	.word	0x08000d49
 8000d7c:	08000d49 	.word	0x08000d49
 8000d80:	08000dc7 	.word	0x08000dc7
 8000d84:	08000e05 	.word	0x08000e05
 8000d88:	08000e19 	.word	0x08000e19

		case 0:
			prueba_avanzar();
 8000d8c:	f000 fbf0 	bl	8001570 <prueba_avanzar>
			break;
 8000d90:	e046      	b.n	8000e20 <main+0x268>
		case 1:

			break;

		case 4:
			programa_principal();
 8000d92:	f000 fbf7 	bl	8001584 <programa_principal>
			break;
 8000d96:	e043      	b.n	8000e20 <main+0x268>

		case 5:
			ajuste_automatico();
 8000d98:	f000 fb26 	bl	80013e8 <ajuste_automatico>
			break;
 8000d9c:	e040      	b.n	8000e20 <main+0x268>

		case 6:
			girando = 0;
 8000d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e48 <main+0x290>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]
			sensor_izq_min = 32700;
 8000da4:	4b29      	ldr	r3, [pc, #164]	@ (8000e4c <main+0x294>)
 8000da6:	f647 72bc 	movw	r2, #32700	@ 0x7fbc
 8000daa:	801a      	strh	r2, [r3, #0]
			sensor_der_min = 32700;
 8000dac:	4b28      	ldr	r3, [pc, #160]	@ (8000e50 <main+0x298>)
 8000dae:	f647 72bc 	movw	r2, #32700	@ 0x7fbc
 8000db2:	801a      	strh	r2, [r3, #0]
			sensor_izq_max = 0;
 8000db4:	4b27      	ldr	r3, [pc, #156]	@ (8000e54 <main+0x29c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	801a      	strh	r2, [r3, #0]
			sensor_der_max = 0;
 8000dba:	4b27      	ldr	r3, [pc, #156]	@ (8000e58 <main+0x2a0>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	801a      	strh	r2, [r3, #0]
			prueba = 5;
 8000dc0:	4b20      	ldr	r3, [pc, #128]	@ (8000e44 <main+0x28c>)
 8000dc2:	2205      	movs	r2, #5
 8000dc4:	701a      	strb	r2, [r3, #0]
		case 10:
			TIM3->CCR3 = 0;
 8000dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e3c <main+0x284>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM3->CCR4 = 0;
 8000dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e3c <main+0x284>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(led_verde_GPIO_Port, led_verde_Pin, GPIO_PIN_SET);
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dd8:	4819      	ldr	r0, [pc, #100]	@ (8000e40 <main+0x288>)
 8000dda:	f003 f901 	bl	8003fe0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(led_naranja_GPIO_Port, led_naranja_Pin, GPIO_PIN_SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000de4:	4816      	ldr	r0, [pc, #88]	@ (8000e40 <main+0x288>)
 8000de6:	f003 f8fb 	bl	8003fe0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(led_rojo_GPIO_Port, led_rojo_Pin, GPIO_PIN_SET);
 8000dea:	2201      	movs	r2, #1
 8000dec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000df0:	4813      	ldr	r0, [pc, #76]	@ (8000e40 <main+0x288>)
 8000df2:	f003 f8f5 	bl	8003fe0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(led_azul_GPIO_Port, led_azul_Pin, GPIO_PIN_SET);
 8000df6:	2201      	movs	r2, #1
 8000df8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dfc:	4810      	ldr	r0, [pc, #64]	@ (8000e40 <main+0x288>)
 8000dfe:	f003 f8ef 	bl	8003fe0 <HAL_GPIO_WritePin>
			break;
 8000e02:	e00d      	b.n	8000e20 <main+0x268>
		case 11:
			contador_casillas = contador_casillas - 1;
 8000e04:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <main+0x2a4>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	4b13      	ldr	r3, [pc, #76]	@ (8000e5c <main+0x2a4>)
 8000e0e:	701a      	strb	r2, [r3, #0]
			prueba = 12;
 8000e10:	4b0c      	ldr	r3, [pc, #48]	@ (8000e44 <main+0x28c>)
 8000e12:	220c      	movs	r2, #12
 8000e14:	701a      	strb	r2, [r3, #0]
			break;
 8000e16:	e003      	b.n	8000e20 <main+0x268>
		case 12:
			de_reversa_mami();
 8000e18:	f000 fa78 	bl	800130c <de_reversa_mami>
			break;
 8000e1c:	bf00      	nop
 8000e1e:	e793      	b.n	8000d48 <main+0x190>
		switch (prueba) {
 8000e20:	e792      	b.n	8000d48 <main+0x190>
 8000e22:	bf00      	nop
 8000e24:	2000022c 	.word	0x2000022c
 8000e28:	20000080 	.word	0x20000080
 8000e2c:	200001cc 	.word	0x200001cc
 8000e30:	200001dc 	.word	0x200001dc
 8000e34:	40020400 	.word	0x40020400
 8000e38:	20000128 	.word	0x20000128
 8000e3c:	40000400 	.word	0x40000400
 8000e40:	40020c00 	.word	0x40020c00
 8000e44:	200001ed 	.word	0x200001ed
 8000e48:	20000218 	.word	0x20000218
 8000e4c:	20000002 	.word	0x20000002
 8000e50:	20000004 	.word	0x20000004
 8000e54:	200001f0 	.word	0x200001f0
 8000e58:	200001f2 	.word	0x200001f2
 8000e5c:	200001ec 	.word	0x200001ec

08000e60 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b094      	sub	sp, #80	@ 0x50
 8000e64:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000e66:	f107 0320 	add.w	r3, r7, #32
 8000e6a:	2230      	movs	r2, #48	@ 0x30
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f005 fc46 	bl	8006700 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000e84:	2300      	movs	r3, #0
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	4b28      	ldr	r3, [pc, #160]	@ (8000f2c <SystemClock_Config+0xcc>)
 8000e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e8c:	4a27      	ldr	r2, [pc, #156]	@ (8000f2c <SystemClock_Config+0xcc>)
 8000e8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e94:	4b25      	ldr	r3, [pc, #148]	@ (8000f2c <SystemClock_Config+0xcc>)
 8000e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e9c:	60bb      	str	r3, [r7, #8]
 8000e9e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	4b22      	ldr	r3, [pc, #136]	@ (8000f30 <SystemClock_Config+0xd0>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a21      	ldr	r2, [pc, #132]	@ (8000f30 <SystemClock_Config+0xd0>)
 8000eaa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eae:	6013      	str	r3, [r2, #0]
 8000eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f30 <SystemClock_Config+0xd0>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec4:	2310      	movs	r3, #16
 8000ec6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 50;
 8000ed4:	2332      	movs	r3, #50	@ 0x32
 8000ed6:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ed8:	2304      	movs	r3, #4
 8000eda:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000edc:	2307      	movs	r3, #7
 8000ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ee0:	f107 0320 	add.w	r3, r7, #32
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f003 f8ad 	bl	8004044 <HAL_RCC_OscConfig>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <SystemClock_Config+0x94>
		Error_Handler();
 8000ef0:	f001 fae4 	bl	80024bc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000ef4:	230f      	movs	r3, #15
 8000ef6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f00:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f04:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f0a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000f0c:	f107 030c 	add.w	r3, r7, #12
 8000f10:	2100      	movs	r1, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f003 fb0e 	bl	8004534 <HAL_RCC_ClockConfig>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <SystemClock_Config+0xc2>
		Error_Handler();
 8000f1e:	f001 facd 	bl	80024bc <Error_Handler>
	}
}
 8000f22:	bf00      	nop
 8000f24:	3750      	adds	r7, #80	@ 0x50
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	40007000 	.word	0x40007000

08000f34 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000f3a:	463b      	mov	r3, r7
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8000f46:	4b28      	ldr	r3, [pc, #160]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f48:	4a28      	ldr	r2, [pc, #160]	@ (8000fec <MX_ADC1_Init+0xb8>)
 8000f4a:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000f4c:	4b26      	ldr	r3, [pc, #152]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f4e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f52:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f54:	4b24      	ldr	r3, [pc, #144]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8000f5a:	4b23      	ldr	r3, [pc, #140]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8000f60:	4b21      	ldr	r3, [pc, #132]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f66:	4b20      	ldr	r3, [pc, #128]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f74:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f76:	4a1e      	ldr	r2, [pc, #120]	@ (8000ff0 <MX_ADC1_Init+0xbc>)
 8000f78:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 2;
 8000f80:	4b19      	ldr	r3, [pc, #100]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f82:	2202      	movs	r2, #2
 8000f84:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f86:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f8e:	4b16      	ldr	r3, [pc, #88]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000f94:	4814      	ldr	r0, [pc, #80]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000f96:	f001 fd59 	bl	8002a4c <HAL_ADC_Init>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_ADC1_Init+0x70>
		Error_Handler();
 8000fa0:	f001 fa8c 	bl	80024bc <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8000fa4:	2309      	movs	r3, #9
 8000fa6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	480c      	ldr	r0, [pc, #48]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000fb6:	f001 feab 	bl	8002d10 <HAL_ADC_ConfigChannel>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_ADC1_Init+0x90>
		Error_Handler();
 8000fc0:	f001 fa7c 	bl	80024bc <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_8;
 8000fc4:	2308      	movs	r3, #8
 8000fc6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4805      	ldr	r0, [pc, #20]	@ (8000fe8 <MX_ADC1_Init+0xb4>)
 8000fd2:	f001 fe9d 	bl	8002d10 <HAL_ADC_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0xac>
		Error_Handler();
 8000fdc:	f001 fa6e 	bl	80024bc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000080 	.word	0x20000080
 8000fec:	40012000 	.word	0x40012000
 8000ff0:	0f000001 	.word	0x0f000001

08000ff4 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08e      	sub	sp, #56	@ 0x38
 8000ff8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000ffa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001008:	f107 0320 	add.w	r3, r7, #32
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001012:	1d3b      	adds	r3, r7, #4
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
 8001020:	615a      	str	r2, [r3, #20]
 8001022:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001024:	4b32      	ldr	r3, [pc, #200]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 8001026:	4a33      	ldr	r2, [pc, #204]	@ (80010f4 <MX_TIM3_Init+0x100>)
 8001028:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 800102a:	4b31      	ldr	r3, [pc, #196]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 800102c:	2200      	movs	r2, #0
 800102e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001030:	4b2f      	ldr	r3, [pc, #188]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 63999;
 8001036:	4b2e      	ldr	r3, [pc, #184]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 8001038:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 800103c:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800103e:	4b2c      	ldr	r3, [pc, #176]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001044:	4b2a      	ldr	r3, [pc, #168]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 8001046:	2200      	movs	r2, #0
 8001048:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800104a:	4829      	ldr	r0, [pc, #164]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 800104c:	f003 fc92 	bl	8004974 <HAL_TIM_Base_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_TIM3_Init+0x66>
		Error_Handler();
 8001056:	f001 fa31 	bl	80024bc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800105a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800105e:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001060:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001064:	4619      	mov	r1, r3
 8001066:	4822      	ldr	r0, [pc, #136]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 8001068:	f003 feb6 	bl	8004dd8 <HAL_TIM_ConfigClockSource>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_TIM3_Init+0x82>
		Error_Handler();
 8001072:	f001 fa23 	bl	80024bc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001076:	481e      	ldr	r0, [pc, #120]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 8001078:	f003 fccb 	bl	8004a12 <HAL_TIM_PWM_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM3_Init+0x92>
		Error_Handler();
 8001082:	f001 fa1b 	bl	80024bc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001086:	2300      	movs	r3, #0
 8001088:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108a:	2300      	movs	r3, #0
 800108c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 800108e:	f107 0320 	add.w	r3, r7, #32
 8001092:	4619      	mov	r1, r3
 8001094:	4816      	ldr	r0, [pc, #88]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 8001096:	f004 fa7d 	bl	8005594 <HAL_TIMEx_MasterConfigSynchronization>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM3_Init+0xb0>
		Error_Handler();
 80010a0:	f001 fa0c 	bl	80024bc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010a4:	2360      	movs	r3, #96	@ 0x60
 80010a6:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 80010b4:	1d3b      	adds	r3, r7, #4
 80010b6:	2208      	movs	r2, #8
 80010b8:	4619      	mov	r1, r3
 80010ba:	480d      	ldr	r0, [pc, #52]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 80010bc:	f003 fdca 	bl	8004c54 <HAL_TIM_PWM_ConfigChannel>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM3_Init+0xd6>
		Error_Handler();
 80010c6:	f001 f9f9 	bl	80024bc <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	220c      	movs	r2, #12
 80010ce:	4619      	mov	r1, r3
 80010d0:	4807      	ldr	r0, [pc, #28]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 80010d2:	f003 fdbf 	bl	8004c54 <HAL_TIM_PWM_ConfigChannel>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM3_Init+0xec>
		Error_Handler();
 80010dc:	f001 f9ee 	bl	80024bc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80010e0:	4803      	ldr	r0, [pc, #12]	@ (80010f0 <MX_TIM3_Init+0xfc>)
 80010e2:	f001 fab3 	bl	800264c <HAL_TIM_MspPostInit>

}
 80010e6:	bf00      	nop
 80010e8:	3738      	adds	r7, #56	@ 0x38
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000128 	.word	0x20000128
 80010f4:	40000400 	.word	0x40000400

080010f8 <MX_UART5_Init>:
/**
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
	/* USER CODE END UART5_Init 0 */

	/* USER CODE BEGIN UART5_Init 1 */

	/* USER CODE END UART5_Init 1 */
	huart5.Instance = UART5;
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <MX_UART5_Init+0x4c>)
 80010fe:	4a12      	ldr	r2, [pc, #72]	@ (8001148 <MX_UART5_Init+0x50>)
 8001100:	601a      	str	r2, [r3, #0]
	huart5.Init.BaudRate = 115200;
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <MX_UART5_Init+0x4c>)
 8001104:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001108:	605a      	str	r2, [r3, #4]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800110a:	4b0e      	ldr	r3, [pc, #56]	@ (8001144 <MX_UART5_Init+0x4c>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8001110:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <MX_UART5_Init+0x4c>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <MX_UART5_Init+0x4c>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 800111c:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <MX_UART5_Init+0x4c>)
 800111e:	220c      	movs	r2, #12
 8001120:	615a      	str	r2, [r3, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <MX_UART5_Init+0x4c>)
 8001124:	2200      	movs	r2, #0
 8001126:	619a      	str	r2, [r3, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001128:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <MX_UART5_Init+0x4c>)
 800112a:	2200      	movs	r2, #0
 800112c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 800112e:	4805      	ldr	r0, [pc, #20]	@ (8001144 <MX_UART5_Init+0x4c>)
 8001130:	f004 faac 	bl	800568c <HAL_UART_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_UART5_Init+0x46>
		Error_Handler();
 800113a:	f001 f9bf 	bl	80024bc <Error_Handler>
	}
	/* USER CODE BEGIN UART5_Init 2 */

	/* USER CODE END UART5_Init 2 */

}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000170 	.word	0x20000170
 8001148:	40005000 	.word	0x40005000

0800114c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	607b      	str	r3, [r7, #4]
 8001156:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_DMA_Init+0x3c>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	4a0b      	ldr	r2, [pc, #44]	@ (8001188 <MX_DMA_Init+0x3c>)
 800115c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001160:	6313      	str	r3, [r2, #48]	@ 0x30
 8001162:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_DMA_Init+0x3c>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2100      	movs	r1, #0
 8001172:	2038      	movs	r0, #56	@ 0x38
 8001174:	f002 f947 	bl	8003406 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001178:	2038      	movs	r0, #56	@ 0x38
 800117a:	f002 f960 	bl	800343e <HAL_NVIC_EnableIRQ>

}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800

0800118c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	@ 0x28
 8001190:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	4b53      	ldr	r3, [pc, #332]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a52      	ldr	r2, [pc, #328]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011ac:	f043 0310 	orr.w	r3, r3, #16
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b50      	ldr	r3, [pc, #320]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0310 	and.w	r3, r3, #16
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	4b4c      	ldr	r3, [pc, #304]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	4a4b      	ldr	r2, [pc, #300]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ce:	4b49      	ldr	r3, [pc, #292]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	4b45      	ldr	r3, [pc, #276]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	4a44      	ldr	r2, [pc, #272]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011e4:	f043 0302 	orr.w	r3, r3, #2
 80011e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ea:	4b42      	ldr	r3, [pc, #264]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	60bb      	str	r3, [r7, #8]
 80011f4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	4b3e      	ldr	r3, [pc, #248]	@ (80012f4 <MX_GPIO_Init+0x168>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	4a3d      	ldr	r2, [pc, #244]	@ (80012f4 <MX_GPIO_Init+0x168>)
 8001200:	f043 0308 	orr.w	r3, r3, #8
 8001204:	6313      	str	r3, [r2, #48]	@ 0x30
 8001206:	4b3b      	ldr	r3, [pc, #236]	@ (80012f4 <MX_GPIO_Init+0x168>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	f003 0308 	and.w	r3, r3, #8
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	603b      	str	r3, [r7, #0]
 8001216:	4b37      	ldr	r3, [pc, #220]	@ (80012f4 <MX_GPIO_Init+0x168>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a36      	ldr	r2, [pc, #216]	@ (80012f4 <MX_GPIO_Init+0x168>)
 800121c:	f043 0304 	orr.w	r3, r3, #4
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b34      	ldr	r3, [pc, #208]	@ (80012f4 <MX_GPIO_Init+0x168>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0304 	and.w	r3, r3, #4
 800122a:	603b      	str	r3, [r7, #0]
 800122c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800122e:	2200      	movs	r2, #0
 8001230:	2108      	movs	r1, #8
 8001232:	4831      	ldr	r0, [pc, #196]	@ (80012f8 <MX_GPIO_Init+0x16c>)
 8001234:	f002 fed4 	bl	8003fe0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001238:	2200      	movs	r2, #0
 800123a:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 800123e:	482f      	ldr	r0, [pc, #188]	@ (80012fc <MX_GPIO_Init+0x170>)
 8001240:	f002 fece 	bl	8003fe0 <HAL_GPIO_WritePin>
	m0_izquierda_Pin | m1_izquierda_Pin | m0_derecha_Pin | m1_derecha_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8001244:	2200      	movs	r2, #0
 8001246:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800124a:	482d      	ldr	r0, [pc, #180]	@ (8001300 <MX_GPIO_Init+0x174>)
 800124c:	f002 fec8 	bl	8003fe0 <HAL_GPIO_WritePin>
	led_verde_Pin | led_naranja_Pin | led_rojo_Pin | led_azul_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001250:	2308      	movs	r3, #8
 8001252:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001254:	2301      	movs	r3, #1
 8001256:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	2300      	movs	r3, #0
 800125e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001260:	f107 0314 	add.w	r3, r7, #20
 8001264:	4619      	mov	r1, r3
 8001266:	4824      	ldr	r0, [pc, #144]	@ (80012f8 <MX_GPIO_Init+0x16c>)
 8001268:	f002 fd06 	bl	8003c78 <HAL_GPIO_Init>

	/*Configure GPIO pin : boton_Pin */
	GPIO_InitStruct.Pin = boton_Pin;
 800126c:	2301      	movs	r3, #1
 800126e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001270:	2300      	movs	r3, #0
 8001272:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(boton_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	4619      	mov	r1, r3
 800127e:	4821      	ldr	r0, [pc, #132]	@ (8001304 <MX_GPIO_Init+0x178>)
 8001280:	f002 fcfa 	bl	8003c78 <HAL_GPIO_Init>

	/*Configure GPIO pins : m0_izquierda_Pin m1_izquierda_Pin m0_derecha_Pin m1_derecha_Pin */
	GPIO_InitStruct.Pin = m0_izquierda_Pin | m1_izquierda_Pin | m0_derecha_Pin | m1_derecha_Pin;
 8001284:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001288:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128a:	2301      	movs	r3, #1
 800128c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	4619      	mov	r1, r3
 800129c:	4817      	ldr	r0, [pc, #92]	@ (80012fc <MX_GPIO_Init+0x170>)
 800129e:	f002 fceb 	bl	8003c78 <HAL_GPIO_Init>

	/*Configure GPIO pins : led_verde_Pin led_naranja_Pin led_rojo_Pin led_azul_Pin */
	GPIO_InitStruct.Pin = led_verde_Pin | led_naranja_Pin | led_rojo_Pin | led_azul_Pin;
 80012a2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80012a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4619      	mov	r1, r3
 80012ba:	4811      	ldr	r0, [pc, #68]	@ (8001300 <MX_GPIO_Init+0x174>)
 80012bc:	f002 fcdc 	bl	8003c78 <HAL_GPIO_Init>

	/*Configure GPIO pins : sensor_frontal_Pin sensor_linea_Pin */
	GPIO_InitStruct.Pin = sensor_frontal_Pin | sensor_linea_Pin;
 80012c0:	23c0      	movs	r3, #192	@ 0xc0
 80012c2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012c4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	480c      	ldr	r0, [pc, #48]	@ (8001308 <MX_GPIO_Init+0x17c>)
 80012d6:	f002 fccf 	bl	8003c78 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80012da:	2200      	movs	r2, #0
 80012dc:	2100      	movs	r1, #0
 80012de:	2017      	movs	r0, #23
 80012e0:	f002 f891 	bl	8003406 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012e4:	2017      	movs	r0, #23
 80012e6:	f002 f8aa 	bl	800343e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80012ea:	bf00      	nop
 80012ec:	3728      	adds	r7, #40	@ 0x28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40023800 	.word	0x40023800
 80012f8:	40021000 	.word	0x40021000
 80012fc:	40020400 	.word	0x40020400
 8001300:	40020c00 	.word	0x40020c00
 8001304:	40020000 	.word	0x40020000
 8001308:	40020800 	.word	0x40020800

0800130c <de_reversa_mami>:

/* USER CODE BEGIN 4 */

void de_reversa_mami(void) { //codigo para ir de la casilla 15 a la 0... muy chiche
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0

	if (solicitud_linea == 1) { //cambio de casilla
 8001310:	4b2a      	ldr	r3, [pc, #168]	@ (80013bc <de_reversa_mami+0xb0>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b01      	cmp	r3, #1
 8001318:	d13f      	bne.n	800139a <de_reversa_mami+0x8e>
		contador_giros = 0;
 800131a:	4b29      	ldr	r3, [pc, #164]	@ (80013c0 <de_reversa_mami+0xb4>)
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
		ubicacion = act_ubicacion(ubicacion, orientacion_actual);
 8001320:	4b28      	ldr	r3, [pc, #160]	@ (80013c4 <de_reversa_mami+0xb8>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4a28      	ldr	r2, [pc, #160]	@ (80013c8 <de_reversa_mami+0xbc>)
 8001326:	7812      	ldrb	r2, [r2, #0]
 8001328:	4611      	mov	r1, r2
 800132a:	4618      	mov	r0, r3
 800132c:	f000 fa6a 	bl	8001804 <act_ubicacion>
 8001330:	4603      	mov	r3, r0
 8001332:	461a      	mov	r2, r3
 8001334:	4b23      	ldr	r3, [pc, #140]	@ (80013c4 <de_reversa_mami+0xb8>)
 8001336:	701a      	strb	r2, [r3, #0]
		casilla_n = camino_solucion[contador_casillas]; //calcula la casilla a la que hay q ir
 8001338:	4b24      	ldr	r3, [pc, #144]	@ (80013cc <de_reversa_mami+0xc0>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <de_reversa_mami+0xc4>)
 8001340:	5c9a      	ldrb	r2, [r3, r2]
 8001342:	4b24      	ldr	r3, [pc, #144]	@ (80013d4 <de_reversa_mami+0xc8>)
 8001344:	701a      	strb	r2, [r3, #0]
		orientacion_futura = obtener_orientacion_futura(ubicacion, casilla_n); //obtiene a la orientacion a la que hay que ir con la ubicacion actual y casilla n
 8001346:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <de_reversa_mami+0xb8>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4a22      	ldr	r2, [pc, #136]	@ (80013d4 <de_reversa_mami+0xc8>)
 800134c:	7812      	ldrb	r2, [r2, #0]
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f9f9 	bl	8001748 <obtener_orientacion_futura>
 8001356:	4603      	mov	r3, r0
 8001358:	461a      	mov	r2, r3
 800135a:	4b1f      	ldr	r3, [pc, #124]	@ (80013d8 <de_reversa_mami+0xcc>)
 800135c:	701a      	strb	r2, [r3, #0]
		giro = obtenerGiro(orientacion_actual, orientacion_futura); //con la orientacion futura (orientación q quiero) y la orientacion actual que giro debo realizar
 800135e:	4b1a      	ldr	r3, [pc, #104]	@ (80013c8 <de_reversa_mami+0xbc>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	4a1d      	ldr	r2, [pc, #116]	@ (80013d8 <de_reversa_mami+0xcc>)
 8001364:	7812      	ldrb	r2, [r2, #0]
 8001366:	4611      	mov	r1, r2
 8001368:	4618      	mov	r0, r3
 800136a:	f000 fa19 	bl	80017a0 <obtenerGiro>
 800136e:	4603      	mov	r3, r0
 8001370:	461a      	mov	r2, r3
 8001372:	4b1a      	ldr	r3, [pc, #104]	@ (80013dc <de_reversa_mami+0xd0>)
 8001374:	701a      	strb	r2, [r3, #0]
		orientacion_actual = orientacion_futura;  //actualizo la orientación
 8001376:	4b18      	ldr	r3, [pc, #96]	@ (80013d8 <de_reversa_mami+0xcc>)
 8001378:	781a      	ldrb	r2, [r3, #0]
 800137a:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <de_reversa_mami+0xbc>)
 800137c:	701a      	strb	r2, [r3, #0]
		ejecutarGiro(giro); //giro y me voy del if
 800137e:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <de_reversa_mami+0xd0>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f000 fb92 	bl	8001aac <ejecutarGiro>
		contador_casillas = contador_casillas - 1;
 8001388:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <de_reversa_mami+0xc0>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	3b01      	subs	r3, #1
 800138e:	b2da      	uxtb	r2, r3
 8001390:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <de_reversa_mami+0xc0>)
 8001392:	701a      	strb	r2, [r3, #0]
		solicitud_linea = 0;
 8001394:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <de_reversa_mami+0xb0>)
 8001396:	2200      	movs	r2, #0
 8001398:	701a      	strb	r2, [r3, #0]
	}
	if (filtrado_linea == 1) {
 800139a:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <de_reversa_mami+0xd4>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d101      	bne.n	80013a8 <de_reversa_mami+0x9c>
		filtrado_linea_funcion();
 80013a4:	f000 fffa 	bl	800239c <filtrado_linea_funcion>
	}
	if (ubicacion == 0)
 80013a8:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <de_reversa_mami+0xb8>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d102      	bne.n	80013b6 <de_reversa_mami+0xaa>
		prueba = 10;
 80013b0:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <de_reversa_mami+0xd8>)
 80013b2:	220a      	movs	r2, #10
 80013b4:	701a      	strb	r2, [r3, #0]
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000228 	.word	0x20000228
 80013c0:	200001ee 	.word	0x200001ee
 80013c4:	200001c8 	.word	0x200001c8
 80013c8:	200001c9 	.word	0x200001c9
 80013cc:	200001ec 	.word	0x200001ec
 80013d0:	200001f8 	.word	0x200001f8
 80013d4:	20000000 	.word	0x20000000
 80013d8:	200001ca 	.word	0x200001ca
 80013dc:	200001cb 	.word	0x200001cb
 80013e0:	20000229 	.word	0x20000229
 80013e4:	200001ed 	.word	0x200001ed

080013e8 <ajuste_automatico>:
void ajuste_automatico(void) {
 80013e8:	b5b0      	push	{r4, r5, r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	if ((sensor_der_min == 0) || (sensor_izq_min == 0)) {
 80013ec:	4b56      	ldr	r3, [pc, #344]	@ (8001548 <ajuste_automatico+0x160>)
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d003      	beq.n	80013fc <ajuste_automatico+0x14>
 80013f4:	4b55      	ldr	r3, [pc, #340]	@ (800154c <ajuste_automatico+0x164>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d107      	bne.n	800140c <ajuste_automatico+0x24>
		sensor_der_min = 32000;
 80013fc:	4b52      	ldr	r3, [pc, #328]	@ (8001548 <ajuste_automatico+0x160>)
 80013fe:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001402:	801a      	strh	r2, [r3, #0]
		sensor_izq_min = 32000;
 8001404:	4b51      	ldr	r3, [pc, #324]	@ (800154c <ajuste_automatico+0x164>)
 8001406:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800140a:	801a      	strh	r2, [r3, #0]
	}
	if (sensor_der_min > sensor_der_avg) {
 800140c:	4b4e      	ldr	r3, [pc, #312]	@ (8001548 <ajuste_automatico+0x160>)
 800140e:	881a      	ldrh	r2, [r3, #0]
 8001410:	4b4f      	ldr	r3, [pc, #316]	@ (8001550 <ajuste_automatico+0x168>)
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	b29b      	uxth	r3, r3
 8001416:	429a      	cmp	r2, r3
 8001418:	d904      	bls.n	8001424 <ajuste_automatico+0x3c>
		sensor_der_min = sensor_der_avg;
 800141a:	4b4d      	ldr	r3, [pc, #308]	@ (8001550 <ajuste_automatico+0x168>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	b29a      	uxth	r2, r3
 8001420:	4b49      	ldr	r3, [pc, #292]	@ (8001548 <ajuste_automatico+0x160>)
 8001422:	801a      	strh	r2, [r3, #0]
	}
	if (sensor_izq_min > sensor_izq_avg) {
 8001424:	4b49      	ldr	r3, [pc, #292]	@ (800154c <ajuste_automatico+0x164>)
 8001426:	881a      	ldrh	r2, [r3, #0]
 8001428:	4b4a      	ldr	r3, [pc, #296]	@ (8001554 <ajuste_automatico+0x16c>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	b29b      	uxth	r3, r3
 800142e:	429a      	cmp	r2, r3
 8001430:	d904      	bls.n	800143c <ajuste_automatico+0x54>
		sensor_izq_min = sensor_izq_avg;
 8001432:	4b48      	ldr	r3, [pc, #288]	@ (8001554 <ajuste_automatico+0x16c>)
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	b29a      	uxth	r2, r3
 8001438:	4b44      	ldr	r3, [pc, #272]	@ (800154c <ajuste_automatico+0x164>)
 800143a:	801a      	strh	r2, [r3, #0]
	}
	if (sensor_der_max < sensor_der_avg) {
 800143c:	4b46      	ldr	r3, [pc, #280]	@ (8001558 <ajuste_automatico+0x170>)
 800143e:	881a      	ldrh	r2, [r3, #0]
 8001440:	4b43      	ldr	r3, [pc, #268]	@ (8001550 <ajuste_automatico+0x168>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	b29b      	uxth	r3, r3
 8001446:	429a      	cmp	r2, r3
 8001448:	d204      	bcs.n	8001454 <ajuste_automatico+0x6c>
		sensor_der_max = sensor_der_avg;
 800144a:	4b41      	ldr	r3, [pc, #260]	@ (8001550 <ajuste_automatico+0x168>)
 800144c:	881b      	ldrh	r3, [r3, #0]
 800144e:	b29a      	uxth	r2, r3
 8001450:	4b41      	ldr	r3, [pc, #260]	@ (8001558 <ajuste_automatico+0x170>)
 8001452:	801a      	strh	r2, [r3, #0]
	}
	if (sensor_izq_max < sensor_izq_avg) {
 8001454:	4b41      	ldr	r3, [pc, #260]	@ (800155c <ajuste_automatico+0x174>)
 8001456:	881a      	ldrh	r2, [r3, #0]
 8001458:	4b3e      	ldr	r3, [pc, #248]	@ (8001554 <ajuste_automatico+0x16c>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	b29b      	uxth	r3, r3
 800145e:	429a      	cmp	r2, r3
 8001460:	d204      	bcs.n	800146c <ajuste_automatico+0x84>
		sensor_izq_max = sensor_izq_avg;
 8001462:	4b3c      	ldr	r3, [pc, #240]	@ (8001554 <ajuste_automatico+0x16c>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	b29a      	uxth	r2, r3
 8001468:	4b3c      	ldr	r3, [pc, #240]	@ (800155c <ajuste_automatico+0x174>)
 800146a:	801a      	strh	r2, [r3, #0]
	}
	if (HAL_GPIO_ReadPin(boton_GPIO_Port, boton_Pin) == GPIO_PIN_SET) {
 800146c:	2101      	movs	r1, #1
 800146e:	483c      	ldr	r0, [pc, #240]	@ (8001560 <ajuste_automatico+0x178>)
 8001470:	f002 fd9e 	bl	8003fb0 <HAL_GPIO_ReadPin>
 8001474:	4603      	mov	r3, r0
 8001476:	2b01      	cmp	r3, #1
 8001478:	d15c      	bne.n	8001534 <ajuste_automatico+0x14c>
		HAL_Delay(40);
 800147a:	2028      	movs	r0, #40	@ 0x28
 800147c:	f001 fac2 	bl	8002a04 <HAL_Delay>
		if (HAL_GPIO_ReadPin(boton_GPIO_Port, boton_Pin) == GPIO_PIN_SET) {
 8001480:	2101      	movs	r1, #1
 8001482:	4837      	ldr	r0, [pc, #220]	@ (8001560 <ajuste_automatico+0x178>)
 8001484:	f002 fd94 	bl	8003fb0 <HAL_GPIO_ReadPin>
 8001488:	4603      	mov	r3, r0
 800148a:	2b01      	cmp	r3, #1
 800148c:	d152      	bne.n	8001534 <ajuste_automatico+0x14c>
			margen_d = ((sensor_der_max * 0.4) + (sensor_der_min * 0.6));
 800148e:	4b32      	ldr	r3, [pc, #200]	@ (8001558 <ajuste_automatico+0x170>)
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff f970 	bl	8000778 <__aeabi_i2d>
 8001498:	a327      	add	r3, pc, #156	@ (adr r3, 8001538 <ajuste_automatico+0x150>)
 800149a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149e:	f7fe feef 	bl	8000280 <__aeabi_dmul>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4614      	mov	r4, r2
 80014a8:	461d      	mov	r5, r3
 80014aa:	4b27      	ldr	r3, [pc, #156]	@ (8001548 <ajuste_automatico+0x160>)
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff f962 	bl	8000778 <__aeabi_i2d>
 80014b4:	a322      	add	r3, pc, #136	@ (adr r3, 8001540 <ajuste_automatico+0x158>)
 80014b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ba:	f7fe fee1 	bl	8000280 <__aeabi_dmul>
 80014be:	4602      	mov	r2, r0
 80014c0:	460b      	mov	r3, r1
 80014c2:	4620      	mov	r0, r4
 80014c4:	4629      	mov	r1, r5
 80014c6:	f7ff f80b 	bl	80004e0 <__adddf3>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4610      	mov	r0, r2
 80014d0:	4619      	mov	r1, r3
 80014d2:	f7ff f9bb 	bl	800084c <__aeabi_d2uiz>
 80014d6:	4603      	mov	r3, r0
 80014d8:	b29a      	uxth	r2, r3
 80014da:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <ajuste_automatico+0x17c>)
 80014dc:	801a      	strh	r2, [r3, #0]
			margen_i = ((sensor_izq_max * 0.4) + (sensor_izq_min * 0.6));
 80014de:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <ajuste_automatico+0x174>)
 80014e0:	881b      	ldrh	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff f948 	bl	8000778 <__aeabi_i2d>
 80014e8:	a313      	add	r3, pc, #76	@ (adr r3, 8001538 <ajuste_automatico+0x150>)
 80014ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ee:	f7fe fec7 	bl	8000280 <__aeabi_dmul>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4614      	mov	r4, r2
 80014f8:	461d      	mov	r5, r3
 80014fa:	4b14      	ldr	r3, [pc, #80]	@ (800154c <ajuste_automatico+0x164>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff f93a 	bl	8000778 <__aeabi_i2d>
 8001504:	a30e      	add	r3, pc, #56	@ (adr r3, 8001540 <ajuste_automatico+0x158>)
 8001506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150a:	f7fe feb9 	bl	8000280 <__aeabi_dmul>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4620      	mov	r0, r4
 8001514:	4629      	mov	r1, r5
 8001516:	f7fe ffe3 	bl	80004e0 <__adddf3>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4610      	mov	r0, r2
 8001520:	4619      	mov	r1, r3
 8001522:	f7ff f993 	bl	800084c <__aeabi_d2uiz>
 8001526:	4603      	mov	r3, r0
 8001528:	b29a      	uxth	r2, r3
 800152a:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <ajuste_automatico+0x180>)
 800152c:	801a      	strh	r2, [r3, #0]
			prueba = 4;
 800152e:	4b0f      	ldr	r3, [pc, #60]	@ (800156c <ajuste_automatico+0x184>)
 8001530:	2204      	movs	r2, #4
 8001532:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001534:	bf00      	nop
 8001536:	bdb0      	pop	{r4, r5, r7, pc}
 8001538:	9999999a 	.word	0x9999999a
 800153c:	3fd99999 	.word	0x3fd99999
 8001540:	33333333 	.word	0x33333333
 8001544:	3fe33333 	.word	0x3fe33333
 8001548:	20000004 	.word	0x20000004
 800154c:	20000002 	.word	0x20000002
 8001550:	200002ae 	.word	0x200002ae
 8001554:	200002ac 	.word	0x200002ac
 8001558:	200001f2 	.word	0x200001f2
 800155c:	200001f0 	.word	0x200001f0
 8001560:	40020000 	.word	0x40020000
 8001564:	200001f6 	.word	0x200001f6
 8001568:	200001f4 	.word	0x200001f4
 800156c:	200001ed 	.word	0x200001ed

08001570 <prueba_avanzar>:

void prueba_avanzar(void) {
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
//	correccion_avanzar(); //codigo sencillo para configurar los margenes del ADC y verificacion de las ruedas y pilas
	ejecutarGiro(izquierda);
 8001574:	2001      	movs	r0, #1
 8001576:	f000 fa99 	bl	8001aac <ejecutarGiro>
	ejecutarGiro(adelante);
 800157a:	2000      	movs	r0, #0
 800157c:	f000 fa96 	bl	8001aac <ejecutarGiro>

	while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <prueba_avanzar+0x10>

08001584 <programa_principal>:
		;
}

void programa_principal(void) {
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
	correccion_avanzar();
 8001588:	f000 f9bc 	bl	8001904 <correccion_avanzar>
	girando = 0;
 800158c:	4b5e      	ldr	r3, [pc, #376]	@ (8001708 <programa_principal+0x184>)
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
	if (solicitud_linea == 1) { //cambio de casilla
 8001592:	4b5e      	ldr	r3, [pc, #376]	@ (800170c <programa_principal+0x188>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b01      	cmp	r3, #1
 800159a:	d156      	bne.n	800164a <programa_principal+0xc6>
		contador_giros = 0;
 800159c:	4b5c      	ldr	r3, [pc, #368]	@ (8001710 <programa_principal+0x18c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
		contador_casillas = contador_casillas + 1;
 80015a2:	4b5c      	ldr	r3, [pc, #368]	@ (8001714 <programa_principal+0x190>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	3301      	adds	r3, #1
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	4b5a      	ldr	r3, [pc, #360]	@ (8001714 <programa_principal+0x190>)
 80015ac:	701a      	strb	r2, [r3, #0]
		ubicacion = act_ubicacion(ubicacion, orientacion_actual);
 80015ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001718 <programa_principal+0x194>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4a5a      	ldr	r2, [pc, #360]	@ (800171c <programa_principal+0x198>)
 80015b4:	7812      	ldrb	r2, [r2, #0]
 80015b6:	4611      	mov	r1, r2
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 f923 	bl	8001804 <act_ubicacion>
 80015be:	4603      	mov	r3, r0
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b55      	ldr	r3, [pc, #340]	@ (8001718 <programa_principal+0x194>)
 80015c4:	701a      	strb	r2, [r3, #0]
		envio_ubicacion(ubicacion, casilla_n);
 80015c6:	4b54      	ldr	r3, [pc, #336]	@ (8001718 <programa_principal+0x194>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	4a55      	ldr	r2, [pc, #340]	@ (8001720 <programa_principal+0x19c>)
 80015cc:	7812      	ldrb	r2, [r2, #0]
 80015ce:	4611      	mov	r1, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 ff43 	bl	800245c <envio_ubicacion>
		casilla_n = calculo_minimo_peso(peso, pared, ubicacion, orientacion_actual); //calcula la casilla a la que hay q ir
 80015d6:	4b50      	ldr	r3, [pc, #320]	@ (8001718 <programa_principal+0x194>)
 80015d8:	781a      	ldrb	r2, [r3, #0]
 80015da:	4b50      	ldr	r3, [pc, #320]	@ (800171c <programa_principal+0x198>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	4951      	ldr	r1, [pc, #324]	@ (8001724 <programa_principal+0x1a0>)
 80015e0:	4851      	ldr	r0, [pc, #324]	@ (8001728 <programa_principal+0x1a4>)
 80015e2:	f000 fc4d 	bl	8001e80 <calculo_minimo_peso>
 80015e6:	4603      	mov	r3, r0
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b4d      	ldr	r3, [pc, #308]	@ (8001720 <programa_principal+0x19c>)
 80015ec:	701a      	strb	r2, [r3, #0]
		orientacion_futura = obtener_orientacion_futura(ubicacion, casilla_n); //obtiene a la orientacion a la que hay que ir con la ubicacion actual y casilla n
 80015ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001718 <programa_principal+0x194>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	4a4b      	ldr	r2, [pc, #300]	@ (8001720 <programa_principal+0x19c>)
 80015f4:	7812      	ldrb	r2, [r2, #0]
 80015f6:	4611      	mov	r1, r2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f000 f8a5 	bl	8001748 <obtener_orientacion_futura>
 80015fe:	4603      	mov	r3, r0
 8001600:	461a      	mov	r2, r3
 8001602:	4b4a      	ldr	r3, [pc, #296]	@ (800172c <programa_principal+0x1a8>)
 8001604:	701a      	strb	r2, [r3, #0]
		giro = obtenerGiro(orientacion_actual, orientacion_futura); //con la orientacion futura (orientación q quiero) y la orientacion actual que giro debo realizar
 8001606:	4b45      	ldr	r3, [pc, #276]	@ (800171c <programa_principal+0x198>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	4a48      	ldr	r2, [pc, #288]	@ (800172c <programa_principal+0x1a8>)
 800160c:	7812      	ldrb	r2, [r2, #0]
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f000 f8c5 	bl	80017a0 <obtenerGiro>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	4b45      	ldr	r3, [pc, #276]	@ (8001730 <programa_principal+0x1ac>)
 800161c:	701a      	strb	r2, [r3, #0]
		orientacion_actual = orientacion_futura;  //actualizo la orientación
 800161e:	4b43      	ldr	r3, [pc, #268]	@ (800172c <programa_principal+0x1a8>)
 8001620:	781a      	ldrb	r2, [r3, #0]
 8001622:	4b3e      	ldr	r3, [pc, #248]	@ (800171c <programa_principal+0x198>)
 8001624:	701a      	strb	r2, [r3, #0]
		ejecutarGiro(giro); //giro y me voy del if
 8001626:	4b42      	ldr	r3, [pc, #264]	@ (8001730 <programa_principal+0x1ac>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f000 fa3e 	bl	8001aac <ejecutarGiro>
		girando = 0;
 8001630:	4b35      	ldr	r3, [pc, #212]	@ (8001708 <programa_principal+0x184>)
 8001632:	2200      	movs	r2, #0
 8001634:	701a      	strb	r2, [r3, #0]
		camino_solucion[contador_casillas] = ubicacion;
 8001636:	4b37      	ldr	r3, [pc, #220]	@ (8001714 <programa_principal+0x190>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	4b36      	ldr	r3, [pc, #216]	@ (8001718 <programa_principal+0x194>)
 800163e:	7819      	ldrb	r1, [r3, #0]
 8001640:	4b3c      	ldr	r3, [pc, #240]	@ (8001734 <programa_principal+0x1b0>)
 8001642:	5499      	strb	r1, [r3, r2]
		solicitud_linea = 0;
 8001644:	4b31      	ldr	r3, [pc, #196]	@ (800170c <programa_principal+0x188>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
	}
	if (solicitud_pared == 1) {
 800164a:	4b3b      	ldr	r3, [pc, #236]	@ (8001738 <programa_principal+0x1b4>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b01      	cmp	r3, #1
 8001652:	d141      	bne.n	80016d8 <programa_principal+0x154>
		girando = 1;
 8001654:	4b2c      	ldr	r3, [pc, #176]	@ (8001708 <programa_principal+0x184>)
 8001656:	2201      	movs	r2, #1
 8001658:	701a      	strb	r2, [r3, #0]
		act_pared(pared, ubicacion, orientacion_actual); //primero actualiza la pared encontrada
 800165a:	4b2f      	ldr	r3, [pc, #188]	@ (8001718 <programa_principal+0x194>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	4a2f      	ldr	r2, [pc, #188]	@ (800171c <programa_principal+0x198>)
 8001660:	7812      	ldrb	r2, [r2, #0]
 8001662:	4619      	mov	r1, r3
 8001664:	482f      	ldr	r0, [pc, #188]	@ (8001724 <programa_principal+0x1a0>)
 8001666:	f000 fb19 	bl	8001c9c <act_pared>
		act_pesos(pared, peso);  //luego actualiza el peso
 800166a:	492f      	ldr	r1, [pc, #188]	@ (8001728 <programa_principal+0x1a4>)
 800166c:	482d      	ldr	r0, [pc, #180]	@ (8001724 <programa_principal+0x1a0>)
 800166e:	f000 fb67 	bl	8001d40 <act_pesos>
		casilla_n = calculo_minimo_peso(peso, pared, ubicacion, orientacion_actual); //calcula la casilla a la que hay q ir
 8001672:	4b29      	ldr	r3, [pc, #164]	@ (8001718 <programa_principal+0x194>)
 8001674:	781a      	ldrb	r2, [r3, #0]
 8001676:	4b29      	ldr	r3, [pc, #164]	@ (800171c <programa_principal+0x198>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	492a      	ldr	r1, [pc, #168]	@ (8001724 <programa_principal+0x1a0>)
 800167c:	482a      	ldr	r0, [pc, #168]	@ (8001728 <programa_principal+0x1a4>)
 800167e:	f000 fbff 	bl	8001e80 <calculo_minimo_peso>
 8001682:	4603      	mov	r3, r0
 8001684:	461a      	mov	r2, r3
 8001686:	4b26      	ldr	r3, [pc, #152]	@ (8001720 <programa_principal+0x19c>)
 8001688:	701a      	strb	r2, [r3, #0]
		orientacion_futura = obtener_orientacion_futura(ubicacion, casilla_n); //obtiene a la orientacion a la que hay que ir con la ubicacion actual y casilla n
 800168a:	4b23      	ldr	r3, [pc, #140]	@ (8001718 <programa_principal+0x194>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	4a24      	ldr	r2, [pc, #144]	@ (8001720 <programa_principal+0x19c>)
 8001690:	7812      	ldrb	r2, [r2, #0]
 8001692:	4611      	mov	r1, r2
 8001694:	4618      	mov	r0, r3
 8001696:	f000 f857 	bl	8001748 <obtener_orientacion_futura>
 800169a:	4603      	mov	r3, r0
 800169c:	461a      	mov	r2, r3
 800169e:	4b23      	ldr	r3, [pc, #140]	@ (800172c <programa_principal+0x1a8>)
 80016a0:	701a      	strb	r2, [r3, #0]
		giro = obtenerGiro(orientacion_actual, orientacion_futura); //con la orientacion futura (orientación q quiero) y la orientacion actual que giro debo realizar
 80016a2:	4b1e      	ldr	r3, [pc, #120]	@ (800171c <programa_principal+0x198>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	4a21      	ldr	r2, [pc, #132]	@ (800172c <programa_principal+0x1a8>)
 80016a8:	7812      	ldrb	r2, [r2, #0]
 80016aa:	4611      	mov	r1, r2
 80016ac:	4618      	mov	r0, r3
 80016ae:	f000 f877 	bl	80017a0 <obtenerGiro>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001730 <programa_principal+0x1ac>)
 80016b8:	701a      	strb	r2, [r3, #0]
		orientacion_actual = orientacion_futura;  //actualizo la orientación
 80016ba:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <programa_principal+0x1a8>)
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	4b17      	ldr	r3, [pc, #92]	@ (800171c <programa_principal+0x198>)
 80016c0:	701a      	strb	r2, [r3, #0]
		ejecutarGiro(giro); //giro y me voy del if
 80016c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001730 <programa_principal+0x1ac>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 f9f0 	bl	8001aac <ejecutarGiro>
		girando = 0;
 80016cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <programa_principal+0x184>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
		solicitud_pared = 0;
 80016d2:	4b19      	ldr	r3, [pc, #100]	@ (8001738 <programa_principal+0x1b4>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
	}
	if (filtrado_pared == 1) {
 80016d8:	4b18      	ldr	r3, [pc, #96]	@ (800173c <programa_principal+0x1b8>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d101      	bne.n	80016e6 <programa_principal+0x162>
		filtrado_pared_funcion();
 80016e2:	f000 fe33 	bl	800234c <filtrado_pared_funcion>
	}
	if (filtrado_linea == 1) {
 80016e6:	4b16      	ldr	r3, [pc, #88]	@ (8001740 <programa_principal+0x1bc>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d101      	bne.n	80016f4 <programa_principal+0x170>
		filtrado_linea_funcion();
 80016f0:	f000 fe54 	bl	800239c <filtrado_linea_funcion>
	}
	if (ubicacion == 15) {
 80016f4:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <programa_principal+0x194>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b0f      	cmp	r3, #15
 80016fa:	d102      	bne.n	8001702 <programa_principal+0x17e>
		prueba = 10;
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <programa_principal+0x1c0>)
 80016fe:	220a      	movs	r2, #10
 8001700:	701a      	strb	r2, [r3, #0]
	}
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000218 	.word	0x20000218
 800170c:	20000228 	.word	0x20000228
 8001710:	200001ee 	.word	0x200001ee
 8001714:	200001ec 	.word	0x200001ec
 8001718:	200001c8 	.word	0x200001c8
 800171c:	200001c9 	.word	0x200001c9
 8001720:	20000000 	.word	0x20000000
 8001724:	200001dc 	.word	0x200001dc
 8001728:	200001cc 	.word	0x200001cc
 800172c:	200001ca 	.word	0x200001ca
 8001730:	200001cb 	.word	0x200001cb
 8001734:	200001f8 	.word	0x200001f8
 8001738:	20000220 	.word	0x20000220
 800173c:	20000221 	.word	0x20000221
 8001740:	20000229 	.word	0x20000229
 8001744:	200001ed 	.word	0x200001ed

08001748 <obtener_orientacion_futura>:
	TIM3->CCR4 = v_media_der; // rueda a velocidad media
	while (1)
		;
}

uint8_t obtener_orientacion_futura(uint8_t ubicacion, uint8_t casilla_n) { // Devuelve la dirección hacia donde hay que ir según la diferencia entre casillas
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	460a      	mov	r2, r1
 8001752:	71fb      	strb	r3, [r7, #7]
 8001754:	4613      	mov	r3, r2
 8001756:	71bb      	strb	r3, [r7, #6]

	if (casilla_n == ubicacion + 1)
 8001758:	79ba      	ldrb	r2, [r7, #6]
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	3301      	adds	r3, #1
 800175e:	429a      	cmp	r2, r3
 8001760:	d101      	bne.n	8001766 <obtener_orientacion_futura+0x1e>
		return oeste;
 8001762:	2303      	movs	r3, #3
 8001764:	e015      	b.n	8001792 <obtener_orientacion_futura+0x4a>
	if (casilla_n == ubicacion - 1)
 8001766:	79ba      	ldrb	r2, [r7, #6]
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	3b01      	subs	r3, #1
 800176c:	429a      	cmp	r2, r3
 800176e:	d101      	bne.n	8001774 <obtener_orientacion_futura+0x2c>
		return este;
 8001770:	2301      	movs	r3, #1
 8001772:	e00e      	b.n	8001792 <obtener_orientacion_futura+0x4a>
	if (casilla_n == ubicacion + 4)
 8001774:	79ba      	ldrb	r2, [r7, #6]
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	3304      	adds	r3, #4
 800177a:	429a      	cmp	r2, r3
 800177c:	d101      	bne.n	8001782 <obtener_orientacion_futura+0x3a>
		return norte;
 800177e:	2300      	movs	r3, #0
 8001780:	e007      	b.n	8001792 <obtener_orientacion_futura+0x4a>
	if (casilla_n == ubicacion - 4)
 8001782:	79ba      	ldrb	r2, [r7, #6]
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	3b04      	subs	r3, #4
 8001788:	429a      	cmp	r2, r3
 800178a:	d101      	bne.n	8001790 <obtener_orientacion_futura+0x48>
		return sur;
 800178c:	2302      	movs	r3, #2
 800178e:	e000      	b.n	8001792 <obtener_orientacion_futura+0x4a>

	return 100; // Movimiento no válido (no adyacente o fuera del tablero)
 8001790:	2364      	movs	r3, #100	@ 0x64
}
 8001792:	4618      	mov	r0, r3
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
	...

080017a0 <obtenerGiro>:

uint8_t obtenerGiro(uint8_t orientacion_actual, uint8_t orientacion_futura) { // Calcula el giro que debe hacer el autito para pasar de su orientación actual a la deseada
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	460a      	mov	r2, r1
 80017aa:	71fb      	strb	r3, [r7, #7]
 80017ac:	4613      	mov	r3, r2
 80017ae:	71bb      	strb	r3, [r7, #6]
	int diferencia = (orientacion_futura - orientacion_actual + 4) % 4; //el %4 se queda con el resto de la divsion por 4
 80017b0:	79ba      	ldrb	r2, [r7, #6]
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	3304      	adds	r3, #4
 80017b8:	425a      	negs	r2, r3
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	f002 0203 	and.w	r2, r2, #3
 80017c2:	bf58      	it	pl
 80017c4:	4253      	negpl	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]

	switch (diferencia) {
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2b03      	cmp	r3, #3
 80017cc:	d812      	bhi.n	80017f4 <obtenerGiro+0x54>
 80017ce:	a201      	add	r2, pc, #4	@ (adr r2, 80017d4 <obtenerGiro+0x34>)
 80017d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d4:	080017e5 	.word	0x080017e5
 80017d8:	080017e9 	.word	0x080017e9
 80017dc:	080017ed 	.word	0x080017ed
 80017e0:	080017f1 	.word	0x080017f1
	case 0:
		return adelante;
 80017e4:	2300      	movs	r3, #0
 80017e6:	e006      	b.n	80017f6 <obtenerGiro+0x56>
	case 1:
		return derecha;
 80017e8:	2302      	movs	r3, #2
 80017ea:	e004      	b.n	80017f6 <obtenerGiro+0x56>
	case 2:
		return giro_180;
 80017ec:	2303      	movs	r3, #3
 80017ee:	e002      	b.n	80017f6 <obtenerGiro+0x56>
	case 3:
		return izquierda;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e000      	b.n	80017f6 <obtenerGiro+0x56>
	default:
		return 100; // Error
 80017f4:	2364      	movs	r3, #100	@ 0x64
	}
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop

08001804 <act_ubicacion>:
uint8_t act_ubicacion(uint8_t ubicacion, uint8_t orientacion_actual) {
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	460a      	mov	r2, r1
 800180e:	71fb      	strb	r3, [r7, #7]
 8001810:	4613      	mov	r3, r2
 8001812:	71bb      	strb	r3, [r7, #6]

	switch (orientacion_actual) {
 8001814:	79bb      	ldrb	r3, [r7, #6]
 8001816:	2b03      	cmp	r3, #3
 8001818:	d81a      	bhi.n	8001850 <act_ubicacion+0x4c>
 800181a:	a201      	add	r2, pc, #4	@ (adr r2, 8001820 <act_ubicacion+0x1c>)
 800181c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001820:	08001831 	.word	0x08001831
 8001824:	08001839 	.word	0x08001839
 8001828:	08001841 	.word	0x08001841
 800182c:	08001849 	.word	0x08001849
	case 0:
		return ubicacion + 4;
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	3304      	adds	r3, #4
 8001834:	b2db      	uxtb	r3, r3
 8001836:	e00c      	b.n	8001852 <act_ubicacion+0x4e>
	case 1:
		return ubicacion - 1;
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	3b01      	subs	r3, #1
 800183c:	b2db      	uxtb	r3, r3
 800183e:	e008      	b.n	8001852 <act_ubicacion+0x4e>
	case 2:
		return ubicacion - 4;
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	3b04      	subs	r3, #4
 8001844:	b2db      	uxtb	r3, r3
 8001846:	e004      	b.n	8001852 <act_ubicacion+0x4e>
	case 3:
		return ubicacion + 1;
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	3301      	adds	r3, #1
 800184c:	b2db      	uxtb	r3, r3
 800184e:	e000      	b.n	8001852 <act_ubicacion+0x4e>
	default:
		return 100; // Error
 8001850:	2364      	movs	r3, #100	@ 0x64
	}
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop

08001860 <promediar>:

void promediar(uint16_t *buffer) {
 8001860:	b480      	push	{r7}
 8001862:	b087      	sub	sp, #28
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	uint32_t sensor_izq_sum = 0, sensor_der_sum = 0; // Inicializamos variables para acumular la suma de las muestras
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	2300      	movs	r3, #0
 800186e:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 16; ++i) { // Ralizamos la suma incrementando el puntero a las muestras
 8001870:	2300      	movs	r3, #0
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	e012      	b.n	800189c <promediar+0x3c>
		sensor_izq_sum += buffer[0];
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	881b      	ldrh	r3, [r3, #0]
 800187a:	461a      	mov	r2, r3
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	4413      	add	r3, r2
 8001880:	617b      	str	r3, [r7, #20]
		sensor_der_sum += buffer[1]; //hago la suma y la guardo (eso significa el +=)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3302      	adds	r3, #2
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	461a      	mov	r2, r3
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	4413      	add	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
		buffer += 2;  //desplazo el puntero 2
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3304      	adds	r3, #4
 8001894:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < 16; ++i) { // Ralizamos la suma incrementando el puntero a las muestras
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	3301      	adds	r3, #1
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2b0f      	cmp	r3, #15
 80018a0:	dde9      	ble.n	8001876 <promediar+0x16>
	}
	sensor_izq_avg = sensor_izq_sum / 16; //divido 16 porq son 16 muestras
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	091b      	lsrs	r3, r3, #4
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <promediar+0x64>)
 80018aa:	801a      	strh	r2, [r3, #0]
	sensor_der_avg = sensor_der_sum / 16;
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	091b      	lsrs	r3, r3, #4
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <promediar+0x68>)
 80018b4:	801a      	strh	r2, [r3, #0]
}
 80018b6:	bf00      	nop
 80018b8:	371c      	adds	r7, #28
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	200002ac 	.word	0x200002ac
 80018c8:	200002ae 	.word	0x200002ae

080018cc <HAL_ADC_ConvHalfCpltCallback>:
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) { // Rutina de antención a la interrupción de buffer a mitad
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
// Promediamos la primera mitad del buffer (el primer bloque de tamaño mínimo)
	promediar(&dma_buffer[0]);
 80018d4:	4803      	ldr	r0, [pc, #12]	@ (80018e4 <HAL_ADC_ConvHalfCpltCallback+0x18>)
 80018d6:	f7ff ffc3 	bl	8001860 <promediar>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	2000022c 	.word	0x2000022c

080018e8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) { // Rutina de antención a la interrupción de buffer a tope
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
// Promediamos la segunda mitad del buffer (el segundo bloque de tamaño mínimo)
	promediar(&dma_buffer[32]);
 80018f0:	4803      	ldr	r0, [pc, #12]	@ (8001900 <HAL_ADC_ConvCpltCallback+0x18>)
 80018f2:	f7ff ffb5 	bl	8001860 <promediar>
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	2000026c 	.word	0x2000026c

08001904 <correccion_avanzar>:
void correccion_avanzar(void) {
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	// corrección para el sensor izquierdo
	if ((sensor_izq_avg < margen_i) && (margen_d < sensor_der_avg)) {
 8001908:	4b1b      	ldr	r3, [pc, #108]	@ (8001978 <correccion_avanzar+0x74>)
 800190a:	881b      	ldrh	r3, [r3, #0]
 800190c:	b29a      	uxth	r2, r3
 800190e:	4b1b      	ldr	r3, [pc, #108]	@ (800197c <correccion_avanzar+0x78>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	429a      	cmp	r2, r3
 8001914:	d209      	bcs.n	800192a <correccion_avanzar+0x26>
 8001916:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <correccion_avanzar+0x7c>)
 8001918:	881a      	ldrh	r2, [r3, #0]
 800191a:	4b1a      	ldr	r3, [pc, #104]	@ (8001984 <correccion_avanzar+0x80>)
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	b29b      	uxth	r3, r3
 8001920:	429a      	cmp	r2, r3
 8001922:	d202      	bcs.n	800192a <correccion_avanzar+0x26>
		apagar_derecha();  // apagar motor derecho
 8001924:	f000 f880 	bl	8001a28 <apagar_derecha>
 8001928:	e024      	b.n	8001974 <correccion_avanzar+0x70>
	} else if ((margen_i < sensor_izq_avg) && (sensor_der_avg < margen_d)) { // avanzar con ambos motores
 800192a:	4b14      	ldr	r3, [pc, #80]	@ (800197c <correccion_avanzar+0x78>)
 800192c:	881a      	ldrh	r2, [r3, #0]
 800192e:	4b12      	ldr	r3, [pc, #72]	@ (8001978 <correccion_avanzar+0x74>)
 8001930:	881b      	ldrh	r3, [r3, #0]
 8001932:	b29b      	uxth	r3, r3
 8001934:	429a      	cmp	r2, r3
 8001936:	d209      	bcs.n	800194c <correccion_avanzar+0x48>
 8001938:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <correccion_avanzar+0x80>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	b29a      	uxth	r2, r3
 800193e:	4b10      	ldr	r3, [pc, #64]	@ (8001980 <correccion_avanzar+0x7c>)
 8001940:	881b      	ldrh	r3, [r3, #0]
 8001942:	429a      	cmp	r2, r3
 8001944:	d202      	bcs.n	800194c <correccion_avanzar+0x48>
		apagar_izquierda();  //apaga motor izquierdo
 8001946:	f000 f847 	bl	80019d8 <apagar_izquierda>
 800194a:	e013      	b.n	8001974 <correccion_avanzar+0x70>
	} else if (( sensor_izq_avg <margen_i) && (sensor_der_avg < margen_d)) {
 800194c:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <correccion_avanzar+0x74>)
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	b29a      	uxth	r2, r3
 8001952:	4b0a      	ldr	r3, [pc, #40]	@ (800197c <correccion_avanzar+0x78>)
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d209      	bcs.n	800196e <correccion_avanzar+0x6a>
 800195a:	4b0a      	ldr	r3, [pc, #40]	@ (8001984 <correccion_avanzar+0x80>)
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	b29a      	uxth	r2, r3
 8001960:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <correccion_avanzar+0x7c>)
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	429a      	cmp	r2, r3
 8001966:	d202      	bcs.n	800196e <correccion_avanzar+0x6a>
		apagar_derecha();
 8001968:	f000 f85e 	bl	8001a28 <apagar_derecha>
 800196c:	e002      	b.n	8001974 <correccion_avanzar+0x70>
	} else {
		avanzar();
 800196e:	f000 f80b 	bl	8001988 <avanzar>
	}
}
 8001972:	bf00      	nop
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	200002ac 	.word	0x200002ac
 800197c:	200001f4 	.word	0x200001f4
 8001980:	200001f6 	.word	0x200001f6
 8001984:	200002ae 	.word	0x200002ae

08001988 <avanzar>:
void avanzar(void) {
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET);
 800198c:	2200      	movs	r2, #0
 800198e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001992:	480f      	ldr	r0, [pc, #60]	@ (80019d0 <avanzar+0x48>)
 8001994:	f002 fb24 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_SET);
 8001998:	2201      	movs	r2, #1
 800199a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800199e:	480c      	ldr	r0, [pc, #48]	@ (80019d0 <avanzar+0x48>)
 80019a0:	f002 fb1e 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 80019a4:	2200      	movs	r2, #0
 80019a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019aa:	4809      	ldr	r0, [pc, #36]	@ (80019d0 <avanzar+0x48>)
 80019ac:	f002 fb18 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_SET);
 80019b0:	2201      	movs	r2, #1
 80019b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019b6:	4806      	ldr	r0, [pc, #24]	@ (80019d0 <avanzar+0x48>)
 80019b8:	f002 fb12 	bl	8003fe0 <HAL_GPIO_WritePin>
	TIM3->CCR3 = v_media_izq; // rueda a velocidad media (condigurable)
 80019bc:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <avanzar+0x4c>)
 80019be:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80019c2:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = v_media_der; // rueda a velocidad media
 80019c4:	4b03      	ldr	r3, [pc, #12]	@ (80019d4 <avanzar+0x4c>)
 80019c6:	f248 42d0 	movw	r2, #34000	@ 0x84d0
 80019ca:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80019cc:	bf00      	nop
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40020400 	.word	0x40020400
 80019d4:	40000400 	.word	0x40000400

080019d8 <apagar_izquierda>:

void apagar_izquierda(void) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET);
 80019dc:	2200      	movs	r2, #0
 80019de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019e2:	480f      	ldr	r0, [pc, #60]	@ (8001a20 <apagar_izquierda+0x48>)
 80019e4:	f002 fafc 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_SET);
 80019e8:	2201      	movs	r2, #1
 80019ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019ee:	480c      	ldr	r0, [pc, #48]	@ (8001a20 <apagar_izquierda+0x48>)
 80019f0:	f002 faf6 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 80019f4:	2200      	movs	r2, #0
 80019f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019fa:	4809      	ldr	r0, [pc, #36]	@ (8001a20 <apagar_izquierda+0x48>)
 80019fc:	f002 faf0 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_RESET);
 8001a00:	2200      	movs	r2, #0
 8001a02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a06:	4806      	ldr	r0, [pc, #24]	@ (8001a20 <apagar_izquierda+0x48>)
 8001a08:	f002 faea 	bl	8003fe0 <HAL_GPIO_WritePin>
	TIM3->CCR3 = v_media; // rueda a velocidad media (condigurable)
 8001a0c:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <apagar_izquierda+0x4c>)
 8001a0e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001a12:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = 0; // rueda a velocidad media
 8001a14:	4b03      	ldr	r3, [pc, #12]	@ (8001a24 <apagar_izquierda+0x4c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40020400 	.word	0x40020400
 8001a24:	40000400 	.word	0x40000400

08001a28 <apagar_derecha>:

void apagar_derecha(void) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a32:	480f      	ldr	r0, [pc, #60]	@ (8001a70 <apagar_derecha+0x48>)
 8001a34:	f002 fad4 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_RESET);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a3e:	480c      	ldr	r0, [pc, #48]	@ (8001a70 <apagar_derecha+0x48>)
 8001a40:	f002 face 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 8001a44:	2200      	movs	r2, #0
 8001a46:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a4a:	4809      	ldr	r0, [pc, #36]	@ (8001a70 <apagar_derecha+0x48>)
 8001a4c:	f002 fac8 	bl	8003fe0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_SET);
 8001a50:	2201      	movs	r2, #1
 8001a52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a56:	4806      	ldr	r0, [pc, #24]	@ (8001a70 <apagar_derecha+0x48>)
 8001a58:	f002 fac2 	bl	8003fe0 <HAL_GPIO_WritePin>
	TIM3->CCR3 = 0; // rueda a velocidad media (condigurable)
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <apagar_derecha+0x4c>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = v_media; // rueda a velocidad media
 8001a62:	4b04      	ldr	r3, [pc, #16]	@ (8001a74 <apagar_derecha+0x4c>)
 8001a64:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001a68:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40020400 	.word	0x40020400
 8001a74:	40000400 	.word	0x40000400

08001a78 <mini_retroceso>:

void mini_retroceso(void) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
	setMotorIzquierdo(retroceso);
 8001a7c:	2002      	movs	r0, #2
 8001a7e:	f000 f8a9 	bl	8001bd4 <setMotorIzquierdo>
	setMotorDerecho(retroceso);
 8001a82:	2002      	movs	r0, #2
 8001a84:	f000 f8d8 	bl	8001c38 <setMotorDerecho>
	HAL_Delay(tiempo_muerto_retroceso);
 8001a88:	2064      	movs	r0, #100	@ 0x64
 8001a8a:	f000 ffbb 	bl	8002a04 <HAL_Delay>
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <mini_avance>:
void mini_avance(void) {
 8001a92:	b580      	push	{r7, lr}
 8001a94:	af00      	add	r7, sp, #0
	setMotorIzquierdo(avance);
 8001a96:	2001      	movs	r0, #1
 8001a98:	f000 f89c 	bl	8001bd4 <setMotorIzquierdo>
	setMotorDerecho(avance);
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f000 f8cb 	bl	8001c38 <setMotorDerecho>
	HAL_Delay(tiempo_muerto);
 8001aa2:	2096      	movs	r0, #150	@ 0x96
 8001aa4:	f000 ffae 	bl	8002a04 <HAL_Delay>
}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <ejecutarGiro>:

void ejecutarGiro(uint8_t giro) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
	switch (giro) {
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	2b03      	cmp	r3, #3
 8001aba:	f200 8084 	bhi.w	8001bc6 <ejecutarGiro+0x11a>
 8001abe:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac4 <ejecutarGiro+0x18>)
 8001ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac4:	08001ad5 	.word	0x08001ad5
 8001ac8:	08001b3d 	.word	0x08001b3d
 8001acc:	08001adb 	.word	0x08001adb
 8001ad0:	08001ba1 	.word	0x08001ba1
	case adelante:
		mini_avance(); //este es para q siga recto y no corrija mal
 8001ad4:	f7ff ffdd 	bl	8001a92 <mini_avance>
		break;
 8001ad8:	e075      	b.n	8001bc6 <ejecutarGiro+0x11a>
	case derecha:
		if (contador_giros == 0) {
 8001ada:	4b3d      	ldr	r3, [pc, #244]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d119      	bne.n	8001b16 <ejecutarGiro+0x6a>
			contador_giros = contador_giros + 1;
 8001ae2:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	4b39      	ldr	r3, [pc, #228]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001aec:	701a      	strb	r2, [r3, #0]
			setMotorIzquierdo(avance);
 8001aee:	2001      	movs	r0, #1
 8001af0:	f000 f870 	bl	8001bd4 <setMotorIzquierdo>
			setMotorDerecho(avance);
 8001af4:	2001      	movs	r0, #1
 8001af6:	f000 f89f 	bl	8001c38 <setMotorDerecho>
			HAL_Delay(tiempo_muerto_avanzar);;
 8001afa:	200a      	movs	r0, #10
 8001afc:	f000 ff82 	bl	8002a04 <HAL_Delay>
			setMotorIzquierdo(avance);
 8001b00:	2001      	movs	r0, #1
 8001b02:	f000 f867 	bl	8001bd4 <setMotorIzquierdo>
			setMotorDerecho(retroceso);
 8001b06:	2002      	movs	r0, #2
 8001b08:	f000 f896 	bl	8001c38 <setMotorDerecho>
			HAL_Delay(tiempo_giro90_der);
 8001b0c:	f44f 701b 	mov.w	r0, #620	@ 0x26c
 8001b10:	f000 ff78 	bl	8002a04 <HAL_Delay>
			setMotorIzquierdo(avance);
			setMotorDerecho(retroceso);
			HAL_Delay(tiempo_giro90_2);
//			mini_avance();
		}
		break;
 8001b14:	e057      	b.n	8001bc6 <ejecutarGiro+0x11a>
			contador_giros = contador_giros + 1;
 8001b16:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	4b2c      	ldr	r3, [pc, #176]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001b20:	701a      	strb	r2, [r3, #0]
			mini_retroceso();
 8001b22:	f7ff ffa9 	bl	8001a78 <mini_retroceso>
			setMotorIzquierdo(avance);
 8001b26:	2001      	movs	r0, #1
 8001b28:	f000 f854 	bl	8001bd4 <setMotorIzquierdo>
			setMotorDerecho(retroceso);
 8001b2c:	2002      	movs	r0, #2
 8001b2e:	f000 f883 	bl	8001c38 <setMotorDerecho>
			HAL_Delay(tiempo_giro90_2);
 8001b32:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8001b36:	f000 ff65 	bl	8002a04 <HAL_Delay>
		break;
 8001b3a:	e044      	b.n	8001bc6 <ejecutarGiro+0x11a>
	case izquierda:
		if (contador_giros == 0) {
 8001b3c:	4b24      	ldr	r3, [pc, #144]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d119      	bne.n	8001b78 <ejecutarGiro+0xcc>
			contador_giros = contador_giros + 1;
 8001b44:	4b22      	ldr	r3, [pc, #136]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	4b20      	ldr	r3, [pc, #128]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001b4e:	701a      	strb	r2, [r3, #0]
			setMotorIzquierdo(avance);
 8001b50:	2001      	movs	r0, #1
 8001b52:	f000 f83f 	bl	8001bd4 <setMotorIzquierdo>
			setMotorDerecho(avance);
 8001b56:	2001      	movs	r0, #1
 8001b58:	f000 f86e 	bl	8001c38 <setMotorDerecho>
			HAL_Delay(tiempo_muerto_avanzar);
 8001b5c:	200a      	movs	r0, #10
 8001b5e:	f000 ff51 	bl	8002a04 <HAL_Delay>

			setMotorIzquierdo(retroceso);
 8001b62:	2002      	movs	r0, #2
 8001b64:	f000 f836 	bl	8001bd4 <setMotorIzquierdo>
			setMotorDerecho(avance);
 8001b68:	2001      	movs	r0, #1
 8001b6a:	f000 f865 	bl	8001c38 <setMotorDerecho>
			HAL_Delay(tiempo_giro90_izq);
 8001b6e:	f240 209e 	movw	r0, #670	@ 0x29e
 8001b72:	f000 ff47 	bl	8002a04 <HAL_Delay>
			setMotorDerecho(avance);
			HAL_Delay(tiempo_giro90_2);
/*			mini_avance();
 */
		}
		break;
 8001b76:	e026      	b.n	8001bc6 <ejecutarGiro+0x11a>
			contador_giros = contador_giros + 1;
 8001b78:	4b15      	ldr	r3, [pc, #84]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	b2da      	uxtb	r2, r3
 8001b80:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001b82:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo_muerto_avanzar);
 8001b84:	200a      	movs	r0, #10
 8001b86:	f000 ff3d 	bl	8002a04 <HAL_Delay>
			setMotorIzquierdo(retroceso);
 8001b8a:	2002      	movs	r0, #2
 8001b8c:	f000 f822 	bl	8001bd4 <setMotorIzquierdo>
			setMotorDerecho(avance);
 8001b90:	2001      	movs	r0, #1
 8001b92:	f000 f851 	bl	8001c38 <setMotorDerecho>
			HAL_Delay(tiempo_giro90_2);
 8001b96:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8001b9a:	f000 ff33 	bl	8002a04 <HAL_Delay>
		break;
 8001b9e:	e012      	b.n	8001bc6 <ejecutarGiro+0x11a>

	case giro_180:
		contador_giros = contador_giros + 1;
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	b2da      	uxtb	r2, r3
 8001ba8:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <ejecutarGiro+0x124>)
 8001baa:	701a      	strb	r2, [r3, #0]
		setMotorIzquierdo(avance);
 8001bac:	2001      	movs	r0, #1
 8001bae:	f000 f811 	bl	8001bd4 <setMotorIzquierdo>
		setMotorDerecho(retroceso);
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	f000 f840 	bl	8001c38 <setMotorDerecho>
		HAL_Delay(tiempo_giro180);
 8001bb8:	f240 404c 	movw	r0, #1100	@ 0x44c
 8001bbc:	f000 ff22 	bl	8002a04 <HAL_Delay>
		mini_avance();
 8001bc0:	f7ff ff67 	bl	8001a92 <mini_avance>
		break;
 8001bc4:	bf00      	nop

	}
}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200001ee 	.word	0x200001ee

08001bd4 <setMotorIzquierdo>:

void setMotorIzquierdo(uint8_t modo) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	71fb      	strb	r3, [r7, #7]

	TIM3->CCR3 = v_media; // rueda a velocidad media
 8001bde:	4b14      	ldr	r3, [pc, #80]	@ (8001c30 <setMotorIzquierdo+0x5c>)
 8001be0:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001be4:	63da      	str	r2, [r3, #60]	@ 0x3c

	switch (modo) {
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d002      	beq.n	8001bf2 <setMotorIzquierdo+0x1e>
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d00d      	beq.n	8001c0c <setMotorIzquierdo+0x38>
	case retroceso:
		HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_RESET);
		break;
	}
}
 8001bf0:	e019      	b.n	8001c26 <setMotorIzquierdo+0x52>
		HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bf8:	480e      	ldr	r0, [pc, #56]	@ (8001c34 <setMotorIzquierdo+0x60>)
 8001bfa:	f002 f9f1 	bl	8003fe0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_SET);
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c04:	480b      	ldr	r0, [pc, #44]	@ (8001c34 <setMotorIzquierdo+0x60>)
 8001c06:	f002 f9eb 	bl	8003fe0 <HAL_GPIO_WritePin>
		break;
 8001c0a:	e00c      	b.n	8001c26 <setMotorIzquierdo+0x52>
		HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_SET);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c12:	4808      	ldr	r0, [pc, #32]	@ (8001c34 <setMotorIzquierdo+0x60>)
 8001c14:	f002 f9e4 	bl	8003fe0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c1e:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <setMotorIzquierdo+0x60>)
 8001c20:	f002 f9de 	bl	8003fe0 <HAL_GPIO_WritePin>
		break;
 8001c24:	bf00      	nop
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40000400 	.word	0x40000400
 8001c34:	40020400 	.word	0x40020400

08001c38 <setMotorDerecho>:

void setMotorDerecho(uint8_t modo) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]

	TIM3->CCR4 = v_media; // rueda a velocidad media
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <setMotorDerecho+0x5c>)
 8001c44:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001c48:	641a      	str	r2, [r3, #64]	@ 0x40

	switch (modo) {
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d002      	beq.n	8001c56 <setMotorDerecho+0x1e>
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d00d      	beq.n	8001c70 <setMotorDerecho+0x38>
		HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_RESET);
		break;

	}
}
 8001c54:	e019      	b.n	8001c8a <setMotorDerecho+0x52>
		HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 8001c56:	2200      	movs	r2, #0
 8001c58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c5c:	480e      	ldr	r0, [pc, #56]	@ (8001c98 <setMotorDerecho+0x60>)
 8001c5e:	f002 f9bf 	bl	8003fe0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_SET);
 8001c62:	2201      	movs	r2, #1
 8001c64:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c68:	480b      	ldr	r0, [pc, #44]	@ (8001c98 <setMotorDerecho+0x60>)
 8001c6a:	f002 f9b9 	bl	8003fe0 <HAL_GPIO_WritePin>
		break;
 8001c6e:	e00c      	b.n	8001c8a <setMotorDerecho+0x52>
		HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_SET);
 8001c70:	2201      	movs	r2, #1
 8001c72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c76:	4808      	ldr	r0, [pc, #32]	@ (8001c98 <setMotorDerecho+0x60>)
 8001c78:	f002 f9b2 	bl	8003fe0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_RESET);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c82:	4805      	ldr	r0, [pc, #20]	@ (8001c98 <setMotorDerecho+0x60>)
 8001c84:	f002 f9ac 	bl	8003fe0 <HAL_GPIO_WritePin>
		break;
 8001c88:	bf00      	nop
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40000400 	.word	0x40000400
 8001c98:	40020400 	.word	0x40020400

08001c9c <act_pared>:

uint8_t act_pared(uint8_t *pared, uint8_t ubicacion, uint8_t orientacion_actual) { // este CODIGO ES SUPONIENDO Q YA SE DETECTO LA PARED
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	70fb      	strb	r3, [r7, #3]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	70bb      	strb	r3, [r7, #2]

	// actualizamos el valor de pared según la orientación
	switch (orientacion_actual) { //SE PONE 0X08 PORQ ES HEXADECIMAL, SI NO LO PONES ESTA EN OTRA BASE, ME HIZO RE CONFUNDIR
 8001cac:	78bb      	ldrb	r3, [r7, #2]
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d83a      	bhi.n	8001d28 <act_pared+0x8c>
 8001cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb8 <act_pared+0x1c>)
 8001cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb8:	08001cc9 	.word	0x08001cc9
 8001cbc:	08001ce1 	.word	0x08001ce1
 8001cc0:	08001cf9 	.word	0x08001cf9
 8001cc4:	08001d11 	.word	0x08001d11
	case norte: // TAMBIEN USO EL |= PARA Q SI DETECTA UNA PARED YA INICIALIZADA NO LA SUME Y ACUMULE UN CARRY , SI NO Q HAGA LA OR
		pared[ubicacion] |= 0x08;  // suma 8 (1000 en binario)
 8001cc8:	78fb      	ldrb	r3, [r7, #3]
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	781a      	ldrb	r2, [r3, #0]
 8001cd0:	78fb      	ldrb	r3, [r7, #3]
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	440b      	add	r3, r1
 8001cd6:	f042 0208 	orr.w	r2, r2, #8
 8001cda:	b2d2      	uxtb	r2, r2
 8001cdc:	701a      	strb	r2, [r3, #0]
		break;
 8001cde:	e025      	b.n	8001d2c <act_pared+0x90>
	case este:
		pared[ubicacion] |= 0x04;  // suma 4 (0100 en binario)
 8001ce0:	78fb      	ldrb	r3, [r7, #3]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	781a      	ldrb	r2, [r3, #0]
 8001ce8:	78fb      	ldrb	r3, [r7, #3]
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	440b      	add	r3, r1
 8001cee:	f042 0204 	orr.w	r2, r2, #4
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	701a      	strb	r2, [r3, #0]
		break;
 8001cf6:	e019      	b.n	8001d2c <act_pared+0x90>
	case sur:
		pared[ubicacion] |= 0x02;  // suma 2 (0010 en binario)
 8001cf8:	78fb      	ldrb	r3, [r7, #3]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	781a      	ldrb	r2, [r3, #0]
 8001d00:	78fb      	ldrb	r3, [r7, #3]
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	440b      	add	r3, r1
 8001d06:	f042 0202 	orr.w	r2, r2, #2
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]
		break;
 8001d0e:	e00d      	b.n	8001d2c <act_pared+0x90>
	case oeste:
		pared[ubicacion] |= 0x01;  // suma 1 (0001 en binario)
 8001d10:	78fb      	ldrb	r3, [r7, #3]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	4413      	add	r3, r2
 8001d16:	781a      	ldrb	r2, [r3, #0]
 8001d18:	78fb      	ldrb	r3, [r7, #3]
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	440b      	add	r3, r1
 8001d1e:	f042 0201 	orr.w	r2, r2, #1
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	701a      	strb	r2, [r3, #0]
		break;
 8001d26:	e001      	b.n	8001d2c <act_pared+0x90>
	default:
		return 0; // Orientación no válida
 8001d28:	2300      	movs	r3, #0
 8001d2a:	e003      	b.n	8001d34 <act_pared+0x98>
	}
	return pared[ubicacion];  // devolvés el valor actualizado
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	781b      	ldrb	r3, [r3, #0]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <act_pesos>:

void act_pesos(uint8_t *pared, uint8_t *peso) {
 8001d40:	b480      	push	{r7}
 8001d42:	b087      	sub	sp, #28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
	uint8_t minimo_peso_vecino;
	for (int j = 0; j < 15; j++) {
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	613b      	str	r3, [r7, #16]
 8001d4e:	e08b      	b.n	8001e68 <act_pesos+0x128>
		for (int i = 0; i < cant_casilleros - 1; i++) {
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	e081      	b.n	8001e5a <act_pesos+0x11a>
			minimo_peso_vecino = 100;
 8001d56:	2364      	movs	r3, #100	@ 0x64
 8001d58:	75fb      	strb	r3, [r7, #23]
			if (((i + 4 < cant_casilleros) && (pared[i] & 0x08) == 0)) { //mirar la el vecino de arriba si el bit 3 es 0 y si i es menor a 12 (es decir q no tiene pared superior) PORQUE SI NO NO PUEDE CALCULAR EL VECINO DE ARRIBA PORQ SERIA I+4 Y SI I ES 12 O MAS, I+4 VA A DAR 16 O MAS, Q NO EXISTE
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2b0b      	cmp	r3, #11
 8001d5e:	dc15      	bgt.n	8001d8c <act_pesos+0x4c>
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	4413      	add	r3, r2
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d10d      	bne.n	8001d8c <act_pesos+0x4c>
				if (peso[i + 4] < minimo_peso_vecino)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	3304      	adds	r3, #4
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	4413      	add	r3, r2
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	7dfa      	ldrb	r2, [r7, #23]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d905      	bls.n	8001d8c <act_pesos+0x4c>
					minimo_peso_vecino = peso[i + 4];
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	3304      	adds	r3, #4
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	4413      	add	r3, r2
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	75fb      	strb	r3, [r7, #23]
			}

			if (((!(i == 3 || i == 7 || i == 11 || i == 15)) && (pared[i] & 0x01) == 0)) { //ideam mirar el vecino derecha si el bit 2 es 0 y si el numero es distinto a 3 7 11 y 15 PORQ EN ESE CASO NO TIENE VECINO A LA derecha (LIMITE DEL MAPA)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2b03      	cmp	r3, #3
 8001d90:	d01e      	beq.n	8001dd0 <act_pesos+0x90>
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2b07      	cmp	r3, #7
 8001d96:	d01b      	beq.n	8001dd0 <act_pesos+0x90>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b0b      	cmp	r3, #11
 8001d9c:	d018      	beq.n	8001dd0 <act_pesos+0x90>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2b0f      	cmp	r3, #15
 8001da2:	d015      	beq.n	8001dd0 <act_pesos+0x90>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	4413      	add	r3, r2
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10d      	bne.n	8001dd0 <act_pesos+0x90>
				if (peso[i + 1] < minimo_peso_vecino)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	3301      	adds	r3, #1
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	4413      	add	r3, r2
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	7dfa      	ldrb	r2, [r7, #23]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d905      	bls.n	8001dd0 <act_pesos+0x90>
					minimo_peso_vecino = peso[i + 1];
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	683a      	ldr	r2, [r7, #0]
 8001dca:	4413      	add	r3, r2
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	75fb      	strb	r3, [r7, #23]
			}

			if (((i >= 4) && (pared[i] & 0x02) == 0)) { //ideam al primero, mira el vecino de abajo en el caso de q i sea mayor o igual a 4
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	dd15      	ble.n	8001e02 <act_pesos+0xc2>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	4413      	add	r3, r2
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d10d      	bne.n	8001e02 <act_pesos+0xc2>
				if (peso[i - 4] < minimo_peso_vecino)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	3b04      	subs	r3, #4
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	4413      	add	r3, r2
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	7dfa      	ldrb	r2, [r7, #23]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d905      	bls.n	8001e02 <act_pesos+0xc2>
					minimo_peso_vecino = peso[i - 4];
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	3b04      	subs	r3, #4
 8001dfa:	683a      	ldr	r2, [r7, #0]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	75fb      	strb	r3, [r7, #23]
			}

			if (((pared[i] & 0x04) == 0) && (!(i == 0 || i == 4 || i == 8 || i == 12))) { //ideam al dos
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	4413      	add	r3, r2
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	f003 0304 	and.w	r3, r3, #4
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d119      	bne.n	8001e46 <act_pesos+0x106>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d016      	beq.n	8001e46 <act_pesos+0x106>
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d013      	beq.n	8001e46 <act_pesos+0x106>
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2b08      	cmp	r3, #8
 8001e22:	d010      	beq.n	8001e46 <act_pesos+0x106>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2b0c      	cmp	r3, #12
 8001e28:	d00d      	beq.n	8001e46 <act_pesos+0x106>
				if (peso[i - 1] < minimo_peso_vecino)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	3b01      	subs	r3, #1
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	4413      	add	r3, r2
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	7dfa      	ldrb	r2, [r7, #23]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d905      	bls.n	8001e46 <act_pesos+0x106>
					minimo_peso_vecino = peso[i - 1];
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	4413      	add	r3, r2
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	75fb      	strb	r3, [r7, #23]
			}

			peso[i] = minimo_peso_vecino + 1;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	7dfa      	ldrb	r2, [r7, #23]
 8001e4e:	3201      	adds	r2, #1
 8001e50:	b2d2      	uxtb	r2, r2
 8001e52:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < cant_casilleros - 1; i++) {
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	3301      	adds	r3, #1
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2b0e      	cmp	r3, #14
 8001e5e:	f77f af7a 	ble.w	8001d56 <act_pesos+0x16>
	for (int j = 0; j < 15; j++) {
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	3301      	adds	r3, #1
 8001e66:	613b      	str	r3, [r7, #16]
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	2b0e      	cmp	r3, #14
 8001e6c:	f77f af70 	ble.w	8001d50 <act_pesos+0x10>
		}
	}
}
 8001e70:	bf00      	nop
 8001e72:	bf00      	nop
 8001e74:	371c      	adds	r7, #28
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <calculo_minimo_peso>:

uint8_t calculo_minimo_peso(uint8_t *peso, uint8_t *pared, uint8_t ubicacion, uint8_t orientacion_actual) {
 8001e80:	b480      	push	{r7}
 8001e82:	b087      	sub	sp, #28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	460b      	mov	r3, r1
 8001e90:	71fb      	strb	r3, [r7, #7]
 8001e92:	4613      	mov	r3, r2
 8001e94:	71bb      	strb	r3, [r7, #6]
	uint8_t minimo_peso = 15;
 8001e96:	230f      	movs	r3, #15
 8001e98:	75fb      	strb	r3, [r7, #23]
	if (ubicacion == 15){
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	2b0f      	cmp	r3, #15
 8001e9e:	d105      	bne.n	8001eac <calculo_minimo_peso+0x2c>
		casilla_n = 15;
 8001ea0:	4b97      	ldr	r3, [pc, #604]	@ (8002100 <calculo_minimo_peso+0x280>)
 8001ea2:	220f      	movs	r2, #15
 8001ea4:	701a      	strb	r2, [r3, #0]
		return casilla_n;
 8001ea6:	4b96      	ldr	r3, [pc, #600]	@ (8002100 <calculo_minimo_peso+0x280>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	e246      	b.n	800233a <calculo_minimo_peso+0x4ba>
	}
		else
		switch (orientacion_actual) {
 8001eac:	79bb      	ldrb	r3, [r7, #6]
 8001eae:	2b03      	cmp	r3, #3
 8001eb0:	f200 8242 	bhi.w	8002338 <calculo_minimo_peso+0x4b8>
 8001eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8001ebc <calculo_minimo_peso+0x3c>)
 8001eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eba:	bf00      	nop
 8001ebc:	08001ecd 	.word	0x08001ecd
 8001ec0:	0800221f 	.word	0x0800221f
 8001ec4:	08001fe7 	.word	0x08001fe7
 8001ec8:	08002105 	.word	0x08002105
		case norte:
			if (((peso[ubicacion + 4] < minimo_peso) && ((pared[ubicacion] & 0x08) == 0) && (ubicacion + 4 < cant_casilleros))) {
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	3304      	adds	r3, #4
 8001ed0:	68fa      	ldr	r2, [r7, #12]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	7dfa      	ldrb	r2, [r7, #23]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d915      	bls.n	8001f08 <calculo_minimo_peso+0x88>
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	68ba      	ldr	r2, [r7, #8]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	f003 0308 	and.w	r3, r3, #8
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d10d      	bne.n	8001f08 <calculo_minimo_peso+0x88>
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	2b0b      	cmp	r3, #11
 8001ef0:	d80a      	bhi.n	8001f08 <calculo_minimo_peso+0x88>
				minimo_peso = peso[ubicacion + 4];
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	4413      	add	r3, r2
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion + 4;
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	3304      	adds	r3, #4
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	4b7e      	ldr	r3, [pc, #504]	@ (8002100 <calculo_minimo_peso+0x280>)
 8001f06:	701a      	strb	r2, [r3, #0]
			}
			if (((peso[ubicacion + 1] < minimo_peso) && ((pared[ubicacion] & 0x01) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) { // el signo de admiracion niega y convierte en booleana ubicacion
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	68fa      	ldr	r2, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	7dfa      	ldrb	r2, [r7, #23]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d91e      	bls.n	8001f56 <calculo_minimo_peso+0xd6>
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	68ba      	ldr	r2, [r7, #8]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d116      	bne.n	8001f56 <calculo_minimo_peso+0xd6>
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d013      	beq.n	8001f56 <calculo_minimo_peso+0xd6>
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	2b07      	cmp	r3, #7
 8001f32:	d010      	beq.n	8001f56 <calculo_minimo_peso+0xd6>
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	2b0b      	cmp	r3, #11
 8001f38:	d00d      	beq.n	8001f56 <calculo_minimo_peso+0xd6>
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	2b0f      	cmp	r3, #15
 8001f3e:	d00a      	beq.n	8001f56 <calculo_minimo_peso+0xd6>
				minimo_peso = peso[ubicacion + 1];
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	3301      	adds	r3, #1
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	4413      	add	r3, r2
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion + 1;
 8001f4c:	79fb      	ldrb	r3, [r7, #7]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	b2da      	uxtb	r2, r3
 8001f52:	4b6b      	ldr	r3, [pc, #428]	@ (8002100 <calculo_minimo_peso+0x280>)
 8001f54:	701a      	strb	r2, [r3, #0]
			}
			if (((peso[ubicacion - 1] < minimo_peso) && ((pared[ubicacion] & 0x04) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) {
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	7dfa      	ldrb	r2, [r7, #23]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d91e      	bls.n	8001fa4 <calculo_minimo_peso+0x124>
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	68ba      	ldr	r2, [r7, #8]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	f003 0304 	and.w	r3, r3, #4
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d116      	bne.n	8001fa4 <calculo_minimo_peso+0x124>
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	2b03      	cmp	r3, #3
 8001f7a:	d013      	beq.n	8001fa4 <calculo_minimo_peso+0x124>
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	2b07      	cmp	r3, #7
 8001f80:	d010      	beq.n	8001fa4 <calculo_minimo_peso+0x124>
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	2b0b      	cmp	r3, #11
 8001f86:	d00d      	beq.n	8001fa4 <calculo_minimo_peso+0x124>
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	2b0f      	cmp	r3, #15
 8001f8c:	d00a      	beq.n	8001fa4 <calculo_minimo_peso+0x124>
				minimo_peso = peso[ubicacion - 1];
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	3b01      	subs	r3, #1
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	4413      	add	r3, r2
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion - 1;
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	4b57      	ldr	r3, [pc, #348]	@ (8002100 <calculo_minimo_peso+0x280>)
 8001fa2:	701a      	strb	r2, [r3, #0]
			}
			if (((peso[ubicacion - 4] < minimo_peso) && ((pared[ubicacion] & 0x02) == 0) && (4 <= ubicacion))) {
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	3b04      	subs	r3, #4
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	7dfa      	ldrb	r2, [r7, #23]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d915      	bls.n	8001fe0 <calculo_minimo_peso+0x160>
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	4413      	add	r3, r2
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	f003 0302 	and.w	r3, r3, #2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10d      	bne.n	8001fe0 <calculo_minimo_peso+0x160>
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d90a      	bls.n	8001fe0 <calculo_minimo_peso+0x160>
				minimo_peso = peso[ubicacion - 4];
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	3b04      	subs	r3, #4
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion - 4;
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	3b04      	subs	r3, #4
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	4b48      	ldr	r3, [pc, #288]	@ (8002100 <calculo_minimo_peso+0x280>)
 8001fde:	701a      	strb	r2, [r3, #0]
			}
			return casilla_n;
 8001fe0:	4b47      	ldr	r3, [pc, #284]	@ (8002100 <calculo_minimo_peso+0x280>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	e1a9      	b.n	800233a <calculo_minimo_peso+0x4ba>
			break;
		case sur:
			if (((peso[ubicacion - 4] < minimo_peso) && ((pared[ubicacion] & 0x02) == 0) && (4 <= ubicacion))) {
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	3b04      	subs	r3, #4
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	4413      	add	r3, r2
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	7dfa      	ldrb	r2, [r7, #23]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d915      	bls.n	8002022 <calculo_minimo_peso+0x1a2>
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	68ba      	ldr	r2, [r7, #8]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d10d      	bne.n	8002022 <calculo_minimo_peso+0x1a2>
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	2b03      	cmp	r3, #3
 800200a:	d90a      	bls.n	8002022 <calculo_minimo_peso+0x1a2>
				minimo_peso = peso[ubicacion - 4];
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	3b04      	subs	r3, #4
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	4413      	add	r3, r2
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion - 4;
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	3b04      	subs	r3, #4
 800201c:	b2da      	uxtb	r2, r3
 800201e:	4b38      	ldr	r3, [pc, #224]	@ (8002100 <calculo_minimo_peso+0x280>)
 8002020:	701a      	strb	r2, [r3, #0]
			}

			if (((peso[ubicacion + 1] < minimo_peso) && ((pared[ubicacion] & 0x01) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) { // el signo de admiracion niega y convierte en booleana ubicacion
 8002022:	79fb      	ldrb	r3, [r7, #7]
 8002024:	3301      	adds	r3, #1
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4413      	add	r3, r2
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	7dfa      	ldrb	r2, [r7, #23]
 800202e:	429a      	cmp	r2, r3
 8002030:	d91e      	bls.n	8002070 <calculo_minimo_peso+0x1f0>
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	68ba      	ldr	r2, [r7, #8]
 8002036:	4413      	add	r3, r2
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b00      	cmp	r3, #0
 8002040:	d116      	bne.n	8002070 <calculo_minimo_peso+0x1f0>
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	2b03      	cmp	r3, #3
 8002046:	d013      	beq.n	8002070 <calculo_minimo_peso+0x1f0>
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	2b07      	cmp	r3, #7
 800204c:	d010      	beq.n	8002070 <calculo_minimo_peso+0x1f0>
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	2b0b      	cmp	r3, #11
 8002052:	d00d      	beq.n	8002070 <calculo_minimo_peso+0x1f0>
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	2b0f      	cmp	r3, #15
 8002058:	d00a      	beq.n	8002070 <calculo_minimo_peso+0x1f0>
				minimo_peso = peso[ubicacion + 1];
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	3301      	adds	r3, #1
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	4413      	add	r3, r2
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion + 1;
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	3301      	adds	r3, #1
 800206a:	b2da      	uxtb	r2, r3
 800206c:	4b24      	ldr	r3, [pc, #144]	@ (8002100 <calculo_minimo_peso+0x280>)
 800206e:	701a      	strb	r2, [r3, #0]
			}
			if (((peso[ubicacion - 1] < minimo_peso) && ((pared[ubicacion] & 0x04) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) {
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	3b01      	subs	r3, #1
 8002074:	68fa      	ldr	r2, [r7, #12]
 8002076:	4413      	add	r3, r2
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	7dfa      	ldrb	r2, [r7, #23]
 800207c:	429a      	cmp	r2, r3
 800207e:	d91e      	bls.n	80020be <calculo_minimo_peso+0x23e>
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	4413      	add	r3, r2
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d116      	bne.n	80020be <calculo_minimo_peso+0x23e>
 8002090:	79fb      	ldrb	r3, [r7, #7]
 8002092:	2b03      	cmp	r3, #3
 8002094:	d013      	beq.n	80020be <calculo_minimo_peso+0x23e>
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	2b07      	cmp	r3, #7
 800209a:	d010      	beq.n	80020be <calculo_minimo_peso+0x23e>
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	2b0b      	cmp	r3, #11
 80020a0:	d00d      	beq.n	80020be <calculo_minimo_peso+0x23e>
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	2b0f      	cmp	r3, #15
 80020a6:	d00a      	beq.n	80020be <calculo_minimo_peso+0x23e>
				minimo_peso = peso[ubicacion - 1];
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	4413      	add	r3, r2
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion - 1;
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <calculo_minimo_peso+0x280>)
 80020bc:	701a      	strb	r2, [r3, #0]
			}

			if (((peso[ubicacion + 4] < minimo_peso) && ((pared[ubicacion] & 0x08) == 0) && (ubicacion + 4 < cant_casilleros))) {
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	3304      	adds	r3, #4
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	4413      	add	r3, r2
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	7dfa      	ldrb	r2, [r7, #23]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d915      	bls.n	80020fa <calculo_minimo_peso+0x27a>
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	68ba      	ldr	r2, [r7, #8]
 80020d2:	4413      	add	r3, r2
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	f003 0308 	and.w	r3, r3, #8
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10d      	bne.n	80020fa <calculo_minimo_peso+0x27a>
 80020de:	79fb      	ldrb	r3, [r7, #7]
 80020e0:	2b0b      	cmp	r3, #11
 80020e2:	d80a      	bhi.n	80020fa <calculo_minimo_peso+0x27a>
				minimo_peso = peso[ubicacion + 4];
 80020e4:	79fb      	ldrb	r3, [r7, #7]
 80020e6:	3304      	adds	r3, #4
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	4413      	add	r3, r2
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion + 4;
 80020f0:	79fb      	ldrb	r3, [r7, #7]
 80020f2:	3304      	adds	r3, #4
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4b02      	ldr	r3, [pc, #8]	@ (8002100 <calculo_minimo_peso+0x280>)
 80020f8:	701a      	strb	r2, [r3, #0]
			}
			return casilla_n;
 80020fa:	4b01      	ldr	r3, [pc, #4]	@ (8002100 <calculo_minimo_peso+0x280>)
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	e11c      	b.n	800233a <calculo_minimo_peso+0x4ba>
 8002100:	20000000 	.word	0x20000000
			break;
		case oeste:
			if (((peso[ubicacion + 1] < minimo_peso) && ((pared[ubicacion] & 0x01) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) { // el signo de admiracion niega y convierte en booleana ubicacion
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	3301      	adds	r3, #1
 8002108:	68fa      	ldr	r2, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	7dfa      	ldrb	r2, [r7, #23]
 8002110:	429a      	cmp	r2, r3
 8002112:	d91e      	bls.n	8002152 <calculo_minimo_peso+0x2d2>
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	68ba      	ldr	r2, [r7, #8]
 8002118:	4413      	add	r3, r2
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b00      	cmp	r3, #0
 8002122:	d116      	bne.n	8002152 <calculo_minimo_peso+0x2d2>
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	2b03      	cmp	r3, #3
 8002128:	d013      	beq.n	8002152 <calculo_minimo_peso+0x2d2>
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	2b07      	cmp	r3, #7
 800212e:	d010      	beq.n	8002152 <calculo_minimo_peso+0x2d2>
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	2b0b      	cmp	r3, #11
 8002134:	d00d      	beq.n	8002152 <calculo_minimo_peso+0x2d2>
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	2b0f      	cmp	r3, #15
 800213a:	d00a      	beq.n	8002152 <calculo_minimo_peso+0x2d2>
				minimo_peso = peso[ubicacion + 1];
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	3301      	adds	r3, #1
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	4413      	add	r3, r2
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion + 1;
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	3301      	adds	r3, #1
 800214c:	b2da      	uxtb	r2, r3
 800214e:	4b7e      	ldr	r3, [pc, #504]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 8002150:	701a      	strb	r2, [r3, #0]
			}
			if (((peso[ubicacion + 4] < minimo_peso) && ((pared[ubicacion] & 0x08) == 0) && (ubicacion + 4 < cant_casilleros))) {
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	3304      	adds	r3, #4
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	4413      	add	r3, r2
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	7dfa      	ldrb	r2, [r7, #23]
 800215e:	429a      	cmp	r2, r3
 8002160:	d915      	bls.n	800218e <calculo_minimo_peso+0x30e>
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	68ba      	ldr	r2, [r7, #8]
 8002166:	4413      	add	r3, r2
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	f003 0308 	and.w	r3, r3, #8
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10d      	bne.n	800218e <calculo_minimo_peso+0x30e>
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	2b0b      	cmp	r3, #11
 8002176:	d80a      	bhi.n	800218e <calculo_minimo_peso+0x30e>
				minimo_peso = peso[ubicacion + 4];
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	3304      	adds	r3, #4
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	4413      	add	r3, r2
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion + 4;
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	3304      	adds	r3, #4
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4b6f      	ldr	r3, [pc, #444]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 800218c:	701a      	strb	r2, [r3, #0]
			}

			if (((peso[ubicacion - 4] < minimo_peso) && ((pared[ubicacion] & 0x02) == 0) && (4 <= ubicacion))) {
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	3b04      	subs	r3, #4
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	4413      	add	r3, r2
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	7dfa      	ldrb	r2, [r7, #23]
 800219a:	429a      	cmp	r2, r3
 800219c:	d915      	bls.n	80021ca <calculo_minimo_peso+0x34a>
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	68ba      	ldr	r2, [r7, #8]
 80021a2:	4413      	add	r3, r2
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10d      	bne.n	80021ca <calculo_minimo_peso+0x34a>
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d90a      	bls.n	80021ca <calculo_minimo_peso+0x34a>
				minimo_peso = peso[ubicacion - 4];
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	3b04      	subs	r3, #4
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	4413      	add	r3, r2
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion - 4;
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	3b04      	subs	r3, #4
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	4b60      	ldr	r3, [pc, #384]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 80021c8:	701a      	strb	r2, [r3, #0]
			}

			if (((peso[ubicacion - 1] < minimo_peso) && ((pared[ubicacion] & 0x04) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) {
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	4413      	add	r3, r2
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	7dfa      	ldrb	r2, [r7, #23]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d91e      	bls.n	8002218 <calculo_minimo_peso+0x398>
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	68ba      	ldr	r2, [r7, #8]
 80021de:	4413      	add	r3, r2
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	f003 0304 	and.w	r3, r3, #4
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d116      	bne.n	8002218 <calculo_minimo_peso+0x398>
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	2b03      	cmp	r3, #3
 80021ee:	d013      	beq.n	8002218 <calculo_minimo_peso+0x398>
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	2b07      	cmp	r3, #7
 80021f4:	d010      	beq.n	8002218 <calculo_minimo_peso+0x398>
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	2b0b      	cmp	r3, #11
 80021fa:	d00d      	beq.n	8002218 <calculo_minimo_peso+0x398>
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	2b0f      	cmp	r3, #15
 8002200:	d00a      	beq.n	8002218 <calculo_minimo_peso+0x398>
				minimo_peso = peso[ubicacion - 1];
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	3b01      	subs	r3, #1
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	4413      	add	r3, r2
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion - 1;
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	3b01      	subs	r3, #1
 8002212:	b2da      	uxtb	r2, r3
 8002214:	4b4c      	ldr	r3, [pc, #304]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 8002216:	701a      	strb	r2, [r3, #0]
			}
			return casilla_n;
 8002218:	4b4b      	ldr	r3, [pc, #300]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	e08d      	b.n	800233a <calculo_minimo_peso+0x4ba>
			break;
		case este:
			if (((peso[ubicacion - 1] < minimo_peso) && ((pared[ubicacion] & 0x04) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) {
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	3b01      	subs	r3, #1
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	4413      	add	r3, r2
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	7dfa      	ldrb	r2, [r7, #23]
 800222a:	429a      	cmp	r2, r3
 800222c:	d91e      	bls.n	800226c <calculo_minimo_peso+0x3ec>
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	68ba      	ldr	r2, [r7, #8]
 8002232:	4413      	add	r3, r2
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	f003 0304 	and.w	r3, r3, #4
 800223a:	2b00      	cmp	r3, #0
 800223c:	d116      	bne.n	800226c <calculo_minimo_peso+0x3ec>
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	2b03      	cmp	r3, #3
 8002242:	d013      	beq.n	800226c <calculo_minimo_peso+0x3ec>
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	2b07      	cmp	r3, #7
 8002248:	d010      	beq.n	800226c <calculo_minimo_peso+0x3ec>
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	2b0b      	cmp	r3, #11
 800224e:	d00d      	beq.n	800226c <calculo_minimo_peso+0x3ec>
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	2b0f      	cmp	r3, #15
 8002254:	d00a      	beq.n	800226c <calculo_minimo_peso+0x3ec>
				minimo_peso = peso[ubicacion - 1];
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	3b01      	subs	r3, #1
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	4413      	add	r3, r2
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion - 1;
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	3b01      	subs	r3, #1
 8002266:	b2da      	uxtb	r2, r3
 8002268:	4b37      	ldr	r3, [pc, #220]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 800226a:	701a      	strb	r2, [r3, #0]
			}
			if (((peso[ubicacion + 4] < minimo_peso) && ((pared[ubicacion] & 0x08) == 0) && (ubicacion + 4 < cant_casilleros))) {
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	3304      	adds	r3, #4
 8002270:	68fa      	ldr	r2, [r7, #12]
 8002272:	4413      	add	r3, r2
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	7dfa      	ldrb	r2, [r7, #23]
 8002278:	429a      	cmp	r2, r3
 800227a:	d915      	bls.n	80022a8 <calculo_minimo_peso+0x428>
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	4413      	add	r3, r2
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	f003 0308 	and.w	r3, r3, #8
 8002288:	2b00      	cmp	r3, #0
 800228a:	d10d      	bne.n	80022a8 <calculo_minimo_peso+0x428>
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	2b0b      	cmp	r3, #11
 8002290:	d80a      	bhi.n	80022a8 <calculo_minimo_peso+0x428>
				minimo_peso = peso[ubicacion + 4];
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	3304      	adds	r3, #4
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	4413      	add	r3, r2
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion + 4;
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	3304      	adds	r3, #4
 80022a2:	b2da      	uxtb	r2, r3
 80022a4:	4b28      	ldr	r3, [pc, #160]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 80022a6:	701a      	strb	r2, [r3, #0]
			}
			if (((peso[ubicacion - 4] < minimo_peso) && ((pared[ubicacion] & 0x02) == 0) && (4 <= ubicacion))) {
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	3b04      	subs	r3, #4
 80022ac:	68fa      	ldr	r2, [r7, #12]
 80022ae:	4413      	add	r3, r2
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	7dfa      	ldrb	r2, [r7, #23]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d915      	bls.n	80022e4 <calculo_minimo_peso+0x464>
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	4413      	add	r3, r2
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d10d      	bne.n	80022e4 <calculo_minimo_peso+0x464>
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d90a      	bls.n	80022e4 <calculo_minimo_peso+0x464>
				minimo_peso = peso[ubicacion - 4];
 80022ce:	79fb      	ldrb	r3, [r7, #7]
 80022d0:	3b04      	subs	r3, #4
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4413      	add	r3, r2
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion - 4;
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	3b04      	subs	r3, #4
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	4b19      	ldr	r3, [pc, #100]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 80022e2:	701a      	strb	r2, [r3, #0]
			}
			if (((peso[ubicacion + 1] < minimo_peso) && ((pared[ubicacion] & 0x01) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) { // el signo de admiracion niega y convierte en booleana ubicacion
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	3301      	adds	r3, #1
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	4413      	add	r3, r2
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	7dfa      	ldrb	r2, [r7, #23]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d91e      	bls.n	8002332 <calculo_minimo_peso+0x4b2>
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	4413      	add	r3, r2
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	d116      	bne.n	8002332 <calculo_minimo_peso+0x4b2>
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	2b03      	cmp	r3, #3
 8002308:	d013      	beq.n	8002332 <calculo_minimo_peso+0x4b2>
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	2b07      	cmp	r3, #7
 800230e:	d010      	beq.n	8002332 <calculo_minimo_peso+0x4b2>
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	2b0b      	cmp	r3, #11
 8002314:	d00d      	beq.n	8002332 <calculo_minimo_peso+0x4b2>
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	2b0f      	cmp	r3, #15
 800231a:	d00a      	beq.n	8002332 <calculo_minimo_peso+0x4b2>
				minimo_peso = peso[ubicacion + 1];
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	3301      	adds	r3, #1
 8002320:	68fa      	ldr	r2, [r7, #12]
 8002322:	4413      	add	r3, r2
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	75fb      	strb	r3, [r7, #23]
				casilla_n = ubicacion + 1;
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	3301      	adds	r3, #1
 800232c:	b2da      	uxtb	r2, r3
 800232e:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 8002330:	701a      	strb	r2, [r3, #0]
			}
			return casilla_n;
 8002332:	4b05      	ldr	r3, [pc, #20]	@ (8002348 <calculo_minimo_peso+0x4c8>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	e000      	b.n	800233a <calculo_minimo_peso+0x4ba>
			break;
		default:
			return 100;
 8002338:	2364      	movs	r3, #100	@ 0x64
		}
	}
 800233a:	4618      	mov	r0, r3
 800233c:	371c      	adds	r7, #28
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	20000000 	.word	0x20000000

0800234c <filtrado_pared_funcion>:
void filtrado_pared_funcion(void) {
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
	uint32_t tiempo_actual = HAL_GetTick();
 8002352:	f000 fb4b 	bl	80029ec <HAL_GetTick>
 8002356:	6078      	str	r0, [r7, #4]
	if (200 <= (tiempo_actual - tiempo_inicio)) {
 8002358:	4b0c      	ldr	r3, [pc, #48]	@ (800238c <filtrado_pared_funcion+0x40>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2bc7      	cmp	r3, #199	@ 0xc7
 8002362:	d90e      	bls.n	8002382 <filtrado_pared_funcion+0x36>
		GPIO_PinState estado_sensor = HAL_GPIO_ReadPin(sensor_frontal_GPIO_Port,
 8002364:	2140      	movs	r1, #64	@ 0x40
 8002366:	480a      	ldr	r0, [pc, #40]	@ (8002390 <filtrado_pared_funcion+0x44>)
 8002368:	f001 fe22 	bl	8003fb0 <HAL_GPIO_ReadPin>
 800236c:	4603      	mov	r3, r0
 800236e:	70fb      	strb	r3, [r7, #3]
		sensor_frontal_Pin);
		if (GPIO_PIN_RESET == estado_sensor) {
 8002370:	78fb      	ldrb	r3, [r7, #3]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <filtrado_pared_funcion+0x30>
			solicitud_pared = 1;
 8002376:	4b07      	ldr	r3, [pc, #28]	@ (8002394 <filtrado_pared_funcion+0x48>)
 8002378:	2201      	movs	r2, #1
 800237a:	701a      	strb	r2, [r3, #0]
		}
		filtrado_pared = 0;
 800237c:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <filtrado_pared_funcion+0x4c>)
 800237e:	2200      	movs	r2, #0
 8002380:	701a      	strb	r2, [r3, #0]
	}
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	2000021c 	.word	0x2000021c
 8002390:	40020800 	.word	0x40020800
 8002394:	20000220 	.word	0x20000220
 8002398:	20000221 	.word	0x20000221

0800239c <filtrado_linea_funcion>:
void filtrado_linea_funcion(void) {
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
	uint32_t tiempo_actual_2 = HAL_GetTick();
 80023a2:	f000 fb23 	bl	80029ec <HAL_GetTick>
 80023a6:	6078      	str	r0, [r7, #4]
	if (tiempo_rebotes <= (tiempo_actual_2 - tiempo_inicio_2)) {
 80023a8:	4b0c      	ldr	r3, [pc, #48]	@ (80023dc <filtrado_linea_funcion+0x40>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b1d      	cmp	r3, #29
 80023b2:	d90e      	bls.n	80023d2 <filtrado_linea_funcion+0x36>
		GPIO_PinState estado_sensor_2 = HAL_GPIO_ReadPin(sensor_linea_GPIO_Port,
 80023b4:	2180      	movs	r1, #128	@ 0x80
 80023b6:	480a      	ldr	r0, [pc, #40]	@ (80023e0 <filtrado_linea_funcion+0x44>)
 80023b8:	f001 fdfa 	bl	8003fb0 <HAL_GPIO_ReadPin>
 80023bc:	4603      	mov	r3, r0
 80023be:	70fb      	strb	r3, [r7, #3]
		sensor_linea_Pin);
		if (GPIO_PIN_RESET == estado_sensor_2) {
 80023c0:	78fb      	ldrb	r3, [r7, #3]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d102      	bne.n	80023cc <filtrado_linea_funcion+0x30>
			solicitud_linea = 1;
 80023c6:	4b07      	ldr	r3, [pc, #28]	@ (80023e4 <filtrado_linea_funcion+0x48>)
 80023c8:	2201      	movs	r2, #1
 80023ca:	701a      	strb	r2, [r3, #0]
		}
		filtrado_linea = 0;
 80023cc:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <filtrado_linea_funcion+0x4c>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	701a      	strb	r2, [r3, #0]
	}
}
 80023d2:	bf00      	nop
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20000224 	.word	0x20000224
 80023e0:	40020800 	.word	0x40020800
 80023e4:	20000228 	.word	0x20000228
 80023e8:	20000229 	.word	0x20000229

080023ec <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin == sensor_frontal_Pin) && (filtrado_pared == 0) && (girando == 0)) {
 80023f6:	88fb      	ldrh	r3, [r7, #6]
 80023f8:	2b40      	cmp	r3, #64	@ 0x40
 80023fa:	d110      	bne.n	800241e <HAL_GPIO_EXTI_Callback+0x32>
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_GPIO_EXTI_Callback+0x5c>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d10b      	bne.n	800241e <HAL_GPIO_EXTI_Callback+0x32>
 8002406:	4b11      	ldr	r3, [pc, #68]	@ (800244c <HAL_GPIO_EXTI_Callback+0x60>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d107      	bne.n	800241e <HAL_GPIO_EXTI_Callback+0x32>
		tiempo_inicio = HAL_GetTick();
 800240e:	f000 faed 	bl	80029ec <HAL_GetTick>
 8002412:	4603      	mov	r3, r0
 8002414:	4a0e      	ldr	r2, [pc, #56]	@ (8002450 <HAL_GPIO_EXTI_Callback+0x64>)
 8002416:	6013      	str	r3, [r2, #0]
		filtrado_pared = 1;
 8002418:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <HAL_GPIO_EXTI_Callback+0x5c>)
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]
	}
	if ((GPIO_Pin == sensor_linea_Pin) && (filtrado_linea == 0)) {
 800241e:	88fb      	ldrh	r3, [r7, #6]
 8002420:	2b80      	cmp	r3, #128	@ 0x80
 8002422:	d10c      	bne.n	800243e <HAL_GPIO_EXTI_Callback+0x52>
 8002424:	4b0b      	ldr	r3, [pc, #44]	@ (8002454 <HAL_GPIO_EXTI_Callback+0x68>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d107      	bne.n	800243e <HAL_GPIO_EXTI_Callback+0x52>
		tiempo_inicio_2 = HAL_GetTick();
 800242e:	f000 fadd 	bl	80029ec <HAL_GetTick>
 8002432:	4603      	mov	r3, r0
 8002434:	4a08      	ldr	r2, [pc, #32]	@ (8002458 <HAL_GPIO_EXTI_Callback+0x6c>)
 8002436:	6013      	str	r3, [r2, #0]
		filtrado_linea = 1;
 8002438:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <HAL_GPIO_EXTI_Callback+0x68>)
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
	}
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000221 	.word	0x20000221
 800244c:	20000218 	.word	0x20000218
 8002450:	2000021c 	.word	0x2000021c
 8002454:	20000229 	.word	0x20000229
 8002458:	20000224 	.word	0x20000224

0800245c <envio_ubicacion>:

void envio_ubicacion(uint8_t ubicacion, uint8_t casilla_n) {
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	460a      	mov	r2, r1
 8002466:	71fb      	strb	r3, [r7, #7]
 8002468:	4613      	mov	r3, r2
 800246a:	71bb      	strb	r3, [r7, #6]
	if (casilla_n == ubicacion) {
 800246c:	79ba      	ldrb	r2, [r7, #6]
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	429a      	cmp	r2, r3
 8002472:	d117      	bne.n	80024a4 <envio_ubicacion+0x48>
		sprintf(mensaje, "%d", ubicacion);
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	461a      	mov	r2, r3
 8002478:	490c      	ldr	r1, [pc, #48]	@ (80024ac <envio_ubicacion+0x50>)
 800247a:	480d      	ldr	r0, [pc, #52]	@ (80024b0 <envio_ubicacion+0x54>)
 800247c:	f004 f91e 	bl	80066bc <siprintf>
		strcat(mensaje, "\r\n");
 8002480:	480b      	ldr	r0, [pc, #44]	@ (80024b0 <envio_ubicacion+0x54>)
 8002482:	f7fd fea5 	bl	80001d0 <strlen>
 8002486:	4603      	mov	r3, r0
 8002488:	461a      	mov	r2, r3
 800248a:	4b09      	ldr	r3, [pc, #36]	@ (80024b0 <envio_ubicacion+0x54>)
 800248c:	4413      	add	r3, r2
 800248e:	4a09      	ldr	r2, [pc, #36]	@ (80024b4 <envio_ubicacion+0x58>)
 8002490:	8811      	ldrh	r1, [r2, #0]
 8002492:	7892      	ldrb	r2, [r2, #2]
 8002494:	8019      	strh	r1, [r3, #0]
 8002496:	709a      	strb	r2, [r3, #2]
		HAL_UART_Transmit(&huart5, (uint8_t*) mensaje, sizeof(mensaje), delay);
 8002498:	2332      	movs	r3, #50	@ 0x32
 800249a:	2210      	movs	r2, #16
 800249c:	4904      	ldr	r1, [pc, #16]	@ (80024b0 <envio_ubicacion+0x54>)
 800249e:	4806      	ldr	r0, [pc, #24]	@ (80024b8 <envio_ubicacion+0x5c>)
 80024a0:	f003 f944 	bl	800572c <HAL_UART_Transmit>
	}

}
 80024a4:	bf00      	nop
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	08007014 	.word	0x08007014
 80024b0:	200001b8 	.word	0x200001b8
 80024b4:	08007018 	.word	0x08007018
 80024b8:	20000170 	.word	0x20000170

080024bc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024c0:	b672      	cpsid	i
}
 80024c2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80024c4:	bf00      	nop
 80024c6:	e7fd      	b.n	80024c4 <Error_Handler+0x8>

080024c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	4b10      	ldr	r3, [pc, #64]	@ (8002514 <HAL_MspInit+0x4c>)
 80024d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002514 <HAL_MspInit+0x4c>)
 80024d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024de:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <HAL_MspInit+0x4c>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024e6:	607b      	str	r3, [r7, #4]
 80024e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	603b      	str	r3, [r7, #0]
 80024ee:	4b09      	ldr	r3, [pc, #36]	@ (8002514 <HAL_MspInit+0x4c>)
 80024f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f2:	4a08      	ldr	r2, [pc, #32]	@ (8002514 <HAL_MspInit+0x4c>)
 80024f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80024fa:	4b06      	ldr	r3, [pc, #24]	@ (8002514 <HAL_MspInit+0x4c>)
 80024fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002502:	603b      	str	r3, [r7, #0]
 8002504:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002506:	2007      	movs	r0, #7
 8002508:	f000 ff72 	bl	80033f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800250c:	bf00      	nop
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40023800 	.word	0x40023800

08002518 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08a      	sub	sp, #40	@ 0x28
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002520:	f107 0314 	add.w	r3, r7, #20
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a2f      	ldr	r2, [pc, #188]	@ (80025f4 <HAL_ADC_MspInit+0xdc>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d158      	bne.n	80025ec <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	4b2e      	ldr	r3, [pc, #184]	@ (80025f8 <HAL_ADC_MspInit+0xe0>)
 8002540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002542:	4a2d      	ldr	r2, [pc, #180]	@ (80025f8 <HAL_ADC_MspInit+0xe0>)
 8002544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002548:	6453      	str	r3, [r2, #68]	@ 0x44
 800254a:	4b2b      	ldr	r3, [pc, #172]	@ (80025f8 <HAL_ADC_MspInit+0xe0>)
 800254c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002552:	613b      	str	r3, [r7, #16]
 8002554:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	4b27      	ldr	r3, [pc, #156]	@ (80025f8 <HAL_ADC_MspInit+0xe0>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255e:	4a26      	ldr	r2, [pc, #152]	@ (80025f8 <HAL_ADC_MspInit+0xe0>)
 8002560:	f043 0302 	orr.w	r3, r3, #2
 8002564:	6313      	str	r3, [r2, #48]	@ 0x30
 8002566:	4b24      	ldr	r3, [pc, #144]	@ (80025f8 <HAL_ADC_MspInit+0xe0>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = sensor_derecho_Pin|sensor_izquierdo_Pin;
 8002572:	2303      	movs	r3, #3
 8002574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002576:	2303      	movs	r3, #3
 8002578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800257e:	f107 0314 	add.w	r3, r7, #20
 8002582:	4619      	mov	r1, r3
 8002584:	481d      	ldr	r0, [pc, #116]	@ (80025fc <HAL_ADC_MspInit+0xe4>)
 8002586:	f001 fb77 	bl	8003c78 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800258a:	4b1d      	ldr	r3, [pc, #116]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 800258c:	4a1d      	ldr	r2, [pc, #116]	@ (8002604 <HAL_ADC_MspInit+0xec>)
 800258e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002590:	4b1b      	ldr	r3, [pc, #108]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 8002592:	2200      	movs	r2, #0
 8002594:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002596:	4b1a      	ldr	r3, [pc, #104]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 8002598:	2200      	movs	r2, #0
 800259a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800259c:	4b18      	ldr	r3, [pc, #96]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 800259e:	2200      	movs	r2, #0
 80025a0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80025a2:	4b17      	ldr	r3, [pc, #92]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025a8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025aa:	4b15      	ldr	r3, [pc, #84]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80025b0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025b2:	4b13      	ldr	r3, [pc, #76]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025b8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80025ba:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025c0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80025c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025c4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80025c8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80025d0:	480b      	ldr	r0, [pc, #44]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025d2:	f000 ff4f 	bl	8003474 <HAL_DMA_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80025dc:	f7ff ff6e 	bl	80024bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a07      	ldr	r2, [pc, #28]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025e4:	639a      	str	r2, [r3, #56]	@ 0x38
 80025e6:	4a06      	ldr	r2, [pc, #24]	@ (8002600 <HAL_ADC_MspInit+0xe8>)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80025ec:	bf00      	nop
 80025ee:	3728      	adds	r7, #40	@ 0x28
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40012000 	.word	0x40012000
 80025f8:	40023800 	.word	0x40023800
 80025fc:	40020400 	.word	0x40020400
 8002600:	200000c8 	.word	0x200000c8
 8002604:	40026410 	.word	0x40026410

08002608 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a0b      	ldr	r2, [pc, #44]	@ (8002644 <HAL_TIM_Base_MspInit+0x3c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d10d      	bne.n	8002636 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800261a:	2300      	movs	r3, #0
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	4b0a      	ldr	r3, [pc, #40]	@ (8002648 <HAL_TIM_Base_MspInit+0x40>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	4a09      	ldr	r2, [pc, #36]	@ (8002648 <HAL_TIM_Base_MspInit+0x40>)
 8002624:	f043 0302 	orr.w	r3, r3, #2
 8002628:	6413      	str	r3, [r2, #64]	@ 0x40
 800262a:	4b07      	ldr	r3, [pc, #28]	@ (8002648 <HAL_TIM_Base_MspInit+0x40>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002636:	bf00      	nop
 8002638:	3714      	adds	r7, #20
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	40000400 	.word	0x40000400
 8002648:	40023800 	.word	0x40023800

0800264c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 030c 	add.w	r3, r7, #12
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
 8002662:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a12      	ldr	r2, [pc, #72]	@ (80026b4 <HAL_TIM_MspPostInit+0x68>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d11e      	bne.n	80026ac <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	4b11      	ldr	r3, [pc, #68]	@ (80026b8 <HAL_TIM_MspPostInit+0x6c>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	4a10      	ldr	r2, [pc, #64]	@ (80026b8 <HAL_TIM_MspPostInit+0x6c>)
 8002678:	f043 0304 	orr.w	r3, r3, #4
 800267c:	6313      	str	r3, [r2, #48]	@ 0x30
 800267e:	4b0e      	ldr	r3, [pc, #56]	@ (80026b8 <HAL_TIM_MspPostInit+0x6c>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = V_izquierda_Pin|V_derecha_Pin;
 800268a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800268e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002690:	2302      	movs	r3, #2
 8002692:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002698:	2300      	movs	r3, #0
 800269a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800269c:	2302      	movs	r3, #2
 800269e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026a0:	f107 030c 	add.w	r3, r7, #12
 80026a4:	4619      	mov	r1, r3
 80026a6:	4805      	ldr	r0, [pc, #20]	@ (80026bc <HAL_TIM_MspPostInit+0x70>)
 80026a8:	f001 fae6 	bl	8003c78 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80026ac:	bf00      	nop
 80026ae:	3720      	adds	r7, #32
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40000400 	.word	0x40000400
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40020800 	.word	0x40020800

080026c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08a      	sub	sp, #40	@ 0x28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c8:	f107 0314 	add.w	r3, r7, #20
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	605a      	str	r2, [r3, #4]
 80026d2:	609a      	str	r2, [r3, #8]
 80026d4:	60da      	str	r2, [r3, #12]
 80026d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a2c      	ldr	r2, [pc, #176]	@ (8002790 <HAL_UART_MspInit+0xd0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d152      	bne.n	8002788 <HAL_UART_MspInit+0xc8>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	613b      	str	r3, [r7, #16]
 80026e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ea:	4a2a      	ldr	r2, [pc, #168]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 80026ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026f2:	4b28      	ldr	r3, [pc, #160]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026fa:	613b      	str	r3, [r7, #16]
 80026fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	4b24      	ldr	r3, [pc, #144]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002706:	4a23      	ldr	r2, [pc, #140]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 8002708:	f043 0304 	orr.w	r3, r3, #4
 800270c:	6313      	str	r3, [r2, #48]	@ 0x30
 800270e:	4b21      	ldr	r3, [pc, #132]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	f003 0304 	and.w	r3, r3, #4
 8002716:	60fb      	str	r3, [r7, #12]
 8002718:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
 800271e:	4b1d      	ldr	r3, [pc, #116]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	4a1c      	ldr	r2, [pc, #112]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 8002724:	f043 0308 	orr.w	r3, r3, #8
 8002728:	6313      	str	r3, [r2, #48]	@ 0x30
 800272a:	4b1a      	ldr	r3, [pc, #104]	@ (8002794 <HAL_UART_MspInit+0xd4>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	60bb      	str	r3, [r7, #8]
 8002734:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002736:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800273a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273c:	2302      	movs	r3, #2
 800273e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002744:	2303      	movs	r3, #3
 8002746:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002748:	2308      	movs	r3, #8
 800274a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800274c:	f107 0314 	add.w	r3, r7, #20
 8002750:	4619      	mov	r1, r3
 8002752:	4811      	ldr	r0, [pc, #68]	@ (8002798 <HAL_UART_MspInit+0xd8>)
 8002754:	f001 fa90 	bl	8003c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002758:	2304      	movs	r3, #4
 800275a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	2302      	movs	r3, #2
 800275e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002764:	2303      	movs	r3, #3
 8002766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002768:	2308      	movs	r3, #8
 800276a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800276c:	f107 0314 	add.w	r3, r7, #20
 8002770:	4619      	mov	r1, r3
 8002772:	480a      	ldr	r0, [pc, #40]	@ (800279c <HAL_UART_MspInit+0xdc>)
 8002774:	f001 fa80 	bl	8003c78 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002778:	2200      	movs	r2, #0
 800277a:	2100      	movs	r1, #0
 800277c:	2035      	movs	r0, #53	@ 0x35
 800277e:	f000 fe42 	bl	8003406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002782:	2035      	movs	r0, #53	@ 0x35
 8002784:	f000 fe5b 	bl	800343e <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8002788:	bf00      	nop
 800278a:	3728      	adds	r7, #40	@ 0x28
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40005000 	.word	0x40005000
 8002794:	40023800 	.word	0x40023800
 8002798:	40020800 	.word	0x40020800
 800279c:	40020c00 	.word	0x40020c00

080027a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027a4:	bf00      	nop
 80027a6:	e7fd      	b.n	80027a4 <NMI_Handler+0x4>

080027a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <HardFault_Handler+0x4>

080027b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027b4:	bf00      	nop
 80027b6:	e7fd      	b.n	80027b4 <MemManage_Handler+0x4>

080027b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027bc:	bf00      	nop
 80027be:	e7fd      	b.n	80027bc <BusFault_Handler+0x4>

080027c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027c4:	bf00      	nop
 80027c6:	e7fd      	b.n	80027c4 <UsageFault_Handler+0x4>

080027c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027cc:	bf00      	nop
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027d6:	b480      	push	{r7}
 80027d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027f6:	f000 f8e5 	bl	80029c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}

080027fe <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(sensor_frontal_Pin);
 8002802:	2040      	movs	r0, #64	@ 0x40
 8002804:	f001 fc06 	bl	8004014 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(sensor_linea_Pin);
 8002808:	2080      	movs	r0, #128	@ 0x80
 800280a:	f001 fc03 	bl	8004014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
	...

08002814 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002818:	4802      	ldr	r0, [pc, #8]	@ (8002824 <UART5_IRQHandler+0x10>)
 800281a:	f003 f813 	bl	8005844 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000170 	.word	0x20000170

08002828 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800282c:	4802      	ldr	r0, [pc, #8]	@ (8002838 <DMA2_Stream0_IRQHandler+0x10>)
 800282e:	f000 ffb9 	bl	80037a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	200000c8 	.word	0x200000c8

0800283c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002844:	4a14      	ldr	r2, [pc, #80]	@ (8002898 <_sbrk+0x5c>)
 8002846:	4b15      	ldr	r3, [pc, #84]	@ (800289c <_sbrk+0x60>)
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002850:	4b13      	ldr	r3, [pc, #76]	@ (80028a0 <_sbrk+0x64>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d102      	bne.n	800285e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002858:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <_sbrk+0x64>)
 800285a:	4a12      	ldr	r2, [pc, #72]	@ (80028a4 <_sbrk+0x68>)
 800285c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800285e:	4b10      	ldr	r3, [pc, #64]	@ (80028a0 <_sbrk+0x64>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4413      	add	r3, r2
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	429a      	cmp	r2, r3
 800286a:	d207      	bcs.n	800287c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800286c:	f003 ff50 	bl	8006710 <__errno>
 8002870:	4603      	mov	r3, r0
 8002872:	220c      	movs	r2, #12
 8002874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002876:	f04f 33ff 	mov.w	r3, #4294967295
 800287a:	e009      	b.n	8002890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800287c:	4b08      	ldr	r3, [pc, #32]	@ (80028a0 <_sbrk+0x64>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002882:	4b07      	ldr	r3, [pc, #28]	@ (80028a0 <_sbrk+0x64>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	4a05      	ldr	r2, [pc, #20]	@ (80028a0 <_sbrk+0x64>)
 800288c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800288e:	68fb      	ldr	r3, [r7, #12]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20020000 	.word	0x20020000
 800289c:	00000400 	.word	0x00000400
 80028a0:	200002b0 	.word	0x200002b0
 80028a4:	20000400 	.word	0x20000400

080028a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028ac:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <SystemInit+0x20>)
 80028ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028b2:	4a05      	ldr	r2, [pc, #20]	@ (80028c8 <SystemInit+0x20>)
 80028b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	e000ed00 	.word	0xe000ed00

080028cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002904 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028d0:	f7ff ffea 	bl	80028a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028d4:	480c      	ldr	r0, [pc, #48]	@ (8002908 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028d6:	490d      	ldr	r1, [pc, #52]	@ (800290c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002910 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028dc:	e002      	b.n	80028e4 <LoopCopyDataInit>

080028de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028e2:	3304      	adds	r3, #4

080028e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028e8:	d3f9      	bcc.n	80028de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002914 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002918 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028f0:	e001      	b.n	80028f6 <LoopFillZerobss>

080028f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028f4:	3204      	adds	r2, #4

080028f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028f8:	d3fb      	bcc.n	80028f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028fa:	f003 ff0f 	bl	800671c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028fe:	f7fe f95b 	bl	8000bb8 <main>
  bx  lr    
 8002902:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002904:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800290c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002910:	08007080 	.word	0x08007080
  ldr r2, =_sbss
 8002914:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8002918:	20000400 	.word	0x20000400

0800291c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800291c:	e7fe      	b.n	800291c <ADC_IRQHandler>
	...

08002920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002924:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <HAL_Init+0x40>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a0d      	ldr	r2, [pc, #52]	@ (8002960 <HAL_Init+0x40>)
 800292a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800292e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002930:	4b0b      	ldr	r3, [pc, #44]	@ (8002960 <HAL_Init+0x40>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a0a      	ldr	r2, [pc, #40]	@ (8002960 <HAL_Init+0x40>)
 8002936:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800293a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800293c:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <HAL_Init+0x40>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a07      	ldr	r2, [pc, #28]	@ (8002960 <HAL_Init+0x40>)
 8002942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002948:	2003      	movs	r0, #3
 800294a:	f000 fd51 	bl	80033f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800294e:	2000      	movs	r0, #0
 8002950:	f000 f808 	bl	8002964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002954:	f7ff fdb8 	bl	80024c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40023c00 	.word	0x40023c00

08002964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800296c:	4b12      	ldr	r3, [pc, #72]	@ (80029b8 <HAL_InitTick+0x54>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	4b12      	ldr	r3, [pc, #72]	@ (80029bc <HAL_InitTick+0x58>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	4619      	mov	r1, r3
 8002976:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800297a:	fbb3 f3f1 	udiv	r3, r3, r1
 800297e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002982:	4618      	mov	r0, r3
 8002984:	f000 fd69 	bl	800345a <HAL_SYSTICK_Config>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e00e      	b.n	80029b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b0f      	cmp	r3, #15
 8002996:	d80a      	bhi.n	80029ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002998:	2200      	movs	r2, #0
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	f000 fd31 	bl	8003406 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029a4:	4a06      	ldr	r2, [pc, #24]	@ (80029c0 <HAL_InitTick+0x5c>)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
 80029ac:	e000      	b.n	80029b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000008 	.word	0x20000008
 80029bc:	20000010 	.word	0x20000010
 80029c0:	2000000c 	.word	0x2000000c

080029c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029c8:	4b06      	ldr	r3, [pc, #24]	@ (80029e4 <HAL_IncTick+0x20>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <HAL_IncTick+0x24>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4413      	add	r3, r2
 80029d4:	4a04      	ldr	r2, [pc, #16]	@ (80029e8 <HAL_IncTick+0x24>)
 80029d6:	6013      	str	r3, [r2, #0]
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	20000010 	.word	0x20000010
 80029e8:	200002b4 	.word	0x200002b4

080029ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return uwTick;
 80029f0:	4b03      	ldr	r3, [pc, #12]	@ (8002a00 <HAL_GetTick+0x14>)
 80029f2:	681b      	ldr	r3, [r3, #0]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	200002b4 	.word	0x200002b4

08002a04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a0c:	f7ff ffee 	bl	80029ec <HAL_GetTick>
 8002a10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a1c:	d005      	beq.n	8002a2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a48 <HAL_Delay+0x44>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4413      	add	r3, r2
 8002a28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a2a:	bf00      	nop
 8002a2c:	f7ff ffde 	bl	80029ec <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d8f7      	bhi.n	8002a2c <HAL_Delay+0x28>
  {
  }
}
 8002a3c:	bf00      	nop
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000010 	.word	0x20000010

08002a4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a54:	2300      	movs	r3, #0
 8002a56:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e033      	b.n	8002aca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d109      	bne.n	8002a7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff fd54 	bl	8002518 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a82:	f003 0310 	and.w	r3, r3, #16
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d118      	bne.n	8002abc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a92:	f023 0302 	bic.w	r3, r3, #2
 8002a96:	f043 0202 	orr.w	r2, r3, #2
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 fa58 	bl	8002f54 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	f023 0303 	bic.w	r3, r3, #3
 8002ab2:	f043 0201 	orr.w	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002aba:	e001      	b.n	8002ac0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d101      	bne.n	8002af6 <HAL_ADC_Start_DMA+0x22>
 8002af2:	2302      	movs	r3, #2
 8002af4:	e0eb      	b.n	8002cce <HAL_ADC_Start_DMA+0x1fa>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d018      	beq.n	8002b3e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0201 	orr.w	r2, r2, #1
 8002b1a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b1c:	4b6e      	ldr	r3, [pc, #440]	@ (8002cd8 <HAL_ADC_Start_DMA+0x204>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a6e      	ldr	r2, [pc, #440]	@ (8002cdc <HAL_ADC_Start_DMA+0x208>)
 8002b22:	fba2 2303 	umull	r2, r3, r2, r3
 8002b26:	0c9a      	lsrs	r2, r3, #18
 8002b28:	4613      	mov	r3, r2
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	4413      	add	r3, r2
 8002b2e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002b30:	e002      	b.n	8002b38 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	3b01      	subs	r3, #1
 8002b36:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f9      	bne.n	8002b32 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b4c:	d107      	bne.n	8002b5e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b5c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	f040 80a3 	bne.w	8002cb4 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b72:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b76:	f023 0301 	bic.w	r3, r3, #1
 8002b7a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d007      	beq.n	8002ba0 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b98:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ba8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bac:	d106      	bne.n	8002bbc <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb2:	f023 0206 	bic.w	r2, r3, #6
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	645a      	str	r2, [r3, #68]	@ 0x44
 8002bba:	e002      	b.n	8002bc2 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bca:	4b45      	ldr	r3, [pc, #276]	@ (8002ce0 <HAL_ADC_Start_DMA+0x20c>)
 8002bcc:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd2:	4a44      	ldr	r2, [pc, #272]	@ (8002ce4 <HAL_ADC_Start_DMA+0x210>)
 8002bd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bda:	4a43      	ldr	r2, [pc, #268]	@ (8002ce8 <HAL_ADC_Start_DMA+0x214>)
 8002bdc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be2:	4a42      	ldr	r2, [pc, #264]	@ (8002cec <HAL_ADC_Start_DMA+0x218>)
 8002be4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002bee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	685a      	ldr	r2, [r3, #4]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002bfe:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689a      	ldr	r2, [r3, #8]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c0e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	334c      	adds	r3, #76	@ 0x4c
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f000 fcd6 	bl	80035d0 <HAL_DMA_Start_IT>
 8002c24:	4603      	mov	r3, r0
 8002c26:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f003 031f 	and.w	r3, r3, #31
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d12a      	bne.n	8002c8a <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a2d      	ldr	r2, [pc, #180]	@ (8002cf0 <HAL_ADC_Start_DMA+0x21c>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d015      	beq.n	8002c6a <HAL_ADC_Start_DMA+0x196>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf4 <HAL_ADC_Start_DMA+0x220>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d105      	bne.n	8002c54 <HAL_ADC_Start_DMA+0x180>
 8002c48:	4b25      	ldr	r3, [pc, #148]	@ (8002ce0 <HAL_ADC_Start_DMA+0x20c>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f003 031f 	and.w	r3, r3, #31
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00a      	beq.n	8002c6a <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a27      	ldr	r2, [pc, #156]	@ (8002cf8 <HAL_ADC_Start_DMA+0x224>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d136      	bne.n	8002ccc <HAL_ADC_Start_DMA+0x1f8>
 8002c5e:	4b20      	ldr	r3, [pc, #128]	@ (8002ce0 <HAL_ADC_Start_DMA+0x20c>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f003 0310 	and.w	r3, r3, #16
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d130      	bne.n	8002ccc <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d129      	bne.n	8002ccc <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689a      	ldr	r2, [r3, #8]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	e020      	b.n	8002ccc <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a18      	ldr	r2, [pc, #96]	@ (8002cf0 <HAL_ADC_Start_DMA+0x21c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d11b      	bne.n	8002ccc <HAL_ADC_Start_DMA+0x1f8>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d114      	bne.n	8002ccc <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	689a      	ldr	r2, [r3, #8]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002cb0:	609a      	str	r2, [r3, #8]
 8002cb2:	e00b      	b.n	8002ccc <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb8:	f043 0210 	orr.w	r2, r3, #16
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc4:	f043 0201 	orr.w	r2, r3, #1
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002ccc:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3720      	adds	r7, #32
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000008 	.word	0x20000008
 8002cdc:	431bde83 	.word	0x431bde83
 8002ce0:	40012300 	.word	0x40012300
 8002ce4:	0800314d 	.word	0x0800314d
 8002ce8:	08003207 	.word	0x08003207
 8002cec:	08003223 	.word	0x08003223
 8002cf0:	40012000 	.word	0x40012000
 8002cf4:	40012100 	.word	0x40012100
 8002cf8:	40012200 	.word	0x40012200

08002cfc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x1c>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e105      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x228>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2b09      	cmp	r3, #9
 8002d3a:	d925      	bls.n	8002d88 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68d9      	ldr	r1, [r3, #12]
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	461a      	mov	r2, r3
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	4413      	add	r3, r2
 8002d50:	3b1e      	subs	r3, #30
 8002d52:	2207      	movs	r2, #7
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	43da      	mvns	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	400a      	ands	r2, r1
 8002d60:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68d9      	ldr	r1, [r3, #12]
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	4618      	mov	r0, r3
 8002d74:	4603      	mov	r3, r0
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	4403      	add	r3, r0
 8002d7a:	3b1e      	subs	r3, #30
 8002d7c:	409a      	lsls	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	e022      	b.n	8002dce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6919      	ldr	r1, [r3, #16]
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	461a      	mov	r2, r3
 8002d96:	4613      	mov	r3, r2
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	4413      	add	r3, r2
 8002d9c:	2207      	movs	r2, #7
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43da      	mvns	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	400a      	ands	r2, r1
 8002daa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6919      	ldr	r1, [r3, #16]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	4403      	add	r3, r0
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	2b06      	cmp	r3, #6
 8002dd4:	d824      	bhi.n	8002e20 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	3b05      	subs	r3, #5
 8002de8:	221f      	movs	r2, #31
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43da      	mvns	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	400a      	ands	r2, r1
 8002df6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	4618      	mov	r0, r3
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	3b05      	subs	r3, #5
 8002e12:	fa00 f203 	lsl.w	r2, r0, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e1e:	e04c      	b.n	8002eba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2b0c      	cmp	r3, #12
 8002e26:	d824      	bhi.n	8002e72 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	3b23      	subs	r3, #35	@ 0x23
 8002e3a:	221f      	movs	r2, #31
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43da      	mvns	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	400a      	ands	r2, r1
 8002e48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	4618      	mov	r0, r3
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	3b23      	subs	r3, #35	@ 0x23
 8002e64:	fa00 f203 	lsl.w	r2, r0, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e70:	e023      	b.n	8002eba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	4413      	add	r3, r2
 8002e82:	3b41      	subs	r3, #65	@ 0x41
 8002e84:	221f      	movs	r2, #31
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	43da      	mvns	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	400a      	ands	r2, r1
 8002e92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	3b41      	subs	r3, #65	@ 0x41
 8002eae:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eba:	4b22      	ldr	r3, [pc, #136]	@ (8002f44 <HAL_ADC_ConfigChannel+0x234>)
 8002ebc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a21      	ldr	r2, [pc, #132]	@ (8002f48 <HAL_ADC_ConfigChannel+0x238>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d109      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1cc>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b12      	cmp	r3, #18
 8002ece:	d105      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a19      	ldr	r2, [pc, #100]	@ (8002f48 <HAL_ADC_ConfigChannel+0x238>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d123      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x21e>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b10      	cmp	r3, #16
 8002eec:	d003      	beq.n	8002ef6 <HAL_ADC_ConfigChannel+0x1e6>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2b11      	cmp	r3, #17
 8002ef4:	d11b      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2b10      	cmp	r3, #16
 8002f08:	d111      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f0a:	4b10      	ldr	r3, [pc, #64]	@ (8002f4c <HAL_ADC_ConfigChannel+0x23c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a10      	ldr	r2, [pc, #64]	@ (8002f50 <HAL_ADC_ConfigChannel+0x240>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	0c9a      	lsrs	r2, r3, #18
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f20:	e002      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	3b01      	subs	r3, #1
 8002f26:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f9      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	40012300 	.word	0x40012300
 8002f48:	40012000 	.word	0x40012000
 8002f4c:	20000008 	.word	0x20000008
 8002f50:	431bde83 	.word	0x431bde83

08002f54 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f5c:	4b79      	ldr	r3, [pc, #484]	@ (8003144 <ADC_Init+0x1f0>)
 8002f5e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	431a      	orrs	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6859      	ldr	r1, [r3, #4]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	021a      	lsls	r2, r3, #8
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002fac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	6859      	ldr	r1, [r3, #4]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689a      	ldr	r2, [r3, #8]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6899      	ldr	r1, [r3, #8]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe6:	4a58      	ldr	r2, [pc, #352]	@ (8003148 <ADC_Init+0x1f4>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d022      	beq.n	8003032 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ffa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6899      	ldr	r1, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800301c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6899      	ldr	r1, [r3, #8]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	e00f      	b.n	8003052 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003040:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003050:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0202 	bic.w	r2, r2, #2
 8003060:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6899      	ldr	r1, [r3, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	7e1b      	ldrb	r3, [r3, #24]
 800306c:	005a      	lsls	r2, r3, #1
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 3020 	ldrb.w	r3, [r3, #32]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d01b      	beq.n	80030b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800308e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800309e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6859      	ldr	r1, [r3, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030aa:	3b01      	subs	r3, #1
 80030ac:	035a      	lsls	r2, r3, #13
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	430a      	orrs	r2, r1
 80030b4:	605a      	str	r2, [r3, #4]
 80030b6:	e007      	b.n	80030c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	685a      	ldr	r2, [r3, #4]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030c6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80030d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	051a      	lsls	r2, r3, #20
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6899      	ldr	r1, [r3, #8]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800310a:	025a      	lsls	r2, r3, #9
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003122:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6899      	ldr	r1, [r3, #8]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	029a      	lsls	r2, r3, #10
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	609a      	str	r2, [r3, #8]
}
 8003138:	bf00      	nop
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr
 8003144:	40012300 	.word	0x40012300
 8003148:	0f000001 	.word	0x0f000001

0800314c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003158:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003162:	2b00      	cmp	r3, #0
 8003164:	d13c      	bne.n	80031e0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d12b      	bne.n	80031d8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003184:	2b00      	cmp	r3, #0
 8003186:	d127      	bne.n	80031d8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800318e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003192:	2b00      	cmp	r3, #0
 8003194:	d006      	beq.n	80031a4 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d119      	bne.n	80031d8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685a      	ldr	r2, [r3, #4]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0220 	bic.w	r2, r2, #32
 80031b2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d105      	bne.n	80031d8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d0:	f043 0201 	orr.w	r2, r3, #1
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f7fe fb85 	bl	80018e8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031de:	e00e      	b.n	80031fe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e4:	f003 0310 	and.w	r3, r3, #16
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f7ff fd85 	bl	8002cfc <HAL_ADC_ErrorCallback>
}
 80031f2:	e004      	b.n	80031fe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	4798      	blx	r3
}
 80031fe:	bf00      	nop
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b084      	sub	sp, #16
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003212:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f7fe fb59 	bl	80018cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800321a:	bf00      	nop
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b084      	sub	sp, #16
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800322e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2240      	movs	r2, #64	@ 0x40
 8003234:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800323a:	f043 0204 	orr.w	r2, r3, #4
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f7ff fd5a 	bl	8002cfc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003248:	bf00      	nop
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003260:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <__NVIC_SetPriorityGrouping+0x44>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800326c:	4013      	ands	r3, r2
 800326e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003278:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800327c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003282:	4a04      	ldr	r2, [pc, #16]	@ (8003294 <__NVIC_SetPriorityGrouping+0x44>)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	60d3      	str	r3, [r2, #12]
}
 8003288:	bf00      	nop
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	e000ed00 	.word	0xe000ed00

08003298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800329c:	4b04      	ldr	r3, [pc, #16]	@ (80032b0 <__NVIC_GetPriorityGrouping+0x18>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	0a1b      	lsrs	r3, r3, #8
 80032a2:	f003 0307 	and.w	r3, r3, #7
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	e000ed00 	.word	0xe000ed00

080032b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	db0b      	blt.n	80032de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	f003 021f 	and.w	r2, r3, #31
 80032cc:	4907      	ldr	r1, [pc, #28]	@ (80032ec <__NVIC_EnableIRQ+0x38>)
 80032ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d2:	095b      	lsrs	r3, r3, #5
 80032d4:	2001      	movs	r0, #1
 80032d6:	fa00 f202 	lsl.w	r2, r0, r2
 80032da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032de:	bf00      	nop
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000e100 	.word	0xe000e100

080032f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	6039      	str	r1, [r7, #0]
 80032fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003300:	2b00      	cmp	r3, #0
 8003302:	db0a      	blt.n	800331a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	b2da      	uxtb	r2, r3
 8003308:	490c      	ldr	r1, [pc, #48]	@ (800333c <__NVIC_SetPriority+0x4c>)
 800330a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330e:	0112      	lsls	r2, r2, #4
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	440b      	add	r3, r1
 8003314:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003318:	e00a      	b.n	8003330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	b2da      	uxtb	r2, r3
 800331e:	4908      	ldr	r1, [pc, #32]	@ (8003340 <__NVIC_SetPriority+0x50>)
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	3b04      	subs	r3, #4
 8003328:	0112      	lsls	r2, r2, #4
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	440b      	add	r3, r1
 800332e:	761a      	strb	r2, [r3, #24]
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	e000e100 	.word	0xe000e100
 8003340:	e000ed00 	.word	0xe000ed00

08003344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003344:	b480      	push	{r7}
 8003346:	b089      	sub	sp, #36	@ 0x24
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f1c3 0307 	rsb	r3, r3, #7
 800335e:	2b04      	cmp	r3, #4
 8003360:	bf28      	it	cs
 8003362:	2304      	movcs	r3, #4
 8003364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	3304      	adds	r3, #4
 800336a:	2b06      	cmp	r3, #6
 800336c:	d902      	bls.n	8003374 <NVIC_EncodePriority+0x30>
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	3b03      	subs	r3, #3
 8003372:	e000      	b.n	8003376 <NVIC_EncodePriority+0x32>
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003378:	f04f 32ff 	mov.w	r2, #4294967295
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	43da      	mvns	r2, r3
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	401a      	ands	r2, r3
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800338c:	f04f 31ff 	mov.w	r1, #4294967295
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	fa01 f303 	lsl.w	r3, r1, r3
 8003396:	43d9      	mvns	r1, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800339c:	4313      	orrs	r3, r2
         );
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3724      	adds	r7, #36	@ 0x24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
	...

080033ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033bc:	d301      	bcc.n	80033c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033be:	2301      	movs	r3, #1
 80033c0:	e00f      	b.n	80033e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033c2:	4a0a      	ldr	r2, [pc, #40]	@ (80033ec <SysTick_Config+0x40>)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3b01      	subs	r3, #1
 80033c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ca:	210f      	movs	r1, #15
 80033cc:	f04f 30ff 	mov.w	r0, #4294967295
 80033d0:	f7ff ff8e 	bl	80032f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033d4:	4b05      	ldr	r3, [pc, #20]	@ (80033ec <SysTick_Config+0x40>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033da:	4b04      	ldr	r3, [pc, #16]	@ (80033ec <SysTick_Config+0x40>)
 80033dc:	2207      	movs	r2, #7
 80033de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	e000e010 	.word	0xe000e010

080033f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff ff29 	bl	8003250 <__NVIC_SetPriorityGrouping>
}
 80033fe:	bf00      	nop
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}

08003406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003406:	b580      	push	{r7, lr}
 8003408:	b086      	sub	sp, #24
 800340a:	af00      	add	r7, sp, #0
 800340c:	4603      	mov	r3, r0
 800340e:	60b9      	str	r1, [r7, #8]
 8003410:	607a      	str	r2, [r7, #4]
 8003412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003418:	f7ff ff3e 	bl	8003298 <__NVIC_GetPriorityGrouping>
 800341c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	68b9      	ldr	r1, [r7, #8]
 8003422:	6978      	ldr	r0, [r7, #20]
 8003424:	f7ff ff8e 	bl	8003344 <NVIC_EncodePriority>
 8003428:	4602      	mov	r2, r0
 800342a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800342e:	4611      	mov	r1, r2
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff ff5d 	bl	80032f0 <__NVIC_SetPriority>
}
 8003436:	bf00      	nop
 8003438:	3718      	adds	r7, #24
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b082      	sub	sp, #8
 8003442:	af00      	add	r7, sp, #0
 8003444:	4603      	mov	r3, r0
 8003446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff ff31 	bl	80032b4 <__NVIC_EnableIRQ>
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b082      	sub	sp, #8
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7ff ffa2 	bl	80033ac <SysTick_Config>
 8003468:	4603      	mov	r3, r0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003480:	f7ff fab4 	bl	80029ec <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e099      	b.n	80035c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0201 	bic.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034b0:	e00f      	b.n	80034d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034b2:	f7ff fa9b 	bl	80029ec <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b05      	cmp	r3, #5
 80034be:	d908      	bls.n	80034d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2220      	movs	r2, #32
 80034c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2203      	movs	r2, #3
 80034ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e078      	b.n	80035c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1e8      	bne.n	80034b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4b38      	ldr	r3, [pc, #224]	@ (80035cc <HAL_DMA_Init+0x158>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800350a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003516:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4313      	orrs	r3, r2
 8003522:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003528:	2b04      	cmp	r3, #4
 800352a:	d107      	bne.n	800353c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003534:	4313      	orrs	r3, r2
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	4313      	orrs	r3, r2
 800353a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f023 0307 	bic.w	r3, r3, #7
 8003552:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	4313      	orrs	r3, r2
 800355c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003562:	2b04      	cmp	r3, #4
 8003564:	d117      	bne.n	8003596 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	4313      	orrs	r3, r2
 800356e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00e      	beq.n	8003596 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 fb01 	bl	8003b80 <DMA_CheckFifoParam>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d008      	beq.n	8003596 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2240      	movs	r2, #64	@ 0x40
 8003588:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003592:	2301      	movs	r3, #1
 8003594:	e016      	b.n	80035c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fab8 	bl	8003b14 <DMA_CalcBaseAndBitshift>
 80035a4:	4603      	mov	r3, r0
 80035a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ac:	223f      	movs	r2, #63	@ 0x3f
 80035ae:	409a      	lsls	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	f010803f 	.word	0xf010803f

080035d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
 80035dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035de:	2300      	movs	r3, #0
 80035e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <HAL_DMA_Start_IT+0x26>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e040      	b.n	8003678 <HAL_DMA_Start_IT+0xa8>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b01      	cmp	r3, #1
 8003608:	d12f      	bne.n	800366a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2202      	movs	r2, #2
 800360e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	68b9      	ldr	r1, [r7, #8]
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 fa4a 	bl	8003ab8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003628:	223f      	movs	r2, #63	@ 0x3f
 800362a:	409a      	lsls	r2, r3
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 0216 	orr.w	r2, r2, #22
 800363e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003644:	2b00      	cmp	r3, #0
 8003646:	d007      	beq.n	8003658 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0208 	orr.w	r2, r2, #8
 8003656:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f042 0201 	orr.w	r2, r2, #1
 8003666:	601a      	str	r2, [r3, #0]
 8003668:	e005      	b.n	8003676 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003672:	2302      	movs	r3, #2
 8003674:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003676:	7dfb      	ldrb	r3, [r7, #23]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3718      	adds	r7, #24
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800368c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800368e:	f7ff f9ad 	bl	80029ec <HAL_GetTick>
 8003692:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d008      	beq.n	80036b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2280      	movs	r2, #128	@ 0x80
 80036a4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e052      	b.n	8003758 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 0216 	bic.w	r2, r2, #22
 80036c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	695a      	ldr	r2, [r3, #20]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d103      	bne.n	80036e2 <HAL_DMA_Abort+0x62>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d007      	beq.n	80036f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0208 	bic.w	r2, r2, #8
 80036f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0201 	bic.w	r2, r2, #1
 8003700:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003702:	e013      	b.n	800372c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003704:	f7ff f972 	bl	80029ec <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b05      	cmp	r3, #5
 8003710:	d90c      	bls.n	800372c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2220      	movs	r2, #32
 8003716:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2203      	movs	r2, #3
 800371c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e015      	b.n	8003758 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1e4      	bne.n	8003704 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800373e:	223f      	movs	r2, #63	@ 0x3f
 8003740:	409a      	lsls	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d004      	beq.n	800377e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2280      	movs	r2, #128	@ 0x80
 8003778:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e00c      	b.n	8003798 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2205      	movs	r2, #5
 8003782:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0201 	bic.w	r2, r2, #1
 8003794:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037ac:	2300      	movs	r3, #0
 80037ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037b0:	4b8e      	ldr	r3, [pc, #568]	@ (80039ec <HAL_DMA_IRQHandler+0x248>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a8e      	ldr	r2, [pc, #568]	@ (80039f0 <HAL_DMA_IRQHandler+0x24c>)
 80037b6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ba:	0a9b      	lsrs	r3, r3, #10
 80037bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ce:	2208      	movs	r2, #8
 80037d0:	409a      	lsls	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	4013      	ands	r3, r2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d01a      	beq.n	8003810 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0304 	and.w	r3, r3, #4
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d013      	beq.n	8003810 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 0204 	bic.w	r2, r2, #4
 80037f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fc:	2208      	movs	r2, #8
 80037fe:	409a      	lsls	r2, r3
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003808:	f043 0201 	orr.w	r2, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003814:	2201      	movs	r2, #1
 8003816:	409a      	lsls	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4013      	ands	r3, r2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d012      	beq.n	8003846 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00b      	beq.n	8003846 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003832:	2201      	movs	r2, #1
 8003834:	409a      	lsls	r2, r3
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383e:	f043 0202 	orr.w	r2, r3, #2
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800384a:	2204      	movs	r2, #4
 800384c:	409a      	lsls	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	4013      	ands	r3, r2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d012      	beq.n	800387c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00b      	beq.n	800387c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003868:	2204      	movs	r2, #4
 800386a:	409a      	lsls	r2, r3
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003874:	f043 0204 	orr.w	r2, r3, #4
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003880:	2210      	movs	r2, #16
 8003882:	409a      	lsls	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4013      	ands	r3, r2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d043      	beq.n	8003914 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	2b00      	cmp	r3, #0
 8003898:	d03c      	beq.n	8003914 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800389e:	2210      	movs	r2, #16
 80038a0:	409a      	lsls	r2, r3
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d018      	beq.n	80038e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d108      	bne.n	80038d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d024      	beq.n	8003914 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	4798      	blx	r3
 80038d2:	e01f      	b.n	8003914 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d01b      	beq.n	8003914 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	4798      	blx	r3
 80038e4:	e016      	b.n	8003914 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d107      	bne.n	8003904 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0208 	bic.w	r2, r2, #8
 8003902:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003918:	2220      	movs	r2, #32
 800391a:	409a      	lsls	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4013      	ands	r3, r2
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 808f 	beq.w	8003a44 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0310 	and.w	r3, r3, #16
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 8087 	beq.w	8003a44 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800393a:	2220      	movs	r2, #32
 800393c:	409a      	lsls	r2, r3
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b05      	cmp	r3, #5
 800394c:	d136      	bne.n	80039bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f022 0216 	bic.w	r2, r2, #22
 800395c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695a      	ldr	r2, [r3, #20]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800396c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003972:	2b00      	cmp	r3, #0
 8003974:	d103      	bne.n	800397e <HAL_DMA_IRQHandler+0x1da>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800397a:	2b00      	cmp	r3, #0
 800397c:	d007      	beq.n	800398e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0208 	bic.w	r2, r2, #8
 800398c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003992:	223f      	movs	r2, #63	@ 0x3f
 8003994:	409a      	lsls	r2, r3
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d07e      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	4798      	blx	r3
        }
        return;
 80039ba:	e079      	b.n	8003ab0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d01d      	beq.n	8003a06 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10d      	bne.n	80039f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d031      	beq.n	8003a44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	4798      	blx	r3
 80039e8:	e02c      	b.n	8003a44 <HAL_DMA_IRQHandler+0x2a0>
 80039ea:	bf00      	nop
 80039ec:	20000008 	.word	0x20000008
 80039f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d023      	beq.n	8003a44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	4798      	blx	r3
 8003a04:	e01e      	b.n	8003a44 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10f      	bne.n	8003a34 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 0210 	bic.w	r2, r2, #16
 8003a22:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d003      	beq.n	8003a44 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d032      	beq.n	8003ab2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d022      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2205      	movs	r2, #5
 8003a5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f022 0201 	bic.w	r2, r2, #1
 8003a6e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	3301      	adds	r3, #1
 8003a74:	60bb      	str	r3, [r7, #8]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d307      	bcc.n	8003a8c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f2      	bne.n	8003a70 <HAL_DMA_IRQHandler+0x2cc>
 8003a8a:	e000      	b.n	8003a8e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a8c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	4798      	blx	r3
 8003aae:	e000      	b.n	8003ab2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ab0:	bf00      	nop
    }
  }
}
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ad4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	2b40      	cmp	r3, #64	@ 0x40
 8003ae4:	d108      	bne.n	8003af8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003af6:	e007      	b.n	8003b08 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	60da      	str	r2, [r3, #12]
}
 8003b08:	bf00      	nop
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	3b10      	subs	r3, #16
 8003b24:	4a14      	ldr	r2, [pc, #80]	@ (8003b78 <DMA_CalcBaseAndBitshift+0x64>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	091b      	lsrs	r3, r3, #4
 8003b2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b2e:	4a13      	ldr	r2, [pc, #76]	@ (8003b7c <DMA_CalcBaseAndBitshift+0x68>)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4413      	add	r3, r2
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	461a      	mov	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d909      	bls.n	8003b56 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b4a:	f023 0303 	bic.w	r3, r3, #3
 8003b4e:	1d1a      	adds	r2, r3, #4
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b54:	e007      	b.n	8003b66 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b5e:	f023 0303 	bic.w	r3, r3, #3
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3714      	adds	r7, #20
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	aaaaaaab 	.word	0xaaaaaaab
 8003b7c:	08007034 	.word	0x08007034

08003b80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	699b      	ldr	r3, [r3, #24]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d11f      	bne.n	8003bda <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	2b03      	cmp	r3, #3
 8003b9e:	d856      	bhi.n	8003c4e <DMA_CheckFifoParam+0xce>
 8003ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ba8 <DMA_CheckFifoParam+0x28>)
 8003ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba6:	bf00      	nop
 8003ba8:	08003bb9 	.word	0x08003bb9
 8003bac:	08003bcb 	.word	0x08003bcb
 8003bb0:	08003bb9 	.word	0x08003bb9
 8003bb4:	08003c4f 	.word	0x08003c4f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d046      	beq.n	8003c52 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bc8:	e043      	b.n	8003c52 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bce:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003bd2:	d140      	bne.n	8003c56 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd8:	e03d      	b.n	8003c56 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003be2:	d121      	bne.n	8003c28 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b03      	cmp	r3, #3
 8003be8:	d837      	bhi.n	8003c5a <DMA_CheckFifoParam+0xda>
 8003bea:	a201      	add	r2, pc, #4	@ (adr r2, 8003bf0 <DMA_CheckFifoParam+0x70>)
 8003bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf0:	08003c01 	.word	0x08003c01
 8003bf4:	08003c07 	.word	0x08003c07
 8003bf8:	08003c01 	.word	0x08003c01
 8003bfc:	08003c19 	.word	0x08003c19
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
      break;
 8003c04:	e030      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d025      	beq.n	8003c5e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c16:	e022      	b.n	8003c5e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c1c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c20:	d11f      	bne.n	8003c62 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c26:	e01c      	b.n	8003c62 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d903      	bls.n	8003c36 <DMA_CheckFifoParam+0xb6>
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	2b03      	cmp	r3, #3
 8003c32:	d003      	beq.n	8003c3c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c34:	e018      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
      break;
 8003c3a:	e015      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00e      	beq.n	8003c66 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c4c:	e00b      	b.n	8003c66 <DMA_CheckFifoParam+0xe6>
      break;
 8003c4e:	bf00      	nop
 8003c50:	e00a      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
      break;
 8003c52:	bf00      	nop
 8003c54:	e008      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
      break;
 8003c56:	bf00      	nop
 8003c58:	e006      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
      break;
 8003c5a:	bf00      	nop
 8003c5c:	e004      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
      break;
 8003c5e:	bf00      	nop
 8003c60:	e002      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c62:	bf00      	nop
 8003c64:	e000      	b.n	8003c68 <DMA_CheckFifoParam+0xe8>
      break;
 8003c66:	bf00      	nop
    }
  } 
  
  return status; 
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop

08003c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b089      	sub	sp, #36	@ 0x24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c82:	2300      	movs	r3, #0
 8003c84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c8e:	2300      	movs	r3, #0
 8003c90:	61fb      	str	r3, [r7, #28]
 8003c92:	e16b      	b.n	8003f6c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c94:	2201      	movs	r2, #1
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	f040 815a 	bne.w	8003f66 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f003 0303 	and.w	r3, r3, #3
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d005      	beq.n	8003cca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d130      	bne.n	8003d2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	005b      	lsls	r3, r3, #1
 8003cd4:	2203      	movs	r2, #3
 8003cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cda:	43db      	mvns	r3, r3
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	68da      	ldr	r2, [r3, #12]
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d00:	2201      	movs	r2, #1
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	091b      	lsrs	r3, r3, #4
 8003d16:	f003 0201 	and.w	r2, r3, #1
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f003 0303 	and.w	r3, r3, #3
 8003d34:	2b03      	cmp	r3, #3
 8003d36:	d017      	beq.n	8003d68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	2203      	movs	r2, #3
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f003 0303 	and.w	r3, r3, #3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d123      	bne.n	8003dbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	08da      	lsrs	r2, r3, #3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3208      	adds	r2, #8
 8003d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	f003 0307 	and.w	r3, r3, #7
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	220f      	movs	r2, #15
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	43db      	mvns	r3, r3
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	4013      	ands	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	691a      	ldr	r2, [r3, #16]
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	f003 0307 	and.w	r3, r3, #7
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	08da      	lsrs	r2, r3, #3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	3208      	adds	r2, #8
 8003db6:	69b9      	ldr	r1, [r7, #24]
 8003db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	2203      	movs	r2, #3
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	69ba      	ldr	r2, [r7, #24]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f003 0203 	and.w	r2, r3, #3
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f000 80b4 	beq.w	8003f66 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60fb      	str	r3, [r7, #12]
 8003e02:	4b60      	ldr	r3, [pc, #384]	@ (8003f84 <HAL_GPIO_Init+0x30c>)
 8003e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e06:	4a5f      	ldr	r2, [pc, #380]	@ (8003f84 <HAL_GPIO_Init+0x30c>)
 8003e08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8003f84 <HAL_GPIO_Init+0x30c>)
 8003e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e1a:	4a5b      	ldr	r2, [pc, #364]	@ (8003f88 <HAL_GPIO_Init+0x310>)
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	089b      	lsrs	r3, r3, #2
 8003e20:	3302      	adds	r3, #2
 8003e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	220f      	movs	r2, #15
 8003e32:	fa02 f303 	lsl.w	r3, r2, r3
 8003e36:	43db      	mvns	r3, r3
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a52      	ldr	r2, [pc, #328]	@ (8003f8c <HAL_GPIO_Init+0x314>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d02b      	beq.n	8003e9e <HAL_GPIO_Init+0x226>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a51      	ldr	r2, [pc, #324]	@ (8003f90 <HAL_GPIO_Init+0x318>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d025      	beq.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a50      	ldr	r2, [pc, #320]	@ (8003f94 <HAL_GPIO_Init+0x31c>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d01f      	beq.n	8003e96 <HAL_GPIO_Init+0x21e>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a4f      	ldr	r2, [pc, #316]	@ (8003f98 <HAL_GPIO_Init+0x320>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d019      	beq.n	8003e92 <HAL_GPIO_Init+0x21a>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a4e      	ldr	r2, [pc, #312]	@ (8003f9c <HAL_GPIO_Init+0x324>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d013      	beq.n	8003e8e <HAL_GPIO_Init+0x216>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a4d      	ldr	r2, [pc, #308]	@ (8003fa0 <HAL_GPIO_Init+0x328>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d00d      	beq.n	8003e8a <HAL_GPIO_Init+0x212>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a4c      	ldr	r2, [pc, #304]	@ (8003fa4 <HAL_GPIO_Init+0x32c>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d007      	beq.n	8003e86 <HAL_GPIO_Init+0x20e>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a4b      	ldr	r2, [pc, #300]	@ (8003fa8 <HAL_GPIO_Init+0x330>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d101      	bne.n	8003e82 <HAL_GPIO_Init+0x20a>
 8003e7e:	2307      	movs	r3, #7
 8003e80:	e00e      	b.n	8003ea0 <HAL_GPIO_Init+0x228>
 8003e82:	2308      	movs	r3, #8
 8003e84:	e00c      	b.n	8003ea0 <HAL_GPIO_Init+0x228>
 8003e86:	2306      	movs	r3, #6
 8003e88:	e00a      	b.n	8003ea0 <HAL_GPIO_Init+0x228>
 8003e8a:	2305      	movs	r3, #5
 8003e8c:	e008      	b.n	8003ea0 <HAL_GPIO_Init+0x228>
 8003e8e:	2304      	movs	r3, #4
 8003e90:	e006      	b.n	8003ea0 <HAL_GPIO_Init+0x228>
 8003e92:	2303      	movs	r3, #3
 8003e94:	e004      	b.n	8003ea0 <HAL_GPIO_Init+0x228>
 8003e96:	2302      	movs	r3, #2
 8003e98:	e002      	b.n	8003ea0 <HAL_GPIO_Init+0x228>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e000      	b.n	8003ea0 <HAL_GPIO_Init+0x228>
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	69fa      	ldr	r2, [r7, #28]
 8003ea2:	f002 0203 	and.w	r2, r2, #3
 8003ea6:	0092      	lsls	r2, r2, #2
 8003ea8:	4093      	lsls	r3, r2
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003eb0:	4935      	ldr	r1, [pc, #212]	@ (8003f88 <HAL_GPIO_Init+0x310>)
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	089b      	lsrs	r3, r3, #2
 8003eb6:	3302      	adds	r3, #2
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ebe:	4b3b      	ldr	r3, [pc, #236]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ee2:	4a32      	ldr	r2, [pc, #200]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ee8:	4b30      	ldr	r3, [pc, #192]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	43db      	mvns	r3, r3
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d003      	beq.n	8003f0c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f0c:	4a27      	ldr	r2, [pc, #156]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f12:	4b26      	ldr	r3, [pc, #152]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	43db      	mvns	r3, r3
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d003      	beq.n	8003f36 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003f2e:	69ba      	ldr	r2, [r7, #24]
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f36:	4a1d      	ldr	r2, [pc, #116]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	43db      	mvns	r3, r3
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d003      	beq.n	8003f60 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f60:	4a12      	ldr	r2, [pc, #72]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	3301      	adds	r3, #1
 8003f6a:	61fb      	str	r3, [r7, #28]
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	2b0f      	cmp	r3, #15
 8003f70:	f67f ae90 	bls.w	8003c94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f74:	bf00      	nop
 8003f76:	bf00      	nop
 8003f78:	3724      	adds	r7, #36	@ 0x24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	40023800 	.word	0x40023800
 8003f88:	40013800 	.word	0x40013800
 8003f8c:	40020000 	.word	0x40020000
 8003f90:	40020400 	.word	0x40020400
 8003f94:	40020800 	.word	0x40020800
 8003f98:	40020c00 	.word	0x40020c00
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	40021400 	.word	0x40021400
 8003fa4:	40021800 	.word	0x40021800
 8003fa8:	40021c00 	.word	0x40021c00
 8003fac:	40013c00 	.word	0x40013c00

08003fb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	460b      	mov	r3, r1
 8003fba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	691a      	ldr	r2, [r3, #16]
 8003fc0:	887b      	ldrh	r3, [r7, #2]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d002      	beq.n	8003fce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	73fb      	strb	r3, [r7, #15]
 8003fcc:	e001      	b.n	8003fd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3714      	adds	r7, #20
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	460b      	mov	r3, r1
 8003fea:	807b      	strh	r3, [r7, #2]
 8003fec:	4613      	mov	r3, r2
 8003fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ff0:	787b      	ldrb	r3, [r7, #1]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d003      	beq.n	8003ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ff6:	887a      	ldrh	r2, [r7, #2]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ffc:	e003      	b.n	8004006 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ffe:	887b      	ldrh	r3, [r7, #2]
 8004000:	041a      	lsls	r2, r3, #16
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	619a      	str	r2, [r3, #24]
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800401e:	4b08      	ldr	r3, [pc, #32]	@ (8004040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004020:	695a      	ldr	r2, [r3, #20]
 8004022:	88fb      	ldrh	r3, [r7, #6]
 8004024:	4013      	ands	r3, r2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d006      	beq.n	8004038 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800402a:	4a05      	ldr	r2, [pc, #20]	@ (8004040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800402c:	88fb      	ldrh	r3, [r7, #6]
 800402e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004030:	88fb      	ldrh	r3, [r7, #6]
 8004032:	4618      	mov	r0, r3
 8004034:	f7fe f9da 	bl	80023ec <HAL_GPIO_EXTI_Callback>
  }
}
 8004038:	bf00      	nop
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40013c00 	.word	0x40013c00

08004044 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e267      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b00      	cmp	r3, #0
 8004060:	d075      	beq.n	800414e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004062:	4b88      	ldr	r3, [pc, #544]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 030c 	and.w	r3, r3, #12
 800406a:	2b04      	cmp	r3, #4
 800406c:	d00c      	beq.n	8004088 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800406e:	4b85      	ldr	r3, [pc, #532]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004076:	2b08      	cmp	r3, #8
 8004078:	d112      	bne.n	80040a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800407a:	4b82      	ldr	r3, [pc, #520]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004082:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004086:	d10b      	bne.n	80040a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004088:	4b7e      	ldr	r3, [pc, #504]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d05b      	beq.n	800414c <HAL_RCC_OscConfig+0x108>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d157      	bne.n	800414c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e242      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040a8:	d106      	bne.n	80040b8 <HAL_RCC_OscConfig+0x74>
 80040aa:	4b76      	ldr	r3, [pc, #472]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a75      	ldr	r2, [pc, #468]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b4:	6013      	str	r3, [r2, #0]
 80040b6:	e01d      	b.n	80040f4 <HAL_RCC_OscConfig+0xb0>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040c0:	d10c      	bne.n	80040dc <HAL_RCC_OscConfig+0x98>
 80040c2:	4b70      	ldr	r3, [pc, #448]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a6f      	ldr	r2, [pc, #444]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040cc:	6013      	str	r3, [r2, #0]
 80040ce:	4b6d      	ldr	r3, [pc, #436]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a6c      	ldr	r2, [pc, #432]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	e00b      	b.n	80040f4 <HAL_RCC_OscConfig+0xb0>
 80040dc:	4b69      	ldr	r3, [pc, #420]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a68      	ldr	r2, [pc, #416]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040e6:	6013      	str	r3, [r2, #0]
 80040e8:	4b66      	ldr	r3, [pc, #408]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a65      	ldr	r2, [pc, #404]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80040ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d013      	beq.n	8004124 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fc:	f7fe fc76 	bl	80029ec <HAL_GetTick>
 8004100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004104:	f7fe fc72 	bl	80029ec <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b64      	cmp	r3, #100	@ 0x64
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e207      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004116:	4b5b      	ldr	r3, [pc, #364]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0f0      	beq.n	8004104 <HAL_RCC_OscConfig+0xc0>
 8004122:	e014      	b.n	800414e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004124:	f7fe fc62 	bl	80029ec <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800412c:	f7fe fc5e 	bl	80029ec <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b64      	cmp	r3, #100	@ 0x64
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e1f3      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800413e:	4b51      	ldr	r3, [pc, #324]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f0      	bne.n	800412c <HAL_RCC_OscConfig+0xe8>
 800414a:	e000      	b.n	800414e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800414c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d063      	beq.n	8004222 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800415a:	4b4a      	ldr	r3, [pc, #296]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f003 030c 	and.w	r3, r3, #12
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00b      	beq.n	800417e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004166:	4b47      	ldr	r3, [pc, #284]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800416e:	2b08      	cmp	r3, #8
 8004170:	d11c      	bne.n	80041ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004172:	4b44      	ldr	r3, [pc, #272]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d116      	bne.n	80041ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800417e:	4b41      	ldr	r3, [pc, #260]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0302 	and.w	r3, r3, #2
 8004186:	2b00      	cmp	r3, #0
 8004188:	d005      	beq.n	8004196 <HAL_RCC_OscConfig+0x152>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d001      	beq.n	8004196 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e1c7      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004196:	4b3b      	ldr	r3, [pc, #236]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	4937      	ldr	r1, [pc, #220]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041aa:	e03a      	b.n	8004222 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d020      	beq.n	80041f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041b4:	4b34      	ldr	r3, [pc, #208]	@ (8004288 <HAL_RCC_OscConfig+0x244>)
 80041b6:	2201      	movs	r2, #1
 80041b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ba:	f7fe fc17 	bl	80029ec <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041c0:	e008      	b.n	80041d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041c2:	f7fe fc13 	bl	80029ec <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e1a8      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d0f0      	beq.n	80041c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e0:	4b28      	ldr	r3, [pc, #160]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	4925      	ldr	r1, [pc, #148]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	600b      	str	r3, [r1, #0]
 80041f4:	e015      	b.n	8004222 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041f6:	4b24      	ldr	r3, [pc, #144]	@ (8004288 <HAL_RCC_OscConfig+0x244>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fc:	f7fe fbf6 	bl	80029ec <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004202:	e008      	b.n	8004216 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004204:	f7fe fbf2 	bl	80029ec <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e187      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004216:	4b1b      	ldr	r3, [pc, #108]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1f0      	bne.n	8004204 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0308 	and.w	r3, r3, #8
 800422a:	2b00      	cmp	r3, #0
 800422c:	d036      	beq.n	800429c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d016      	beq.n	8004264 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004236:	4b15      	ldr	r3, [pc, #84]	@ (800428c <HAL_RCC_OscConfig+0x248>)
 8004238:	2201      	movs	r2, #1
 800423a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423c:	f7fe fbd6 	bl	80029ec <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004244:	f7fe fbd2 	bl	80029ec <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e167      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004256:	4b0b      	ldr	r3, [pc, #44]	@ (8004284 <HAL_RCC_OscConfig+0x240>)
 8004258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d0f0      	beq.n	8004244 <HAL_RCC_OscConfig+0x200>
 8004262:	e01b      	b.n	800429c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004264:	4b09      	ldr	r3, [pc, #36]	@ (800428c <HAL_RCC_OscConfig+0x248>)
 8004266:	2200      	movs	r2, #0
 8004268:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800426a:	f7fe fbbf 	bl	80029ec <HAL_GetTick>
 800426e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004270:	e00e      	b.n	8004290 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004272:	f7fe fbbb 	bl	80029ec <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	2b02      	cmp	r3, #2
 800427e:	d907      	bls.n	8004290 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e150      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
 8004284:	40023800 	.word	0x40023800
 8004288:	42470000 	.word	0x42470000
 800428c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004290:	4b88      	ldr	r3, [pc, #544]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d1ea      	bne.n	8004272 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0304 	and.w	r3, r3, #4
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 8097 	beq.w	80043d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042aa:	2300      	movs	r3, #0
 80042ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ae:	4b81      	ldr	r3, [pc, #516]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 80042b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d10f      	bne.n	80042da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ba:	2300      	movs	r3, #0
 80042bc:	60bb      	str	r3, [r7, #8]
 80042be:	4b7d      	ldr	r3, [pc, #500]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	4a7c      	ldr	r2, [pc, #496]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 80042c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80042ca:	4b7a      	ldr	r3, [pc, #488]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d2:	60bb      	str	r3, [r7, #8]
 80042d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042d6:	2301      	movs	r3, #1
 80042d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042da:	4b77      	ldr	r3, [pc, #476]	@ (80044b8 <HAL_RCC_OscConfig+0x474>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d118      	bne.n	8004318 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042e6:	4b74      	ldr	r3, [pc, #464]	@ (80044b8 <HAL_RCC_OscConfig+0x474>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a73      	ldr	r2, [pc, #460]	@ (80044b8 <HAL_RCC_OscConfig+0x474>)
 80042ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042f2:	f7fe fb7b 	bl	80029ec <HAL_GetTick>
 80042f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f8:	e008      	b.n	800430c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042fa:	f7fe fb77 	bl	80029ec <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	2b02      	cmp	r3, #2
 8004306:	d901      	bls.n	800430c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e10c      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800430c:	4b6a      	ldr	r3, [pc, #424]	@ (80044b8 <HAL_RCC_OscConfig+0x474>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0f0      	beq.n	80042fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	2b01      	cmp	r3, #1
 800431e:	d106      	bne.n	800432e <HAL_RCC_OscConfig+0x2ea>
 8004320:	4b64      	ldr	r3, [pc, #400]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004324:	4a63      	ldr	r2, [pc, #396]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004326:	f043 0301 	orr.w	r3, r3, #1
 800432a:	6713      	str	r3, [r2, #112]	@ 0x70
 800432c:	e01c      	b.n	8004368 <HAL_RCC_OscConfig+0x324>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	2b05      	cmp	r3, #5
 8004334:	d10c      	bne.n	8004350 <HAL_RCC_OscConfig+0x30c>
 8004336:	4b5f      	ldr	r3, [pc, #380]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800433a:	4a5e      	ldr	r2, [pc, #376]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 800433c:	f043 0304 	orr.w	r3, r3, #4
 8004340:	6713      	str	r3, [r2, #112]	@ 0x70
 8004342:	4b5c      	ldr	r3, [pc, #368]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004346:	4a5b      	ldr	r2, [pc, #364]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004348:	f043 0301 	orr.w	r3, r3, #1
 800434c:	6713      	str	r3, [r2, #112]	@ 0x70
 800434e:	e00b      	b.n	8004368 <HAL_RCC_OscConfig+0x324>
 8004350:	4b58      	ldr	r3, [pc, #352]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004354:	4a57      	ldr	r2, [pc, #348]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004356:	f023 0301 	bic.w	r3, r3, #1
 800435a:	6713      	str	r3, [r2, #112]	@ 0x70
 800435c:	4b55      	ldr	r3, [pc, #340]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 800435e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004360:	4a54      	ldr	r2, [pc, #336]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004362:	f023 0304 	bic.w	r3, r3, #4
 8004366:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d015      	beq.n	800439c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004370:	f7fe fb3c 	bl	80029ec <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004376:	e00a      	b.n	800438e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004378:	f7fe fb38 	bl	80029ec <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004386:	4293      	cmp	r3, r2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e0cb      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800438e:	4b49      	ldr	r3, [pc, #292]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0ee      	beq.n	8004378 <HAL_RCC_OscConfig+0x334>
 800439a:	e014      	b.n	80043c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439c:	f7fe fb26 	bl	80029ec <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043a2:	e00a      	b.n	80043ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a4:	f7fe fb22 	bl	80029ec <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e0b5      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ba:	4b3e      	ldr	r3, [pc, #248]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 80043bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1ee      	bne.n	80043a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043c6:	7dfb      	ldrb	r3, [r7, #23]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d105      	bne.n	80043d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043cc:	4b39      	ldr	r3, [pc, #228]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 80043ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d0:	4a38      	ldr	r2, [pc, #224]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 80043d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 80a1 	beq.w	8004524 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043e2:	4b34      	ldr	r3, [pc, #208]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 030c 	and.w	r3, r3, #12
 80043ea:	2b08      	cmp	r3, #8
 80043ec:	d05c      	beq.n	80044a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d141      	bne.n	800447a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043f6:	4b31      	ldr	r3, [pc, #196]	@ (80044bc <HAL_RCC_OscConfig+0x478>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043fc:	f7fe faf6 	bl	80029ec <HAL_GetTick>
 8004400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004402:	e008      	b.n	8004416 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004404:	f7fe faf2 	bl	80029ec <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	2b02      	cmp	r3, #2
 8004410:	d901      	bls.n	8004416 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e087      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004416:	4b27      	ldr	r3, [pc, #156]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1f0      	bne.n	8004404 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	69da      	ldr	r2, [r3, #28]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	019b      	lsls	r3, r3, #6
 8004432:	431a      	orrs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004438:	085b      	lsrs	r3, r3, #1
 800443a:	3b01      	subs	r3, #1
 800443c:	041b      	lsls	r3, r3, #16
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004444:	061b      	lsls	r3, r3, #24
 8004446:	491b      	ldr	r1, [pc, #108]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 8004448:	4313      	orrs	r3, r2
 800444a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800444c:	4b1b      	ldr	r3, [pc, #108]	@ (80044bc <HAL_RCC_OscConfig+0x478>)
 800444e:	2201      	movs	r2, #1
 8004450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004452:	f7fe facb 	bl	80029ec <HAL_GetTick>
 8004456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004458:	e008      	b.n	800446c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800445a:	f7fe fac7 	bl	80029ec <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	2b02      	cmp	r3, #2
 8004466:	d901      	bls.n	800446c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004468:	2303      	movs	r3, #3
 800446a:	e05c      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800446c:	4b11      	ldr	r3, [pc, #68]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d0f0      	beq.n	800445a <HAL_RCC_OscConfig+0x416>
 8004478:	e054      	b.n	8004524 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800447a:	4b10      	ldr	r3, [pc, #64]	@ (80044bc <HAL_RCC_OscConfig+0x478>)
 800447c:	2200      	movs	r2, #0
 800447e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004480:	f7fe fab4 	bl	80029ec <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004488:	f7fe fab0 	bl	80029ec <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b02      	cmp	r3, #2
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e045      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800449a:	4b06      	ldr	r3, [pc, #24]	@ (80044b4 <HAL_RCC_OscConfig+0x470>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1f0      	bne.n	8004488 <HAL_RCC_OscConfig+0x444>
 80044a6:	e03d      	b.n	8004524 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d107      	bne.n	80044c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e038      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
 80044b4:	40023800 	.word	0x40023800
 80044b8:	40007000 	.word	0x40007000
 80044bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004530 <HAL_RCC_OscConfig+0x4ec>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d028      	beq.n	8004520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044d8:	429a      	cmp	r2, r3
 80044da:	d121      	bne.n	8004520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d11a      	bne.n	8004520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044f0:	4013      	ands	r3, r2
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d111      	bne.n	8004520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004506:	085b      	lsrs	r3, r3, #1
 8004508:	3b01      	subs	r3, #1
 800450a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800450c:	429a      	cmp	r2, r3
 800450e:	d107      	bne.n	8004520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800451c:	429a      	cmp	r2, r3
 800451e:	d001      	beq.n	8004524 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e000      	b.n	8004526 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3718      	adds	r7, #24
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40023800 	.word	0x40023800

08004534 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d101      	bne.n	8004548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e0cc      	b.n	80046e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004548:	4b68      	ldr	r3, [pc, #416]	@ (80046ec <HAL_RCC_ClockConfig+0x1b8>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	429a      	cmp	r2, r3
 8004554:	d90c      	bls.n	8004570 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004556:	4b65      	ldr	r3, [pc, #404]	@ (80046ec <HAL_RCC_ClockConfig+0x1b8>)
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	b2d2      	uxtb	r2, r2
 800455c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800455e:	4b63      	ldr	r3, [pc, #396]	@ (80046ec <HAL_RCC_ClockConfig+0x1b8>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	429a      	cmp	r2, r3
 800456a:	d001      	beq.n	8004570 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e0b8      	b.n	80046e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	2b00      	cmp	r3, #0
 800457a:	d020      	beq.n	80045be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0304 	and.w	r3, r3, #4
 8004584:	2b00      	cmp	r3, #0
 8004586:	d005      	beq.n	8004594 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004588:	4b59      	ldr	r3, [pc, #356]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	4a58      	ldr	r2, [pc, #352]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 800458e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004592:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b00      	cmp	r3, #0
 800459e:	d005      	beq.n	80045ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045a0:	4b53      	ldr	r3, [pc, #332]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	4a52      	ldr	r2, [pc, #328]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80045aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045ac:	4b50      	ldr	r3, [pc, #320]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	494d      	ldr	r1, [pc, #308]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d044      	beq.n	8004654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d107      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045d2:	4b47      	ldr	r3, [pc, #284]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d119      	bne.n	8004612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e07f      	b.n	80046e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d003      	beq.n	80045f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d107      	bne.n	8004602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045f2:	4b3f      	ldr	r3, [pc, #252]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d109      	bne.n	8004612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e06f      	b.n	80046e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004602:	4b3b      	ldr	r3, [pc, #236]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e067      	b.n	80046e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004612:	4b37      	ldr	r3, [pc, #220]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f023 0203 	bic.w	r2, r3, #3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	4934      	ldr	r1, [pc, #208]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004620:	4313      	orrs	r3, r2
 8004622:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004624:	f7fe f9e2 	bl	80029ec <HAL_GetTick>
 8004628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800462a:	e00a      	b.n	8004642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800462c:	f7fe f9de 	bl	80029ec <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800463a:	4293      	cmp	r3, r2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e04f      	b.n	80046e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004642:	4b2b      	ldr	r3, [pc, #172]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 020c 	and.w	r2, r3, #12
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	429a      	cmp	r2, r3
 8004652:	d1eb      	bne.n	800462c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004654:	4b25      	ldr	r3, [pc, #148]	@ (80046ec <HAL_RCC_ClockConfig+0x1b8>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	683a      	ldr	r2, [r7, #0]
 800465e:	429a      	cmp	r2, r3
 8004660:	d20c      	bcs.n	800467c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004662:	4b22      	ldr	r3, [pc, #136]	@ (80046ec <HAL_RCC_ClockConfig+0x1b8>)
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	b2d2      	uxtb	r2, r2
 8004668:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800466a:	4b20      	ldr	r3, [pc, #128]	@ (80046ec <HAL_RCC_ClockConfig+0x1b8>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0307 	and.w	r3, r3, #7
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	429a      	cmp	r2, r3
 8004676:	d001      	beq.n	800467c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e032      	b.n	80046e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0304 	and.w	r3, r3, #4
 8004684:	2b00      	cmp	r3, #0
 8004686:	d008      	beq.n	800469a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004688:	4b19      	ldr	r3, [pc, #100]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	4916      	ldr	r1, [pc, #88]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	4313      	orrs	r3, r2
 8004698:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0308 	and.w	r3, r3, #8
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d009      	beq.n	80046ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046a6:	4b12      	ldr	r3, [pc, #72]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	490e      	ldr	r1, [pc, #56]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046ba:	f000 f821 	bl	8004700 <HAL_RCC_GetSysClockFreq>
 80046be:	4602      	mov	r2, r0
 80046c0:	4b0b      	ldr	r3, [pc, #44]	@ (80046f0 <HAL_RCC_ClockConfig+0x1bc>)
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 030f 	and.w	r3, r3, #15
 80046ca:	490a      	ldr	r1, [pc, #40]	@ (80046f4 <HAL_RCC_ClockConfig+0x1c0>)
 80046cc:	5ccb      	ldrb	r3, [r1, r3]
 80046ce:	fa22 f303 	lsr.w	r3, r2, r3
 80046d2:	4a09      	ldr	r2, [pc, #36]	@ (80046f8 <HAL_RCC_ClockConfig+0x1c4>)
 80046d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80046d6:	4b09      	ldr	r3, [pc, #36]	@ (80046fc <HAL_RCC_ClockConfig+0x1c8>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fe f942 	bl	8002964 <HAL_InitTick>

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	40023c00 	.word	0x40023c00
 80046f0:	40023800 	.word	0x40023800
 80046f4:	0800701c 	.word	0x0800701c
 80046f8:	20000008 	.word	0x20000008
 80046fc:	2000000c 	.word	0x2000000c

08004700 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004700:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004704:	b094      	sub	sp, #80	@ 0x50
 8004706:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004708:	2300      	movs	r3, #0
 800470a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004710:	2300      	movs	r3, #0
 8004712:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004714:	2300      	movs	r3, #0
 8004716:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004718:	4b79      	ldr	r3, [pc, #484]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x200>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f003 030c 	and.w	r3, r3, #12
 8004720:	2b08      	cmp	r3, #8
 8004722:	d00d      	beq.n	8004740 <HAL_RCC_GetSysClockFreq+0x40>
 8004724:	2b08      	cmp	r3, #8
 8004726:	f200 80e1 	bhi.w	80048ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <HAL_RCC_GetSysClockFreq+0x34>
 800472e:	2b04      	cmp	r3, #4
 8004730:	d003      	beq.n	800473a <HAL_RCC_GetSysClockFreq+0x3a>
 8004732:	e0db      	b.n	80048ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004734:	4b73      	ldr	r3, [pc, #460]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x204>)
 8004736:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004738:	e0db      	b.n	80048f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800473a:	4b73      	ldr	r3, [pc, #460]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x208>)
 800473c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800473e:	e0d8      	b.n	80048f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004740:	4b6f      	ldr	r3, [pc, #444]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x200>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004748:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800474a:	4b6d      	ldr	r3, [pc, #436]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x200>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d063      	beq.n	800481e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004756:	4b6a      	ldr	r3, [pc, #424]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x200>)
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	099b      	lsrs	r3, r3, #6
 800475c:	2200      	movs	r2, #0
 800475e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004760:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004768:	633b      	str	r3, [r7, #48]	@ 0x30
 800476a:	2300      	movs	r3, #0
 800476c:	637b      	str	r3, [r7, #52]	@ 0x34
 800476e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004772:	4622      	mov	r2, r4
 8004774:	462b      	mov	r3, r5
 8004776:	f04f 0000 	mov.w	r0, #0
 800477a:	f04f 0100 	mov.w	r1, #0
 800477e:	0159      	lsls	r1, r3, #5
 8004780:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004784:	0150      	lsls	r0, r2, #5
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	4621      	mov	r1, r4
 800478c:	1a51      	subs	r1, r2, r1
 800478e:	6139      	str	r1, [r7, #16]
 8004790:	4629      	mov	r1, r5
 8004792:	eb63 0301 	sbc.w	r3, r3, r1
 8004796:	617b      	str	r3, [r7, #20]
 8004798:	f04f 0200 	mov.w	r2, #0
 800479c:	f04f 0300 	mov.w	r3, #0
 80047a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047a4:	4659      	mov	r1, fp
 80047a6:	018b      	lsls	r3, r1, #6
 80047a8:	4651      	mov	r1, sl
 80047aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047ae:	4651      	mov	r1, sl
 80047b0:	018a      	lsls	r2, r1, #6
 80047b2:	4651      	mov	r1, sl
 80047b4:	ebb2 0801 	subs.w	r8, r2, r1
 80047b8:	4659      	mov	r1, fp
 80047ba:	eb63 0901 	sbc.w	r9, r3, r1
 80047be:	f04f 0200 	mov.w	r2, #0
 80047c2:	f04f 0300 	mov.w	r3, #0
 80047c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047d2:	4690      	mov	r8, r2
 80047d4:	4699      	mov	r9, r3
 80047d6:	4623      	mov	r3, r4
 80047d8:	eb18 0303 	adds.w	r3, r8, r3
 80047dc:	60bb      	str	r3, [r7, #8]
 80047de:	462b      	mov	r3, r5
 80047e0:	eb49 0303 	adc.w	r3, r9, r3
 80047e4:	60fb      	str	r3, [r7, #12]
 80047e6:	f04f 0200 	mov.w	r2, #0
 80047ea:	f04f 0300 	mov.w	r3, #0
 80047ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047f2:	4629      	mov	r1, r5
 80047f4:	024b      	lsls	r3, r1, #9
 80047f6:	4621      	mov	r1, r4
 80047f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80047fc:	4621      	mov	r1, r4
 80047fe:	024a      	lsls	r2, r1, #9
 8004800:	4610      	mov	r0, r2
 8004802:	4619      	mov	r1, r3
 8004804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004806:	2200      	movs	r2, #0
 8004808:	62bb      	str	r3, [r7, #40]	@ 0x28
 800480a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800480c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004810:	f7fc f83c 	bl	800088c <__aeabi_uldivmod>
 8004814:	4602      	mov	r2, r0
 8004816:	460b      	mov	r3, r1
 8004818:	4613      	mov	r3, r2
 800481a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800481c:	e058      	b.n	80048d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800481e:	4b38      	ldr	r3, [pc, #224]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x200>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	099b      	lsrs	r3, r3, #6
 8004824:	2200      	movs	r2, #0
 8004826:	4618      	mov	r0, r3
 8004828:	4611      	mov	r1, r2
 800482a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800482e:	623b      	str	r3, [r7, #32]
 8004830:	2300      	movs	r3, #0
 8004832:	627b      	str	r3, [r7, #36]	@ 0x24
 8004834:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004838:	4642      	mov	r2, r8
 800483a:	464b      	mov	r3, r9
 800483c:	f04f 0000 	mov.w	r0, #0
 8004840:	f04f 0100 	mov.w	r1, #0
 8004844:	0159      	lsls	r1, r3, #5
 8004846:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800484a:	0150      	lsls	r0, r2, #5
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	4641      	mov	r1, r8
 8004852:	ebb2 0a01 	subs.w	sl, r2, r1
 8004856:	4649      	mov	r1, r9
 8004858:	eb63 0b01 	sbc.w	fp, r3, r1
 800485c:	f04f 0200 	mov.w	r2, #0
 8004860:	f04f 0300 	mov.w	r3, #0
 8004864:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004868:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800486c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004870:	ebb2 040a 	subs.w	r4, r2, sl
 8004874:	eb63 050b 	sbc.w	r5, r3, fp
 8004878:	f04f 0200 	mov.w	r2, #0
 800487c:	f04f 0300 	mov.w	r3, #0
 8004880:	00eb      	lsls	r3, r5, #3
 8004882:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004886:	00e2      	lsls	r2, r4, #3
 8004888:	4614      	mov	r4, r2
 800488a:	461d      	mov	r5, r3
 800488c:	4643      	mov	r3, r8
 800488e:	18e3      	adds	r3, r4, r3
 8004890:	603b      	str	r3, [r7, #0]
 8004892:	464b      	mov	r3, r9
 8004894:	eb45 0303 	adc.w	r3, r5, r3
 8004898:	607b      	str	r3, [r7, #4]
 800489a:	f04f 0200 	mov.w	r2, #0
 800489e:	f04f 0300 	mov.w	r3, #0
 80048a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048a6:	4629      	mov	r1, r5
 80048a8:	028b      	lsls	r3, r1, #10
 80048aa:	4621      	mov	r1, r4
 80048ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048b0:	4621      	mov	r1, r4
 80048b2:	028a      	lsls	r2, r1, #10
 80048b4:	4610      	mov	r0, r2
 80048b6:	4619      	mov	r1, r3
 80048b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048ba:	2200      	movs	r2, #0
 80048bc:	61bb      	str	r3, [r7, #24]
 80048be:	61fa      	str	r2, [r7, #28]
 80048c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048c4:	f7fb ffe2 	bl	800088c <__aeabi_uldivmod>
 80048c8:	4602      	mov	r2, r0
 80048ca:	460b      	mov	r3, r1
 80048cc:	4613      	mov	r3, r2
 80048ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80048d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x200>)
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	0c1b      	lsrs	r3, r3, #16
 80048d6:	f003 0303 	and.w	r3, r3, #3
 80048da:	3301      	adds	r3, #1
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80048e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048ea:	e002      	b.n	80048f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048ec:	4b05      	ldr	r3, [pc, #20]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x204>)
 80048ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3750      	adds	r7, #80	@ 0x50
 80048f8:	46bd      	mov	sp, r7
 80048fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048fe:	bf00      	nop
 8004900:	40023800 	.word	0x40023800
 8004904:	00f42400 	.word	0x00f42400
 8004908:	007a1200 	.word	0x007a1200

0800490c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004910:	4b03      	ldr	r3, [pc, #12]	@ (8004920 <HAL_RCC_GetHCLKFreq+0x14>)
 8004912:	681b      	ldr	r3, [r3, #0]
}
 8004914:	4618      	mov	r0, r3
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	20000008 	.word	0x20000008

08004924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004928:	f7ff fff0 	bl	800490c <HAL_RCC_GetHCLKFreq>
 800492c:	4602      	mov	r2, r0
 800492e:	4b05      	ldr	r3, [pc, #20]	@ (8004944 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	0a9b      	lsrs	r3, r3, #10
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	4903      	ldr	r1, [pc, #12]	@ (8004948 <HAL_RCC_GetPCLK1Freq+0x24>)
 800493a:	5ccb      	ldrb	r3, [r1, r3]
 800493c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004940:	4618      	mov	r0, r3
 8004942:	bd80      	pop	{r7, pc}
 8004944:	40023800 	.word	0x40023800
 8004948:	0800702c 	.word	0x0800702c

0800494c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004950:	f7ff ffdc 	bl	800490c <HAL_RCC_GetHCLKFreq>
 8004954:	4602      	mov	r2, r0
 8004956:	4b05      	ldr	r3, [pc, #20]	@ (800496c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	0b5b      	lsrs	r3, r3, #13
 800495c:	f003 0307 	and.w	r3, r3, #7
 8004960:	4903      	ldr	r1, [pc, #12]	@ (8004970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004962:	5ccb      	ldrb	r3, [r1, r3]
 8004964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004968:	4618      	mov	r0, r3
 800496a:	bd80      	pop	{r7, pc}
 800496c:	40023800 	.word	0x40023800
 8004970:	0800702c 	.word	0x0800702c

08004974 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e041      	b.n	8004a0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d106      	bne.n	80049a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f7fd fe34 	bl	8002608 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2202      	movs	r2, #2
 80049a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	3304      	adds	r3, #4
 80049b0:	4619      	mov	r1, r3
 80049b2:	4610      	mov	r0, r2
 80049b4:	f000 fad8 	bl	8004f68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b082      	sub	sp, #8
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e041      	b.n	8004aa8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d106      	bne.n	8004a3e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f839 	bl	8004ab0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2202      	movs	r2, #2
 8004a42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	3304      	adds	r3, #4
 8004a4e:	4619      	mov	r1, r3
 8004a50:	4610      	mov	r0, r2
 8004a52:	f000 fa89 	bl	8004f68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3708      	adds	r7, #8
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d109      	bne.n	8004ae8 <HAL_TIM_PWM_Start+0x24>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	bf14      	ite	ne
 8004ae0:	2301      	movne	r3, #1
 8004ae2:	2300      	moveq	r3, #0
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	e022      	b.n	8004b2e <HAL_TIM_PWM_Start+0x6a>
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	2b04      	cmp	r3, #4
 8004aec:	d109      	bne.n	8004b02 <HAL_TIM_PWM_Start+0x3e>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	bf14      	ite	ne
 8004afa:	2301      	movne	r3, #1
 8004afc:	2300      	moveq	r3, #0
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	e015      	b.n	8004b2e <HAL_TIM_PWM_Start+0x6a>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d109      	bne.n	8004b1c <HAL_TIM_PWM_Start+0x58>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	bf14      	ite	ne
 8004b14:	2301      	movne	r3, #1
 8004b16:	2300      	moveq	r3, #0
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	e008      	b.n	8004b2e <HAL_TIM_PWM_Start+0x6a>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	bf14      	ite	ne
 8004b28:	2301      	movne	r3, #1
 8004b2a:	2300      	moveq	r3, #0
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e07c      	b.n	8004c30 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d104      	bne.n	8004b46 <HAL_TIM_PWM_Start+0x82>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2202      	movs	r2, #2
 8004b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b44:	e013      	b.n	8004b6e <HAL_TIM_PWM_Start+0xaa>
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	d104      	bne.n	8004b56 <HAL_TIM_PWM_Start+0x92>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b54:	e00b      	b.n	8004b6e <HAL_TIM_PWM_Start+0xaa>
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d104      	bne.n	8004b66 <HAL_TIM_PWM_Start+0xa2>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b64:	e003      	b.n	8004b6e <HAL_TIM_PWM_Start+0xaa>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2202      	movs	r2, #2
 8004b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2201      	movs	r2, #1
 8004b74:	6839      	ldr	r1, [r7, #0]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fce6 	bl	8005548 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a2d      	ldr	r2, [pc, #180]	@ (8004c38 <HAL_TIM_PWM_Start+0x174>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d004      	beq.n	8004b90 <HAL_TIM_PWM_Start+0xcc>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8004c3c <HAL_TIM_PWM_Start+0x178>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d101      	bne.n	8004b94 <HAL_TIM_PWM_Start+0xd0>
 8004b90:	2301      	movs	r3, #1
 8004b92:	e000      	b.n	8004b96 <HAL_TIM_PWM_Start+0xd2>
 8004b94:	2300      	movs	r3, #0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d007      	beq.n	8004baa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ba8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a22      	ldr	r2, [pc, #136]	@ (8004c38 <HAL_TIM_PWM_Start+0x174>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d022      	beq.n	8004bfa <HAL_TIM_PWM_Start+0x136>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bbc:	d01d      	beq.n	8004bfa <HAL_TIM_PWM_Start+0x136>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a1f      	ldr	r2, [pc, #124]	@ (8004c40 <HAL_TIM_PWM_Start+0x17c>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d018      	beq.n	8004bfa <HAL_TIM_PWM_Start+0x136>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8004c44 <HAL_TIM_PWM_Start+0x180>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d013      	beq.n	8004bfa <HAL_TIM_PWM_Start+0x136>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8004c48 <HAL_TIM_PWM_Start+0x184>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d00e      	beq.n	8004bfa <HAL_TIM_PWM_Start+0x136>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a16      	ldr	r2, [pc, #88]	@ (8004c3c <HAL_TIM_PWM_Start+0x178>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d009      	beq.n	8004bfa <HAL_TIM_PWM_Start+0x136>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a18      	ldr	r2, [pc, #96]	@ (8004c4c <HAL_TIM_PWM_Start+0x188>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d004      	beq.n	8004bfa <HAL_TIM_PWM_Start+0x136>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a16      	ldr	r2, [pc, #88]	@ (8004c50 <HAL_TIM_PWM_Start+0x18c>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d111      	bne.n	8004c1e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 0307 	and.w	r3, r3, #7
 8004c04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2b06      	cmp	r3, #6
 8004c0a:	d010      	beq.n	8004c2e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f042 0201 	orr.w	r2, r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c1c:	e007      	b.n	8004c2e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f042 0201 	orr.w	r2, r2, #1
 8004c2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	40010000 	.word	0x40010000
 8004c3c:	40010400 	.word	0x40010400
 8004c40:	40000400 	.word	0x40000400
 8004c44:	40000800 	.word	0x40000800
 8004c48:	40000c00 	.word	0x40000c00
 8004c4c:	40014000 	.word	0x40014000
 8004c50:	40001800 	.word	0x40001800

08004c54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c60:	2300      	movs	r3, #0
 8004c62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d101      	bne.n	8004c72 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c6e:	2302      	movs	r3, #2
 8004c70:	e0ae      	b.n	8004dd0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b0c      	cmp	r3, #12
 8004c7e:	f200 809f 	bhi.w	8004dc0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c82:	a201      	add	r2, pc, #4	@ (adr r2, 8004c88 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c88:	08004cbd 	.word	0x08004cbd
 8004c8c:	08004dc1 	.word	0x08004dc1
 8004c90:	08004dc1 	.word	0x08004dc1
 8004c94:	08004dc1 	.word	0x08004dc1
 8004c98:	08004cfd 	.word	0x08004cfd
 8004c9c:	08004dc1 	.word	0x08004dc1
 8004ca0:	08004dc1 	.word	0x08004dc1
 8004ca4:	08004dc1 	.word	0x08004dc1
 8004ca8:	08004d3f 	.word	0x08004d3f
 8004cac:	08004dc1 	.word	0x08004dc1
 8004cb0:	08004dc1 	.word	0x08004dc1
 8004cb4:	08004dc1 	.word	0x08004dc1
 8004cb8:	08004d7f 	.word	0x08004d7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68b9      	ldr	r1, [r7, #8]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f000 f9f6 	bl	80050b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	699a      	ldr	r2, [r3, #24]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0208 	orr.w	r2, r2, #8
 8004cd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699a      	ldr	r2, [r3, #24]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0204 	bic.w	r2, r2, #4
 8004ce6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6999      	ldr	r1, [r3, #24]
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	619a      	str	r2, [r3, #24]
      break;
 8004cfa:	e064      	b.n	8004dc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68b9      	ldr	r1, [r7, #8]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 fa46 	bl	8005194 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	699a      	ldr	r2, [r3, #24]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	699a      	ldr	r2, [r3, #24]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6999      	ldr	r1, [r3, #24]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	021a      	lsls	r2, r3, #8
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	619a      	str	r2, [r3, #24]
      break;
 8004d3c:	e043      	b.n	8004dc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68b9      	ldr	r1, [r7, #8]
 8004d44:	4618      	mov	r0, r3
 8004d46:	f000 fa9b 	bl	8005280 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	69da      	ldr	r2, [r3, #28]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f042 0208 	orr.w	r2, r2, #8
 8004d58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69da      	ldr	r2, [r3, #28]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 0204 	bic.w	r2, r2, #4
 8004d68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69d9      	ldr	r1, [r3, #28]
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	691a      	ldr	r2, [r3, #16]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	61da      	str	r2, [r3, #28]
      break;
 8004d7c:	e023      	b.n	8004dc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68b9      	ldr	r1, [r7, #8]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f000 faef 	bl	8005368 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	69da      	ldr	r2, [r3, #28]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	69da      	ldr	r2, [r3, #28]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004da8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	69d9      	ldr	r1, [r3, #28]
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	021a      	lsls	r2, r3, #8
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	61da      	str	r2, [r3, #28]
      break;
 8004dbe:	e002      	b.n	8004dc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	75fb      	strb	r3, [r7, #23]
      break;
 8004dc4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3718      	adds	r7, #24
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004de2:	2300      	movs	r3, #0
 8004de4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d101      	bne.n	8004df4 <HAL_TIM_ConfigClockSource+0x1c>
 8004df0:	2302      	movs	r3, #2
 8004df2:	e0b4      	b.n	8004f5e <HAL_TIM_ConfigClockSource+0x186>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e2c:	d03e      	beq.n	8004eac <HAL_TIM_ConfigClockSource+0xd4>
 8004e2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e32:	f200 8087 	bhi.w	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
 8004e36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e3a:	f000 8086 	beq.w	8004f4a <HAL_TIM_ConfigClockSource+0x172>
 8004e3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e42:	d87f      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
 8004e44:	2b70      	cmp	r3, #112	@ 0x70
 8004e46:	d01a      	beq.n	8004e7e <HAL_TIM_ConfigClockSource+0xa6>
 8004e48:	2b70      	cmp	r3, #112	@ 0x70
 8004e4a:	d87b      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
 8004e4c:	2b60      	cmp	r3, #96	@ 0x60
 8004e4e:	d050      	beq.n	8004ef2 <HAL_TIM_ConfigClockSource+0x11a>
 8004e50:	2b60      	cmp	r3, #96	@ 0x60
 8004e52:	d877      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
 8004e54:	2b50      	cmp	r3, #80	@ 0x50
 8004e56:	d03c      	beq.n	8004ed2 <HAL_TIM_ConfigClockSource+0xfa>
 8004e58:	2b50      	cmp	r3, #80	@ 0x50
 8004e5a:	d873      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
 8004e5c:	2b40      	cmp	r3, #64	@ 0x40
 8004e5e:	d058      	beq.n	8004f12 <HAL_TIM_ConfigClockSource+0x13a>
 8004e60:	2b40      	cmp	r3, #64	@ 0x40
 8004e62:	d86f      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
 8004e64:	2b30      	cmp	r3, #48	@ 0x30
 8004e66:	d064      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x15a>
 8004e68:	2b30      	cmp	r3, #48	@ 0x30
 8004e6a:	d86b      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
 8004e6c:	2b20      	cmp	r3, #32
 8004e6e:	d060      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x15a>
 8004e70:	2b20      	cmp	r3, #32
 8004e72:	d867      	bhi.n	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d05c      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x15a>
 8004e78:	2b10      	cmp	r3, #16
 8004e7a:	d05a      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x15a>
 8004e7c:	e062      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e8e:	f000 fb3b 	bl	8005508 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ea0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68ba      	ldr	r2, [r7, #8]
 8004ea8:	609a      	str	r2, [r3, #8]
      break;
 8004eaa:	e04f      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ebc:	f000 fb24 	bl	8005508 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689a      	ldr	r2, [r3, #8]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ece:	609a      	str	r2, [r3, #8]
      break;
 8004ed0:	e03c      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ede:	461a      	mov	r2, r3
 8004ee0:	f000 fa98 	bl	8005414 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2150      	movs	r1, #80	@ 0x50
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 faf1 	bl	80054d2 <TIM_ITRx_SetConfig>
      break;
 8004ef0:	e02c      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004efe:	461a      	mov	r2, r3
 8004f00:	f000 fab7 	bl	8005472 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2160      	movs	r1, #96	@ 0x60
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f000 fae1 	bl	80054d2 <TIM_ITRx_SetConfig>
      break;
 8004f10:	e01c      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f1e:	461a      	mov	r2, r3
 8004f20:	f000 fa78 	bl	8005414 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2140      	movs	r1, #64	@ 0x40
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 fad1 	bl	80054d2 <TIM_ITRx_SetConfig>
      break;
 8004f30:	e00c      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	4610      	mov	r0, r2
 8004f3e:	f000 fac8 	bl	80054d2 <TIM_ITRx_SetConfig>
      break;
 8004f42:	e003      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	73fb      	strb	r3, [r7, #15]
      break;
 8004f48:	e000      	b.n	8004f4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a43      	ldr	r2, [pc, #268]	@ (8005088 <TIM_Base_SetConfig+0x120>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d013      	beq.n	8004fa8 <TIM_Base_SetConfig+0x40>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f86:	d00f      	beq.n	8004fa8 <TIM_Base_SetConfig+0x40>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a40      	ldr	r2, [pc, #256]	@ (800508c <TIM_Base_SetConfig+0x124>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d00b      	beq.n	8004fa8 <TIM_Base_SetConfig+0x40>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a3f      	ldr	r2, [pc, #252]	@ (8005090 <TIM_Base_SetConfig+0x128>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d007      	beq.n	8004fa8 <TIM_Base_SetConfig+0x40>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a3e      	ldr	r2, [pc, #248]	@ (8005094 <TIM_Base_SetConfig+0x12c>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d003      	beq.n	8004fa8 <TIM_Base_SetConfig+0x40>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a3d      	ldr	r2, [pc, #244]	@ (8005098 <TIM_Base_SetConfig+0x130>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d108      	bne.n	8004fba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a32      	ldr	r2, [pc, #200]	@ (8005088 <TIM_Base_SetConfig+0x120>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d02b      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fc8:	d027      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a2f      	ldr	r2, [pc, #188]	@ (800508c <TIM_Base_SetConfig+0x124>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d023      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a2e      	ldr	r2, [pc, #184]	@ (8005090 <TIM_Base_SetConfig+0x128>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d01f      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a2d      	ldr	r2, [pc, #180]	@ (8005094 <TIM_Base_SetConfig+0x12c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d01b      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a2c      	ldr	r2, [pc, #176]	@ (8005098 <TIM_Base_SetConfig+0x130>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d017      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a2b      	ldr	r2, [pc, #172]	@ (800509c <TIM_Base_SetConfig+0x134>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d013      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a2a      	ldr	r2, [pc, #168]	@ (80050a0 <TIM_Base_SetConfig+0x138>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00f      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a29      	ldr	r2, [pc, #164]	@ (80050a4 <TIM_Base_SetConfig+0x13c>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d00b      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a28      	ldr	r2, [pc, #160]	@ (80050a8 <TIM_Base_SetConfig+0x140>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d007      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a27      	ldr	r2, [pc, #156]	@ (80050ac <TIM_Base_SetConfig+0x144>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d003      	beq.n	800501a <TIM_Base_SetConfig+0xb2>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a26      	ldr	r2, [pc, #152]	@ (80050b0 <TIM_Base_SetConfig+0x148>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d108      	bne.n	800502c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	4313      	orrs	r3, r2
 800502a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	695b      	ldr	r3, [r3, #20]
 8005036:	4313      	orrs	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	689a      	ldr	r2, [r3, #8]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a0e      	ldr	r2, [pc, #56]	@ (8005088 <TIM_Base_SetConfig+0x120>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d003      	beq.n	800505a <TIM_Base_SetConfig+0xf2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a10      	ldr	r2, [pc, #64]	@ (8005098 <TIM_Base_SetConfig+0x130>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d103      	bne.n	8005062 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	691a      	ldr	r2, [r3, #16]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f043 0204 	orr.w	r2, r3, #4
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	601a      	str	r2, [r3, #0]
}
 800507a:	bf00      	nop
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40010000 	.word	0x40010000
 800508c:	40000400 	.word	0x40000400
 8005090:	40000800 	.word	0x40000800
 8005094:	40000c00 	.word	0x40000c00
 8005098:	40010400 	.word	0x40010400
 800509c:	40014000 	.word	0x40014000
 80050a0:	40014400 	.word	0x40014400
 80050a4:	40014800 	.word	0x40014800
 80050a8:	40001800 	.word	0x40001800
 80050ac:	40001c00 	.word	0x40001c00
 80050b0:	40002000 	.word	0x40002000

080050b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b087      	sub	sp, #28
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a1b      	ldr	r3, [r3, #32]
 80050c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a1b      	ldr	r3, [r3, #32]
 80050c8:	f023 0201 	bic.w	r2, r3, #1
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f023 0303 	bic.w	r3, r3, #3
 80050ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f023 0302 	bic.w	r3, r3, #2
 80050fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	4313      	orrs	r3, r2
 8005106:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a20      	ldr	r2, [pc, #128]	@ (800518c <TIM_OC1_SetConfig+0xd8>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d003      	beq.n	8005118 <TIM_OC1_SetConfig+0x64>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a1f      	ldr	r2, [pc, #124]	@ (8005190 <TIM_OC1_SetConfig+0xdc>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d10c      	bne.n	8005132 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	f023 0308 	bic.w	r3, r3, #8
 800511e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	697a      	ldr	r2, [r7, #20]
 8005126:	4313      	orrs	r3, r2
 8005128:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	f023 0304 	bic.w	r3, r3, #4
 8005130:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a15      	ldr	r2, [pc, #84]	@ (800518c <TIM_OC1_SetConfig+0xd8>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d003      	beq.n	8005142 <TIM_OC1_SetConfig+0x8e>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a14      	ldr	r2, [pc, #80]	@ (8005190 <TIM_OC1_SetConfig+0xdc>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d111      	bne.n	8005166 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005148:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005150:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	685a      	ldr	r2, [r3, #4]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	697a      	ldr	r2, [r7, #20]
 800517e:	621a      	str	r2, [r3, #32]
}
 8005180:	bf00      	nop
 8005182:	371c      	adds	r7, #28
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr
 800518c:	40010000 	.word	0x40010000
 8005190:	40010400 	.word	0x40010400

08005194 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005194:	b480      	push	{r7}
 8005196:	b087      	sub	sp, #28
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	f023 0210 	bic.w	r2, r3, #16
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	021b      	lsls	r3, r3, #8
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f023 0320 	bic.w	r3, r3, #32
 80051de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a22      	ldr	r2, [pc, #136]	@ (8005278 <TIM_OC2_SetConfig+0xe4>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d003      	beq.n	80051fc <TIM_OC2_SetConfig+0x68>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a21      	ldr	r2, [pc, #132]	@ (800527c <TIM_OC2_SetConfig+0xe8>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d10d      	bne.n	8005218 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005202:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	011b      	lsls	r3, r3, #4
 800520a:	697a      	ldr	r2, [r7, #20]
 800520c:	4313      	orrs	r3, r2
 800520e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005216:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a17      	ldr	r2, [pc, #92]	@ (8005278 <TIM_OC2_SetConfig+0xe4>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d003      	beq.n	8005228 <TIM_OC2_SetConfig+0x94>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a16      	ldr	r2, [pc, #88]	@ (800527c <TIM_OC2_SetConfig+0xe8>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d113      	bne.n	8005250 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800522e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005236:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	693a      	ldr	r2, [r7, #16]
 8005240:	4313      	orrs	r3, r2
 8005242:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	4313      	orrs	r3, r2
 800524e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	693a      	ldr	r2, [r7, #16]
 8005254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	685a      	ldr	r2, [r3, #4]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	621a      	str	r2, [r3, #32]
}
 800526a:	bf00      	nop
 800526c:	371c      	adds	r7, #28
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	40010000 	.word	0x40010000
 800527c:	40010400 	.word	0x40010400

08005280 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005280:	b480      	push	{r7}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0303 	bic.w	r3, r3, #3
 80052b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	021b      	lsls	r3, r3, #8
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a21      	ldr	r2, [pc, #132]	@ (8005360 <TIM_OC3_SetConfig+0xe0>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d003      	beq.n	80052e6 <TIM_OC3_SetConfig+0x66>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a20      	ldr	r2, [pc, #128]	@ (8005364 <TIM_OC3_SetConfig+0xe4>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d10d      	bne.n	8005302 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	021b      	lsls	r3, r3, #8
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005300:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a16      	ldr	r2, [pc, #88]	@ (8005360 <TIM_OC3_SetConfig+0xe0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d003      	beq.n	8005312 <TIM_OC3_SetConfig+0x92>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a15      	ldr	r2, [pc, #84]	@ (8005364 <TIM_OC3_SetConfig+0xe4>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d113      	bne.n	800533a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005318:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005320:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	011b      	lsls	r3, r3, #4
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	4313      	orrs	r3, r2
 800532c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	011b      	lsls	r3, r3, #4
 8005334:	693a      	ldr	r2, [r7, #16]
 8005336:	4313      	orrs	r3, r2
 8005338:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68fa      	ldr	r2, [r7, #12]
 8005344:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	621a      	str	r2, [r3, #32]
}
 8005354:	bf00      	nop
 8005356:	371c      	adds	r7, #28
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr
 8005360:	40010000 	.word	0x40010000
 8005364:	40010400 	.word	0x40010400

08005368 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005368:	b480      	push	{r7}
 800536a:	b087      	sub	sp, #28
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6a1b      	ldr	r3, [r3, #32]
 800537c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800539e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	021b      	lsls	r3, r3, #8
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	031b      	lsls	r3, r3, #12
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a12      	ldr	r2, [pc, #72]	@ (800540c <TIM_OC4_SetConfig+0xa4>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d003      	beq.n	80053d0 <TIM_OC4_SetConfig+0x68>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a11      	ldr	r2, [pc, #68]	@ (8005410 <TIM_OC4_SetConfig+0xa8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d109      	bne.n	80053e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	019b      	lsls	r3, r3, #6
 80053de:	697a      	ldr	r2, [r7, #20]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	685a      	ldr	r2, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	621a      	str	r2, [r3, #32]
}
 80053fe:	bf00      	nop
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40010000 	.word	0x40010000
 8005410:	40010400 	.word	0x40010400

08005414 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	f023 0201 	bic.w	r2, r3, #1
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800543e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	011b      	lsls	r3, r3, #4
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	4313      	orrs	r3, r2
 8005448:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f023 030a 	bic.w	r3, r3, #10
 8005450:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	4313      	orrs	r3, r2
 8005458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	621a      	str	r2, [r3, #32]
}
 8005466:	bf00      	nop
 8005468:	371c      	adds	r7, #28
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005472:	b480      	push	{r7}
 8005474:	b087      	sub	sp, #28
 8005476:	af00      	add	r7, sp, #0
 8005478:	60f8      	str	r0, [r7, #12]
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6a1b      	ldr	r3, [r3, #32]
 8005488:	f023 0210 	bic.w	r2, r3, #16
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800549c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	031b      	lsls	r3, r3, #12
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	011b      	lsls	r3, r3, #4
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	697a      	ldr	r2, [r7, #20]
 80054c4:	621a      	str	r2, [r3, #32]
}
 80054c6:	bf00      	nop
 80054c8:	371c      	adds	r7, #28
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b085      	sub	sp, #20
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
 80054da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054ea:	683a      	ldr	r2, [r7, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f043 0307 	orr.w	r3, r3, #7
 80054f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	609a      	str	r2, [r3, #8]
}
 80054fc:	bf00      	nop
 80054fe:	3714      	adds	r7, #20
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005508:	b480      	push	{r7}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
 8005514:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005522:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	021a      	lsls	r2, r3, #8
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	431a      	orrs	r2, r3
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	4313      	orrs	r3, r2
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	4313      	orrs	r3, r2
 8005534:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	609a      	str	r2, [r3, #8]
}
 800553c:	bf00      	nop
 800553e:	371c      	adds	r7, #28
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005548:	b480      	push	{r7}
 800554a:	b087      	sub	sp, #28
 800554c:	af00      	add	r7, sp, #0
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	f003 031f 	and.w	r3, r3, #31
 800555a:	2201      	movs	r2, #1
 800555c:	fa02 f303 	lsl.w	r3, r2, r3
 8005560:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6a1a      	ldr	r2, [r3, #32]
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	43db      	mvns	r3, r3
 800556a:	401a      	ands	r2, r3
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6a1a      	ldr	r2, [r3, #32]
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	f003 031f 	and.w	r3, r3, #31
 800557a:	6879      	ldr	r1, [r7, #4]
 800557c:	fa01 f303 	lsl.w	r3, r1, r3
 8005580:	431a      	orrs	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	621a      	str	r2, [r3, #32]
}
 8005586:	bf00      	nop
 8005588:	371c      	adds	r7, #28
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
	...

08005594 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005594:	b480      	push	{r7}
 8005596:	b085      	sub	sp, #20
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d101      	bne.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055a8:	2302      	movs	r3, #2
 80055aa:	e05a      	b.n	8005662 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2202      	movs	r2, #2
 80055b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	4313      	orrs	r3, r2
 80055dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a21      	ldr	r2, [pc, #132]	@ (8005670 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d022      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055f8:	d01d      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a1d      	ldr	r2, [pc, #116]	@ (8005674 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d018      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a1b      	ldr	r2, [pc, #108]	@ (8005678 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d013      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a1a      	ldr	r2, [pc, #104]	@ (800567c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d00e      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a18      	ldr	r2, [pc, #96]	@ (8005680 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d009      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a17      	ldr	r2, [pc, #92]	@ (8005684 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d004      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a15      	ldr	r2, [pc, #84]	@ (8005688 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d10c      	bne.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800563c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	4313      	orrs	r3, r2
 8005646:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3714      	adds	r7, #20
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	40010000 	.word	0x40010000
 8005674:	40000400 	.word	0x40000400
 8005678:	40000800 	.word	0x40000800
 800567c:	40000c00 	.word	0x40000c00
 8005680:	40010400 	.word	0x40010400
 8005684:	40014000 	.word	0x40014000
 8005688:	40001800 	.word	0x40001800

0800568c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e042      	b.n	8005724 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d106      	bne.n	80056b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f7fd f804 	bl	80026c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2224      	movs	r2, #36	@ 0x24
 80056bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68da      	ldr	r2, [r3, #12]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 fd7f 	bl	80061d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	691a      	ldr	r2, [r3, #16]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	695a      	ldr	r2, [r3, #20]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68da      	ldr	r2, [r3, #12]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005704:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2220      	movs	r2, #32
 8005710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3708      	adds	r7, #8
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08a      	sub	sp, #40	@ 0x28
 8005730:	af02      	add	r7, sp, #8
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	603b      	str	r3, [r7, #0]
 8005738:	4613      	mov	r3, r2
 800573a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800573c:	2300      	movs	r3, #0
 800573e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b20      	cmp	r3, #32
 800574a:	d175      	bne.n	8005838 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d002      	beq.n	8005758 <HAL_UART_Transmit+0x2c>
 8005752:	88fb      	ldrh	r3, [r7, #6]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d101      	bne.n	800575c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e06e      	b.n	800583a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2221      	movs	r2, #33	@ 0x21
 8005766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800576a:	f7fd f93f 	bl	80029ec <HAL_GetTick>
 800576e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	88fa      	ldrh	r2, [r7, #6]
 8005774:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	88fa      	ldrh	r2, [r7, #6]
 800577a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005784:	d108      	bne.n	8005798 <HAL_UART_Transmit+0x6c>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d104      	bne.n	8005798 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800578e:	2300      	movs	r3, #0
 8005790:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	61bb      	str	r3, [r7, #24]
 8005796:	e003      	b.n	80057a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800579c:	2300      	movs	r3, #0
 800579e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057a0:	e02e      	b.n	8005800 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	9300      	str	r3, [sp, #0]
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	2200      	movs	r2, #0
 80057aa:	2180      	movs	r1, #128	@ 0x80
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f000 fb1d 	bl	8005dec <UART_WaitOnFlagUntilTimeout>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d005      	beq.n	80057c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2220      	movs	r2, #32
 80057bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e03a      	b.n	800583a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10b      	bne.n	80057e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	881b      	ldrh	r3, [r3, #0]
 80057ce:	461a      	mov	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	3302      	adds	r3, #2
 80057de:	61bb      	str	r3, [r7, #24]
 80057e0:	e007      	b.n	80057f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	781a      	ldrb	r2, [r3, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	3301      	adds	r3, #1
 80057f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	3b01      	subs	r3, #1
 80057fa:	b29a      	uxth	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1cb      	bne.n	80057a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	2200      	movs	r2, #0
 8005812:	2140      	movs	r1, #64	@ 0x40
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 fae9 	bl	8005dec <UART_WaitOnFlagUntilTimeout>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d005      	beq.n	800582c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2220      	movs	r2, #32
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e006      	b.n	800583a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005834:	2300      	movs	r3, #0
 8005836:	e000      	b.n	800583a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005838:	2302      	movs	r3, #2
  }
}
 800583a:	4618      	mov	r0, r3
 800583c:	3720      	adds	r7, #32
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
	...

08005844 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b0ba      	sub	sp, #232	@ 0xe8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800586a:	2300      	movs	r3, #0
 800586c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005870:	2300      	movs	r3, #0
 8005872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800587a:	f003 030f 	and.w	r3, r3, #15
 800587e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005882:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005886:	2b00      	cmp	r3, #0
 8005888:	d10f      	bne.n	80058aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800588a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b00      	cmp	r3, #0
 8005894:	d009      	beq.n	80058aa <HAL_UART_IRQHandler+0x66>
 8005896:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800589a:	f003 0320 	and.w	r3, r3, #32
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d003      	beq.n	80058aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 fbd7 	bl	8006056 <UART_Receive_IT>
      return;
 80058a8:	e273      	b.n	8005d92 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80058aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	f000 80de 	beq.w	8005a70 <HAL_UART_IRQHandler+0x22c>
 80058b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058b8:	f003 0301 	and.w	r3, r3, #1
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d106      	bne.n	80058ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80058c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	f000 80d1 	beq.w	8005a70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00b      	beq.n	80058f2 <HAL_UART_IRQHandler+0xae>
 80058da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d005      	beq.n	80058f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ea:	f043 0201 	orr.w	r2, r3, #1
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058f6:	f003 0304 	and.w	r3, r3, #4
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00b      	beq.n	8005916 <HAL_UART_IRQHandler+0xd2>
 80058fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d005      	beq.n	8005916 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590e:	f043 0202 	orr.w	r2, r3, #2
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800591a:	f003 0302 	and.w	r3, r3, #2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00b      	beq.n	800593a <HAL_UART_IRQHandler+0xf6>
 8005922:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005926:	f003 0301 	and.w	r3, r3, #1
 800592a:	2b00      	cmp	r3, #0
 800592c:	d005      	beq.n	800593a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005932:	f043 0204 	orr.w	r2, r3, #4
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800593a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800593e:	f003 0308 	and.w	r3, r3, #8
 8005942:	2b00      	cmp	r3, #0
 8005944:	d011      	beq.n	800596a <HAL_UART_IRQHandler+0x126>
 8005946:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800594a:	f003 0320 	and.w	r3, r3, #32
 800594e:	2b00      	cmp	r3, #0
 8005950:	d105      	bne.n	800595e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005952:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	2b00      	cmp	r3, #0
 800595c:	d005      	beq.n	800596a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005962:	f043 0208 	orr.w	r2, r3, #8
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596e:	2b00      	cmp	r3, #0
 8005970:	f000 820a 	beq.w	8005d88 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005978:	f003 0320 	and.w	r3, r3, #32
 800597c:	2b00      	cmp	r3, #0
 800597e:	d008      	beq.n	8005992 <HAL_UART_IRQHandler+0x14e>
 8005980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005984:	f003 0320 	and.w	r3, r3, #32
 8005988:	2b00      	cmp	r3, #0
 800598a:	d002      	beq.n	8005992 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 fb62 	bl	8006056 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800599c:	2b40      	cmp	r3, #64	@ 0x40
 800599e:	bf0c      	ite	eq
 80059a0:	2301      	moveq	r3, #1
 80059a2:	2300      	movne	r3, #0
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ae:	f003 0308 	and.w	r3, r3, #8
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d103      	bne.n	80059be <HAL_UART_IRQHandler+0x17a>
 80059b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d04f      	beq.n	8005a5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fa6d 	bl	8005e9e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ce:	2b40      	cmp	r3, #64	@ 0x40
 80059d0:	d141      	bne.n	8005a56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	3314      	adds	r3, #20
 80059d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059e0:	e853 3f00 	ldrex	r3, [r3]
 80059e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80059e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	3314      	adds	r3, #20
 80059fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80059fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a0e:	e841 2300 	strex	r3, r2, [r1]
 8005a12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1d9      	bne.n	80059d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d013      	beq.n	8005a4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a2a:	4a8a      	ldr	r2, [pc, #552]	@ (8005c54 <HAL_UART_IRQHandler+0x410>)
 8005a2c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a32:	4618      	mov	r0, r3
 8005a34:	f7fd fe94 	bl	8003760 <HAL_DMA_Abort_IT>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d016      	beq.n	8005a6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a48:	4610      	mov	r0, r2
 8005a4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a4c:	e00e      	b.n	8005a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f9b6 	bl	8005dc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a54:	e00a      	b.n	8005a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f9b2 	bl	8005dc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a5c:	e006      	b.n	8005a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f9ae 	bl	8005dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005a6a:	e18d      	b.n	8005d88 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a6c:	bf00      	nop
    return;
 8005a6e:	e18b      	b.n	8005d88 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	f040 8167 	bne.w	8005d48 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a7e:	f003 0310 	and.w	r3, r3, #16
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 8160 	beq.w	8005d48 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a8c:	f003 0310 	and.w	r3, r3, #16
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	f000 8159 	beq.w	8005d48 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a96:	2300      	movs	r3, #0
 8005a98:	60bb      	str	r3, [r7, #8]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	60bb      	str	r3, [r7, #8]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	60bb      	str	r3, [r7, #8]
 8005aaa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab6:	2b40      	cmp	r3, #64	@ 0x40
 8005ab8:	f040 80ce 	bne.w	8005c58 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ac8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 80a9 	beq.w	8005c24 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ad6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ada:	429a      	cmp	r2, r3
 8005adc:	f080 80a2 	bcs.w	8005c24 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ae6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005af2:	f000 8088 	beq.w	8005c06 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	330c      	adds	r3, #12
 8005afc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b04:	e853 3f00 	ldrex	r3, [r3]
 8005b08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	330c      	adds	r3, #12
 8005b1e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005b22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b32:	e841 2300 	strex	r3, r2, [r1]
 8005b36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1d9      	bne.n	8005af6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3314      	adds	r3, #20
 8005b48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b4c:	e853 3f00 	ldrex	r3, [r3]
 8005b50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b54:	f023 0301 	bic.w	r3, r3, #1
 8005b58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3314      	adds	r3, #20
 8005b62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e1      	bne.n	8005b42 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	3314      	adds	r3, #20
 8005b84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	3314      	adds	r3, #20
 8005b9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005ba2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ba4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ba8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005baa:	e841 2300 	strex	r3, r2, [r1]
 8005bae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005bb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1e3      	bne.n	8005b7e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	330c      	adds	r3, #12
 8005bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bce:	e853 3f00 	ldrex	r3, [r3]
 8005bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005bd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bd6:	f023 0310 	bic.w	r3, r3, #16
 8005bda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	330c      	adds	r3, #12
 8005be4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005be8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005bea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005bf0:	e841 2300 	strex	r3, r2, [r1]
 8005bf4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1e3      	bne.n	8005bc4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c00:	4618      	mov	r0, r3
 8005c02:	f7fd fd3d 	bl	8003680 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2202      	movs	r2, #2
 8005c0a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 f8d9 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c22:	e0b3      	b.n	8005d8c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	f040 80ad 	bne.w	8005d8c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c3c:	f040 80a6 	bne.w	8005d8c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2202      	movs	r2, #2
 8005c44:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f000 f8c1 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
      return;
 8005c52:	e09b      	b.n	8005d8c <HAL_UART_IRQHandler+0x548>
 8005c54:	08005f65 	.word	0x08005f65
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f000 808e 	beq.w	8005d90 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005c74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f000 8089 	beq.w	8005d90 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	330c      	adds	r3, #12
 8005c84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c88:	e853 3f00 	ldrex	r3, [r3]
 8005c8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	330c      	adds	r3, #12
 8005c9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005ca2:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ca4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ca8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005caa:	e841 2300 	strex	r3, r2, [r1]
 8005cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1e3      	bne.n	8005c7e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	3314      	adds	r3, #20
 8005cbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	e853 3f00 	ldrex	r3, [r3]
 8005cc4:	623b      	str	r3, [r7, #32]
   return(result);
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	f023 0301 	bic.w	r3, r3, #1
 8005ccc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3314      	adds	r3, #20
 8005cd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005cda:	633a      	str	r2, [r7, #48]	@ 0x30
 8005cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ce2:	e841 2300 	strex	r3, r2, [r1]
 8005ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1e3      	bne.n	8005cb6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2220      	movs	r2, #32
 8005cf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	330c      	adds	r3, #12
 8005d02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	e853 3f00 	ldrex	r3, [r3]
 8005d0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f023 0310 	bic.w	r3, r3, #16
 8005d12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	330c      	adds	r3, #12
 8005d1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005d20:	61fa      	str	r2, [r7, #28]
 8005d22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d24:	69b9      	ldr	r1, [r7, #24]
 8005d26:	69fa      	ldr	r2, [r7, #28]
 8005d28:	e841 2300 	strex	r3, r2, [r1]
 8005d2c:	617b      	str	r3, [r7, #20]
   return(result);
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d1e3      	bne.n	8005cfc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d3e:	4619      	mov	r1, r3
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f000 f847 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d46:	e023      	b.n	8005d90 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d009      	beq.n	8005d68 <HAL_UART_IRQHandler+0x524>
 8005d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d003      	beq.n	8005d68 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 f910 	bl	8005f86 <UART_Transmit_IT>
    return;
 8005d66:	e014      	b.n	8005d92 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d00e      	beq.n	8005d92 <HAL_UART_IRQHandler+0x54e>
 8005d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d008      	beq.n	8005d92 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f950 	bl	8006026 <UART_EndTransmit_IT>
    return;
 8005d86:	e004      	b.n	8005d92 <HAL_UART_IRQHandler+0x54e>
    return;
 8005d88:	bf00      	nop
 8005d8a:	e002      	b.n	8005d92 <HAL_UART_IRQHandler+0x54e>
      return;
 8005d8c:	bf00      	nop
 8005d8e:	e000      	b.n	8005d92 <HAL_UART_IRQHandler+0x54e>
      return;
 8005d90:	bf00      	nop
  }
}
 8005d92:	37e8      	adds	r7, #232	@ 0xe8
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005db4:	bf00      	nop
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	460b      	mov	r3, r1
 8005dde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	603b      	str	r3, [r7, #0]
 8005df8:	4613      	mov	r3, r2
 8005dfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dfc:	e03b      	b.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e04:	d037      	beq.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e06:	f7fc fdf1 	bl	80029ec <HAL_GetTick>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	6a3a      	ldr	r2, [r7, #32]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d302      	bcc.n	8005e1c <UART_WaitOnFlagUntilTimeout+0x30>
 8005e16:	6a3b      	ldr	r3, [r7, #32]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	e03a      	b.n	8005e96 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d023      	beq.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	2b80      	cmp	r3, #128	@ 0x80
 8005e32:	d020      	beq.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	2b40      	cmp	r3, #64	@ 0x40
 8005e38:	d01d      	beq.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0308 	and.w	r3, r3, #8
 8005e44:	2b08      	cmp	r3, #8
 8005e46:	d116      	bne.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005e48:	2300      	movs	r3, #0
 8005e4a:	617b      	str	r3, [r7, #20]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	617b      	str	r3, [r7, #20]
 8005e5c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f000 f81d 	bl	8005e9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2208      	movs	r2, #8
 8005e68:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e00f      	b.n	8005e96 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4013      	ands	r3, r2
 8005e80:	68ba      	ldr	r2, [r7, #8]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	bf0c      	ite	eq
 8005e86:	2301      	moveq	r3, #1
 8005e88:	2300      	movne	r3, #0
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	79fb      	ldrb	r3, [r7, #7]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d0b4      	beq.n	8005dfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3718      	adds	r7, #24
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e9e:	b480      	push	{r7}
 8005ea0:	b095      	sub	sp, #84	@ 0x54
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	330c      	adds	r3, #12
 8005eac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eb0:	e853 3f00 	ldrex	r3, [r3]
 8005eb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ebc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ec6:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ecc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ece:	e841 2300 	strex	r3, r2, [r1]
 8005ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1e5      	bne.n	8005ea6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	3314      	adds	r3, #20
 8005ee0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee2:	6a3b      	ldr	r3, [r7, #32]
 8005ee4:	e853 3f00 	ldrex	r3, [r3]
 8005ee8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	f023 0301 	bic.w	r3, r3, #1
 8005ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3314      	adds	r3, #20
 8005ef8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005efa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005efc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f02:	e841 2300 	strex	r3, r2, [r1]
 8005f06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1e5      	bne.n	8005eda <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d119      	bne.n	8005f4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	330c      	adds	r3, #12
 8005f1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	e853 3f00 	ldrex	r3, [r3]
 8005f24:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	f023 0310 	bic.w	r3, r3, #16
 8005f2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	330c      	adds	r3, #12
 8005f34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f36:	61ba      	str	r2, [r7, #24]
 8005f38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3a:	6979      	ldr	r1, [r7, #20]
 8005f3c:	69ba      	ldr	r2, [r7, #24]
 8005f3e:	e841 2300 	strex	r3, r2, [r1]
 8005f42:	613b      	str	r3, [r7, #16]
   return(result);
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1e5      	bne.n	8005f16 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2220      	movs	r2, #32
 8005f4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005f58:	bf00      	nop
 8005f5a:	3754      	adds	r7, #84	@ 0x54
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f7ff ff21 	bl	8005dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f7e:	bf00      	nop
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f86:	b480      	push	{r7}
 8005f88:	b085      	sub	sp, #20
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b21      	cmp	r3, #33	@ 0x21
 8005f98:	d13e      	bne.n	8006018 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fa2:	d114      	bne.n	8005fce <UART_Transmit_IT+0x48>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d110      	bne.n	8005fce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a1b      	ldr	r3, [r3, #32]
 8005fb0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	881b      	ldrh	r3, [r3, #0]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fc0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	1c9a      	adds	r2, r3, #2
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	621a      	str	r2, [r3, #32]
 8005fcc:	e008      	b.n	8005fe0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	1c59      	adds	r1, r3, #1
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	6211      	str	r1, [r2, #32]
 8005fd8:	781a      	ldrb	r2, [r3, #0]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	4619      	mov	r1, r3
 8005fee:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d10f      	bne.n	8006014 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68da      	ldr	r2, [r3, #12]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006002:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68da      	ldr	r2, [r3, #12]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006012:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006014:	2300      	movs	r3, #0
 8006016:	e000      	b.n	800601a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006018:	2302      	movs	r3, #2
  }
}
 800601a:	4618      	mov	r0, r3
 800601c:	3714      	adds	r7, #20
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b082      	sub	sp, #8
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68da      	ldr	r2, [r3, #12]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800603c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2220      	movs	r2, #32
 8006042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f7ff fea6 	bl	8005d98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3708      	adds	r7, #8
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}

08006056 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b08c      	sub	sp, #48	@ 0x30
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800605e:	2300      	movs	r3, #0
 8006060:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006062:	2300      	movs	r3, #0
 8006064:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800606c:	b2db      	uxtb	r3, r3
 800606e:	2b22      	cmp	r3, #34	@ 0x22
 8006070:	f040 80aa 	bne.w	80061c8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800607c:	d115      	bne.n	80060aa <UART_Receive_IT+0x54>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d111      	bne.n	80060aa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	b29b      	uxth	r3, r3
 8006094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006098:	b29a      	uxth	r2, r3
 800609a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a2:	1c9a      	adds	r2, r3, #2
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80060a8:	e024      	b.n	80060f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060b8:	d007      	beq.n	80060ca <UART_Receive_IT+0x74>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10a      	bne.n	80060d8 <UART_Receive_IT+0x82>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d106      	bne.n	80060d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	b2da      	uxtb	r2, r3
 80060d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d4:	701a      	strb	r2, [r3, #0]
 80060d6:	e008      	b.n	80060ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060e4:	b2da      	uxtb	r2, r3
 80060e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ee:	1c5a      	adds	r2, r3, #1
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	3b01      	subs	r3, #1
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	4619      	mov	r1, r3
 8006102:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006104:	2b00      	cmp	r3, #0
 8006106:	d15d      	bne.n	80061c4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68da      	ldr	r2, [r3, #12]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f022 0220 	bic.w	r2, r2, #32
 8006116:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68da      	ldr	r2, [r3, #12]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006126:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	695a      	ldr	r2, [r3, #20]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f022 0201 	bic.w	r2, r2, #1
 8006136:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800614a:	2b01      	cmp	r3, #1
 800614c:	d135      	bne.n	80061ba <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	330c      	adds	r3, #12
 800615a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	e853 3f00 	ldrex	r3, [r3]
 8006162:	613b      	str	r3, [r7, #16]
   return(result);
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	f023 0310 	bic.w	r3, r3, #16
 800616a:	627b      	str	r3, [r7, #36]	@ 0x24
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	330c      	adds	r3, #12
 8006172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006174:	623a      	str	r2, [r7, #32]
 8006176:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006178:	69f9      	ldr	r1, [r7, #28]
 800617a:	6a3a      	ldr	r2, [r7, #32]
 800617c:	e841 2300 	strex	r3, r2, [r1]
 8006180:	61bb      	str	r3, [r7, #24]
   return(result);
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1e5      	bne.n	8006154 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0310 	and.w	r3, r3, #16
 8006192:	2b10      	cmp	r3, #16
 8006194:	d10a      	bne.n	80061ac <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006196:	2300      	movs	r3, #0
 8006198:	60fb      	str	r3, [r7, #12]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	60fb      	str	r3, [r7, #12]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	60fb      	str	r3, [r7, #12]
 80061aa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061b0:	4619      	mov	r1, r3
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7ff fe0e 	bl	8005dd4 <HAL_UARTEx_RxEventCallback>
 80061b8:	e002      	b.n	80061c0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7ff fdf6 	bl	8005dac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80061c0:	2300      	movs	r3, #0
 80061c2:	e002      	b.n	80061ca <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80061c4:	2300      	movs	r3, #0
 80061c6:	e000      	b.n	80061ca <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80061c8:	2302      	movs	r3, #2
  }
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3730      	adds	r7, #48	@ 0x30
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
	...

080061d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061d8:	b0c0      	sub	sp, #256	@ 0x100
 80061da:	af00      	add	r7, sp, #0
 80061dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f0:	68d9      	ldr	r1, [r3, #12]
 80061f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	ea40 0301 	orr.w	r3, r0, r1
 80061fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006202:	689a      	ldr	r2, [r3, #8]
 8006204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	431a      	orrs	r2, r3
 800620c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	431a      	orrs	r2, r3
 8006214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	4313      	orrs	r3, r2
 800621c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800622c:	f021 010c 	bic.w	r1, r1, #12
 8006230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800623a:	430b      	orrs	r3, r1
 800623c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800623e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	695b      	ldr	r3, [r3, #20]
 8006246:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800624a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624e:	6999      	ldr	r1, [r3, #24]
 8006250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	ea40 0301 	orr.w	r3, r0, r1
 800625a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800625c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	4b8f      	ldr	r3, [pc, #572]	@ (80064a0 <UART_SetConfig+0x2cc>)
 8006264:	429a      	cmp	r2, r3
 8006266:	d005      	beq.n	8006274 <UART_SetConfig+0xa0>
 8006268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	4b8d      	ldr	r3, [pc, #564]	@ (80064a4 <UART_SetConfig+0x2d0>)
 8006270:	429a      	cmp	r2, r3
 8006272:	d104      	bne.n	800627e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006274:	f7fe fb6a 	bl	800494c <HAL_RCC_GetPCLK2Freq>
 8006278:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800627c:	e003      	b.n	8006286 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800627e:	f7fe fb51 	bl	8004924 <HAL_RCC_GetPCLK1Freq>
 8006282:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006290:	f040 810c 	bne.w	80064ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006294:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006298:	2200      	movs	r2, #0
 800629a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800629e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80062a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80062a6:	4622      	mov	r2, r4
 80062a8:	462b      	mov	r3, r5
 80062aa:	1891      	adds	r1, r2, r2
 80062ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80062ae:	415b      	adcs	r3, r3
 80062b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80062b6:	4621      	mov	r1, r4
 80062b8:	eb12 0801 	adds.w	r8, r2, r1
 80062bc:	4629      	mov	r1, r5
 80062be:	eb43 0901 	adc.w	r9, r3, r1
 80062c2:	f04f 0200 	mov.w	r2, #0
 80062c6:	f04f 0300 	mov.w	r3, #0
 80062ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062d6:	4690      	mov	r8, r2
 80062d8:	4699      	mov	r9, r3
 80062da:	4623      	mov	r3, r4
 80062dc:	eb18 0303 	adds.w	r3, r8, r3
 80062e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80062e4:	462b      	mov	r3, r5
 80062e6:	eb49 0303 	adc.w	r3, r9, r3
 80062ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80062ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80062fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80062fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006302:	460b      	mov	r3, r1
 8006304:	18db      	adds	r3, r3, r3
 8006306:	653b      	str	r3, [r7, #80]	@ 0x50
 8006308:	4613      	mov	r3, r2
 800630a:	eb42 0303 	adc.w	r3, r2, r3
 800630e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006310:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006314:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006318:	f7fa fab8 	bl	800088c <__aeabi_uldivmod>
 800631c:	4602      	mov	r2, r0
 800631e:	460b      	mov	r3, r1
 8006320:	4b61      	ldr	r3, [pc, #388]	@ (80064a8 <UART_SetConfig+0x2d4>)
 8006322:	fba3 2302 	umull	r2, r3, r3, r2
 8006326:	095b      	lsrs	r3, r3, #5
 8006328:	011c      	lsls	r4, r3, #4
 800632a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800632e:	2200      	movs	r2, #0
 8006330:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006334:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006338:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800633c:	4642      	mov	r2, r8
 800633e:	464b      	mov	r3, r9
 8006340:	1891      	adds	r1, r2, r2
 8006342:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006344:	415b      	adcs	r3, r3
 8006346:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006348:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800634c:	4641      	mov	r1, r8
 800634e:	eb12 0a01 	adds.w	sl, r2, r1
 8006352:	4649      	mov	r1, r9
 8006354:	eb43 0b01 	adc.w	fp, r3, r1
 8006358:	f04f 0200 	mov.w	r2, #0
 800635c:	f04f 0300 	mov.w	r3, #0
 8006360:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006364:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006368:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800636c:	4692      	mov	sl, r2
 800636e:	469b      	mov	fp, r3
 8006370:	4643      	mov	r3, r8
 8006372:	eb1a 0303 	adds.w	r3, sl, r3
 8006376:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800637a:	464b      	mov	r3, r9
 800637c:	eb4b 0303 	adc.w	r3, fp, r3
 8006380:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006390:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006394:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006398:	460b      	mov	r3, r1
 800639a:	18db      	adds	r3, r3, r3
 800639c:	643b      	str	r3, [r7, #64]	@ 0x40
 800639e:	4613      	mov	r3, r2
 80063a0:	eb42 0303 	adc.w	r3, r2, r3
 80063a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80063a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80063aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80063ae:	f7fa fa6d 	bl	800088c <__aeabi_uldivmod>
 80063b2:	4602      	mov	r2, r0
 80063b4:	460b      	mov	r3, r1
 80063b6:	4611      	mov	r1, r2
 80063b8:	4b3b      	ldr	r3, [pc, #236]	@ (80064a8 <UART_SetConfig+0x2d4>)
 80063ba:	fba3 2301 	umull	r2, r3, r3, r1
 80063be:	095b      	lsrs	r3, r3, #5
 80063c0:	2264      	movs	r2, #100	@ 0x64
 80063c2:	fb02 f303 	mul.w	r3, r2, r3
 80063c6:	1acb      	subs	r3, r1, r3
 80063c8:	00db      	lsls	r3, r3, #3
 80063ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80063ce:	4b36      	ldr	r3, [pc, #216]	@ (80064a8 <UART_SetConfig+0x2d4>)
 80063d0:	fba3 2302 	umull	r2, r3, r3, r2
 80063d4:	095b      	lsrs	r3, r3, #5
 80063d6:	005b      	lsls	r3, r3, #1
 80063d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80063dc:	441c      	add	r4, r3
 80063de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063e2:	2200      	movs	r2, #0
 80063e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80063ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80063f0:	4642      	mov	r2, r8
 80063f2:	464b      	mov	r3, r9
 80063f4:	1891      	adds	r1, r2, r2
 80063f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80063f8:	415b      	adcs	r3, r3
 80063fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006400:	4641      	mov	r1, r8
 8006402:	1851      	adds	r1, r2, r1
 8006404:	6339      	str	r1, [r7, #48]	@ 0x30
 8006406:	4649      	mov	r1, r9
 8006408:	414b      	adcs	r3, r1
 800640a:	637b      	str	r3, [r7, #52]	@ 0x34
 800640c:	f04f 0200 	mov.w	r2, #0
 8006410:	f04f 0300 	mov.w	r3, #0
 8006414:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006418:	4659      	mov	r1, fp
 800641a:	00cb      	lsls	r3, r1, #3
 800641c:	4651      	mov	r1, sl
 800641e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006422:	4651      	mov	r1, sl
 8006424:	00ca      	lsls	r2, r1, #3
 8006426:	4610      	mov	r0, r2
 8006428:	4619      	mov	r1, r3
 800642a:	4603      	mov	r3, r0
 800642c:	4642      	mov	r2, r8
 800642e:	189b      	adds	r3, r3, r2
 8006430:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006434:	464b      	mov	r3, r9
 8006436:	460a      	mov	r2, r1
 8006438:	eb42 0303 	adc.w	r3, r2, r3
 800643c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800644c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006450:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006454:	460b      	mov	r3, r1
 8006456:	18db      	adds	r3, r3, r3
 8006458:	62bb      	str	r3, [r7, #40]	@ 0x28
 800645a:	4613      	mov	r3, r2
 800645c:	eb42 0303 	adc.w	r3, r2, r3
 8006460:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006462:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006466:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800646a:	f7fa fa0f 	bl	800088c <__aeabi_uldivmod>
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	4b0d      	ldr	r3, [pc, #52]	@ (80064a8 <UART_SetConfig+0x2d4>)
 8006474:	fba3 1302 	umull	r1, r3, r3, r2
 8006478:	095b      	lsrs	r3, r3, #5
 800647a:	2164      	movs	r1, #100	@ 0x64
 800647c:	fb01 f303 	mul.w	r3, r1, r3
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	3332      	adds	r3, #50	@ 0x32
 8006486:	4a08      	ldr	r2, [pc, #32]	@ (80064a8 <UART_SetConfig+0x2d4>)
 8006488:	fba2 2303 	umull	r2, r3, r2, r3
 800648c:	095b      	lsrs	r3, r3, #5
 800648e:	f003 0207 	and.w	r2, r3, #7
 8006492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4422      	add	r2, r4
 800649a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800649c:	e106      	b.n	80066ac <UART_SetConfig+0x4d8>
 800649e:	bf00      	nop
 80064a0:	40011000 	.word	0x40011000
 80064a4:	40011400 	.word	0x40011400
 80064a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064b0:	2200      	movs	r2, #0
 80064b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80064ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80064be:	4642      	mov	r2, r8
 80064c0:	464b      	mov	r3, r9
 80064c2:	1891      	adds	r1, r2, r2
 80064c4:	6239      	str	r1, [r7, #32]
 80064c6:	415b      	adcs	r3, r3
 80064c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80064ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064ce:	4641      	mov	r1, r8
 80064d0:	1854      	adds	r4, r2, r1
 80064d2:	4649      	mov	r1, r9
 80064d4:	eb43 0501 	adc.w	r5, r3, r1
 80064d8:	f04f 0200 	mov.w	r2, #0
 80064dc:	f04f 0300 	mov.w	r3, #0
 80064e0:	00eb      	lsls	r3, r5, #3
 80064e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064e6:	00e2      	lsls	r2, r4, #3
 80064e8:	4614      	mov	r4, r2
 80064ea:	461d      	mov	r5, r3
 80064ec:	4643      	mov	r3, r8
 80064ee:	18e3      	adds	r3, r4, r3
 80064f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80064f4:	464b      	mov	r3, r9
 80064f6:	eb45 0303 	adc.w	r3, r5, r3
 80064fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80064fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800650a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800650e:	f04f 0200 	mov.w	r2, #0
 8006512:	f04f 0300 	mov.w	r3, #0
 8006516:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800651a:	4629      	mov	r1, r5
 800651c:	008b      	lsls	r3, r1, #2
 800651e:	4621      	mov	r1, r4
 8006520:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006524:	4621      	mov	r1, r4
 8006526:	008a      	lsls	r2, r1, #2
 8006528:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800652c:	f7fa f9ae 	bl	800088c <__aeabi_uldivmod>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	4b60      	ldr	r3, [pc, #384]	@ (80066b8 <UART_SetConfig+0x4e4>)
 8006536:	fba3 2302 	umull	r2, r3, r3, r2
 800653a:	095b      	lsrs	r3, r3, #5
 800653c:	011c      	lsls	r4, r3, #4
 800653e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006542:	2200      	movs	r2, #0
 8006544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006548:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800654c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006550:	4642      	mov	r2, r8
 8006552:	464b      	mov	r3, r9
 8006554:	1891      	adds	r1, r2, r2
 8006556:	61b9      	str	r1, [r7, #24]
 8006558:	415b      	adcs	r3, r3
 800655a:	61fb      	str	r3, [r7, #28]
 800655c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006560:	4641      	mov	r1, r8
 8006562:	1851      	adds	r1, r2, r1
 8006564:	6139      	str	r1, [r7, #16]
 8006566:	4649      	mov	r1, r9
 8006568:	414b      	adcs	r3, r1
 800656a:	617b      	str	r3, [r7, #20]
 800656c:	f04f 0200 	mov.w	r2, #0
 8006570:	f04f 0300 	mov.w	r3, #0
 8006574:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006578:	4659      	mov	r1, fp
 800657a:	00cb      	lsls	r3, r1, #3
 800657c:	4651      	mov	r1, sl
 800657e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006582:	4651      	mov	r1, sl
 8006584:	00ca      	lsls	r2, r1, #3
 8006586:	4610      	mov	r0, r2
 8006588:	4619      	mov	r1, r3
 800658a:	4603      	mov	r3, r0
 800658c:	4642      	mov	r2, r8
 800658e:	189b      	adds	r3, r3, r2
 8006590:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006594:	464b      	mov	r3, r9
 8006596:	460a      	mov	r2, r1
 8006598:	eb42 0303 	adc.w	r3, r2, r3
 800659c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80065ac:	f04f 0200 	mov.w	r2, #0
 80065b0:	f04f 0300 	mov.w	r3, #0
 80065b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80065b8:	4649      	mov	r1, r9
 80065ba:	008b      	lsls	r3, r1, #2
 80065bc:	4641      	mov	r1, r8
 80065be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065c2:	4641      	mov	r1, r8
 80065c4:	008a      	lsls	r2, r1, #2
 80065c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80065ca:	f7fa f95f 	bl	800088c <__aeabi_uldivmod>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	4611      	mov	r1, r2
 80065d4:	4b38      	ldr	r3, [pc, #224]	@ (80066b8 <UART_SetConfig+0x4e4>)
 80065d6:	fba3 2301 	umull	r2, r3, r3, r1
 80065da:	095b      	lsrs	r3, r3, #5
 80065dc:	2264      	movs	r2, #100	@ 0x64
 80065de:	fb02 f303 	mul.w	r3, r2, r3
 80065e2:	1acb      	subs	r3, r1, r3
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	3332      	adds	r3, #50	@ 0x32
 80065e8:	4a33      	ldr	r2, [pc, #204]	@ (80066b8 <UART_SetConfig+0x4e4>)
 80065ea:	fba2 2303 	umull	r2, r3, r2, r3
 80065ee:	095b      	lsrs	r3, r3, #5
 80065f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065f4:	441c      	add	r4, r3
 80065f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065fa:	2200      	movs	r2, #0
 80065fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80065fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8006600:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006604:	4642      	mov	r2, r8
 8006606:	464b      	mov	r3, r9
 8006608:	1891      	adds	r1, r2, r2
 800660a:	60b9      	str	r1, [r7, #8]
 800660c:	415b      	adcs	r3, r3
 800660e:	60fb      	str	r3, [r7, #12]
 8006610:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006614:	4641      	mov	r1, r8
 8006616:	1851      	adds	r1, r2, r1
 8006618:	6039      	str	r1, [r7, #0]
 800661a:	4649      	mov	r1, r9
 800661c:	414b      	adcs	r3, r1
 800661e:	607b      	str	r3, [r7, #4]
 8006620:	f04f 0200 	mov.w	r2, #0
 8006624:	f04f 0300 	mov.w	r3, #0
 8006628:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800662c:	4659      	mov	r1, fp
 800662e:	00cb      	lsls	r3, r1, #3
 8006630:	4651      	mov	r1, sl
 8006632:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006636:	4651      	mov	r1, sl
 8006638:	00ca      	lsls	r2, r1, #3
 800663a:	4610      	mov	r0, r2
 800663c:	4619      	mov	r1, r3
 800663e:	4603      	mov	r3, r0
 8006640:	4642      	mov	r2, r8
 8006642:	189b      	adds	r3, r3, r2
 8006644:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006646:	464b      	mov	r3, r9
 8006648:	460a      	mov	r2, r1
 800664a:	eb42 0303 	adc.w	r3, r2, r3
 800664e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	663b      	str	r3, [r7, #96]	@ 0x60
 800665a:	667a      	str	r2, [r7, #100]	@ 0x64
 800665c:	f04f 0200 	mov.w	r2, #0
 8006660:	f04f 0300 	mov.w	r3, #0
 8006664:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006668:	4649      	mov	r1, r9
 800666a:	008b      	lsls	r3, r1, #2
 800666c:	4641      	mov	r1, r8
 800666e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006672:	4641      	mov	r1, r8
 8006674:	008a      	lsls	r2, r1, #2
 8006676:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800667a:	f7fa f907 	bl	800088c <__aeabi_uldivmod>
 800667e:	4602      	mov	r2, r0
 8006680:	460b      	mov	r3, r1
 8006682:	4b0d      	ldr	r3, [pc, #52]	@ (80066b8 <UART_SetConfig+0x4e4>)
 8006684:	fba3 1302 	umull	r1, r3, r3, r2
 8006688:	095b      	lsrs	r3, r3, #5
 800668a:	2164      	movs	r1, #100	@ 0x64
 800668c:	fb01 f303 	mul.w	r3, r1, r3
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	011b      	lsls	r3, r3, #4
 8006694:	3332      	adds	r3, #50	@ 0x32
 8006696:	4a08      	ldr	r2, [pc, #32]	@ (80066b8 <UART_SetConfig+0x4e4>)
 8006698:	fba2 2303 	umull	r2, r3, r2, r3
 800669c:	095b      	lsrs	r3, r3, #5
 800669e:	f003 020f 	and.w	r2, r3, #15
 80066a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4422      	add	r2, r4
 80066aa:	609a      	str	r2, [r3, #8]
}
 80066ac:	bf00      	nop
 80066ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80066b2:	46bd      	mov	sp, r7
 80066b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066b8:	51eb851f 	.word	0x51eb851f

080066bc <siprintf>:
 80066bc:	b40e      	push	{r1, r2, r3}
 80066be:	b510      	push	{r4, lr}
 80066c0:	b09d      	sub	sp, #116	@ 0x74
 80066c2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80066c4:	9002      	str	r0, [sp, #8]
 80066c6:	9006      	str	r0, [sp, #24]
 80066c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80066cc:	480a      	ldr	r0, [pc, #40]	@ (80066f8 <siprintf+0x3c>)
 80066ce:	9107      	str	r1, [sp, #28]
 80066d0:	9104      	str	r1, [sp, #16]
 80066d2:	490a      	ldr	r1, [pc, #40]	@ (80066fc <siprintf+0x40>)
 80066d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80066d8:	9105      	str	r1, [sp, #20]
 80066da:	2400      	movs	r4, #0
 80066dc:	a902      	add	r1, sp, #8
 80066de:	6800      	ldr	r0, [r0, #0]
 80066e0:	9301      	str	r3, [sp, #4]
 80066e2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80066e4:	f000 f994 	bl	8006a10 <_svfiprintf_r>
 80066e8:	9b02      	ldr	r3, [sp, #8]
 80066ea:	701c      	strb	r4, [r3, #0]
 80066ec:	b01d      	add	sp, #116	@ 0x74
 80066ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066f2:	b003      	add	sp, #12
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	20000014 	.word	0x20000014
 80066fc:	ffff0208 	.word	0xffff0208

08006700 <memset>:
 8006700:	4402      	add	r2, r0
 8006702:	4603      	mov	r3, r0
 8006704:	4293      	cmp	r3, r2
 8006706:	d100      	bne.n	800670a <memset+0xa>
 8006708:	4770      	bx	lr
 800670a:	f803 1b01 	strb.w	r1, [r3], #1
 800670e:	e7f9      	b.n	8006704 <memset+0x4>

08006710 <__errno>:
 8006710:	4b01      	ldr	r3, [pc, #4]	@ (8006718 <__errno+0x8>)
 8006712:	6818      	ldr	r0, [r3, #0]
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	20000014 	.word	0x20000014

0800671c <__libc_init_array>:
 800671c:	b570      	push	{r4, r5, r6, lr}
 800671e:	4d0d      	ldr	r5, [pc, #52]	@ (8006754 <__libc_init_array+0x38>)
 8006720:	4c0d      	ldr	r4, [pc, #52]	@ (8006758 <__libc_init_array+0x3c>)
 8006722:	1b64      	subs	r4, r4, r5
 8006724:	10a4      	asrs	r4, r4, #2
 8006726:	2600      	movs	r6, #0
 8006728:	42a6      	cmp	r6, r4
 800672a:	d109      	bne.n	8006740 <__libc_init_array+0x24>
 800672c:	4d0b      	ldr	r5, [pc, #44]	@ (800675c <__libc_init_array+0x40>)
 800672e:	4c0c      	ldr	r4, [pc, #48]	@ (8006760 <__libc_init_array+0x44>)
 8006730:	f000 fc64 	bl	8006ffc <_init>
 8006734:	1b64      	subs	r4, r4, r5
 8006736:	10a4      	asrs	r4, r4, #2
 8006738:	2600      	movs	r6, #0
 800673a:	42a6      	cmp	r6, r4
 800673c:	d105      	bne.n	800674a <__libc_init_array+0x2e>
 800673e:	bd70      	pop	{r4, r5, r6, pc}
 8006740:	f855 3b04 	ldr.w	r3, [r5], #4
 8006744:	4798      	blx	r3
 8006746:	3601      	adds	r6, #1
 8006748:	e7ee      	b.n	8006728 <__libc_init_array+0xc>
 800674a:	f855 3b04 	ldr.w	r3, [r5], #4
 800674e:	4798      	blx	r3
 8006750:	3601      	adds	r6, #1
 8006752:	e7f2      	b.n	800673a <__libc_init_array+0x1e>
 8006754:	08007078 	.word	0x08007078
 8006758:	08007078 	.word	0x08007078
 800675c:	08007078 	.word	0x08007078
 8006760:	0800707c 	.word	0x0800707c

08006764 <__retarget_lock_acquire_recursive>:
 8006764:	4770      	bx	lr

08006766 <__retarget_lock_release_recursive>:
 8006766:	4770      	bx	lr

08006768 <_free_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	4605      	mov	r5, r0
 800676c:	2900      	cmp	r1, #0
 800676e:	d041      	beq.n	80067f4 <_free_r+0x8c>
 8006770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006774:	1f0c      	subs	r4, r1, #4
 8006776:	2b00      	cmp	r3, #0
 8006778:	bfb8      	it	lt
 800677a:	18e4      	addlt	r4, r4, r3
 800677c:	f000 f8e0 	bl	8006940 <__malloc_lock>
 8006780:	4a1d      	ldr	r2, [pc, #116]	@ (80067f8 <_free_r+0x90>)
 8006782:	6813      	ldr	r3, [r2, #0]
 8006784:	b933      	cbnz	r3, 8006794 <_free_r+0x2c>
 8006786:	6063      	str	r3, [r4, #4]
 8006788:	6014      	str	r4, [r2, #0]
 800678a:	4628      	mov	r0, r5
 800678c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006790:	f000 b8dc 	b.w	800694c <__malloc_unlock>
 8006794:	42a3      	cmp	r3, r4
 8006796:	d908      	bls.n	80067aa <_free_r+0x42>
 8006798:	6820      	ldr	r0, [r4, #0]
 800679a:	1821      	adds	r1, r4, r0
 800679c:	428b      	cmp	r3, r1
 800679e:	bf01      	itttt	eq
 80067a0:	6819      	ldreq	r1, [r3, #0]
 80067a2:	685b      	ldreq	r3, [r3, #4]
 80067a4:	1809      	addeq	r1, r1, r0
 80067a6:	6021      	streq	r1, [r4, #0]
 80067a8:	e7ed      	b.n	8006786 <_free_r+0x1e>
 80067aa:	461a      	mov	r2, r3
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	b10b      	cbz	r3, 80067b4 <_free_r+0x4c>
 80067b0:	42a3      	cmp	r3, r4
 80067b2:	d9fa      	bls.n	80067aa <_free_r+0x42>
 80067b4:	6811      	ldr	r1, [r2, #0]
 80067b6:	1850      	adds	r0, r2, r1
 80067b8:	42a0      	cmp	r0, r4
 80067ba:	d10b      	bne.n	80067d4 <_free_r+0x6c>
 80067bc:	6820      	ldr	r0, [r4, #0]
 80067be:	4401      	add	r1, r0
 80067c0:	1850      	adds	r0, r2, r1
 80067c2:	4283      	cmp	r3, r0
 80067c4:	6011      	str	r1, [r2, #0]
 80067c6:	d1e0      	bne.n	800678a <_free_r+0x22>
 80067c8:	6818      	ldr	r0, [r3, #0]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	6053      	str	r3, [r2, #4]
 80067ce:	4408      	add	r0, r1
 80067d0:	6010      	str	r0, [r2, #0]
 80067d2:	e7da      	b.n	800678a <_free_r+0x22>
 80067d4:	d902      	bls.n	80067dc <_free_r+0x74>
 80067d6:	230c      	movs	r3, #12
 80067d8:	602b      	str	r3, [r5, #0]
 80067da:	e7d6      	b.n	800678a <_free_r+0x22>
 80067dc:	6820      	ldr	r0, [r4, #0]
 80067de:	1821      	adds	r1, r4, r0
 80067e0:	428b      	cmp	r3, r1
 80067e2:	bf04      	itt	eq
 80067e4:	6819      	ldreq	r1, [r3, #0]
 80067e6:	685b      	ldreq	r3, [r3, #4]
 80067e8:	6063      	str	r3, [r4, #4]
 80067ea:	bf04      	itt	eq
 80067ec:	1809      	addeq	r1, r1, r0
 80067ee:	6021      	streq	r1, [r4, #0]
 80067f0:	6054      	str	r4, [r2, #4]
 80067f2:	e7ca      	b.n	800678a <_free_r+0x22>
 80067f4:	bd38      	pop	{r3, r4, r5, pc}
 80067f6:	bf00      	nop
 80067f8:	200003fc 	.word	0x200003fc

080067fc <sbrk_aligned>:
 80067fc:	b570      	push	{r4, r5, r6, lr}
 80067fe:	4e0f      	ldr	r6, [pc, #60]	@ (800683c <sbrk_aligned+0x40>)
 8006800:	460c      	mov	r4, r1
 8006802:	6831      	ldr	r1, [r6, #0]
 8006804:	4605      	mov	r5, r0
 8006806:	b911      	cbnz	r1, 800680e <sbrk_aligned+0x12>
 8006808:	f000 fba4 	bl	8006f54 <_sbrk_r>
 800680c:	6030      	str	r0, [r6, #0]
 800680e:	4621      	mov	r1, r4
 8006810:	4628      	mov	r0, r5
 8006812:	f000 fb9f 	bl	8006f54 <_sbrk_r>
 8006816:	1c43      	adds	r3, r0, #1
 8006818:	d103      	bne.n	8006822 <sbrk_aligned+0x26>
 800681a:	f04f 34ff 	mov.w	r4, #4294967295
 800681e:	4620      	mov	r0, r4
 8006820:	bd70      	pop	{r4, r5, r6, pc}
 8006822:	1cc4      	adds	r4, r0, #3
 8006824:	f024 0403 	bic.w	r4, r4, #3
 8006828:	42a0      	cmp	r0, r4
 800682a:	d0f8      	beq.n	800681e <sbrk_aligned+0x22>
 800682c:	1a21      	subs	r1, r4, r0
 800682e:	4628      	mov	r0, r5
 8006830:	f000 fb90 	bl	8006f54 <_sbrk_r>
 8006834:	3001      	adds	r0, #1
 8006836:	d1f2      	bne.n	800681e <sbrk_aligned+0x22>
 8006838:	e7ef      	b.n	800681a <sbrk_aligned+0x1e>
 800683a:	bf00      	nop
 800683c:	200003f8 	.word	0x200003f8

08006840 <_malloc_r>:
 8006840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006844:	1ccd      	adds	r5, r1, #3
 8006846:	f025 0503 	bic.w	r5, r5, #3
 800684a:	3508      	adds	r5, #8
 800684c:	2d0c      	cmp	r5, #12
 800684e:	bf38      	it	cc
 8006850:	250c      	movcc	r5, #12
 8006852:	2d00      	cmp	r5, #0
 8006854:	4606      	mov	r6, r0
 8006856:	db01      	blt.n	800685c <_malloc_r+0x1c>
 8006858:	42a9      	cmp	r1, r5
 800685a:	d904      	bls.n	8006866 <_malloc_r+0x26>
 800685c:	230c      	movs	r3, #12
 800685e:	6033      	str	r3, [r6, #0]
 8006860:	2000      	movs	r0, #0
 8006862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006866:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800693c <_malloc_r+0xfc>
 800686a:	f000 f869 	bl	8006940 <__malloc_lock>
 800686e:	f8d8 3000 	ldr.w	r3, [r8]
 8006872:	461c      	mov	r4, r3
 8006874:	bb44      	cbnz	r4, 80068c8 <_malloc_r+0x88>
 8006876:	4629      	mov	r1, r5
 8006878:	4630      	mov	r0, r6
 800687a:	f7ff ffbf 	bl	80067fc <sbrk_aligned>
 800687e:	1c43      	adds	r3, r0, #1
 8006880:	4604      	mov	r4, r0
 8006882:	d158      	bne.n	8006936 <_malloc_r+0xf6>
 8006884:	f8d8 4000 	ldr.w	r4, [r8]
 8006888:	4627      	mov	r7, r4
 800688a:	2f00      	cmp	r7, #0
 800688c:	d143      	bne.n	8006916 <_malloc_r+0xd6>
 800688e:	2c00      	cmp	r4, #0
 8006890:	d04b      	beq.n	800692a <_malloc_r+0xea>
 8006892:	6823      	ldr	r3, [r4, #0]
 8006894:	4639      	mov	r1, r7
 8006896:	4630      	mov	r0, r6
 8006898:	eb04 0903 	add.w	r9, r4, r3
 800689c:	f000 fb5a 	bl	8006f54 <_sbrk_r>
 80068a0:	4581      	cmp	r9, r0
 80068a2:	d142      	bne.n	800692a <_malloc_r+0xea>
 80068a4:	6821      	ldr	r1, [r4, #0]
 80068a6:	1a6d      	subs	r5, r5, r1
 80068a8:	4629      	mov	r1, r5
 80068aa:	4630      	mov	r0, r6
 80068ac:	f7ff ffa6 	bl	80067fc <sbrk_aligned>
 80068b0:	3001      	adds	r0, #1
 80068b2:	d03a      	beq.n	800692a <_malloc_r+0xea>
 80068b4:	6823      	ldr	r3, [r4, #0]
 80068b6:	442b      	add	r3, r5
 80068b8:	6023      	str	r3, [r4, #0]
 80068ba:	f8d8 3000 	ldr.w	r3, [r8]
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	bb62      	cbnz	r2, 800691c <_malloc_r+0xdc>
 80068c2:	f8c8 7000 	str.w	r7, [r8]
 80068c6:	e00f      	b.n	80068e8 <_malloc_r+0xa8>
 80068c8:	6822      	ldr	r2, [r4, #0]
 80068ca:	1b52      	subs	r2, r2, r5
 80068cc:	d420      	bmi.n	8006910 <_malloc_r+0xd0>
 80068ce:	2a0b      	cmp	r2, #11
 80068d0:	d917      	bls.n	8006902 <_malloc_r+0xc2>
 80068d2:	1961      	adds	r1, r4, r5
 80068d4:	42a3      	cmp	r3, r4
 80068d6:	6025      	str	r5, [r4, #0]
 80068d8:	bf18      	it	ne
 80068da:	6059      	strne	r1, [r3, #4]
 80068dc:	6863      	ldr	r3, [r4, #4]
 80068de:	bf08      	it	eq
 80068e0:	f8c8 1000 	streq.w	r1, [r8]
 80068e4:	5162      	str	r2, [r4, r5]
 80068e6:	604b      	str	r3, [r1, #4]
 80068e8:	4630      	mov	r0, r6
 80068ea:	f000 f82f 	bl	800694c <__malloc_unlock>
 80068ee:	f104 000b 	add.w	r0, r4, #11
 80068f2:	1d23      	adds	r3, r4, #4
 80068f4:	f020 0007 	bic.w	r0, r0, #7
 80068f8:	1ac2      	subs	r2, r0, r3
 80068fa:	bf1c      	itt	ne
 80068fc:	1a1b      	subne	r3, r3, r0
 80068fe:	50a3      	strne	r3, [r4, r2]
 8006900:	e7af      	b.n	8006862 <_malloc_r+0x22>
 8006902:	6862      	ldr	r2, [r4, #4]
 8006904:	42a3      	cmp	r3, r4
 8006906:	bf0c      	ite	eq
 8006908:	f8c8 2000 	streq.w	r2, [r8]
 800690c:	605a      	strne	r2, [r3, #4]
 800690e:	e7eb      	b.n	80068e8 <_malloc_r+0xa8>
 8006910:	4623      	mov	r3, r4
 8006912:	6864      	ldr	r4, [r4, #4]
 8006914:	e7ae      	b.n	8006874 <_malloc_r+0x34>
 8006916:	463c      	mov	r4, r7
 8006918:	687f      	ldr	r7, [r7, #4]
 800691a:	e7b6      	b.n	800688a <_malloc_r+0x4a>
 800691c:	461a      	mov	r2, r3
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	42a3      	cmp	r3, r4
 8006922:	d1fb      	bne.n	800691c <_malloc_r+0xdc>
 8006924:	2300      	movs	r3, #0
 8006926:	6053      	str	r3, [r2, #4]
 8006928:	e7de      	b.n	80068e8 <_malloc_r+0xa8>
 800692a:	230c      	movs	r3, #12
 800692c:	6033      	str	r3, [r6, #0]
 800692e:	4630      	mov	r0, r6
 8006930:	f000 f80c 	bl	800694c <__malloc_unlock>
 8006934:	e794      	b.n	8006860 <_malloc_r+0x20>
 8006936:	6005      	str	r5, [r0, #0]
 8006938:	e7d6      	b.n	80068e8 <_malloc_r+0xa8>
 800693a:	bf00      	nop
 800693c:	200003fc 	.word	0x200003fc

08006940 <__malloc_lock>:
 8006940:	4801      	ldr	r0, [pc, #4]	@ (8006948 <__malloc_lock+0x8>)
 8006942:	f7ff bf0f 	b.w	8006764 <__retarget_lock_acquire_recursive>
 8006946:	bf00      	nop
 8006948:	200003f4 	.word	0x200003f4

0800694c <__malloc_unlock>:
 800694c:	4801      	ldr	r0, [pc, #4]	@ (8006954 <__malloc_unlock+0x8>)
 800694e:	f7ff bf0a 	b.w	8006766 <__retarget_lock_release_recursive>
 8006952:	bf00      	nop
 8006954:	200003f4 	.word	0x200003f4

08006958 <__ssputs_r>:
 8006958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800695c:	688e      	ldr	r6, [r1, #8]
 800695e:	461f      	mov	r7, r3
 8006960:	42be      	cmp	r6, r7
 8006962:	680b      	ldr	r3, [r1, #0]
 8006964:	4682      	mov	sl, r0
 8006966:	460c      	mov	r4, r1
 8006968:	4690      	mov	r8, r2
 800696a:	d82d      	bhi.n	80069c8 <__ssputs_r+0x70>
 800696c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006970:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006974:	d026      	beq.n	80069c4 <__ssputs_r+0x6c>
 8006976:	6965      	ldr	r5, [r4, #20]
 8006978:	6909      	ldr	r1, [r1, #16]
 800697a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800697e:	eba3 0901 	sub.w	r9, r3, r1
 8006982:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006986:	1c7b      	adds	r3, r7, #1
 8006988:	444b      	add	r3, r9
 800698a:	106d      	asrs	r5, r5, #1
 800698c:	429d      	cmp	r5, r3
 800698e:	bf38      	it	cc
 8006990:	461d      	movcc	r5, r3
 8006992:	0553      	lsls	r3, r2, #21
 8006994:	d527      	bpl.n	80069e6 <__ssputs_r+0x8e>
 8006996:	4629      	mov	r1, r5
 8006998:	f7ff ff52 	bl	8006840 <_malloc_r>
 800699c:	4606      	mov	r6, r0
 800699e:	b360      	cbz	r0, 80069fa <__ssputs_r+0xa2>
 80069a0:	6921      	ldr	r1, [r4, #16]
 80069a2:	464a      	mov	r2, r9
 80069a4:	f000 fae6 	bl	8006f74 <memcpy>
 80069a8:	89a3      	ldrh	r3, [r4, #12]
 80069aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069b2:	81a3      	strh	r3, [r4, #12]
 80069b4:	6126      	str	r6, [r4, #16]
 80069b6:	6165      	str	r5, [r4, #20]
 80069b8:	444e      	add	r6, r9
 80069ba:	eba5 0509 	sub.w	r5, r5, r9
 80069be:	6026      	str	r6, [r4, #0]
 80069c0:	60a5      	str	r5, [r4, #8]
 80069c2:	463e      	mov	r6, r7
 80069c4:	42be      	cmp	r6, r7
 80069c6:	d900      	bls.n	80069ca <__ssputs_r+0x72>
 80069c8:	463e      	mov	r6, r7
 80069ca:	6820      	ldr	r0, [r4, #0]
 80069cc:	4632      	mov	r2, r6
 80069ce:	4641      	mov	r1, r8
 80069d0:	f000 faa6 	bl	8006f20 <memmove>
 80069d4:	68a3      	ldr	r3, [r4, #8]
 80069d6:	1b9b      	subs	r3, r3, r6
 80069d8:	60a3      	str	r3, [r4, #8]
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	4433      	add	r3, r6
 80069de:	6023      	str	r3, [r4, #0]
 80069e0:	2000      	movs	r0, #0
 80069e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e6:	462a      	mov	r2, r5
 80069e8:	f000 fad2 	bl	8006f90 <_realloc_r>
 80069ec:	4606      	mov	r6, r0
 80069ee:	2800      	cmp	r0, #0
 80069f0:	d1e0      	bne.n	80069b4 <__ssputs_r+0x5c>
 80069f2:	6921      	ldr	r1, [r4, #16]
 80069f4:	4650      	mov	r0, sl
 80069f6:	f7ff feb7 	bl	8006768 <_free_r>
 80069fa:	230c      	movs	r3, #12
 80069fc:	f8ca 3000 	str.w	r3, [sl]
 8006a00:	89a3      	ldrh	r3, [r4, #12]
 8006a02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a06:	81a3      	strh	r3, [r4, #12]
 8006a08:	f04f 30ff 	mov.w	r0, #4294967295
 8006a0c:	e7e9      	b.n	80069e2 <__ssputs_r+0x8a>
	...

08006a10 <_svfiprintf_r>:
 8006a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a14:	4698      	mov	r8, r3
 8006a16:	898b      	ldrh	r3, [r1, #12]
 8006a18:	061b      	lsls	r3, r3, #24
 8006a1a:	b09d      	sub	sp, #116	@ 0x74
 8006a1c:	4607      	mov	r7, r0
 8006a1e:	460d      	mov	r5, r1
 8006a20:	4614      	mov	r4, r2
 8006a22:	d510      	bpl.n	8006a46 <_svfiprintf_r+0x36>
 8006a24:	690b      	ldr	r3, [r1, #16]
 8006a26:	b973      	cbnz	r3, 8006a46 <_svfiprintf_r+0x36>
 8006a28:	2140      	movs	r1, #64	@ 0x40
 8006a2a:	f7ff ff09 	bl	8006840 <_malloc_r>
 8006a2e:	6028      	str	r0, [r5, #0]
 8006a30:	6128      	str	r0, [r5, #16]
 8006a32:	b930      	cbnz	r0, 8006a42 <_svfiprintf_r+0x32>
 8006a34:	230c      	movs	r3, #12
 8006a36:	603b      	str	r3, [r7, #0]
 8006a38:	f04f 30ff 	mov.w	r0, #4294967295
 8006a3c:	b01d      	add	sp, #116	@ 0x74
 8006a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a42:	2340      	movs	r3, #64	@ 0x40
 8006a44:	616b      	str	r3, [r5, #20]
 8006a46:	2300      	movs	r3, #0
 8006a48:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a4a:	2320      	movs	r3, #32
 8006a4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a50:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a54:	2330      	movs	r3, #48	@ 0x30
 8006a56:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006bf4 <_svfiprintf_r+0x1e4>
 8006a5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a5e:	f04f 0901 	mov.w	r9, #1
 8006a62:	4623      	mov	r3, r4
 8006a64:	469a      	mov	sl, r3
 8006a66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a6a:	b10a      	cbz	r2, 8006a70 <_svfiprintf_r+0x60>
 8006a6c:	2a25      	cmp	r2, #37	@ 0x25
 8006a6e:	d1f9      	bne.n	8006a64 <_svfiprintf_r+0x54>
 8006a70:	ebba 0b04 	subs.w	fp, sl, r4
 8006a74:	d00b      	beq.n	8006a8e <_svfiprintf_r+0x7e>
 8006a76:	465b      	mov	r3, fp
 8006a78:	4622      	mov	r2, r4
 8006a7a:	4629      	mov	r1, r5
 8006a7c:	4638      	mov	r0, r7
 8006a7e:	f7ff ff6b 	bl	8006958 <__ssputs_r>
 8006a82:	3001      	adds	r0, #1
 8006a84:	f000 80a7 	beq.w	8006bd6 <_svfiprintf_r+0x1c6>
 8006a88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a8a:	445a      	add	r2, fp
 8006a8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a8e:	f89a 3000 	ldrb.w	r3, [sl]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	f000 809f 	beq.w	8006bd6 <_svfiprintf_r+0x1c6>
 8006a98:	2300      	movs	r3, #0
 8006a9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006aa2:	f10a 0a01 	add.w	sl, sl, #1
 8006aa6:	9304      	str	r3, [sp, #16]
 8006aa8:	9307      	str	r3, [sp, #28]
 8006aaa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006aae:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ab0:	4654      	mov	r4, sl
 8006ab2:	2205      	movs	r2, #5
 8006ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab8:	484e      	ldr	r0, [pc, #312]	@ (8006bf4 <_svfiprintf_r+0x1e4>)
 8006aba:	f7f9 fb91 	bl	80001e0 <memchr>
 8006abe:	9a04      	ldr	r2, [sp, #16]
 8006ac0:	b9d8      	cbnz	r0, 8006afa <_svfiprintf_r+0xea>
 8006ac2:	06d0      	lsls	r0, r2, #27
 8006ac4:	bf44      	itt	mi
 8006ac6:	2320      	movmi	r3, #32
 8006ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006acc:	0711      	lsls	r1, r2, #28
 8006ace:	bf44      	itt	mi
 8006ad0:	232b      	movmi	r3, #43	@ 0x2b
 8006ad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ad6:	f89a 3000 	ldrb.w	r3, [sl]
 8006ada:	2b2a      	cmp	r3, #42	@ 0x2a
 8006adc:	d015      	beq.n	8006b0a <_svfiprintf_r+0xfa>
 8006ade:	9a07      	ldr	r2, [sp, #28]
 8006ae0:	4654      	mov	r4, sl
 8006ae2:	2000      	movs	r0, #0
 8006ae4:	f04f 0c0a 	mov.w	ip, #10
 8006ae8:	4621      	mov	r1, r4
 8006aea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006aee:	3b30      	subs	r3, #48	@ 0x30
 8006af0:	2b09      	cmp	r3, #9
 8006af2:	d94b      	bls.n	8006b8c <_svfiprintf_r+0x17c>
 8006af4:	b1b0      	cbz	r0, 8006b24 <_svfiprintf_r+0x114>
 8006af6:	9207      	str	r2, [sp, #28]
 8006af8:	e014      	b.n	8006b24 <_svfiprintf_r+0x114>
 8006afa:	eba0 0308 	sub.w	r3, r0, r8
 8006afe:	fa09 f303 	lsl.w	r3, r9, r3
 8006b02:	4313      	orrs	r3, r2
 8006b04:	9304      	str	r3, [sp, #16]
 8006b06:	46a2      	mov	sl, r4
 8006b08:	e7d2      	b.n	8006ab0 <_svfiprintf_r+0xa0>
 8006b0a:	9b03      	ldr	r3, [sp, #12]
 8006b0c:	1d19      	adds	r1, r3, #4
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	9103      	str	r1, [sp, #12]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	bfbb      	ittet	lt
 8006b16:	425b      	neglt	r3, r3
 8006b18:	f042 0202 	orrlt.w	r2, r2, #2
 8006b1c:	9307      	strge	r3, [sp, #28]
 8006b1e:	9307      	strlt	r3, [sp, #28]
 8006b20:	bfb8      	it	lt
 8006b22:	9204      	strlt	r2, [sp, #16]
 8006b24:	7823      	ldrb	r3, [r4, #0]
 8006b26:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b28:	d10a      	bne.n	8006b40 <_svfiprintf_r+0x130>
 8006b2a:	7863      	ldrb	r3, [r4, #1]
 8006b2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b2e:	d132      	bne.n	8006b96 <_svfiprintf_r+0x186>
 8006b30:	9b03      	ldr	r3, [sp, #12]
 8006b32:	1d1a      	adds	r2, r3, #4
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	9203      	str	r2, [sp, #12]
 8006b38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b3c:	3402      	adds	r4, #2
 8006b3e:	9305      	str	r3, [sp, #20]
 8006b40:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c04 <_svfiprintf_r+0x1f4>
 8006b44:	7821      	ldrb	r1, [r4, #0]
 8006b46:	2203      	movs	r2, #3
 8006b48:	4650      	mov	r0, sl
 8006b4a:	f7f9 fb49 	bl	80001e0 <memchr>
 8006b4e:	b138      	cbz	r0, 8006b60 <_svfiprintf_r+0x150>
 8006b50:	9b04      	ldr	r3, [sp, #16]
 8006b52:	eba0 000a 	sub.w	r0, r0, sl
 8006b56:	2240      	movs	r2, #64	@ 0x40
 8006b58:	4082      	lsls	r2, r0
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	3401      	adds	r4, #1
 8006b5e:	9304      	str	r3, [sp, #16]
 8006b60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b64:	4824      	ldr	r0, [pc, #144]	@ (8006bf8 <_svfiprintf_r+0x1e8>)
 8006b66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b6a:	2206      	movs	r2, #6
 8006b6c:	f7f9 fb38 	bl	80001e0 <memchr>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	d036      	beq.n	8006be2 <_svfiprintf_r+0x1d2>
 8006b74:	4b21      	ldr	r3, [pc, #132]	@ (8006bfc <_svfiprintf_r+0x1ec>)
 8006b76:	bb1b      	cbnz	r3, 8006bc0 <_svfiprintf_r+0x1b0>
 8006b78:	9b03      	ldr	r3, [sp, #12]
 8006b7a:	3307      	adds	r3, #7
 8006b7c:	f023 0307 	bic.w	r3, r3, #7
 8006b80:	3308      	adds	r3, #8
 8006b82:	9303      	str	r3, [sp, #12]
 8006b84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b86:	4433      	add	r3, r6
 8006b88:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b8a:	e76a      	b.n	8006a62 <_svfiprintf_r+0x52>
 8006b8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b90:	460c      	mov	r4, r1
 8006b92:	2001      	movs	r0, #1
 8006b94:	e7a8      	b.n	8006ae8 <_svfiprintf_r+0xd8>
 8006b96:	2300      	movs	r3, #0
 8006b98:	3401      	adds	r4, #1
 8006b9a:	9305      	str	r3, [sp, #20]
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	f04f 0c0a 	mov.w	ip, #10
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ba8:	3a30      	subs	r2, #48	@ 0x30
 8006baa:	2a09      	cmp	r2, #9
 8006bac:	d903      	bls.n	8006bb6 <_svfiprintf_r+0x1a6>
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d0c6      	beq.n	8006b40 <_svfiprintf_r+0x130>
 8006bb2:	9105      	str	r1, [sp, #20]
 8006bb4:	e7c4      	b.n	8006b40 <_svfiprintf_r+0x130>
 8006bb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bba:	4604      	mov	r4, r0
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e7f0      	b.n	8006ba2 <_svfiprintf_r+0x192>
 8006bc0:	ab03      	add	r3, sp, #12
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	462a      	mov	r2, r5
 8006bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8006c00 <_svfiprintf_r+0x1f0>)
 8006bc8:	a904      	add	r1, sp, #16
 8006bca:	4638      	mov	r0, r7
 8006bcc:	f3af 8000 	nop.w
 8006bd0:	1c42      	adds	r2, r0, #1
 8006bd2:	4606      	mov	r6, r0
 8006bd4:	d1d6      	bne.n	8006b84 <_svfiprintf_r+0x174>
 8006bd6:	89ab      	ldrh	r3, [r5, #12]
 8006bd8:	065b      	lsls	r3, r3, #25
 8006bda:	f53f af2d 	bmi.w	8006a38 <_svfiprintf_r+0x28>
 8006bde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006be0:	e72c      	b.n	8006a3c <_svfiprintf_r+0x2c>
 8006be2:	ab03      	add	r3, sp, #12
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	462a      	mov	r2, r5
 8006be8:	4b05      	ldr	r3, [pc, #20]	@ (8006c00 <_svfiprintf_r+0x1f0>)
 8006bea:	a904      	add	r1, sp, #16
 8006bec:	4638      	mov	r0, r7
 8006bee:	f000 f879 	bl	8006ce4 <_printf_i>
 8006bf2:	e7ed      	b.n	8006bd0 <_svfiprintf_r+0x1c0>
 8006bf4:	0800703c 	.word	0x0800703c
 8006bf8:	08007046 	.word	0x08007046
 8006bfc:	00000000 	.word	0x00000000
 8006c00:	08006959 	.word	0x08006959
 8006c04:	08007042 	.word	0x08007042

08006c08 <_printf_common>:
 8006c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c0c:	4616      	mov	r6, r2
 8006c0e:	4698      	mov	r8, r3
 8006c10:	688a      	ldr	r2, [r1, #8]
 8006c12:	690b      	ldr	r3, [r1, #16]
 8006c14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	bfb8      	it	lt
 8006c1c:	4613      	movlt	r3, r2
 8006c1e:	6033      	str	r3, [r6, #0]
 8006c20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c24:	4607      	mov	r7, r0
 8006c26:	460c      	mov	r4, r1
 8006c28:	b10a      	cbz	r2, 8006c2e <_printf_common+0x26>
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	6033      	str	r3, [r6, #0]
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	0699      	lsls	r1, r3, #26
 8006c32:	bf42      	ittt	mi
 8006c34:	6833      	ldrmi	r3, [r6, #0]
 8006c36:	3302      	addmi	r3, #2
 8006c38:	6033      	strmi	r3, [r6, #0]
 8006c3a:	6825      	ldr	r5, [r4, #0]
 8006c3c:	f015 0506 	ands.w	r5, r5, #6
 8006c40:	d106      	bne.n	8006c50 <_printf_common+0x48>
 8006c42:	f104 0a19 	add.w	sl, r4, #25
 8006c46:	68e3      	ldr	r3, [r4, #12]
 8006c48:	6832      	ldr	r2, [r6, #0]
 8006c4a:	1a9b      	subs	r3, r3, r2
 8006c4c:	42ab      	cmp	r3, r5
 8006c4e:	dc26      	bgt.n	8006c9e <_printf_common+0x96>
 8006c50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c54:	6822      	ldr	r2, [r4, #0]
 8006c56:	3b00      	subs	r3, #0
 8006c58:	bf18      	it	ne
 8006c5a:	2301      	movne	r3, #1
 8006c5c:	0692      	lsls	r2, r2, #26
 8006c5e:	d42b      	bmi.n	8006cb8 <_printf_common+0xb0>
 8006c60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c64:	4641      	mov	r1, r8
 8006c66:	4638      	mov	r0, r7
 8006c68:	47c8      	blx	r9
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	d01e      	beq.n	8006cac <_printf_common+0xa4>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	6922      	ldr	r2, [r4, #16]
 8006c72:	f003 0306 	and.w	r3, r3, #6
 8006c76:	2b04      	cmp	r3, #4
 8006c78:	bf02      	ittt	eq
 8006c7a:	68e5      	ldreq	r5, [r4, #12]
 8006c7c:	6833      	ldreq	r3, [r6, #0]
 8006c7e:	1aed      	subeq	r5, r5, r3
 8006c80:	68a3      	ldr	r3, [r4, #8]
 8006c82:	bf0c      	ite	eq
 8006c84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c88:	2500      	movne	r5, #0
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	bfc4      	itt	gt
 8006c8e:	1a9b      	subgt	r3, r3, r2
 8006c90:	18ed      	addgt	r5, r5, r3
 8006c92:	2600      	movs	r6, #0
 8006c94:	341a      	adds	r4, #26
 8006c96:	42b5      	cmp	r5, r6
 8006c98:	d11a      	bne.n	8006cd0 <_printf_common+0xc8>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e008      	b.n	8006cb0 <_printf_common+0xa8>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	4652      	mov	r2, sl
 8006ca2:	4641      	mov	r1, r8
 8006ca4:	4638      	mov	r0, r7
 8006ca6:	47c8      	blx	r9
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d103      	bne.n	8006cb4 <_printf_common+0xac>
 8006cac:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb4:	3501      	adds	r5, #1
 8006cb6:	e7c6      	b.n	8006c46 <_printf_common+0x3e>
 8006cb8:	18e1      	adds	r1, r4, r3
 8006cba:	1c5a      	adds	r2, r3, #1
 8006cbc:	2030      	movs	r0, #48	@ 0x30
 8006cbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cc2:	4422      	add	r2, r4
 8006cc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ccc:	3302      	adds	r3, #2
 8006cce:	e7c7      	b.n	8006c60 <_printf_common+0x58>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	4641      	mov	r1, r8
 8006cd6:	4638      	mov	r0, r7
 8006cd8:	47c8      	blx	r9
 8006cda:	3001      	adds	r0, #1
 8006cdc:	d0e6      	beq.n	8006cac <_printf_common+0xa4>
 8006cde:	3601      	adds	r6, #1
 8006ce0:	e7d9      	b.n	8006c96 <_printf_common+0x8e>
	...

08006ce4 <_printf_i>:
 8006ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce8:	7e0f      	ldrb	r7, [r1, #24]
 8006cea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cec:	2f78      	cmp	r7, #120	@ 0x78
 8006cee:	4691      	mov	r9, r2
 8006cf0:	4680      	mov	r8, r0
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	469a      	mov	sl, r3
 8006cf6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006cfa:	d807      	bhi.n	8006d0c <_printf_i+0x28>
 8006cfc:	2f62      	cmp	r7, #98	@ 0x62
 8006cfe:	d80a      	bhi.n	8006d16 <_printf_i+0x32>
 8006d00:	2f00      	cmp	r7, #0
 8006d02:	f000 80d1 	beq.w	8006ea8 <_printf_i+0x1c4>
 8006d06:	2f58      	cmp	r7, #88	@ 0x58
 8006d08:	f000 80b8 	beq.w	8006e7c <_printf_i+0x198>
 8006d0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d14:	e03a      	b.n	8006d8c <_printf_i+0xa8>
 8006d16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d1a:	2b15      	cmp	r3, #21
 8006d1c:	d8f6      	bhi.n	8006d0c <_printf_i+0x28>
 8006d1e:	a101      	add	r1, pc, #4	@ (adr r1, 8006d24 <_printf_i+0x40>)
 8006d20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d24:	08006d7d 	.word	0x08006d7d
 8006d28:	08006d91 	.word	0x08006d91
 8006d2c:	08006d0d 	.word	0x08006d0d
 8006d30:	08006d0d 	.word	0x08006d0d
 8006d34:	08006d0d 	.word	0x08006d0d
 8006d38:	08006d0d 	.word	0x08006d0d
 8006d3c:	08006d91 	.word	0x08006d91
 8006d40:	08006d0d 	.word	0x08006d0d
 8006d44:	08006d0d 	.word	0x08006d0d
 8006d48:	08006d0d 	.word	0x08006d0d
 8006d4c:	08006d0d 	.word	0x08006d0d
 8006d50:	08006e8f 	.word	0x08006e8f
 8006d54:	08006dbb 	.word	0x08006dbb
 8006d58:	08006e49 	.word	0x08006e49
 8006d5c:	08006d0d 	.word	0x08006d0d
 8006d60:	08006d0d 	.word	0x08006d0d
 8006d64:	08006eb1 	.word	0x08006eb1
 8006d68:	08006d0d 	.word	0x08006d0d
 8006d6c:	08006dbb 	.word	0x08006dbb
 8006d70:	08006d0d 	.word	0x08006d0d
 8006d74:	08006d0d 	.word	0x08006d0d
 8006d78:	08006e51 	.word	0x08006e51
 8006d7c:	6833      	ldr	r3, [r6, #0]
 8006d7e:	1d1a      	adds	r2, r3, #4
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	6032      	str	r2, [r6, #0]
 8006d84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e09c      	b.n	8006eca <_printf_i+0x1e6>
 8006d90:	6833      	ldr	r3, [r6, #0]
 8006d92:	6820      	ldr	r0, [r4, #0]
 8006d94:	1d19      	adds	r1, r3, #4
 8006d96:	6031      	str	r1, [r6, #0]
 8006d98:	0606      	lsls	r6, r0, #24
 8006d9a:	d501      	bpl.n	8006da0 <_printf_i+0xbc>
 8006d9c:	681d      	ldr	r5, [r3, #0]
 8006d9e:	e003      	b.n	8006da8 <_printf_i+0xc4>
 8006da0:	0645      	lsls	r5, r0, #25
 8006da2:	d5fb      	bpl.n	8006d9c <_printf_i+0xb8>
 8006da4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006da8:	2d00      	cmp	r5, #0
 8006daa:	da03      	bge.n	8006db4 <_printf_i+0xd0>
 8006dac:	232d      	movs	r3, #45	@ 0x2d
 8006dae:	426d      	negs	r5, r5
 8006db0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006db4:	4858      	ldr	r0, [pc, #352]	@ (8006f18 <_printf_i+0x234>)
 8006db6:	230a      	movs	r3, #10
 8006db8:	e011      	b.n	8006dde <_printf_i+0xfa>
 8006dba:	6821      	ldr	r1, [r4, #0]
 8006dbc:	6833      	ldr	r3, [r6, #0]
 8006dbe:	0608      	lsls	r0, r1, #24
 8006dc0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006dc4:	d402      	bmi.n	8006dcc <_printf_i+0xe8>
 8006dc6:	0649      	lsls	r1, r1, #25
 8006dc8:	bf48      	it	mi
 8006dca:	b2ad      	uxthmi	r5, r5
 8006dcc:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dce:	4852      	ldr	r0, [pc, #328]	@ (8006f18 <_printf_i+0x234>)
 8006dd0:	6033      	str	r3, [r6, #0]
 8006dd2:	bf14      	ite	ne
 8006dd4:	230a      	movne	r3, #10
 8006dd6:	2308      	moveq	r3, #8
 8006dd8:	2100      	movs	r1, #0
 8006dda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dde:	6866      	ldr	r6, [r4, #4]
 8006de0:	60a6      	str	r6, [r4, #8]
 8006de2:	2e00      	cmp	r6, #0
 8006de4:	db05      	blt.n	8006df2 <_printf_i+0x10e>
 8006de6:	6821      	ldr	r1, [r4, #0]
 8006de8:	432e      	orrs	r6, r5
 8006dea:	f021 0104 	bic.w	r1, r1, #4
 8006dee:	6021      	str	r1, [r4, #0]
 8006df0:	d04b      	beq.n	8006e8a <_printf_i+0x1a6>
 8006df2:	4616      	mov	r6, r2
 8006df4:	fbb5 f1f3 	udiv	r1, r5, r3
 8006df8:	fb03 5711 	mls	r7, r3, r1, r5
 8006dfc:	5dc7      	ldrb	r7, [r0, r7]
 8006dfe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e02:	462f      	mov	r7, r5
 8006e04:	42bb      	cmp	r3, r7
 8006e06:	460d      	mov	r5, r1
 8006e08:	d9f4      	bls.n	8006df4 <_printf_i+0x110>
 8006e0a:	2b08      	cmp	r3, #8
 8006e0c:	d10b      	bne.n	8006e26 <_printf_i+0x142>
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	07df      	lsls	r7, r3, #31
 8006e12:	d508      	bpl.n	8006e26 <_printf_i+0x142>
 8006e14:	6923      	ldr	r3, [r4, #16]
 8006e16:	6861      	ldr	r1, [r4, #4]
 8006e18:	4299      	cmp	r1, r3
 8006e1a:	bfde      	ittt	le
 8006e1c:	2330      	movle	r3, #48	@ 0x30
 8006e1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e26:	1b92      	subs	r2, r2, r6
 8006e28:	6122      	str	r2, [r4, #16]
 8006e2a:	f8cd a000 	str.w	sl, [sp]
 8006e2e:	464b      	mov	r3, r9
 8006e30:	aa03      	add	r2, sp, #12
 8006e32:	4621      	mov	r1, r4
 8006e34:	4640      	mov	r0, r8
 8006e36:	f7ff fee7 	bl	8006c08 <_printf_common>
 8006e3a:	3001      	adds	r0, #1
 8006e3c:	d14a      	bne.n	8006ed4 <_printf_i+0x1f0>
 8006e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e42:	b004      	add	sp, #16
 8006e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e48:	6823      	ldr	r3, [r4, #0]
 8006e4a:	f043 0320 	orr.w	r3, r3, #32
 8006e4e:	6023      	str	r3, [r4, #0]
 8006e50:	4832      	ldr	r0, [pc, #200]	@ (8006f1c <_printf_i+0x238>)
 8006e52:	2778      	movs	r7, #120	@ 0x78
 8006e54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e58:	6823      	ldr	r3, [r4, #0]
 8006e5a:	6831      	ldr	r1, [r6, #0]
 8006e5c:	061f      	lsls	r7, r3, #24
 8006e5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e62:	d402      	bmi.n	8006e6a <_printf_i+0x186>
 8006e64:	065f      	lsls	r7, r3, #25
 8006e66:	bf48      	it	mi
 8006e68:	b2ad      	uxthmi	r5, r5
 8006e6a:	6031      	str	r1, [r6, #0]
 8006e6c:	07d9      	lsls	r1, r3, #31
 8006e6e:	bf44      	itt	mi
 8006e70:	f043 0320 	orrmi.w	r3, r3, #32
 8006e74:	6023      	strmi	r3, [r4, #0]
 8006e76:	b11d      	cbz	r5, 8006e80 <_printf_i+0x19c>
 8006e78:	2310      	movs	r3, #16
 8006e7a:	e7ad      	b.n	8006dd8 <_printf_i+0xf4>
 8006e7c:	4826      	ldr	r0, [pc, #152]	@ (8006f18 <_printf_i+0x234>)
 8006e7e:	e7e9      	b.n	8006e54 <_printf_i+0x170>
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	f023 0320 	bic.w	r3, r3, #32
 8006e86:	6023      	str	r3, [r4, #0]
 8006e88:	e7f6      	b.n	8006e78 <_printf_i+0x194>
 8006e8a:	4616      	mov	r6, r2
 8006e8c:	e7bd      	b.n	8006e0a <_printf_i+0x126>
 8006e8e:	6833      	ldr	r3, [r6, #0]
 8006e90:	6825      	ldr	r5, [r4, #0]
 8006e92:	6961      	ldr	r1, [r4, #20]
 8006e94:	1d18      	adds	r0, r3, #4
 8006e96:	6030      	str	r0, [r6, #0]
 8006e98:	062e      	lsls	r6, r5, #24
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	d501      	bpl.n	8006ea2 <_printf_i+0x1be>
 8006e9e:	6019      	str	r1, [r3, #0]
 8006ea0:	e002      	b.n	8006ea8 <_printf_i+0x1c4>
 8006ea2:	0668      	lsls	r0, r5, #25
 8006ea4:	d5fb      	bpl.n	8006e9e <_printf_i+0x1ba>
 8006ea6:	8019      	strh	r1, [r3, #0]
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	6123      	str	r3, [r4, #16]
 8006eac:	4616      	mov	r6, r2
 8006eae:	e7bc      	b.n	8006e2a <_printf_i+0x146>
 8006eb0:	6833      	ldr	r3, [r6, #0]
 8006eb2:	1d1a      	adds	r2, r3, #4
 8006eb4:	6032      	str	r2, [r6, #0]
 8006eb6:	681e      	ldr	r6, [r3, #0]
 8006eb8:	6862      	ldr	r2, [r4, #4]
 8006eba:	2100      	movs	r1, #0
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	f7f9 f98f 	bl	80001e0 <memchr>
 8006ec2:	b108      	cbz	r0, 8006ec8 <_printf_i+0x1e4>
 8006ec4:	1b80      	subs	r0, r0, r6
 8006ec6:	6060      	str	r0, [r4, #4]
 8006ec8:	6863      	ldr	r3, [r4, #4]
 8006eca:	6123      	str	r3, [r4, #16]
 8006ecc:	2300      	movs	r3, #0
 8006ece:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ed2:	e7aa      	b.n	8006e2a <_printf_i+0x146>
 8006ed4:	6923      	ldr	r3, [r4, #16]
 8006ed6:	4632      	mov	r2, r6
 8006ed8:	4649      	mov	r1, r9
 8006eda:	4640      	mov	r0, r8
 8006edc:	47d0      	blx	sl
 8006ede:	3001      	adds	r0, #1
 8006ee0:	d0ad      	beq.n	8006e3e <_printf_i+0x15a>
 8006ee2:	6823      	ldr	r3, [r4, #0]
 8006ee4:	079b      	lsls	r3, r3, #30
 8006ee6:	d413      	bmi.n	8006f10 <_printf_i+0x22c>
 8006ee8:	68e0      	ldr	r0, [r4, #12]
 8006eea:	9b03      	ldr	r3, [sp, #12]
 8006eec:	4298      	cmp	r0, r3
 8006eee:	bfb8      	it	lt
 8006ef0:	4618      	movlt	r0, r3
 8006ef2:	e7a6      	b.n	8006e42 <_printf_i+0x15e>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	4632      	mov	r2, r6
 8006ef8:	4649      	mov	r1, r9
 8006efa:	4640      	mov	r0, r8
 8006efc:	47d0      	blx	sl
 8006efe:	3001      	adds	r0, #1
 8006f00:	d09d      	beq.n	8006e3e <_printf_i+0x15a>
 8006f02:	3501      	adds	r5, #1
 8006f04:	68e3      	ldr	r3, [r4, #12]
 8006f06:	9903      	ldr	r1, [sp, #12]
 8006f08:	1a5b      	subs	r3, r3, r1
 8006f0a:	42ab      	cmp	r3, r5
 8006f0c:	dcf2      	bgt.n	8006ef4 <_printf_i+0x210>
 8006f0e:	e7eb      	b.n	8006ee8 <_printf_i+0x204>
 8006f10:	2500      	movs	r5, #0
 8006f12:	f104 0619 	add.w	r6, r4, #25
 8006f16:	e7f5      	b.n	8006f04 <_printf_i+0x220>
 8006f18:	0800704d 	.word	0x0800704d
 8006f1c:	0800705e 	.word	0x0800705e

08006f20 <memmove>:
 8006f20:	4288      	cmp	r0, r1
 8006f22:	b510      	push	{r4, lr}
 8006f24:	eb01 0402 	add.w	r4, r1, r2
 8006f28:	d902      	bls.n	8006f30 <memmove+0x10>
 8006f2a:	4284      	cmp	r4, r0
 8006f2c:	4623      	mov	r3, r4
 8006f2e:	d807      	bhi.n	8006f40 <memmove+0x20>
 8006f30:	1e43      	subs	r3, r0, #1
 8006f32:	42a1      	cmp	r1, r4
 8006f34:	d008      	beq.n	8006f48 <memmove+0x28>
 8006f36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f3e:	e7f8      	b.n	8006f32 <memmove+0x12>
 8006f40:	4402      	add	r2, r0
 8006f42:	4601      	mov	r1, r0
 8006f44:	428a      	cmp	r2, r1
 8006f46:	d100      	bne.n	8006f4a <memmove+0x2a>
 8006f48:	bd10      	pop	{r4, pc}
 8006f4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f52:	e7f7      	b.n	8006f44 <memmove+0x24>

08006f54 <_sbrk_r>:
 8006f54:	b538      	push	{r3, r4, r5, lr}
 8006f56:	4d06      	ldr	r5, [pc, #24]	@ (8006f70 <_sbrk_r+0x1c>)
 8006f58:	2300      	movs	r3, #0
 8006f5a:	4604      	mov	r4, r0
 8006f5c:	4608      	mov	r0, r1
 8006f5e:	602b      	str	r3, [r5, #0]
 8006f60:	f7fb fc6c 	bl	800283c <_sbrk>
 8006f64:	1c43      	adds	r3, r0, #1
 8006f66:	d102      	bne.n	8006f6e <_sbrk_r+0x1a>
 8006f68:	682b      	ldr	r3, [r5, #0]
 8006f6a:	b103      	cbz	r3, 8006f6e <_sbrk_r+0x1a>
 8006f6c:	6023      	str	r3, [r4, #0]
 8006f6e:	bd38      	pop	{r3, r4, r5, pc}
 8006f70:	200003f0 	.word	0x200003f0

08006f74 <memcpy>:
 8006f74:	440a      	add	r2, r1
 8006f76:	4291      	cmp	r1, r2
 8006f78:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f7c:	d100      	bne.n	8006f80 <memcpy+0xc>
 8006f7e:	4770      	bx	lr
 8006f80:	b510      	push	{r4, lr}
 8006f82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f8a:	4291      	cmp	r1, r2
 8006f8c:	d1f9      	bne.n	8006f82 <memcpy+0xe>
 8006f8e:	bd10      	pop	{r4, pc}

08006f90 <_realloc_r>:
 8006f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f94:	4607      	mov	r7, r0
 8006f96:	4614      	mov	r4, r2
 8006f98:	460d      	mov	r5, r1
 8006f9a:	b921      	cbnz	r1, 8006fa6 <_realloc_r+0x16>
 8006f9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa0:	4611      	mov	r1, r2
 8006fa2:	f7ff bc4d 	b.w	8006840 <_malloc_r>
 8006fa6:	b92a      	cbnz	r2, 8006fb4 <_realloc_r+0x24>
 8006fa8:	f7ff fbde 	bl	8006768 <_free_r>
 8006fac:	4625      	mov	r5, r4
 8006fae:	4628      	mov	r0, r5
 8006fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fb4:	f000 f81a 	bl	8006fec <_malloc_usable_size_r>
 8006fb8:	4284      	cmp	r4, r0
 8006fba:	4606      	mov	r6, r0
 8006fbc:	d802      	bhi.n	8006fc4 <_realloc_r+0x34>
 8006fbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006fc2:	d8f4      	bhi.n	8006fae <_realloc_r+0x1e>
 8006fc4:	4621      	mov	r1, r4
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	f7ff fc3a 	bl	8006840 <_malloc_r>
 8006fcc:	4680      	mov	r8, r0
 8006fce:	b908      	cbnz	r0, 8006fd4 <_realloc_r+0x44>
 8006fd0:	4645      	mov	r5, r8
 8006fd2:	e7ec      	b.n	8006fae <_realloc_r+0x1e>
 8006fd4:	42b4      	cmp	r4, r6
 8006fd6:	4622      	mov	r2, r4
 8006fd8:	4629      	mov	r1, r5
 8006fda:	bf28      	it	cs
 8006fdc:	4632      	movcs	r2, r6
 8006fde:	f7ff ffc9 	bl	8006f74 <memcpy>
 8006fe2:	4629      	mov	r1, r5
 8006fe4:	4638      	mov	r0, r7
 8006fe6:	f7ff fbbf 	bl	8006768 <_free_r>
 8006fea:	e7f1      	b.n	8006fd0 <_realloc_r+0x40>

08006fec <_malloc_usable_size_r>:
 8006fec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ff0:	1f18      	subs	r0, r3, #4
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	bfbc      	itt	lt
 8006ff6:	580b      	ldrlt	r3, [r1, r0]
 8006ff8:	18c0      	addlt	r0, r0, r3
 8006ffa:	4770      	bx	lr

08006ffc <_init>:
 8006ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffe:	bf00      	nop
 8007000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007002:	bc08      	pop	{r3}
 8007004:	469e      	mov	lr, r3
 8007006:	4770      	bx	lr

08007008 <_fini>:
 8007008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800700a:	bf00      	nop
 800700c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800700e:	bc08      	pop	{r3}
 8007010:	469e      	mov	lr, r3
 8007012:	4770      	bx	lr
