<!DOCTYPE html>
<html><title>Intel SGX Explained</title>


<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="google-site-verification" content="bLmaFyyXugiCqSup-eIIIx0B4CngtdF_svyMMKQbS5E" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=10, minimum-scale=0.5, user-scalable=yes">
<meta name="apple-mobile-web-app-capable" content="yes" />
<script src="https://hypothes.is/embed.js" async></script>


<link rel="stylesheet" href="/braindump/css/main.min.56b43bcbc759a196f9dd525bee62bdec45a29ba95902bbab74a4f7ad2ea3e8cb.css"/>

<link rel="stylesheet" href="/braindump/css/links.min.4bf1990b213fb76d2a66153dc6ef9a57d49f536c6baf6e7f19a7948470a38141.css"/>

<link rel="stylesheet" href="/braindump/css/konubinix.min.cf2d0f36945178c647979ee68f1830892e06aa3d481d8913728b5c7462b97f6e.css"/>

<link rel="stylesheet" href="/ipfs/QmQFVQS89fv1XUNFcjwCKDePzckuT9kpuAVNYUwNdEfYcv/css/all.css"/>
<link rel="shortcut icon" href="/ipfs/QmVFwYV7YRZLKU3ybN1hW4jqfyZGPLKJwd8toN2wHz5UAD?a.png" type="image/x-icon" />

<body><header>
  <div>
	<a href="/braindump//"><h5 class="site-title">Konubinix&#39; opinionated web of thoughts</h5></a>
  </div>
  <span>
	<a href="/blog/"><i class="icon fas fa-blog"></i></a>
	<a href="/braindump/posts/"><i class="icon fas fa-brain"></i></a>
    <a href="mailto:konubinixweb@gmail.com"><i class="icon fas fa-envelope-square"></i></a>
    <a href="https://github.com/konubinix"><i class="icon fab fa-github-square"></i></a>
    <a href="https://linkedin.com/in/samuel-loury-61259040"><i class="icon fab fa-linkedin"></i></a>
	<a href="/braindump/graph.html"><i class="icon fas fa-project-diagram"></i></a>
	<a href="/braindump/index.xml"><i class="icon fas fa-rss-square"></i></a>
	<a href="/braindump/tags/"><i class="icon fa fa-tag"></i></a>
	<a href="/braindump/braindump_search"><i class="icon fa fa-search"></i></a>
  </span>
</header>

<div class="grid-container">
  <div class="grid">
    <div class="page" data-level="1">
      <div class="content">
		<p class="lead">
        <h1>Intel SGX Explained</h1>
		<span class="badge badge-pill badge-warning"><a href="/braindump/tags/fleeting/">Fleeting</a></span></p>
        <ul>
<li>External reference: @cryptoeprint:2016:086</li>
</ul>
<p>Intel <a href="/braindump/posts/intel_sgx/">SGX</a> Explained</p>
<h2 id="annotations">Annotations</h2>
<blockquote>
<figure><img src="https://konubinix.eu/ipfs/bafkreid4i7l7y2fqupskyn72lonakuqmbn5gs66tfaiv7vsm7kfyadxewu?filename=a.png">
</figure>

</blockquote>
<!--quoteend-->
<blockquote>
<p>the PRM’s size must be an integer power of two, and its start address must be
aligned to the same power of two. Due to these restric- tions, checking if an
address belongs to the <a href="/braindump/posts/processor_reserved_memory/">PRM</a> can be done very cheaply in hardware, using the
circuit outlined</p>
</blockquote>
<!--quoteend-->
<blockquote>
<p>Our security analysis of SGX relies on implementation details surrounding the
<a href="/braindump/posts/processor_reserved_memory/">PRM</a>, and will have to be re-evaluated for SGX future implementations</p>
</blockquote>
<!--quoteend-->
<blockquote>
<p>SGX sets aside a memory region, called the Processor Reserved Memory
(<a href="/braindump/posts/processor_reserved_memory/">PRM</a>). The CPU protects the PRM from all non-enclave memory accesses,
including kernel, hypervisor and SMM accesses, and DMA accesses from
peripherals</p>
</blockquote>
<!--quoteend-->
<blockquote>
<p>After all the enclave’s pages are loaded into <a href="/braindump/posts/enclave_page_cache/">EPC</a>, the system software asks
the CPU to mark the enclave as initialized (§ 5.3), at which point application
software can run the code inside the enclave. After an enclave is initialized,
the loading method described above is disabled.</p>
</blockquote>
<!--quoteend-->
<blockquote>
<p>While an enclave is loaded, its contents is <a href="/braindump/posts/cryptographic_hash/">cryptographically hashed</a> by the
CPU. When the enclave is initialized, the hash is finalized, and becomes the
<a href="/braindump/posts/measurement/">measurement</a> hash</p>
</blockquote>
<!--quoteend-->
<blockquote>
<p>the most troubling finding in our security analysis is that Intel added a
<a href="/braindump/posts/intel_sgx/#af81af4d-c38b-4f1e-8369-cbc397e39207">launch control</a> feature to SGX that forces each computer’s owner to gain
approval from a third party (which is currently Intel) for any enclave that
the owner wishes to use on the computer. [&hellip;] the only publicly documented
intended use for this launch control feature is a licensing mechanism that
requires software developers to enter a (yet unspecified) business agreement
with Intel to be able to author software that takes advantage of SGX’s
protections. All the official documentation carefully sidesteps this issue,
and has a minimal amount of hints that lead to the Intel’s patents on
SGX. Only these patents disclose the existence of licensing plans.</p>
</blockquote>
<!--quoteend-->
<blockquote>
<p>The licensing issue might not bear much relevance right now, because our
security analysis reveals that the limitations in SGX’s guarantees mean that a
security-conscious software developer cannot in good conscience rely on SGX
for secure remote computation. At the same time, should SGX ever develop
better security properties, the licensing scheme described above becomes a
major problem, given Intel’s near-monopoly market share of desktop and server
CPUs. Specifically, the licensing limitations effectively give Intel the power
to choose winners and losers in industries that rely on cloud computing.</p>
</blockquote>
<!--quoteend-->
<blockquote>
<p>To avoid leaking private data, a CPU that is executing enclave code does not
directly service an interrupt, fault (e.g., a page fault) or VM exit. Instead,
the CPU first performs an Asynchronous Enclave Exit to switch from enclave
code to ring 3 code, and then services the interrupt, fault, or VM exit. The
CPU performs an AEX by saving the CPU state into a predefined area inside the
enclave and transfers control to a pre-specified instruction outside the
enclave, replacing CPU registers with synthetic values.</p>
</blockquote>
<p>This means that the contexts switch are quite costly. No wonder why the
documentation recommends to avoid using them as much as possible.</p>
<blockquote>
<p>The allocation of <a href="/braindump/posts/enclave_page_cache/">EPC</a> pages to enclaves is delegated to the OS kernel (or
hypervisor). The OS communicates its allocation decisions to the SGX
implementation via special ring 0 CPU instructions. The OS can also evict EPC
pages into untrusted DRAM and later load them back, using dedicated CPU
instructions. SGX uses cryptographic protections to assure the
confidentiality, integrity and freshness of the evicted EPC pages while they
are stored in untrusted memory.</p>
</blockquote>
<!--more-->
<h2 id="notes-linking-here">Notes linking here</h2>
<ul>
<li><a href="/braindump/posts/how_does_sgx_protects_my_data/">how does sgx protects my data?</a></li>
<li><a href="/braindump/posts/intel_memory_encryption_engine/">intel memory encryption engine</a></li>
</ul>
<h2 id="permalink"><a href="https://konubinix.eu/braindump/951209c6-e3c9-4292-a6cc-1d1367cd42b6?title=intel_sgx_explained">Permalink</a></h2>
      </div>
	  <aside class="date"><time>Last updated: 07 Mar 2022</time></aside>
	  <aside class="date"><time>Published&nbsp;&nbsp;&nbsp;: 08 Jan 2021</time></aside>
    </div>
  </div>
</div>

<script src="/braindump/js/URI.js" type="text/javascript"></script>

<script src="/braindump/js/page.js" type="text/javascript"></script>
<script id="MathJax-script" async src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
</body>
</html>
